{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 16:18:30 2023 " "Info: Processing started: Wed Dec 20 16:18:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Design1 -c Design1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Design1 -c Design1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1_board_vga.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file p1_board_vga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 P1_BOARD_vga " "Info: Found entity 1: P1_BOARD_vga" {  } { { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test_board.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_test_board.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_TEST_BOARD " "Info: Found entity 1: VGA_TEST_BOARD" {  } { { "VGA_TEST_BOARD.bdf" "" { Schematic "L:/Documentos/Github/Restored/VGA_TEST_BOARD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_visualisation.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_visualisation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_visualisation " "Info: Found entity 1: VGA_visualisation" {  } { { "VGA_visualisation.bdf" "" { Schematic "L:/Documentos/Github/Restored/VGA_visualisation.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_o_manager_vga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i_o_manager_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_o_manager_vga-bdf_type " "Info: Found design unit 1: i_o_manager_vga-bdf_type" {  } { { "i_o_manager_vga.vhd" "" { Text "L:/Documentos/Github/Restored/i_o_manager_vga.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 i_o_manager_vga " "Info: Found entity 1: i_o_manager_vga" {  } { { "i_o_manager_vga.vhd" "" { Text "L:/Documentos/Github/Restored/i_o_manager_vga.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_generator-a " "Info: Found design unit 1: add_generator-a" {  } { { "add_generator.vhd" "" { Text "L:/Documentos/Github/Restored/add_generator.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_generator " "Info: Found entity 1: add_generator" {  } { { "add_generator.vhd" "" { Text "L:/Documentos/Github/Restored/add_generator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7seg-behaviour " "Info: Found design unit 1: BCD7seg-behaviour" {  } { { "bcd7seg.vhd" "" { Text "L:/Documentos/Github/Restored/bcd7seg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BCD7seg " "Info: Found entity 1: BCD7seg" {  } { { "bcd7seg.vhd" "" { Text "L:/Documentos/Github/Restored/bcd7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_two.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_div_two.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_two-simple " "Info: Found design unit 1: clk_div_two-simple" {  } { { "clk_div_two.vhd" "" { Text "L:/Documentos/Github/Restored/clk_div_two.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_two " "Info: Found entity 1: clk_div_two" {  } { { "clk_div_two.vhd" "" { Text "L:/Documentos/Github/Restored/clk_div_two.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_video.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file clk_video.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_video_altclkctrl_6df-RTL " "Info: Found design unit 1: clk_video_altclkctrl_6df-RTL" {  } { { "clk_video.vhd" "" { Text "L:/Documentos/Github/Restored/clk_video.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk_video-RTL " "Info: Found design unit 2: clk_video-RTL" {  } { { "clk_video.vhd" "" { Text "L:/Documentos/Github/Restored/clk_video.vhd" 109 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_video_altclkctrl_6df " "Info: Found entity 1: clk_video_altclkctrl_6df" {  } { { "clk_video.vhd" "" { Text "L:/Documentos/Github/Restored/clk_video.vhd" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 clk_video " "Info: Found entity 2: clk_video" {  } { { "clk_video.vhd" "" { Text "L:/Documentos/Github/Restored/clk_video.vhd" 100 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count4b.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file count4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count4b-arc_count4b " "Info: Found design unit 1: count4b-arc_count4b" {  } { { "count4b.vhd" "" { Text "L:/Documentos/Github/Restored/count4b.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count4b " "Info: Found entity 1: count4b" {  } { { "count4b.vhd" "" { Text "L:/Documentos/Github/Restored/count4b.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_div-dni " "Info: Found design unit 1: f_div-dni" {  } { { "f_div.vhd" "" { Text "L:/Documentos/Github/Restored/f_div.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 f_div " "Info: Found entity 1: f_div" {  } { { "f_div.vhd" "" { Text "L:/Documentos/Github/Restored/f_div.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disps.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hex_disps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_disps-struct " "Info: Found design unit 1: hex_disps-struct" {  } { { "hex_disps.vhd" "" { Text "L:/Documentos/Github/Restored/hex_disps.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hex_disps " "Info: Found entity 1: hex_disps" {  } { { "hex_disps.vhd" "" { Text "L:/Documentos/Github/Restored/hex_disps.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keypad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypad-arc_keypad " "Info: Found design unit 1: keypad-arc_keypad" {  } { { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Info: Found entity 1: keypad" {  } { { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytest_h_v2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keytest_h_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keytest_h_v2-main " "Info: Found design unit 1: keytest_h_v2-main" {  } { { "keytest_h_v2.vhd" "" { Text "L:/Documentos/Github/Restored/keytest_h_v2.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keytest_h_v2 " "Info: Found entity 1: keytest_h_v2" {  } { { "keytest_h_v2.vhd" "" { Text "L:/Documentos/Github/Restored/keytest_h_v2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "big_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file big_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 big_block-main " "Info: Found design unit 1: big_block-main" {  } { { "big_block.vhd" "" { Text "L:/Documentos/Github/Restored/big_block.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 big_block " "Info: Found entity 1: big_block" {  } { { "big_block.vhd" "" { Text "L:/Documentos/Github/Restored/big_block.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protocol_rx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file protocol_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 protocol_rx-main " "Info: Found design unit 1: protocol_rx-main" {  } { { "protocol_rx.vhd" "" { Text "L:/Documentos/Github/Restored/protocol_rx.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 protocol_rx " "Info: Found entity 1: protocol_rx" {  } { { "protocol_rx.vhd" "" { Text "L:/Documentos/Github/Restored/protocol_rx.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protocol_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file protocol_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 protocol_tx-main " "Info: Found design unit 1: protocol_tx-main" {  } { { "protocol_tx.vhd" "" { Text "L:/Documentos/Github/Restored/protocol_tx.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 protocol_tx " "Info: Found entity 1: protocol_tx" {  } { { "protocol_tx.vhd" "" { Text "L:/Documentos/Github/Restored/protocol_tx.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file square.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 square-functional " "Info: Found design unit 1: square-functional" {  } { { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 square " "Info: Found entity 1: square" {  } { { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_module2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_module2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_module2-main " "Info: Found design unit 1: rx_module2-main" {  } { { "rx_module2.vhd" "" { Text "L:/Documentos/Github/Restored/rx_module2.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rx_module2 " "Info: Found entity 1: rx_module2" {  } { { "rx_module2.vhd" "" { Text "L:/Documentos/Github/Restored/rx_module2.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Info: Found design unit 1: VGA_SYNC-a" {  } { { "VGA_SYNC.VHD" "" { Text "L:/Documentos/Github/Restored/VGA_SYNC.VHD" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Info: Found entity 1: VGA_SYNC" {  } { { "VGA_SYNC.VHD" "" { Text "L:/Documentos/Github/Restored/VGA_SYNC.VHD" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file video_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_memory-SYN " "Info: Found design unit 1: video_memory-SYN" {  } { { "Video_Memory.vhd" "" { Text "L:/Documentos/Github/Restored/Video_Memory.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Video_Memory " "Info: Found entity 1: Video_Memory" {  } { { "Video_Memory.vhd" "" { Text "L:/Documentos/Github/Restored/Video_Memory.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wr_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wr_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wr_memory-functional " "Info: Found design unit 1: wr_memory-functional" {  } { { "wr_memory.vhd" "" { Text "L:/Documentos/Github/Restored/wr_memory.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wr_memory " "Info: Found entity 1: wr_memory" {  } { { "wr_memory.vhd" "" { Text "L:/Documentos/Github/Restored/wr_memory.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tx_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_module-main " "Info: Found design unit 1: tx_module-main" {  } { { "tx_module.vhd" "" { Text "L:/Documentos/Github/Restored/tx_module.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tx_module " "Info: Found entity 1: tx_module" {  } { { "tx_module.vhd" "" { Text "L:/Documentos/Github/Restored/tx_module.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file design1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Design1-main " "Info: Found design unit 1: Design1-main" {  } { { "Design1.vhd" "" { Text "L:/Documentos/Github/Restored/Design1.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Design1 " "Info: Found entity 1: Design1" {  } { { "Design1.vhd" "" { Text "L:/Documentos/Github/Restored/Design1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registerbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank2-main " "Info: Found design unit 1: register_bank2-main" {  } { { "RegisterBank.vhd" "" { Text "L:/Documentos/Github/Restored/RegisterBank.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register_bank2 " "Info: Found entity 1: register_bank2" {  } { { "RegisterBank.vhd" "" { Text "L:/Documentos/Github/Restored/RegisterBank.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_control-main " "Info: Found design unit 1: main_control-main" {  } { { "MAIN.vhd" "" { Text "L:/Documentos/Github/Restored/MAIN.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 main_control " "Info: Found entity 1: main_control" {  } { { "MAIN.vhd" "" { Text "L:/Documentos/Github/Restored/MAIN.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game-main " "Info: Found design unit 1: game-main" {  } { { "GAME.vhd" "" { Text "L:/Documentos/Github/Restored/GAME.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 game " "Info: Found entity 1: game" {  } { { "GAME.vhd" "" { Text "L:/Documentos/Github/Restored/GAME.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tx_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_block-main " "Info: Found design unit 1: tx_block-main" {  } { { "tx_block.vhd" "" { Text "L:/Documentos/Github/Restored/tx_block.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tx_block " "Info: Found entity 1: tx_block" {  } { { "tx_block.vhd" "" { Text "L:/Documentos/Github/Restored/tx_block.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_block-main " "Info: Found design unit 1: rx_block-main" {  } { { "rx_block.vhd" "" { Text "L:/Documentos/Github/Restored/rx_block.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rx_block " "Info: Found entity 1: rx_block" {  } { { "rx_block.vhd" "" { Text "L:/Documentos/Github/Restored/rx_block.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_entity.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file main_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_entity-main " "Info: Found design unit 1: main_entity-main" {  } { { "main_entity.vhd" "" { Text "L:/Documentos/Github/Restored/main_entity.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 main_entity " "Info: Found entity 1: main_entity" {  } { { "main_entity.vhd" "" { Text "L:/Documentos/Github/Restored/main_entity.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_map.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file square_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 square_map-functional " "Info: Found design unit 1: square_map-functional" {  } { { "square_map.vhd" "" { Text "L:/Documentos/Github/Restored/square_map.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 square_map " "Info: Found entity 1: square_map" {  } { { "square_map.vhd" "" { Text "L:/Documentos/Github/Restored/square_map.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_xy_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kb_xy_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kb_xy_module-main " "Info: Found design unit 1: kb_xy_module-main" {  } { { "kb_xy_module.vhd" "" { Text "L:/Documentos/Github/Restored/kb_xy_module.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kb_xy_module " "Info: Found entity 1: kb_xy_module" {  } { { "kb_xy_module.vhd" "" { Text "L:/Documentos/Github/Restored/kb_xy_module.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram64.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram64-SYN " "Info: Found design unit 1: ram64-SYN" {  } { { "ram64.vhd" "" { Text "L:/Documentos/Github/Restored/ram64.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram64 " "Info: Found entity 1: ram64" {  } { { "ram64.vhd" "" { Text "L:/Documentos/Github/Restored/ram64.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add64_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add64_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add64_gen-a " "Info: Found design unit 1: add64_gen-a" {  } { { "add64_gen.vhd" "" { Text "L:/Documentos/Github/Restored/add64_gen.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add64_gen " "Info: Found entity 1: add64_gen" {  } { { "add64_gen.vhd" "" { Text "L:/Documentos/Github/Restored/add64_gen.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trash.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file trash.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trash " "Info: Found entity 1: trash" {  } { { "trash.bdf" "" { Schematic "L:/Documentos/Github/Restored/trash.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverse_square_map.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inverse_square_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverse_square_map-inv_functional " "Info: Found design unit 1: inverse_square_map-inv_functional" {  } { { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 inverse_square_map " "Info: Found entity 1: inverse_square_map" {  } { { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sender1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sender1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sender1 " "Info: Found entity 1: sender1" {  } { { "sender1.bdf" "" { Schematic "L:/Documentos/Github/Restored/sender1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "P1_BOARD_vga " "Info: Elaborating entity \"P1_BOARD_vga\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LED_RED\[17..0\] " "Warning: Not all bits in bus \"LED_RED\[17..0\]\" are used" {  } { { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 72 -40 136 88 "LED_RED\[0\]" "" } { 104 -40 136 120 "LED_RED\[17\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst19 " "Info: Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst19\"" {  } { { "P1_BOARD_vga.bdf" "inst19" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1336 1648 1856 1560 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_video clk_video:inst20 " "Info: Elaborating entity \"clk_video\" for hierarchy \"clk_video:inst20\"" {  } { { "P1_BOARD_vga.bdf" "inst20" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1184 1272 1432 1248 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_video_altclkctrl_6df clk_video:inst20\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component " "Info: Elaborating entity \"clk_video_altclkctrl_6df\" for hierarchy \"clk_video:inst20\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\"" {  } { { "clk_video.vhd" "clk_video_altclkctrl_6df_component" { Text "L:/Documentos/Github/Restored/clk_video.vhd" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_two clk_div_two:inst17 " "Info: Elaborating entity \"clk_div_two\" for hierarchy \"clk_div_two:inst17\"" {  } { { "P1_BOARD_vga.bdf" "inst17" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1184 1032 1216 1280 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Memory Video_Memory:inst18 " "Info: Elaborating entity \"Video_Memory\" for hierarchy \"Video_Memory:inst18\"" {  } { { "P1_BOARD_vga.bdf" "inst18" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1296 1344 1600 1456 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_Memory:inst18\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Video_Memory:inst18\|altsyncram:altsyncram_component\"" {  } { { "Video_Memory.vhd" "altsyncram_component" { Text "L:/Documentos/Github/Restored/Video_Memory.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_Memory:inst18\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Video_Memory:inst18\|altsyncram:altsyncram_component\"" {  } { { "Video_Memory.vhd" "" { Text "L:/Documentos/Github/Restored/Video_Memory.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_Memory:inst18\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"Video_Memory:inst18\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Info: Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Info: Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info: Parameter \"widthad_a\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Info: Parameter \"widthad_b\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info: Parameter \"width_a\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Info: Parameter \"width_b\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Video_Memory.vhd" "" { Text "L:/Documentos/Github/Restored/Video_Memory.vhd" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4jk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4jk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4jk1 " "Info: Found entity 1: altsyncram_4jk1" {  } { { "db/altsyncram_4jk1.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_4jk1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4jk1 Video_Memory:inst18\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated " "Info: Elaborating entity \"altsyncram_4jk1\" for hierarchy \"Video_Memory:inst18\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fes1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fes1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fes1 " "Info: Found entity 1: altsyncram_fes1" {  } { { "db/altsyncram_fes1.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_fes1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fes1 Video_Memory:inst18\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\|altsyncram_fes1:altsyncram1 " "Info: Elaborating entity \"altsyncram_fes1\" for hierarchy \"Video_Memory:inst18\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\|altsyncram_fes1:altsyncram1\"" {  } { { "db/altsyncram_4jk1.tdf" "altsyncram1" { Text "L:/Documentos/Github/Restored/db/altsyncram_4jk1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning: Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_fes1.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_fes1.tdf" 37 2 0 } } { "db/altsyncram_4jk1.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_4jk1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Video_Memory.vhd" "" { Text "L:/Documentos/Github/Restored/Video_Memory.vhd" 97 0 0 } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1296 1344 1600 1456 "inst18" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Info: Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "L:/Documentos/Github/Restored/db/decode_9oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa Video_Memory:inst18\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\|altsyncram_fes1:altsyncram1\|decode_9oa:decode3 " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"Video_Memory:inst18\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\|altsyncram_fes1:altsyncram1\|decode_9oa:decode3\"" {  } { { "db/altsyncram_fes1.tdf" "decode3" { Text "L:/Documentos/Github/Restored/db/altsyncram_fes1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa Video_Memory:inst18\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\|altsyncram_fes1:altsyncram1\|decode_9oa:decode_a " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"Video_Memory:inst18\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\|altsyncram_fes1:altsyncram1\|decode_9oa:decode_a\"" {  } { { "db/altsyncram_fes1.tdf" "decode_a" { Text "L:/Documentos/Github/Restored/db/altsyncram_fes1.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Info: Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "L:/Documentos/Github/Restored/db/mux_kib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib Video_Memory:inst18\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\|altsyncram_fes1:altsyncram1\|mux_kib:mux5 " "Info: Elaborating entity \"mux_kib\" for hierarchy \"Video_Memory:inst18\|altsyncram:altsyncram_component\|altsyncram_4jk1:auto_generated\|altsyncram_fes1:altsyncram1\|mux_kib:mux5\"" {  } { { "db/altsyncram_fes1.tdf" "mux5" { Text "L:/Documentos/Github/Restored/db/altsyncram_fes1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_memory wr_memory:inst16 " "Info: Elaborating entity \"wr_memory\" for hierarchy \"wr_memory:inst16\"" {  } { { "P1_BOARD_vga.bdf" "inst16" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1296 1072 1272 1456 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square square:inst21 " "Info: Elaborating entity \"square\" for hierarchy \"square:inst21\"" {  } { { "P1_BOARD_vga.bdf" "inst21" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1328 792 960 1488 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keytest_h_v2 keytest_h_v2:inst7 " "Info: Elaborating entity \"keytest_h_v2\" for hierarchy \"keytest_h_v2:inst7\"" {  } { { "P1_BOARD_vga.bdf" "inst7" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 856 504 696 1048 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_div f_div:inst1 " "Info: Elaborating entity \"f_div\" for hierarchy \"f_div:inst1\"" {  } { { "P1_BOARD_vga.bdf" "inst1" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -320 -48 48 -224 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:inst2 " "Info: Elaborating entity \"keypad\" for hierarchy \"keypad:inst2\"" {  } { { "P1_BOARD_vga.bdf" "inst2" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 864 -128 32 960 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count4b keypad:inst2\|count4b:counter " "Info: Elaborating entity \"count4b\" for hierarchy \"keypad:inst2\|count4b:counter\"" {  } { { "keypad.vhd" "counter" { Text "L:/Documentos/Github/Restored/keypad.vhd" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kb_xy_module kb_xy_module:inst8 " "Info: Elaborating entity \"kb_xy_module\" for hierarchy \"kb_xy_module:inst8\"" {  } { { "P1_BOARD_vga.bdf" "inst8" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 824 848 1008 1016 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_control main_control:inst " "Info: Elaborating entity \"main_control\" for hierarchy \"main_control:inst\"" {  } { { "P1_BOARD_vga.bdf" "inst" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 0 -232 -40 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "protocol_rx protocol_rx:inst4 " "Info: Elaborating entity \"protocol_rx\" for hierarchy \"protocol_rx:inst4\"" {  } { { "P1_BOARD_vga.bdf" "inst4" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -376 1448 1648 -152 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_module2 rx_module2:inst5 " "Info: Elaborating entity \"rx_module2\" for hierarchy \"rx_module2:inst5\"" {  } { { "P1_BOARD_vga.bdf" "inst5" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -328 1960 2128 -200 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:GAME " "Info: Elaborating entity \"game\" for hierarchy \"game:GAME\"" {  } { { "P1_BOARD_vga.bdf" "GAME" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -8 880 1096 312 "GAME" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "protocol_tx protocol_tx:inst3 " "Info: Elaborating entity \"protocol_tx\" for hierarchy \"protocol_tx:inst3\"" {  } { { "P1_BOARD_vga.bdf" "inst3" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -360 507 699 -136 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_module tx_module:inst6 " "Info: Elaborating entity \"tx_module\" for hierarchy \"tx_module:inst6\"" {  } { { "P1_BOARD_vga.bdf" "inst6" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -392 811 971 -264 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_map square_map:inst9 " "Info: Elaborating entity \"square_map\" for hierarchy \"square_map:inst9\"" {  } { { "P1_BOARD_vga.bdf" "inst9" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 824 1064 1232 920 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram64 ram64:inst14 " "Info: Elaborating entity \"ram64\" for hierarchy \"ram64:inst14\"" {  } { { "P1_BOARD_vga.bdf" "inst14" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 568 536 792 760 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram64:inst14\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram64:inst14\|altsyncram:altsyncram_component\"" {  } { { "ram64.vhd" "altsyncram_component" { Text "L:/Documentos/Github/Restored/ram64.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram64:inst14\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram64:inst14\|altsyncram:altsyncram_component\"" {  } { { "ram64.vhd" "" { Text "L:/Documentos/Github/Restored/ram64.vhd" 110 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram64:inst14\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram64:inst14\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_init.mif " "Info: Parameter \"init_file\" = \"ram_init.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Info: Parameter \"numwords_b\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Info: Parameter \"widthad_b\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info: Parameter \"width_a\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Info: Parameter \"width_b\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram64.vhd" "" { Text "L:/Documentos/Github/Restored/ram64.vhd" 110 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5h72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5h72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5h72 " "Info: Found entity 1: altsyncram_5h72" {  } { { "db/altsyncram_5h72.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_5h72.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5h72 ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated " "Info: Elaborating entity \"altsyncram_5h72\" for hierarchy \"ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add64_gen add64_gen:inst22 " "Info: Elaborating entity \"add64_gen\" for hierarchy \"add64_gen:inst22\"" {  } { { "P1_BOARD_vga.bdf" "inst22" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1496 1024 1216 1592 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse_square_map inverse_square_map:inst23 " "Info: Elaborating entity \"inverse_square_map\" for hierarchy \"inverse_square_map:inst23\"" {  } { { "P1_BOARD_vga.bdf" "inst23" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1496 872 1016 1592 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_generator add_generator:inst12 " "Info: Elaborating entity \"add_generator\" for hierarchy \"add_generator:inst12\"" {  } { { "P1_BOARD_vga.bdf" "inst12" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1520 1360 1584 1616 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "inverse_square_map:inst23\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"inverse_square_map:inst23\|Div0\"" {  } { { "inverse_square_map.vhd" "Div0" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "inverse_square_map:inst23\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"inverse_square_map:inst23\|Div1\"" {  } { { "inverse_square_map.vhd" "Div1" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 26 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "inverse_square_map:inst23\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"inverse_square_map:inst23\|lpm_divide:Div0\"" {  } { { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inverse_square_map:inst23\|lpm_divide:Div0 " "Info: Instantiated megafunction \"inverse_square_map:inst23\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3so.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_3so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3so " "Info: Found entity 1: lpm_divide_3so" {  } { { "db/lpm_divide_3so.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_divide_3so.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_gbg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_gbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_gbg " "Info: Found entity 1: abs_divider_gbg" {  } { { "db/abs_divider_gbg.tdf" "" { Text "L:/Documentos/Github/Restored/db/abs_divider_gbg.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Info: Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "L:/Documentos/Github/Restored/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "L:/Documentos/Github/Restored/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_gq9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_gq9 " "Info: Found entity 1: lpm_abs_gq9" {  } { { "db/lpm_abs_gq9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_gq9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_sr9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_sr9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_sr9 " "Info: Found entity 1: lpm_abs_sr9" {  } { { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "inverse_square_map:inst23\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"inverse_square_map:inst23\|lpm_divide:Div1\"" {  } { { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inverse_square_map:inst23\|lpm_divide:Div1 " "Info: Instantiated megafunction \"inverse_square_map:inst23\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Info: Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Info: Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_divide_rqo.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8ag.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_8ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8ag " "Info: Found entity 1: abs_divider_8ag" {  } { { "db/abs_divider_8ag.tdf" "" { Text "L:/Documentos/Github/Restored/db/abs_divider_8ag.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Info: Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kq9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_kq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kq9 " "Info: Found entity 1: lpm_abs_kq9" {  } { { "db/lpm_abs_kq9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_kq9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "tx_module.vhd" "" { Text "L:/Documentos/Github/Restored/tx_module.vhd" 8 -1 0 } } { "MAIN.vhd" "" { Text "L:/Documentos/Github/Restored/MAIN.vhd" 12 -1 0 } } { "protocol_tx.vhd" "" { Text "L:/Documentos/Github/Restored/protocol_tx.vhd" 10 -1 0 } } { "kb_xy_module.vhd" "" { Text "L:/Documentos/Github/Restored/kb_xy_module.vhd" 33 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_BLANK VCC " "Warning (13410): Pin \"VGA_BLANK\" is stuck at VCC" {  } { { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1440 1856 2032 1456 "VGA_BLANK" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kb_xy_module:inst8\|x_int\[2\] High " "Critical Warning (18010): Register kb_xy_module:inst8\|x_int\[2\] will power up to High" {  } { { "kb_xy_module.vhd" "" { Text "L:/Documentos/Github/Restored/kb_xy_module.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 11 " "Info: 11 registers lost all their fanouts during netlist optimizations. The first 11 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "protocol_tx:inst3\|state.pr_sm " "Info: Register \"protocol_tx:inst3\|state.pr_sm\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "game:GAME\|state.sT_FR_R " "Info: Register \"game:GAME\|state.sT_FR_R\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "game:GAME\|state.st_S_GRorSM " "Info: Register \"game:GAME\|state.st_S_GRorSM\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kb_xy_module:inst8\|s_xy.s_down " "Info: Register \"kb_xy_module:inst8\|s_xy.s_down\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kb_xy_module:inst8\|s_xy.s_right " "Info: Register \"kb_xy_module:inst8\|s_xy.s_right\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kb_xy_module:inst8\|s_xy.s_left " "Info: Register \"kb_xy_module:inst8\|s_xy.s_left\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kb_xy_module:inst8\|s_xy.s_up " "Info: Register \"kb_xy_module:inst8\|s_xy.s_up\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_control:inst\|s_color_white " "Info: Register \"main_control:inst\|s_color_white\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_control:inst\|state.S_Change_Turn " "Info: Register \"main_control:inst\|state.S_Change_Turn\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_control:inst\|state.S_Wait_Turn " "Info: Register \"main_control:inst\|state.S_Wait_Turn\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "game:GAME\|state.st_W_Code " "Info: Register \"game:GAME\|state.st_W_Code\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "803 " "Info: Implemented 803 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Info: Implemented 43 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "724 " "Info: Implemented 724 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "27 " "Info: Implemented 27 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 16:18:42 2023 " "Info: Processing ended: Wed Dec 20 16:18:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
