<stg><name>conv_last</name>


<trans_list>

<trans id="701" from="1" to="2">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="2" to="13">
<condition id="321">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="2" to="3">
<condition id="332">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="3" to="4">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="4" to="5">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="5" to="6">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="6" to="7">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="7" to="8">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="8" to="9">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="9" to="10">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="10" to="11">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="11" to="12">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="12" to="2">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="13" to="14">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="14" to="15">
<condition id="260">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="14" to="23">
<condition id="280">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="15" to="16">
<condition id="262">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="15" to="14">
<condition id="278">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="16" to="17">
<condition id="264">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="16" to="15">
<condition id="276">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="17" to="18">
<condition id="265">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="17" to="16">
<condition id="274">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="18" to="19">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="19" to="20">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="20" to="21">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="21" to="22">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="22" to="17">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="23" to="24">
<condition id="282">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="23" to="29">
<condition id="311">
<or_exp><and_exp><literal name="exitcond23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="24" to="25">
<condition id="284">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="24" to="23">
<condition id="309">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="25" to="26">
<condition id="285">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="25" to="24">
<condition id="307">
<or_exp><and_exp><literal name="exitcond28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="26" to="27">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="27" to="28">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="28" to="25">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="29" to="33">
<condition id="333">
<or_exp><and_exp><literal name="exitcond_flatten14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="29" to="30">
<condition id="337">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="30" to="31">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="31" to="32">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="32" to="29">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader93.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %weight_V, [6 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str44, i32 0, i32 98304, [19 x i8]* @p_str47, [6 x i8]* @p_str46, [1 x i8]* @p_str44, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str44, [1 x i8]* @p_str44)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader93.preheader:1  %conv_last_weight_V9_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conv_last_weight_V9)

]]></Node>
<StgValue><ssdm name="conv_last_weight_V9_s"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
.preheader93.preheader:2  %weight_temp_0_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader93.preheader:3  %weight_temp_0_0_0_1 = getelementptr [12288 x i8]* %weight_temp_0_0_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
.preheader93.preheader:4  %weight_temp_1_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
.preheader93.preheader:5  %weight_temp_2_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
.preheader93.preheader:6  %weight_temp_3_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
.preheader93.preheader:7  %weight_temp_4_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
.preheader93.preheader:8  %weight_temp_5_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
.preheader93.preheader:9  %weight_temp_6_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
.preheader93.preheader:10  %weight_temp_7_0_0 = alloca [12288 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.preheader93.preheader:11  store i8 0, i8* %weight_temp_0_0_0_1, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="33" op_0_bw="32">
<![CDATA[
.preheader93.preheader:12  %sext_cast = sext i32 %conv_last_weight_V9_s to i33

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader93.preheader:13  br label %.preheader92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
.preheader92:0  %indvar_flatten = phi i17 [ 0, %.preheader93.preheader ], [ %indvar_flatten_next, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader92:1  %i = phi i10 [ 0, %.preheader93.preheader ], [ %tmp_mid2_v, %0 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader92:2  %j = phi i8 [ 0, %.preheader93.preheader ], [ %j_3, %0 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92:3  %exitcond_flatten = icmp eq i17 %indvar_flatten, -32768

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92:4  %indvar_flatten_next = add i17 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader92:5  br i1 %exitcond_flatten, label %.preheader91.preheader, label %.preheader92.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader92.preheader:0  %i_3 = add i10 1, %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader:2  %exitcond = icmp eq i8 %j, -64

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader:3  %j_mid2 = select i1 %exitcond, i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader92.preheader:4  %tmp_mid2_v = select i1 %exitcond, i10 %i_3, i10 %i

]]></Node>
<StgValue><ssdm name="tmp_mid2_v"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="10">
<![CDATA[
.preheader92.preheader:11  %tmp_570 = trunc i10 %tmp_mid2_v to i3

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader:12  %newIndex15_mid2_v = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %tmp_mid2_v, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex15_mid2_v"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader92.preheader:17  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
.preheader92.preheader:38  switch i3 %tmp_570, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_65)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %j_3 = add i8 %j_mid2, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader92.preheader:5  %tmp = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_mid2_v, i8 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="19" op_0_bw="18">
<![CDATA[
.preheader92.preheader:6  %p_shl2_cast = zext i18 %tmp to i19

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
.preheader92.preheader:7  %tmp_s = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %tmp_mid2_v, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="16">
<![CDATA[
.preheader92.preheader:8  %p_shl3_cast = zext i16 %tmp_s to i19

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader92.preheader:9  %tmp_485 = sub i19 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="20" op_0_bw="19">
<![CDATA[
.preheader92.preheader:10  %tmp_613_cast = sext i19 %tmp_485 to i20

]]></Node>
<StgValue><ssdm name="tmp_613_cast"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="20" op_0_bw="8">
<![CDATA[
.preheader92.preheader:20  %tmp_231_cast = zext i8 %j_mid2 to i20

]]></Node>
<StgValue><ssdm name="tmp_231_cast"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader92.preheader:21  %tmp_489 = add i20 %tmp_231_cast, %tmp_613_cast

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="33" op_0_bw="20">
<![CDATA[
.preheader92.preheader:22  %tmp_617_cast = sext i20 %tmp_489 to i33

]]></Node>
<StgValue><ssdm name="tmp_617_cast"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader92.preheader:23  %sum = add i33 %tmp_617_cast, %sext_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="33">
<![CDATA[
.preheader92.preheader:24  %sum_cast = sext i33 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader92.preheader:25  %weight_V_addr = getelementptr i8* %weight_V, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader:36  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="78" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader:36  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader:36  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader:36  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader:36  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="82" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader:36  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="83" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader:36  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="84" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader:37  %weight_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_V_addr)

]]></Node>
<StgValue><ssdm name="weight_V_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader92.preheader:1  %empty_172 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 98304, i64 98304, i64 98304)

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
.preheader92.preheader:13  %tmp_486 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %newIndex15_mid2_v, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader92.preheader:14  %tmp_487 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %newIndex15_mid2_v, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="13">
<![CDATA[
.preheader92.preheader:15  %p_shl1_cast = zext i13 %tmp_487 to i15

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader92.preheader:16  %tmp_488 = sub i15 %tmp_486, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader92.preheader:18  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="8">
<![CDATA[
.preheader92.preheader:19  %tmp_231_cast1 = zext i8 %j_mid2 to i15

]]></Node>
<StgValue><ssdm name="tmp_231_cast1"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader92.preheader:26  %tmp_490 = add i15 %tmp_231_cast1, %tmp_488

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="15">
<![CDATA[
.preheader92.preheader:27  %tmp_618_cast = sext i15 %tmp_490 to i64

]]></Node>
<StgValue><ssdm name="tmp_618_cast"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader92.preheader:28  %weight_temp_3_0_0_1 = getelementptr [12288 x i8]* %weight_temp_3_0_0, i64 0, i64 %tmp_618_cast

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_0_1"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader92.preheader:29  %weight_temp_4_0_0_1 = getelementptr [12288 x i8]* %weight_temp_4_0_0, i64 0, i64 %tmp_618_cast

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_0_1"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader92.preheader:30  %weight_temp_2_0_0_1 = getelementptr [12288 x i8]* %weight_temp_2_0_0, i64 0, i64 %tmp_618_cast

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_0_1"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader92.preheader:31  %weight_temp_6_0_0_1 = getelementptr [12288 x i8]* %weight_temp_6_0_0, i64 0, i64 %tmp_618_cast

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_0_1"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader92.preheader:32  %weight_temp_5_0_0_1 = getelementptr [12288 x i8]* %weight_temp_5_0_0, i64 0, i64 %tmp_618_cast

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_0_1"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader92.preheader:33  %weight_temp_7_0_0_1 = getelementptr [12288 x i8]* %weight_temp_7_0_0, i64 0, i64 %tmp_618_cast

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_0_1"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader92.preheader:34  %weight_temp_0_0_0_2 = getelementptr [12288 x i8]* %weight_temp_0_0_0, i64 0, i64 %tmp_618_cast

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0_2"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader92.preheader:35  %weight_temp_1_0_0_1 = getelementptr [12288 x i8]* %weight_temp_1_0_0, i64 0, i64 %tmp_618_cast

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_0_1"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_570" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch6:0  store i8 %weight_V_addr_read, i8* %weight_temp_6_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_570" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="tmp_570" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch5:0  store i8 %weight_V_addr_read, i8* %weight_temp_5_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="tmp_570" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_570" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch4:0  store i8 %weight_V_addr_read, i8* %weight_temp_4_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_570" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_570" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch3:0  store i8 %weight_V_addr_read, i8* %weight_temp_3_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_570" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="tmp_570" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch2:0  store i8 %weight_V_addr_read, i8* %weight_temp_2_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="tmp_570" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch1:0  store i8 %weight_V_addr_read, i8* %weight_temp_1_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch0:0  store i8 %weight_V_addr_read, i8* %weight_temp_0_0_0_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_570" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch7:0  store i8 %weight_V_addr_read, i8* %weight_temp_7_0_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_570" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.preheader91.preheader:0  br label %.preheader91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader91:0  %h = phi i3 [ %h_29, %.preheader91.loopexit ], [ 0, %.preheader91.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader91:1  %exitcond22 = icmp eq i3 %h, -4

]]></Node>
<StgValue><ssdm name="exitcond22"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader91:2  %empty_173 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader91:3  %h_29 = add i3 %h, 1

]]></Node>
<StgValue><ssdm name="h_29"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader91:4  br i1 %exitcond22, label %.preheader87.preheader, label %.preheader90.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="3">
<![CDATA[
.preheader90.preheader:0  %tmp_cast10 = zext i3 %h to i10

]]></Node>
<StgValue><ssdm name="tmp_cast10"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="3">
<![CDATA[
.preheader90.preheader:1  %tmp_cast = zext i3 %h to i11

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.preheader90.preheader:2  br label %.preheader90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
.preheader87.preheader:0  br label %.preheader87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader90:0  %w = phi i3 [ 0, %.preheader90.preheader ], [ %w_34, %.preheader90.loopexit ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader90:1  %exitcond24 = icmp eq i3 %w, -4

]]></Node>
<StgValue><ssdm name="exitcond24"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader90:2  %empty_174 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader90:3  %w_34 = add i3 %w, 1

]]></Node>
<StgValue><ssdm name="w_34"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader90:4  br i1 %exitcond24, label %.preheader91.loopexit, label %.preheader89.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="3">
<![CDATA[
.preheader89.preheader:0  %tmp_233_cast1 = zext i3 %w to i12

]]></Node>
<StgValue><ssdm name="tmp_233_cast1"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="3">
<![CDATA[
.preheader89.preheader:1  %tmp_233_cast = zext i3 %w to i13

]]></Node>
<StgValue><ssdm name="tmp_233_cast"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.preheader89.preheader:2  br label %.preheader89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
.preheader91.loopexit:0  br label %.preheader91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader89:0  %ci = phi i8 [ 0, %.preheader89.preheader ], [ %ci_8, %.preheader89.loopexit ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader89:1  %exitcond26 = icmp eq i8 %ci, -64

]]></Node>
<StgValue><ssdm name="exitcond26"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader89:2  %empty_175 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader89:3  %ci_8 = add i8 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_8"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader89:4  br i1 %exitcond26, label %.preheader90.loopexit, label %.preheader88.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="15" op_0_bw="8">
<![CDATA[
.preheader88.preheader:0  %tmp_239_cast = zext i8 %ci to i15

]]></Node>
<StgValue><ssdm name="tmp_239_cast"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader88.preheader:1  %tmp_497 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %ci, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="10">
<![CDATA[
.preheader88.preheader:2  %tmp_632_cast = zext i10 %tmp_497 to i11

]]></Node>
<StgValue><ssdm name="tmp_632_cast"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader88.preheader:3  %tmp_498 = add i11 %tmp_cast, %tmp_632_cast

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader88.preheader:4  %tmp_635_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_498, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_635_cast"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader88.preheader:5  %tmp_499 = add i13 %tmp_233_cast, %tmp_635_cast

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="13">
<![CDATA[
.preheader88.preheader:6  %tmp_636_cast = zext i13 %tmp_499 to i64

]]></Node>
<StgValue><ssdm name="tmp_636_cast"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader88.preheader:7  %input_V_addr = getelementptr [3072 x i8]* %input_V, i64 0, i64 %tmp_636_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
.preheader88.preheader:8  br label %.preheader88.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
.preheader90.loopexit:0  br label %.preheader90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader88.0:0  %co = phi i10 [ %co_35_7, %_ifconv ], [ 0, %.preheader88.preheader ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader88.0:1  %empty_176 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader88.0:2  %exitcond29 = icmp eq i10 %co, -512

]]></Node>
<StgValue><ssdm name="exitcond29"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader88.0:3  br i1 %exitcond29, label %.preheader89.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:0  %newIndex1 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %co, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
_ifconv:1  %tmp_501 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:2  %tmp_639_cast = zext i9 %tmp_501 to i10

]]></Node>
<StgValue><ssdm name="tmp_639_cast"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:3  %tmp_502 = add i10 %tmp_639_cast, %tmp_cast10

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
_ifconv:4  %tmp_642_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_502, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_642_cast"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:5  %tmp_503 = add i12 %tmp_642_cast, %tmp_233_cast1

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
_ifconv:9  %tmp_504 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %newIndex1, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
_ifconv:10  %tmp_505 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %newIndex1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="13">
<![CDATA[
_ifconv:11  %p_shl5_cast = zext i13 %tmp_505 to i15

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:12  %tmp_506 = sub i15 %tmp_504, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:13  %tmp_507 = add i15 %tmp_506, %tmp_239_cast

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="15">
<![CDATA[
_ifconv:14  %tmp_647_cast = sext i15 %tmp_507 to i64

]]></Node>
<StgValue><ssdm name="tmp_647_cast"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:15  %weight_temp_3_0_0_2 = getelementptr [12288 x i8]* %weight_temp_3_0_0, i64 0, i64 %tmp_647_cast

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_0_2"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16  %weight_temp_4_0_0_2 = getelementptr [12288 x i8]* %weight_temp_4_0_0, i64 0, i64 %tmp_647_cast

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_0_2"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:17  %weight_temp_2_0_0_2 = getelementptr [12288 x i8]* %weight_temp_2_0_0, i64 0, i64 %tmp_647_cast

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_0_2"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:23  %weight_temp_6_0_0_2 = getelementptr [12288 x i8]* %weight_temp_6_0_0, i64 0, i64 %tmp_647_cast

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_0_2"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:24  %weight_temp_5_0_0_2 = getelementptr [12288 x i8]* %weight_temp_5_0_0, i64 0, i64 %tmp_647_cast

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_0_2"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:25  %weight_temp_7_0_0_2 = getelementptr [12288 x i8]* %weight_temp_7_0_0, i64 0, i64 %tmp_647_cast

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_0_2"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:27  %weight_temp_0_0_0_3 = getelementptr [12288 x i8]* %weight_temp_0_0_0, i64 0, i64 %tmp_647_cast

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0_3"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:28  %weight_temp_1_0_0_2 = getelementptr [12288 x i8]* %weight_temp_1_0_0, i64 0, i64 %tmp_647_cast

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_0_2"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:29  %weight_temp_0_0_0_4 = load i8* %weight_temp_0_0_0_3, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0_4"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:31  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:71  %weight_temp_1_0_0_3 = load i8* %weight_temp_1_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_0_3"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:111  %weight_temp_2_0_0_3 = load i8* %weight_temp_2_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_0_3"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:151  %weight_temp_3_0_0_3 = load i8* %weight_temp_3_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_0_3"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:191  %weight_temp_4_0_0_3 = load i8* %weight_temp_4_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_0_3"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:231  %weight_temp_5_0_0_3 = load i8* %weight_temp_5_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_0_3"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:271  %weight_temp_6_0_0_3 = load i8* %weight_temp_6_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_0_3"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:311  %weight_temp_7_0_0_3 = load i8* %weight_temp_7_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_0_3"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:351  %co_35_7 = add i10 %co, 8

]]></Node>
<StgValue><ssdm name="co_35_7"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
.preheader89.loopexit:0  br label %.preheader89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="187" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:6  %tmp_643_cast = zext i12 %tmp_503 to i64

]]></Node>
<StgValue><ssdm name="tmp_643_cast"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %conv_last_output_V_5 = getelementptr [1024 x i8]* @conv_last_output_V_5, i64 0, i64 %tmp_643_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %conv_last_output_V_6 = getelementptr [1024 x i8]* @conv_last_output_V_6, i64 0, i64 %tmp_643_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:18  %conv_last_output_V_3 = getelementptr [1024 x i8]* @conv_last_output_V_3, i64 0, i64 %tmp_643_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:19  %conv_last_output_V_7 = getelementptr [1024 x i8]* @conv_last_output_V_7, i64 0, i64 %tmp_643_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:20  %conv_last_output_V_4 = getelementptr [1024 x i8]* @conv_last_output_V_4, i64 0, i64 %tmp_643_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:21  %conv_last_output_V_0 = getelementptr [1024 x i8]* @conv_last_output_V_0, i64 0, i64 %tmp_643_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:22  %conv_last_output_V_2 = getelementptr [1024 x i8]* @conv_last_output_V_2, i64 0, i64 %tmp_643_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:26  %conv_last_output_V_1 = getelementptr [1024 x i8]* @conv_last_output_V_1, i64 0, i64 %tmp_643_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:29  %weight_temp_0_0_0_4 = load i8* %weight_temp_0_0_0_3, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_0_4"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:31  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:34  %conv_last_output_V_0_1 = load i8* %conv_last_output_V_0, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_1"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:71  %weight_temp_1_0_0_3 = load i8* %weight_temp_1_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_0_3"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:74  %conv_last_output_V_1_1 = load i8* %conv_last_output_V_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_1"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:111  %weight_temp_2_0_0_3 = load i8* %weight_temp_2_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_0_3"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:114  %conv_last_output_V_2_1 = load i8* %conv_last_output_V_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_1"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:151  %weight_temp_3_0_0_3 = load i8* %weight_temp_3_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_0_3"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:154  %conv_last_output_V_3_1 = load i8* %conv_last_output_V_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_1"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:191  %weight_temp_4_0_0_3 = load i8* %weight_temp_4_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_0_3"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:194  %conv_last_output_V_4_1 = load i8* %conv_last_output_V_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_1"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:231  %weight_temp_5_0_0_3 = load i8* %weight_temp_5_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_0_3"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:234  %conv_last_output_V_5_1 = load i8* %conv_last_output_V_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_1"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:271  %weight_temp_6_0_0_3 = load i8* %weight_temp_6_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_0_3"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:274  %conv_last_output_V_6_1 = load i8* %conv_last_output_V_6, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_1"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:311  %weight_temp_7_0_0_3 = load i8* %weight_temp_7_0_0_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_0_3"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:314  %conv_last_output_V_7_1 = load i8* %conv_last_output_V_7, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:30  %OP1_V = sext i8 %weight_temp_0_0_0_4 to i16

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:32  %OP2_V = sext i8 %input_V_load to i16

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:33  %p_Val2_s = mul i16 %OP2_V, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:34  %conv_last_output_V_0_1 = load i8* %conv_last_output_V_0, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_1"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:40  %tmp_577 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:72  %OP1_V_1 = sext i8 %weight_temp_1_0_0_3 to i16

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:73  %p_Val2_84_1 = mul i16 %OP2_V, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_84_1"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:74  %conv_last_output_V_1_1 = load i8* %conv_last_output_V_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_1"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:80  %tmp_582 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_84_1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:112  %OP1_V_2 = sext i8 %weight_temp_2_0_0_3 to i16

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:113  %p_Val2_84_2 = mul i16 %OP2_V, %OP1_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_84_2"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:114  %conv_last_output_V_2_1 = load i8* %conv_last_output_V_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_1"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:120  %tmp_587 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_84_2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:152  %OP1_V_3 = sext i8 %weight_temp_3_0_0_3 to i16

]]></Node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:153  %p_Val2_84_3 = mul i16 %OP2_V, %OP1_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_84_3"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:154  %conv_last_output_V_3_1 = load i8* %conv_last_output_V_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_1"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:160  %tmp_592 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_84_3, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:192  %OP1_V_4 = sext i8 %weight_temp_4_0_0_3 to i16

]]></Node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:193  %p_Val2_84_4 = mul i16 %OP2_V, %OP1_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_84_4"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:194  %conv_last_output_V_4_1 = load i8* %conv_last_output_V_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_1"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:200  %tmp_597 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_84_4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:232  %OP1_V_5 = sext i8 %weight_temp_5_0_0_3 to i16

]]></Node>
<StgValue><ssdm name="OP1_V_5"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:233  %p_Val2_84_5 = mul i16 %OP2_V, %OP1_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_84_5"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:234  %conv_last_output_V_5_1 = load i8* %conv_last_output_V_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_1"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:240  %tmp_602 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_84_5, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:272  %OP1_V_6 = sext i8 %weight_temp_6_0_0_3 to i16

]]></Node>
<StgValue><ssdm name="OP1_V_6"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:273  %p_Val2_84_6 = mul i16 %OP2_V, %OP1_V_6

]]></Node>
<StgValue><ssdm name="p_Val2_84_6"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:274  %conv_last_output_V_6_1 = load i8* %conv_last_output_V_6, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_1"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:280  %tmp_607 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_84_6, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:312  %OP1_V_7 = sext i8 %weight_temp_7_0_0_3 to i16

]]></Node>
<StgValue><ssdm name="OP1_V_7"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:313  %p_Val2_84_7 = mul i16 %OP2_V, %OP1_V_7

]]></Node>
<StgValue><ssdm name="p_Val2_84_7"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:314  %conv_last_output_V_7_1 = load i8* %conv_last_output_V_7, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_1"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:320  %tmp_612 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_84_7, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:35  %tmp_244 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_0_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:36  %tmp_267_cast = sext i14 %tmp_244 to i16

]]></Node>
<StgValue><ssdm name="tmp_267_cast"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:37  %p_Val2_3 = add i16 %p_Val2_s, %tmp_267_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:38  %tmp_576 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:39  %p_Val2_4 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:41  %tmp_245 = zext i1 %tmp_577 to i8

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:42  %tmp_578 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:43  %p_Val2_5 = add i8 %tmp_245, %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:44  %tmp_579 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %tmp_246 = xor i1 %tmp_579, true

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %carry_s = and i1 %tmp_578, %tmp_246

]]></Node>
<StgValue><ssdm name="carry_s"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:48  %tmp_247 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_3, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:75  %tmp_414_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_1_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_414_1"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:76  %tmp_414_1_cast = sext i14 %tmp_414_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_414_1_cast"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:77  %p_Val2_85_1 = add i16 %p_Val2_84_1, %tmp_414_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_85_1"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:78  %tmp_581 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:79  %p_Val2_86_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_85_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_1"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:81  %tmp_418_1 = zext i1 %tmp_582 to i8

]]></Node>
<StgValue><ssdm name="tmp_418_1"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:82  %tmp_583 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:83  %p_Val2_87_1 = add i8 %tmp_418_1, %p_Val2_86_1

]]></Node>
<StgValue><ssdm name="p_Val2_87_1"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:84  %tmp_584 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:85  %tmp_424_1 = xor i1 %tmp_584, true

]]></Node>
<StgValue><ssdm name="tmp_424_1"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:86  %carry_14_1 = and i1 %tmp_583, %tmp_424_1

]]></Node>
<StgValue><ssdm name="carry_14_1"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:88  %tmp_250 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_85_1, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:115  %tmp_414_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_2_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_414_2"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:116  %tmp_414_2_cast = sext i14 %tmp_414_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_414_2_cast"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:117  %p_Val2_85_2 = add i16 %p_Val2_84_2, %tmp_414_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_85_2"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:118  %tmp_586 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:119  %p_Val2_86_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_85_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_2"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:121  %tmp_418_2 = zext i1 %tmp_587 to i8

]]></Node>
<StgValue><ssdm name="tmp_418_2"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:122  %tmp_588 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:123  %p_Val2_87_2 = add i8 %tmp_418_2, %p_Val2_86_2

]]></Node>
<StgValue><ssdm name="p_Val2_87_2"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:124  %tmp_589 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:125  %tmp_424_2 = xor i1 %tmp_589, true

]]></Node>
<StgValue><ssdm name="tmp_424_2"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:126  %carry_14_2 = and i1 %tmp_588, %tmp_424_2

]]></Node>
<StgValue><ssdm name="carry_14_2"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:128  %tmp_251 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_85_2, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:155  %tmp_414_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_3_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_414_3"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:156  %tmp_414_3_cast = sext i14 %tmp_414_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_414_3_cast"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:157  %p_Val2_85_3 = add i16 %p_Val2_84_3, %tmp_414_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_85_3"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:158  %tmp_591 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:159  %p_Val2_86_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_85_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_3"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:161  %tmp_418_3 = zext i1 %tmp_592 to i8

]]></Node>
<StgValue><ssdm name="tmp_418_3"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:162  %tmp_593 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:163  %p_Val2_87_3 = add i8 %tmp_418_3, %p_Val2_86_3

]]></Node>
<StgValue><ssdm name="p_Val2_87_3"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:164  %tmp_594 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:165  %tmp_424_3 = xor i1 %tmp_594, true

]]></Node>
<StgValue><ssdm name="tmp_424_3"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:166  %carry_14_3 = and i1 %tmp_593, %tmp_424_3

]]></Node>
<StgValue><ssdm name="carry_14_3"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:168  %tmp_252 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_85_3, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:195  %tmp_414_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_4_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_414_4"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:196  %tmp_414_4_cast = sext i14 %tmp_414_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_414_4_cast"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:197  %p_Val2_85_4 = add i16 %p_Val2_84_4, %tmp_414_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_85_4"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:198  %tmp_596 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:199  %p_Val2_86_4 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_85_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_4"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:201  %tmp_418_4 = zext i1 %tmp_597 to i8

]]></Node>
<StgValue><ssdm name="tmp_418_4"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:202  %tmp_598 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:203  %p_Val2_87_4 = add i8 %tmp_418_4, %p_Val2_86_4

]]></Node>
<StgValue><ssdm name="p_Val2_87_4"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:204  %tmp_599 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:205  %tmp_424_4 = xor i1 %tmp_599, true

]]></Node>
<StgValue><ssdm name="tmp_424_4"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:206  %carry_14_4 = and i1 %tmp_598, %tmp_424_4

]]></Node>
<StgValue><ssdm name="carry_14_4"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:208  %tmp_253 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_85_4, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:235  %tmp_414_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_5_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_414_5"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:236  %tmp_414_5_cast = sext i14 %tmp_414_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_414_5_cast"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:237  %p_Val2_85_5 = add i16 %p_Val2_84_5, %tmp_414_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_85_5"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:238  %tmp_601 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:239  %p_Val2_86_5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_85_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_5"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:241  %tmp_418_5 = zext i1 %tmp_602 to i8

]]></Node>
<StgValue><ssdm name="tmp_418_5"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:242  %tmp_603 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:243  %p_Val2_87_5 = add i8 %tmp_418_5, %p_Val2_86_5

]]></Node>
<StgValue><ssdm name="p_Val2_87_5"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:244  %tmp_604 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:245  %tmp_424_5 = xor i1 %tmp_604, true

]]></Node>
<StgValue><ssdm name="tmp_424_5"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:246  %carry_14_5 = and i1 %tmp_603, %tmp_424_5

]]></Node>
<StgValue><ssdm name="carry_14_5"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:248  %tmp_254 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_85_5, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:275  %tmp_414_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_6_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_414_6"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:276  %tmp_414_6_cast = sext i14 %tmp_414_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_414_6_cast"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:277  %p_Val2_85_6 = add i16 %p_Val2_84_6, %tmp_414_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_85_6"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:278  %tmp_606 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:279  %p_Val2_86_6 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_85_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_6"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:281  %tmp_418_6 = zext i1 %tmp_607 to i8

]]></Node>
<StgValue><ssdm name="tmp_418_6"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:282  %tmp_608 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:283  %p_Val2_87_6 = add i8 %tmp_418_6, %p_Val2_86_6

]]></Node>
<StgValue><ssdm name="p_Val2_87_6"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:284  %tmp_609 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:285  %tmp_424_6 = xor i1 %tmp_609, true

]]></Node>
<StgValue><ssdm name="tmp_424_6"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:286  %carry_14_6 = and i1 %tmp_608, %tmp_424_6

]]></Node>
<StgValue><ssdm name="carry_14_6"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:288  %tmp_255 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_85_6, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:315  %tmp_414_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv_last_output_V_7_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_414_7"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:316  %tmp_414_7_cast = sext i14 %tmp_414_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_414_7_cast"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:317  %p_Val2_85_7 = add i16 %p_Val2_84_7, %tmp_414_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_85_7"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:318  %tmp_611 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:319  %p_Val2_86_7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_85_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_7"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:321  %tmp_418_7 = zext i1 %tmp_612 to i8

]]></Node>
<StgValue><ssdm name="tmp_418_7"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:322  %tmp_613 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_613"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:323  %p_Val2_87_7 = add i8 %tmp_418_7, %p_Val2_86_7

]]></Node>
<StgValue><ssdm name="p_Val2_87_7"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:324  %tmp_614 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_614"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:325  %tmp_424_7 = xor i1 %tmp_614, true

]]></Node>
<StgValue><ssdm name="tmp_424_7"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:326  %carry_14_7 = and i1 %tmp_613, %tmp_424_7

]]></Node>
<StgValue><ssdm name="carry_14_7"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:328  %tmp_256 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_85_7, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="342" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:47  %tmp_580 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:49  %Range1_all_ones = icmp eq i2 %tmp_247, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="carry_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:50  %Range1_all_zeros = icmp eq i2 %tmp_247, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:51  %deleted_zeros = select i1 %carry_s, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %tmp_248 = xor i1 %tmp_580, true

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53  %p_41_i_i = and i1 %tmp_576, %tmp_248

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:54  %deleted_ones = select i1 %carry_s, i1 %p_41_i_i, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55  %p_38_i_i = and i1 %carry_s, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:56  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:57  %brmerge_i_i8 = or i1 %tmp_579, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i8"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:58  %tmp_249 = xor i1 %tmp_576, true

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %overflow = and i1 %brmerge_i_i8, %tmp_249

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %brmerge40_demorgan_i = and i1 %tmp_579, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %tmp2_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp2_demorgan"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:62  %tmp2 = xor i1 %tmp2_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:63  %underflow = and i1 %tmp_576, %tmp2

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:64  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="carry_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:87  %tmp_585 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:89  %Range1_all_ones_1 = icmp eq i2 %tmp_250, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="carry_14_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:90  %Range1_all_zeros_1 = icmp eq i2 %tmp_250, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:91  %deleted_zeros_1 = select i1 %carry_14_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="carry_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:92  %tmp_429_1 = xor i1 %tmp_585, true

]]></Node>
<StgValue><ssdm name="tmp_429_1"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="carry_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:93  %p_41_i_i_1 = and i1 %tmp_581, %tmp_429_1

]]></Node>
<StgValue><ssdm name="p_41_i_i_1"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:94  %deleted_ones_1 = select i1 %carry_14_1, i1 %p_41_i_i_1, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:95  %p_38_i_i_1 = and i1 %carry_14_1, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="p_38_i_i_1"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:96  %p_not_i_i_1 = xor i1 %deleted_zeros_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_1"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:97  %brmerge_i_i8_1 = or i1 %tmp_584, %p_not_i_i_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_1"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:98  %tmp_431_1 = xor i1 %tmp_581, true

]]></Node>
<StgValue><ssdm name="tmp_431_1"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:99  %overflow_1 = and i1 %brmerge_i_i8_1, %tmp_431_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="371" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:100  %brmerge40_demorgan_i_35 = and i1 %tmp_584, %deleted_ones_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_35"/></StgValue>
</operation>

<operation id="372" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:101  %tmp4_demorgan = or i1 %p_38_i_i_1, %brmerge40_demorgan_i_35

]]></Node>
<StgValue><ssdm name="tmp4_demorgan"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:102  %tmp4 = xor i1 %tmp4_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:103  %underflow_1 = and i1 %tmp_581, %tmp4

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:104  %brmerge_i_i_i_1 = or i1 %underflow_1, %overflow_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_1"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="carry_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:127  %tmp_590 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:129  %Range1_all_ones_2 = icmp eq i2 %tmp_251, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="carry_14_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:130  %Range1_all_zeros_2 = icmp eq i2 %tmp_251, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:131  %deleted_zeros_2 = select i1 %carry_14_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="carry_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:132  %tmp_429_2 = xor i1 %tmp_590, true

]]></Node>
<StgValue><ssdm name="tmp_429_2"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="carry_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:133  %p_41_i_i_2 = and i1 %tmp_586, %tmp_429_2

]]></Node>
<StgValue><ssdm name="p_41_i_i_2"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:134  %deleted_ones_2 = select i1 %carry_14_2, i1 %p_41_i_i_2, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:135  %p_38_i_i_2 = and i1 %carry_14_2, %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="p_38_i_i_2"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:136  %p_not_i_i_2 = xor i1 %deleted_zeros_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_2"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:137  %brmerge_i_i8_2 = or i1 %tmp_589, %p_not_i_i_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_2"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:138  %tmp_431_2 = xor i1 %tmp_586, true

]]></Node>
<StgValue><ssdm name="tmp_431_2"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:139  %overflow_2 = and i1 %brmerge_i_i8_2, %tmp_431_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:140  %brmerge40_demorgan_i_29 = and i1 %tmp_589, %deleted_ones_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_29"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:141  %tmp6_demorgan = or i1 %p_38_i_i_2, %brmerge40_demorgan_i_29

]]></Node>
<StgValue><ssdm name="tmp6_demorgan"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:142  %tmp6 = xor i1 %tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="391" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:143  %underflow_2 = and i1 %tmp_586, %tmp6

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:144  %brmerge_i_i_i_2 = or i1 %underflow_2, %overflow_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_2"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="carry_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:167  %tmp_595 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:169  %Range1_all_ones_3 = icmp eq i2 %tmp_252, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="carry_14_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:170  %Range1_all_zeros_3 = icmp eq i2 %tmp_252, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:171  %deleted_zeros_3 = select i1 %carry_14_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="carry_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:172  %tmp_429_3 = xor i1 %tmp_595, true

]]></Node>
<StgValue><ssdm name="tmp_429_3"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="carry_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:173  %p_41_i_i_3 = and i1 %tmp_591, %tmp_429_3

]]></Node>
<StgValue><ssdm name="p_41_i_i_3"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:174  %deleted_ones_3 = select i1 %carry_14_3, i1 %p_41_i_i_3, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:175  %p_38_i_i_3 = and i1 %carry_14_3, %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="p_38_i_i_3"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:176  %p_not_i_i_3 = xor i1 %deleted_zeros_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_3"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:177  %brmerge_i_i8_3 = or i1 %tmp_594, %p_not_i_i_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_3"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:178  %tmp_431_3 = xor i1 %tmp_591, true

]]></Node>
<StgValue><ssdm name="tmp_431_3"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:179  %overflow_3 = and i1 %brmerge_i_i8_3, %tmp_431_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:180  %brmerge40_demorgan_i_30 = and i1 %tmp_594, %deleted_ones_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_30"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:181  %tmp8_demorgan = or i1 %p_38_i_i_3, %brmerge40_demorgan_i_30

]]></Node>
<StgValue><ssdm name="tmp8_demorgan"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:182  %tmp8 = xor i1 %tmp8_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:183  %underflow_3 = and i1 %tmp_591, %tmp8

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:184  %brmerge_i_i_i_3 = or i1 %underflow_3, %overflow_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_3"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="carry_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:207  %tmp_600 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:209  %Range1_all_ones_4 = icmp eq i2 %tmp_253, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="carry_14_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:210  %Range1_all_zeros_4 = icmp eq i2 %tmp_253, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:211  %deleted_zeros_4 = select i1 %carry_14_4, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="carry_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:212  %tmp_429_4 = xor i1 %tmp_600, true

]]></Node>
<StgValue><ssdm name="tmp_429_4"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="carry_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:213  %p_41_i_i_4 = and i1 %tmp_596, %tmp_429_4

]]></Node>
<StgValue><ssdm name="p_41_i_i_4"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:214  %deleted_ones_4 = select i1 %carry_14_4, i1 %p_41_i_i_4, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="417" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:215  %p_38_i_i_4 = and i1 %carry_14_4, %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="p_38_i_i_4"/></StgValue>
</operation>

<operation id="418" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:216  %p_not_i_i_4 = xor i1 %deleted_zeros_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_4"/></StgValue>
</operation>

<operation id="419" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:217  %brmerge_i_i8_4 = or i1 %tmp_599, %p_not_i_i_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_4"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:218  %tmp_431_4 = xor i1 %tmp_596, true

]]></Node>
<StgValue><ssdm name="tmp_431_4"/></StgValue>
</operation>

<operation id="421" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:219  %overflow_4 = and i1 %brmerge_i_i8_4, %tmp_431_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="422" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:220  %brmerge40_demorgan_i_31 = and i1 %tmp_599, %deleted_ones_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_31"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:221  %tmp10_demorgan = or i1 %p_38_i_i_4, %brmerge40_demorgan_i_31

]]></Node>
<StgValue><ssdm name="tmp10_demorgan"/></StgValue>
</operation>

<operation id="424" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:222  %tmp10 = xor i1 %tmp10_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="425" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:223  %underflow_4 = and i1 %tmp_596, %tmp10

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="426" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:224  %brmerge_i_i_i_4 = or i1 %underflow_4, %overflow_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_4"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="carry_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:247  %tmp_605 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:249  %Range1_all_ones_5 = icmp eq i2 %tmp_254, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="carry_14_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:250  %Range1_all_zeros_5 = icmp eq i2 %tmp_254, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>

<operation id="430" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:251  %deleted_zeros_5 = select i1 %carry_14_5, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="431" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="carry_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:252  %tmp_429_5 = xor i1 %tmp_605, true

]]></Node>
<StgValue><ssdm name="tmp_429_5"/></StgValue>
</operation>

<operation id="432" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="carry_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:253  %p_41_i_i_5 = and i1 %tmp_601, %tmp_429_5

]]></Node>
<StgValue><ssdm name="p_41_i_i_5"/></StgValue>
</operation>

<operation id="433" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:254  %deleted_ones_5 = select i1 %carry_14_5, i1 %p_41_i_i_5, i1 %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="deleted_ones_5"/></StgValue>
</operation>

<operation id="434" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:255  %p_38_i_i_5 = and i1 %carry_14_5, %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="p_38_i_i_5"/></StgValue>
</operation>

<operation id="435" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:256  %p_not_i_i_5 = xor i1 %deleted_zeros_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_5"/></StgValue>
</operation>

<operation id="436" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:257  %brmerge_i_i8_5 = or i1 %tmp_604, %p_not_i_i_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_5"/></StgValue>
</operation>

<operation id="437" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:258  %tmp_431_5 = xor i1 %tmp_601, true

]]></Node>
<StgValue><ssdm name="tmp_431_5"/></StgValue>
</operation>

<operation id="438" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:259  %overflow_5 = and i1 %brmerge_i_i8_5, %tmp_431_5

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="439" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:260  %brmerge40_demorgan_i_32 = and i1 %tmp_604, %deleted_ones_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_32"/></StgValue>
</operation>

<operation id="440" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:261  %tmp12_demorgan = or i1 %p_38_i_i_5, %brmerge40_demorgan_i_32

]]></Node>
<StgValue><ssdm name="tmp12_demorgan"/></StgValue>
</operation>

<operation id="441" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:262  %tmp12 = xor i1 %tmp12_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="442" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:263  %underflow_5 = and i1 %tmp_601, %tmp12

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="443" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:264  %brmerge_i_i_i_5 = or i1 %underflow_5, %overflow_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_5"/></StgValue>
</operation>

<operation id="444" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="carry_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:287  %tmp_610 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="445" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:289  %Range1_all_ones_6 = icmp eq i2 %tmp_255, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6"/></StgValue>
</operation>

<operation id="446" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="carry_14_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:290  %Range1_all_zeros_6 = icmp eq i2 %tmp_255, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="447" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:291  %deleted_zeros_6 = select i1 %carry_14_6, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="448" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="carry_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:292  %tmp_429_6 = xor i1 %tmp_610, true

]]></Node>
<StgValue><ssdm name="tmp_429_6"/></StgValue>
</operation>

<operation id="449" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="carry_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:293  %p_41_i_i_6 = and i1 %tmp_606, %tmp_429_6

]]></Node>
<StgValue><ssdm name="p_41_i_i_6"/></StgValue>
</operation>

<operation id="450" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:294  %deleted_ones_6 = select i1 %carry_14_6, i1 %p_41_i_i_6, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="451" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:295  %p_38_i_i_6 = and i1 %carry_14_6, %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="p_38_i_i_6"/></StgValue>
</operation>

<operation id="452" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:296  %p_not_i_i_6 = xor i1 %deleted_zeros_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_6"/></StgValue>
</operation>

<operation id="453" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:297  %brmerge_i_i8_6 = or i1 %tmp_609, %p_not_i_i_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_6"/></StgValue>
</operation>

<operation id="454" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:298  %tmp_431_6 = xor i1 %tmp_606, true

]]></Node>
<StgValue><ssdm name="tmp_431_6"/></StgValue>
</operation>

<operation id="455" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:299  %overflow_6 = and i1 %brmerge_i_i8_6, %tmp_431_6

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="456" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:300  %brmerge40_demorgan_i_33 = and i1 %tmp_609, %deleted_ones_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_33"/></StgValue>
</operation>

<operation id="457" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:301  %tmp14_demorgan = or i1 %p_38_i_i_6, %brmerge40_demorgan_i_33

]]></Node>
<StgValue><ssdm name="tmp14_demorgan"/></StgValue>
</operation>

<operation id="458" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:302  %tmp14 = xor i1 %tmp14_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="459" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:303  %underflow_6 = and i1 %tmp_606, %tmp14

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="460" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:304  %brmerge_i_i_i_6 = or i1 %underflow_6, %overflow_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_6"/></StgValue>
</operation>

<operation id="461" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="carry_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:327  %tmp_615 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="462" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:329  %Range1_all_ones_7 = icmp eq i2 %tmp_256, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7"/></StgValue>
</operation>

<operation id="463" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="carry_14_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:330  %Range1_all_zeros_7 = icmp eq i2 %tmp_256, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7"/></StgValue>
</operation>

<operation id="464" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:331  %deleted_zeros_7 = select i1 %carry_14_7, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_7"/></StgValue>
</operation>

<operation id="465" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="carry_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:332  %tmp_429_7 = xor i1 %tmp_615, true

]]></Node>
<StgValue><ssdm name="tmp_429_7"/></StgValue>
</operation>

<operation id="466" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="carry_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:333  %p_41_i_i_7 = and i1 %tmp_611, %tmp_429_7

]]></Node>
<StgValue><ssdm name="p_41_i_i_7"/></StgValue>
</operation>

<operation id="467" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:334  %deleted_ones_7 = select i1 %carry_14_7, i1 %p_41_i_i_7, i1 %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="deleted_ones_7"/></StgValue>
</operation>

<operation id="468" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:335  %p_38_i_i_7 = and i1 %carry_14_7, %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="p_38_i_i_7"/></StgValue>
</operation>

<operation id="469" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:336  %p_not_i_i_7 = xor i1 %deleted_zeros_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_7"/></StgValue>
</operation>

<operation id="470" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:337  %brmerge_i_i8_7 = or i1 %tmp_614, %p_not_i_i_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_7"/></StgValue>
</operation>

<operation id="471" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:338  %tmp_431_7 = xor i1 %tmp_611, true

]]></Node>
<StgValue><ssdm name="tmp_431_7"/></StgValue>
</operation>

<operation id="472" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:339  %overflow_7 = and i1 %brmerge_i_i8_7, %tmp_431_7

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="473" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:340  %brmerge40_demorgan_i_34 = and i1 %tmp_614, %deleted_ones_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_34"/></StgValue>
</operation>

<operation id="474" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:341  %tmp16_demorgan = or i1 %p_38_i_i_7, %brmerge40_demorgan_i_34

]]></Node>
<StgValue><ssdm name="tmp16_demorgan"/></StgValue>
</operation>

<operation id="475" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:342  %tmp16 = xor i1 %tmp16_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="476" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:343  %underflow_7 = and i1 %tmp_611, %tmp16

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:344  %brmerge_i_i_i_7 = or i1 %underflow_7, %overflow_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="478" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:65  %tmp3 = or i1 %brmerge40_demorgan_i, %tmp_249

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="479" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:66  %underflow_not = or i1 %tmp3, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="480" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:67  %p_Val2_87_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_5

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux"/></StgValue>
</operation>

<operation id="481" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:68  %p_Val2_1 = select i1 %underflow, i8 -128, i8 %p_Val2_5

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="482" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:69  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_87_mux, i8 %p_Val2_1

]]></Node>
<StgValue><ssdm name="this_assign_1"/></StgValue>
</operation>

<operation id="483" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:70  store i8 %this_assign_1, i8* %conv_last_output_V_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:105  %tmp5 = or i1 %brmerge40_demorgan_i_35, %tmp_431_1

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="485" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:106  %underflow_not_1 = or i1 %tmp5, %p_38_i_i_1

]]></Node>
<StgValue><ssdm name="underflow_not_1"/></StgValue>
</operation>

<operation id="486" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:107  %p_Val2_87_mux_1 = select i1 %brmerge_i_i_i_1, i8 127, i8 %p_Val2_87_1

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_1"/></StgValue>
</operation>

<operation id="487" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:108  %p_Val2_87_1_177 = select i1 %underflow_1, i8 -128, i8 %p_Val2_87_1

]]></Node>
<StgValue><ssdm name="p_Val2_87_1_177"/></StgValue>
</operation>

<operation id="488" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:109  %this_assign_1_1 = select i1 %underflow_not_1, i8 %p_Val2_87_mux_1, i8 %p_Val2_87_1_177

]]></Node>
<StgValue><ssdm name="this_assign_1_1"/></StgValue>
</operation>

<operation id="489" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:110  store i8 %this_assign_1_1, i8* %conv_last_output_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:145  %tmp7 = or i1 %brmerge40_demorgan_i_29, %tmp_431_2

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="491" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:146  %underflow_not_2 = or i1 %tmp7, %p_38_i_i_2

]]></Node>
<StgValue><ssdm name="underflow_not_2"/></StgValue>
</operation>

<operation id="492" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:147  %p_Val2_87_mux_2 = select i1 %brmerge_i_i_i_2, i8 127, i8 %p_Val2_87_2

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_2"/></StgValue>
</operation>

<operation id="493" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:148  %p_Val2_87_2_178 = select i1 %underflow_2, i8 -128, i8 %p_Val2_87_2

]]></Node>
<StgValue><ssdm name="p_Val2_87_2_178"/></StgValue>
</operation>

<operation id="494" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:149  %this_assign_1_2 = select i1 %underflow_not_2, i8 %p_Val2_87_mux_2, i8 %p_Val2_87_2_178

]]></Node>
<StgValue><ssdm name="this_assign_1_2"/></StgValue>
</operation>

<operation id="495" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:150  store i8 %this_assign_1_2, i8* %conv_last_output_V_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:185  %tmp9 = or i1 %brmerge40_demorgan_i_30, %tmp_431_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="497" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:186  %underflow_not_3 = or i1 %tmp9, %p_38_i_i_3

]]></Node>
<StgValue><ssdm name="underflow_not_3"/></StgValue>
</operation>

<operation id="498" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:187  %p_Val2_87_mux_3 = select i1 %brmerge_i_i_i_3, i8 127, i8 %p_Val2_87_3

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_3"/></StgValue>
</operation>

<operation id="499" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:188  %p_Val2_87_3_179 = select i1 %underflow_3, i8 -128, i8 %p_Val2_87_3

]]></Node>
<StgValue><ssdm name="p_Val2_87_3_179"/></StgValue>
</operation>

<operation id="500" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:189  %this_assign_1_3 = select i1 %underflow_not_3, i8 %p_Val2_87_mux_3, i8 %p_Val2_87_3_179

]]></Node>
<StgValue><ssdm name="this_assign_1_3"/></StgValue>
</operation>

<operation id="501" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:190  store i8 %this_assign_1_3, i8* %conv_last_output_V_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:225  %tmp11 = or i1 %brmerge40_demorgan_i_31, %tmp_431_4

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="503" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:226  %underflow_not_4 = or i1 %tmp11, %p_38_i_i_4

]]></Node>
<StgValue><ssdm name="underflow_not_4"/></StgValue>
</operation>

<operation id="504" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:227  %p_Val2_87_mux_4 = select i1 %brmerge_i_i_i_4, i8 127, i8 %p_Val2_87_4

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_4"/></StgValue>
</operation>

<operation id="505" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:228  %p_Val2_87_4_180 = select i1 %underflow_4, i8 -128, i8 %p_Val2_87_4

]]></Node>
<StgValue><ssdm name="p_Val2_87_4_180"/></StgValue>
</operation>

<operation id="506" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:229  %this_assign_1_4 = select i1 %underflow_not_4, i8 %p_Val2_87_mux_4, i8 %p_Val2_87_4_180

]]></Node>
<StgValue><ssdm name="this_assign_1_4"/></StgValue>
</operation>

<operation id="507" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:230  store i8 %this_assign_1_4, i8* %conv_last_output_V_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:265  %tmp13 = or i1 %brmerge40_demorgan_i_32, %tmp_431_5

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:266  %underflow_not_5 = or i1 %tmp13, %p_38_i_i_5

]]></Node>
<StgValue><ssdm name="underflow_not_5"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:267  %p_Val2_87_mux_5 = select i1 %brmerge_i_i_i_5, i8 127, i8 %p_Val2_87_5

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_5"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:268  %p_Val2_87_5_181 = select i1 %underflow_5, i8 -128, i8 %p_Val2_87_5

]]></Node>
<StgValue><ssdm name="p_Val2_87_5_181"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:269  %this_assign_1_5 = select i1 %underflow_not_5, i8 %p_Val2_87_mux_5, i8 %p_Val2_87_5_181

]]></Node>
<StgValue><ssdm name="this_assign_1_5"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:270  store i8 %this_assign_1_5, i8* %conv_last_output_V_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:305  %tmp15 = or i1 %brmerge40_demorgan_i_33, %tmp_431_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:306  %underflow_not_6 = or i1 %tmp15, %p_38_i_i_6

]]></Node>
<StgValue><ssdm name="underflow_not_6"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:307  %p_Val2_87_mux_6 = select i1 %brmerge_i_i_i_6, i8 127, i8 %p_Val2_87_6

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_6"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:308  %p_Val2_87_6_182 = select i1 %underflow_6, i8 -128, i8 %p_Val2_87_6

]]></Node>
<StgValue><ssdm name="p_Val2_87_6_182"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:309  %this_assign_1_6 = select i1 %underflow_not_6, i8 %p_Val2_87_mux_6, i8 %p_Val2_87_6_182

]]></Node>
<StgValue><ssdm name="this_assign_1_6"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:310  store i8 %this_assign_1_6, i8* %conv_last_output_V_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:345  %tmp17 = or i1 %brmerge40_demorgan_i_34, %tmp_431_7

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:346  %underflow_not_7 = or i1 %tmp17, %p_38_i_i_7

]]></Node>
<StgValue><ssdm name="underflow_not_7"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:347  %p_Val2_87_mux_7 = select i1 %brmerge_i_i_i_7, i8 127, i8 %p_Val2_87_7

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_7"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:348  %p_Val2_87_7_183 = select i1 %underflow_7, i8 -128, i8 %p_Val2_87_7

]]></Node>
<StgValue><ssdm name="p_Val2_87_7_183"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:349  %this_assign_1_7 = select i1 %underflow_not_7, i8 %p_Val2_87_mux_7, i8 %p_Val2_87_7_183

]]></Node>
<StgValue><ssdm name="this_assign_1_7"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:350  store i8 %this_assign_1_7, i8* %conv_last_output_V_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:352  br label %.preheader88.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="527" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader87:0  %i_1 = phi i10 [ %i_4, %.preheader87.loopexit ], [ 0, %.preheader87.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="528" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader87:1  %exitcond23 = icmp eq i10 %i_1, -512

]]></Node>
<StgValue><ssdm name="exitcond23"/></StgValue>
</operation>

<operation id="529" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader87:2  %empty_184 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="530" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader87:3  %i_4 = add i10 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="531" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader87:4  br i1 %exitcond23, label %.preheader.preheader, label %.preheader86.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="10">
<![CDATA[
.preheader86.preheader:0  %tmp_232 = zext i10 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="533" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="3" op_0_bw="10">
<![CDATA[
.preheader86.preheader:1  %tmp_571 = trunc i10 %i_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="534" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:2  %newIndex = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %i_1, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="535" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader86.preheader:3  %tmp_491 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="536" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="9">
<![CDATA[
.preheader86.preheader:4  %tmp_620_cast = zext i9 %tmp_491 to i10

]]></Node>
<StgValue><ssdm name="tmp_620_cast"/></StgValue>
</operation>

<operation id="537" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:5  %bias_V_addr = getelementptr [512 x i8]* %bias_V, i64 0, i64 %tmp_232

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="538" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
.preheader86.preheader:6  br label %.preheader86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="540" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader86:0  %j_1 = phi i3 [ 0, %.preheader86.preheader ], [ %j_4, %.preheader86.loopexit ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="541" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader86:1  %exitcond25 = icmp eq i3 %j_1, -4

]]></Node>
<StgValue><ssdm name="exitcond25"/></StgValue>
</operation>

<operation id="542" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader86:2  %empty_185 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="543" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader86:3  %j_4 = add i3 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="544" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader86:4  br i1 %exitcond25, label %.preheader87.loopexit, label %.preheader85.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="10" op_0_bw="3">
<![CDATA[
.preheader85.preheader:0  %tmp_238_cast = zext i3 %j_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_238_cast"/></StgValue>
</operation>

<operation id="546" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader85.preheader:1  %tmp_496 = add i10 %tmp_238_cast, %tmp_620_cast

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="547" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader85.preheader:2  %tmp_630_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_496, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_630_cast"/></StgValue>
</operation>

<operation id="548" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
.preheader85.preheader:3  br label %.preheader85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
.preheader87.loopexit:0  br label %.preheader87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="550" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader85:0  %k = phi i3 [ %k_3, %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74" ], [ 0, %.preheader85.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="551" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader85:1  %exitcond28 = icmp eq i3 %k, -4

]]></Node>
<StgValue><ssdm name="exitcond28"/></StgValue>
</operation>

<operation id="552" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader85:2  %empty_186 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="553" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader85:3  %k_3 = add i3 %k, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="554" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader85:4  br i1 %exitcond28, label %.preheader86.loopexit, label %_ifconv1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="3">
<![CDATA[
_ifconv1:0  %tmp_240_cast = zext i3 %k to i12

]]></Node>
<StgValue><ssdm name="tmp_240_cast"/></StgValue>
</operation>

<operation id="556" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv1:1  %tmp_500 = add i12 %tmp_630_cast, %tmp_240_cast

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="557" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="12">
<![CDATA[
_ifconv1:2  %tmp_637_cast = zext i12 %tmp_500 to i64

]]></Node>
<StgValue><ssdm name="tmp_637_cast"/></StgValue>
</operation>

<operation id="558" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:3  %conv_last_output_V_5_2 = getelementptr [1024 x i8]* @conv_last_output_V_5, i64 0, i64 %tmp_637_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_2"/></StgValue>
</operation>

<operation id="559" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:4  %conv_last_output_V_6_2 = getelementptr [1024 x i8]* @conv_last_output_V_6, i64 0, i64 %tmp_637_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_2"/></StgValue>
</operation>

<operation id="560" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:5  %conv_last_output_V_3_2 = getelementptr [1024 x i8]* @conv_last_output_V_3, i64 0, i64 %tmp_637_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_2"/></StgValue>
</operation>

<operation id="561" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:6  %conv_last_output_V_7_2 = getelementptr [1024 x i8]* @conv_last_output_V_7, i64 0, i64 %tmp_637_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_2"/></StgValue>
</operation>

<operation id="562" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:7  %conv_last_output_V_4_2 = getelementptr [1024 x i8]* @conv_last_output_V_4, i64 0, i64 %tmp_637_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_2"/></StgValue>
</operation>

<operation id="563" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:8  %conv_last_output_V_0_2 = getelementptr [1024 x i8]* @conv_last_output_V_0, i64 0, i64 %tmp_637_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_2"/></StgValue>
</operation>

<operation id="564" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:9  %conv_last_output_V_2_2 = getelementptr [1024 x i8]* @conv_last_output_V_2, i64 0, i64 %tmp_637_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_2"/></StgValue>
</operation>

<operation id="565" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:10  %conv_last_output_V_1_2 = getelementptr [1024 x i8]* @conv_last_output_V_1, i64 0, i64 %tmp_637_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_2"/></StgValue>
</operation>

<operation id="566" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:11  %conv_last_output_V_0_3 = load i8* %conv_last_output_V_0_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_3"/></StgValue>
</operation>

<operation id="567" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:12  %conv_last_output_V_1_3 = load i8* %conv_last_output_V_1_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_3"/></StgValue>
</operation>

<operation id="568" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:13  %conv_last_output_V_2_3 = load i8* %conv_last_output_V_2_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_3"/></StgValue>
</operation>

<operation id="569" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:14  %conv_last_output_V_3_3 = load i8* %conv_last_output_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_3"/></StgValue>
</operation>

<operation id="570" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:15  %conv_last_output_V_4_3 = load i8* %conv_last_output_V_4_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_3"/></StgValue>
</operation>

<operation id="571" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:16  %conv_last_output_V_5_3 = load i8* %conv_last_output_V_5_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_3"/></StgValue>
</operation>

<operation id="572" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:17  %conv_last_output_V_6_3 = load i8* %conv_last_output_V_6_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_3"/></StgValue>
</operation>

<operation id="573" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:18  %conv_last_output_V_7_3 = load i8* %conv_last_output_V_7_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_3"/></StgValue>
</operation>

<operation id="574" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:21  %p_Val2_60 = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_60"/></StgValue>
</operation>

<operation id="575" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
.preheader86.loopexit:0  br label %.preheader86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="576" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:11  %conv_last_output_V_0_3 = load i8* %conv_last_output_V_0_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_3"/></StgValue>
</operation>

<operation id="577" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:12  %conv_last_output_V_1_3 = load i8* %conv_last_output_V_1_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_3"/></StgValue>
</operation>

<operation id="578" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:13  %conv_last_output_V_2_3 = load i8* %conv_last_output_V_2_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_3"/></StgValue>
</operation>

<operation id="579" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:14  %conv_last_output_V_3_3 = load i8* %conv_last_output_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_3"/></StgValue>
</operation>

<operation id="580" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:15  %conv_last_output_V_4_3 = load i8* %conv_last_output_V_4_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_3"/></StgValue>
</operation>

<operation id="581" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:16  %conv_last_output_V_5_3 = load i8* %conv_last_output_V_5_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_3"/></StgValue>
</operation>

<operation id="582" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:17  %conv_last_output_V_6_3 = load i8* %conv_last_output_V_6_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_3"/></StgValue>
</operation>

<operation id="583" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:18  %conv_last_output_V_7_3 = load i8* %conv_last_output_V_7_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_3"/></StgValue>
</operation>

<operation id="584" st_id="26" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ifconv1:19  %p_Val2_s_187 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %conv_last_output_V_0_3, i8 %conv_last_output_V_1_3, i8 %conv_last_output_V_2_3, i8 %conv_last_output_V_3_3, i8 %conv_last_output_V_4_3, i8 %conv_last_output_V_5_3, i8 %conv_last_output_V_6_3, i8 %conv_last_output_V_7_3, i3 %tmp_571)

]]></Node>
<StgValue><ssdm name="p_Val2_s_187"/></StgValue>
</operation>

<operation id="585" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:20  %tmp_241 = sext i8 %p_Val2_s_187 to i9

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="586" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:21  %p_Val2_60 = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_60"/></StgValue>
</operation>

<operation id="587" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:22  %tmp_242 = sext i8 %p_Val2_60 to i9

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="588" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:23  %p_Val2_1_188 = add i9 %tmp_241, %tmp_242

]]></Node>
<StgValue><ssdm name="p_Val2_1_188"/></StgValue>
</operation>

<operation id="589" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv1:24  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_1_188, i32 8)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="590" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:25  %p_Val2_2 = add i8 %p_Val2_s_187, %p_Val2_60

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="591" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:26  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="592" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:27  %tmp_243 = xor i1 %newsignbit, true

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="593" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:28  %underflow_10 = and i1 %isneg, %tmp_243

]]></Node>
<StgValue><ssdm name="underflow_10"/></StgValue>
</operation>

<operation id="594" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:29  %brmerge_i_i = xor i1 %isneg, %newsignbit

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="595" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:30  %isneg_not = xor i1 %isneg, true

]]></Node>
<StgValue><ssdm name="isneg_not"/></StgValue>
</operation>

<operation id="596" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:31  %brmerge = or i1 %newsignbit, %isneg_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="597" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:32  %p_Val2_82_mux = select i1 %brmerge_i_i, i8 127, i8 %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_82_mux"/></StgValue>
</operation>

<operation id="598" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:33  %p_Val2_s_189 = select i1 %underflow_10, i8 -128, i8 %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_s_189"/></StgValue>
</operation>

<operation id="599" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:34  %this_assign_43_1 = select i1 %brmerge, i8 %p_Val2_82_mux, i8 %p_Val2_s_189

]]></Node>
<StgValue><ssdm name="this_assign_43_1"/></StgValue>
</operation>

<operation id="600" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
_ifconv1:35  switch i3 %tmp_571, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_571" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch14:0  store i8 %this_assign_43_1, i8* %conv_last_output_V_6_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_571" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_571" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch13:0  store i8 %this_assign_43_1, i8* %conv_last_output_V_5_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_571" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_571" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch12:0  store i8 %this_assign_43_1, i8* %conv_last_output_V_4_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_571" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_571" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch11:0  store i8 %this_assign_43_1, i8* %conv_last_output_V_3_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_571" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_571" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch10:0  store i8 %this_assign_43_1, i8* %conv_last_output_V_2_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_571" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_571" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch9:0  store i8 %this_assign_43_1, i8* %conv_last_output_V_1_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_571" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch8:0  store i8 %this_assign_43_1, i8* %conv_last_output_V_0_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_571" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch15:0  store i8 %this_assign_43_1, i8* %conv_last_output_V_7_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_571" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="617" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74:0  br label %.preheader85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="618" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten10 = phi i14 [ %indvar_flatten_next1, %._crit_edge94 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten10"/></StgValue>
</operation>

<operation id="619" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:1  %i_2 = phi i10 [ %arrayNo8_mid2_v, %._crit_edge94 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="620" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten6 = phi i6 [ %indvar_flatten_next7, %._crit_edge94 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="621" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:3  %j_2 = phi i3 [ %tmp_242_mid2, %._crit_edge94 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="622" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:4  %k_1 = phi i3 [ %k_2, %._crit_edge94 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="623" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:5  %exitcond_flatten14 = icmp eq i14 %indvar_flatten10, -8192

]]></Node>
<StgValue><ssdm name="exitcond_flatten14"/></StgValue>
</operation>

<operation id="624" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:6  %indvar_flatten_next1 = add i14 %indvar_flatten10, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="625" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten14, label %1, label %.preheader84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader84:0  %i_5 = add i10 1, %i_2

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="627" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader84:2  %exitcond_flatten15 = icmp eq i6 %indvar_flatten6, 16

]]></Node>
<StgValue><ssdm name="exitcond_flatten15"/></StgValue>
</operation>

<operation id="628" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader84:3  %j_2_mid = select i1 %exitcond_flatten15, i3 0, i3 %j_2

]]></Node>
<StgValue><ssdm name="j_2_mid"/></StgValue>
</operation>

<operation id="629" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader84:4  %arrayNo8_mid2_v = select i1 %exitcond_flatten15, i10 %i_5, i10 %i_2

]]></Node>
<StgValue><ssdm name="arrayNo8_mid2_v"/></StgValue>
</operation>

<operation id="630" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="3" op_0_bw="10">
<![CDATA[
.preheader84:5  %tmp_572 = trunc i10 %arrayNo8_mid2_v to i3

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="631" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader84:6  %newIndex18_mid2_v = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %arrayNo8_mid2_v, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex18_mid2_v"/></StgValue>
</operation>

<operation id="632" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader84:9  %not_exitcond_flatten = xor i1 %exitcond_flatten15, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="633" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader84:10  %exitcond27 = icmp eq i3 %k_1, -4

]]></Node>
<StgValue><ssdm name="exitcond27"/></StgValue>
</operation>

<operation id="634" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader84:11  %exitcond_mid = and i1 %exitcond27, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="635" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader84:13  %tmp_493 = or i1 %exitcond_mid, %exitcond_flatten15

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="636" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader84:14  %k_1_mid2 = select i1 %tmp_493, i3 0, i3 %k_1

]]></Node>
<StgValue><ssdm name="k_1_mid2"/></StgValue>
</operation>

<operation id="637" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge94:2  %indvar_flatten6_op = add i6 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6_op"/></StgValue>
</operation>

<operation id="638" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge94:3  %indvar_flatten_next7 = select i1 %exitcond_flatten15, i6 1, i6 %indvar_flatten6_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="639" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
<literal name="exitcond_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader84:12  %j_5 = add i3 1, %j_2_mid

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="640" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader84:15  %tmp_242_mid2 = select i1 %exitcond_mid, i3 %j_5, i3 %j_2_mid

]]></Node>
<StgValue><ssdm name="tmp_242_mid2"/></StgValue>
</operation>

<operation id="641" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader84:19  %tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="642" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge94:0  %empty_190 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_66)

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="643" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge94:1  %k_2 = add i3 %k_1_mid2, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="644" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge94:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="645" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader84:7  %tmp_492 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex18_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="646" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="10" op_0_bw="9">
<![CDATA[
.preheader84:8  %tmp_622_cast = zext i9 %tmp_492 to i10

]]></Node>
<StgValue><ssdm name="tmp_622_cast"/></StgValue>
</operation>

<operation id="647" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="10" op_0_bw="3">
<![CDATA[
.preheader84:16  %tmp_242_mid2_cast = zext i3 %tmp_242_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_242_mid2_cast"/></StgValue>
</operation>

<operation id="648" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader84:17  %tmp_494 = add i10 %tmp_622_cast, %tmp_242_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="649" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader84:18  %tmp_626_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_494, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_626_cast"/></StgValue>
</operation>

<operation id="650" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="3">
<![CDATA[
.preheader84:21  %tmp_235_cast = zext i3 %k_1_mid2 to i12

]]></Node>
<StgValue><ssdm name="tmp_235_cast"/></StgValue>
</operation>

<operation id="651" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader84:22  %tmp_495 = add i12 %tmp_626_cast, %tmp_235_cast

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="652" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="12">
<![CDATA[
.preheader84:23  %tmp_627_cast = zext i12 %tmp_495 to i64

]]></Node>
<StgValue><ssdm name="tmp_627_cast"/></StgValue>
</operation>

<operation id="653" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader84:24  %conv_last_output_V_5_4 = getelementptr [1024 x i8]* @conv_last_output_V_5, i64 0, i64 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_4"/></StgValue>
</operation>

<operation id="654" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader84:25  %conv_last_output_V_6_4 = getelementptr [1024 x i8]* @conv_last_output_V_6, i64 0, i64 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_4"/></StgValue>
</operation>

<operation id="655" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader84:26  %conv_last_output_V_3_4 = getelementptr [1024 x i8]* @conv_last_output_V_3, i64 0, i64 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_4"/></StgValue>
</operation>

<operation id="656" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader84:27  %conv_last_output_V_7_4 = getelementptr [1024 x i8]* @conv_last_output_V_7, i64 0, i64 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_4"/></StgValue>
</operation>

<operation id="657" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader84:28  %conv_last_output_V_4_4 = getelementptr [1024 x i8]* @conv_last_output_V_4, i64 0, i64 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_4"/></StgValue>
</operation>

<operation id="658" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader84:29  %conv_last_output_V_0_4 = getelementptr [1024 x i8]* @conv_last_output_V_0, i64 0, i64 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_4"/></StgValue>
</operation>

<operation id="659" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader84:30  %conv_last_output_V_2_4 = getelementptr [1024 x i8]* @conv_last_output_V_2, i64 0, i64 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_4"/></StgValue>
</operation>

<operation id="660" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader84:31  %conv_last_output_V_1_4 = getelementptr [1024 x i8]* @conv_last_output_V_1, i64 0, i64 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_4"/></StgValue>
</operation>

<operation id="661" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="10">
<![CDATA[
.preheader84:32  %conv_last_output_V_0_5 = load i8* %conv_last_output_V_0_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_5"/></StgValue>
</operation>

<operation id="662" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="10">
<![CDATA[
.preheader84:33  %conv_last_output_V_1_5 = load i8* %conv_last_output_V_1_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_5"/></StgValue>
</operation>

<operation id="663" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="10">
<![CDATA[
.preheader84:34  %conv_last_output_V_2_5 = load i8* %conv_last_output_V_2_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_5"/></StgValue>
</operation>

<operation id="664" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="10">
<![CDATA[
.preheader84:35  %conv_last_output_V_3_5 = load i8* %conv_last_output_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_5"/></StgValue>
</operation>

<operation id="665" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="10">
<![CDATA[
.preheader84:36  %conv_last_output_V_4_5 = load i8* %conv_last_output_V_4_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_5"/></StgValue>
</operation>

<operation id="666" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="10">
<![CDATA[
.preheader84:37  %conv_last_output_V_5_5 = load i8* %conv_last_output_V_5_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_5"/></StgValue>
</operation>

<operation id="667" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="10">
<![CDATA[
.preheader84:38  %conv_last_output_V_6_5 = load i8* %conv_last_output_V_6_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_5"/></StgValue>
</operation>

<operation id="668" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="10">
<![CDATA[
.preheader84:39  %conv_last_output_V_7_5 = load i8* %conv_last_output_V_7_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="669" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader84:1  %empty_191 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8192, i64 8192, i64 8192)

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="670" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader84:20  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="10">
<![CDATA[
.preheader84:32  %conv_last_output_V_0_5 = load i8* %conv_last_output_V_0_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_5"/></StgValue>
</operation>

<operation id="672" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="10">
<![CDATA[
.preheader84:33  %conv_last_output_V_1_5 = load i8* %conv_last_output_V_1_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_5"/></StgValue>
</operation>

<operation id="673" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="10">
<![CDATA[
.preheader84:34  %conv_last_output_V_2_5 = load i8* %conv_last_output_V_2_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_5"/></StgValue>
</operation>

<operation id="674" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="10">
<![CDATA[
.preheader84:35  %conv_last_output_V_3_5 = load i8* %conv_last_output_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_5"/></StgValue>
</operation>

<operation id="675" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="10">
<![CDATA[
.preheader84:36  %conv_last_output_V_4_5 = load i8* %conv_last_output_V_4_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_5"/></StgValue>
</operation>

<operation id="676" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="10">
<![CDATA[
.preheader84:37  %conv_last_output_V_5_5 = load i8* %conv_last_output_V_5_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_5"/></StgValue>
</operation>

<operation id="677" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="10">
<![CDATA[
.preheader84:38  %conv_last_output_V_6_5 = load i8* %conv_last_output_V_6_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_5"/></StgValue>
</operation>

<operation id="678" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="10">
<![CDATA[
.preheader84:39  %conv_last_output_V_7_5 = load i8* %conv_last_output_V_7_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_5"/></StgValue>
</operation>

<operation id="679" st_id="32" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
.preheader84:40  %tmp_236 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %conv_last_output_V_0_5, i8 %conv_last_output_V_1_5, i8 %conv_last_output_V_2_5, i8 %conv_last_output_V_3_5, i8 %conv_last_output_V_4_5, i8 %conv_last_output_V_5_5, i8 %conv_last_output_V_6_5, i8 %conv_last_output_V_7_5, i3 %tmp_572)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="680" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader84:41  %tmp_573 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_236, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="681" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader84:42  br i1 %tmp_573, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i, label %._crit_edge94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  switch i3 %tmp_572, label %branch727 [
    i3 0, label %branch020
    i3 1, label %branch121
    i3 2, label %branch222
    i3 3, label %branch323
    i3 -4, label %branch424
    i3 -3, label %branch525
    i3 -2, label %branch626
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="tmp_572" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch626:0  store i8 0, i8* %conv_last_output_V_6_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="tmp_572" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
branch626:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="tmp_572" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch525:0  store i8 0, i8* %conv_last_output_V_5_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="tmp_572" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
branch525:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="tmp_572" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch424:0  store i8 0, i8* %conv_last_output_V_4_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="tmp_572" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
branch424:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="tmp_572" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch323:0  store i8 0, i8* %conv_last_output_V_3_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="tmp_572" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
branch323:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="tmp_572" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch222:0  store i8 0, i8* %conv_last_output_V_2_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="tmp_572" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
branch222:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="tmp_572" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch121:0  store i8 0, i8* %conv_last_output_V_1_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="tmp_572" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="tmp_572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch020:0  store i8 0, i8* %conv_last_output_V_0_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="tmp_572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
branch020:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="tmp_572" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch727:0  store i8 0, i8* %conv_last_output_V_7_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="tmp_572" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
branch727:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_573" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19:0  br label %._crit_edge94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="700" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
