# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE\ 371/Lab/Lab5/Lab\ 5\ Code {C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab5/Lab 5 Code/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:13 on May 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab5/Lab 5 Code" C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab5/Lab 5 Code/register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 20:40:13 on May 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE\ 371/Lab/Lab5/Lab\ 5\ Code {C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab5/Lab 5 Code/firFilter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:13 on May 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab5/Lab 5 Code" C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab5/Lab 5 Code/firFilter.sv 
# -- Compiling module firFilter
# -- Compiling module firFilter_testbench
# 
# Top level modules:
# 	firFilter_testbench
# End time: 20:40:13 on May 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
