Balasa, F., Franssen, F. H. M., Catthoor, F. V. M., and De Man, H. J. 1994. Transformation of nested loops with modulo indexing to affine recurrences. Lett. Parallel Process. 4, 271--280.
V. Balasundaram , K. Kennedy, A technique for summarizing data access and its use in parallelism enhancing transformations, ACM SIGPLAN Notices, v.24 n.7, p.41-53, July 1989[doi>10.1145/74818.74822]
Thomas Ball , James R. Larus, Efficient path profiling, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.46-57, December 02-04, 1996, Paris, France
Francky Catthoor, Energy-Delay Efficient Data Storage and Transfer Architectures and Methodologies: Current Solutions and Remaining Problems, Journal of VLSI Signal Processing Systems, v.21 n.3, p.219-231, July 1999[doi>10.1023/A:1008181319813]
Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
Doosan Cho , Ilya Issenin , Nikil Dutt , Jonghee W. Yoon , Yunheung Paek, Software controlled memory layout reorganization for irregular array access patterns, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289881.1289915]
Philippe Clauss , Benoît Meister, Automatic memory layout transformations to optimize spatial locality in parameterized loop nests, ACM SIGARCH Computer Architecture News, v.28 n.1, p.11-19, March 2000[doi>10.1145/346023.346031]
Jason Cong , Wei Jiang , Bin Liu , Yi Zou, Automatic memory partitioning and scheduling for throughput and power optimization, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.2, p.1-25, March 2011[doi>10.1145/1929943.1929947]
Béatrice Creusillet , François Irigoin, Exact versus Approximate Array Region Analyses, Proceedings of the 9th International Workshop on Languages and Compilers for Parallel Computing, p.86-100, August 08-10, 1996
Alain Darte , Robert Schreiber , Gilles Villard, Lattice-Based Memory Allocation, IEEE Transactions on Computers, v.54 n.10, p.1242-1257, October 2005[doi>10.1109/TC.2005.167]
Eddy De Greef , Francky Catthoor , Hugo De Man, Memory size reduction through storage order optimization for embedded parallel multimedia applications, Parallel Computing, v.23 n.12, p.1811-1837, Dec. 1997[doi>10.1016/S0167-8191(97)00089-6]
J. J. Dongarra , Orlie Brewer , James Arthur Kohl , Samuel Fineberg, A tool to aid in the design, implementation, and understanding of matrix algorithms for parallel processors, Journal of Parallel and Distributed Computing, v.9 n.2, p.185-202, June 1990[doi>10.1016/0743-7315(90)90045-Q]
F. H.M. Franssen , F. Balasa , M. F.X.B. van Swaaij , F. V.M. Catthoor , H. J. De Man, Modeling multidimensional data and control flow, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.1 n.3, p.319-327, September 1993[doi>10.1109/92.238445]
Stefan Valentin Gheorghita , Martin Palkovic , Juan Hamers , Arnout Vandecappelle , Stelios Mamagkakis , Twan Basten , Lieven Eeckhout , Henk Corporaal , Francky Catthoor , Frederik Vandeputte , Koen De Bosschere, System-scenario-based design of dynamic embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.1, p.1-45, January 2009[doi>10.1145/1455229.1455232]
Armin Größlinger, Precise Management of Scratchpad Memories for Localising Array Accesses in Scientific Codes, Proceedings of the 18th International Conference on Compiler Construction: Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2009, p.236-250, March 22-29, 2009, York, UK[doi>10.1007/978-3-642-00722-4_17]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Byunghyun Jang , Dana Schaa , Perhaad Mistry , David Kaeli, Exploiting Memory Access Patterns to Improve Memory Performance in Data-Parallel Architectures, IEEE Transactions on Parallel and Distributed Systems, v.22 n.1, p.105-118, January 2011[doi>10.1109/TPDS.2010.107]
Janjusic, T., Kavi, K., and Potter, B. 2011. Gleipnir: A memory analysis tool. In Proceedings of the International Conference on Computational Science (ICCS'11). 2058--2067.
Pradip K. Jha , Nikil D. Dutt, Library Mapping for Memories, Proceedings of the 1997 European conference on Design and Test, p.288, March 17-20, 1997
Mahmut Taylan Kandemir, A compiler technique for improving whole-program locality, ACM SIGPLAN Notices, v.36 n.3, p.179-192, March 2001[doi>10.1145/373243.360219]
P. G. Kjeldsberg , F. Catthoor , E. J. Aas, Data dependency size estimation for use in memory optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.7, p.908-921, November 2006[doi>10.1109/TCAD.2003.814257]
P. G. Kjeldsberg , F. Catthoor , E. J. Aas, Storage requirement estimation for optimized design of data intensive applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.2, p.133-158, April 2004[doi>10.1145/989995.989996]
Kritikakou, A., Catthoor, F., Kelefouras, V., and Goutis, C. 2013. A scalable and near-optimal representation for storage size management. Tech. rep., Department of Electrical and Computer Engineering, University of Patras.
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Lee, L. H., Chew, E. P., Tan, K. C., and Han, Y. 2007. An optimization model for storage yard management in transshipment hubs. OR Spectrum 28, 4, 539--561.
Vincent Lefebvre , Paul Feautrier, Automatic storage management for parallel programs, Parallel Computing, v.24 n.3-4, p.649-671, May, 1998[doi>10.1016/S0167-8191(98)00029-5]
P. E. R. Lippens , J. L. van Meerbergen , W. F. J. Verhaegh , A. van der Werf, Allocation of multiport memories for hierarchical data stream, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.728-735, November 07-11, 1993, Santa Clara, California, USA
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, ACM SIGPLAN Notices, v.40 n.6, June 2005[doi>10.1145/1064978.1065034]
Dror E. Maydan , Saman P. Amarasinghe , Monica S. Lam, Array-data flow analysis and its use in array privatization, Proceedings of the 20th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.2-15, March 1993, Charleston, South Carolina, USA[doi>10.1145/158511.158515]
Nachtergaele, L., Bolsens, I., and De Man, H. J. 1992. Specification and simulation front-end for hardware synthesis of DSP applications. Int. J. Comp. Simul. 2, 213--2291.
Nethercote, N., Walsh, R., and Fitzhardinge, J. 2006. Building workload characterization tools with Valgrind. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC'06).
Yunheung Paek , Jay Hoeflinger , David Padua, Efficient and precise array access analysis, ACM Transactions on Programming Languages and Systems (TOPLAS), v.24 n.1, p.65-109, January 2002[doi>10.1145/509705.509708]
Krishna V. Palem , Rodric M. Rabbah , Vincent J. Mooney, III , Pinar Korkmaz , Kiran Puttaswamy, Design space optimization of embedded memory systems via data remapping, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany[doi>10.1145/513829.513836]
P. R. Panda , F. Catthoor , N. D. Dutt , K. Danckaert , E. Brockmeyer , C. Kulkarni , A. Vandercappelle , P. G. Kjeldsberg, Data and memory optimization techniques for embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.2, p.149-206, April 2001[doi>10.1145/375977.375978]
Pouchet, L.-N. 2012. PolyBench/C -- the Polyhedral Benchmark suite. http://www.cse.ohio-state.edu/∼ pouchet/software/polybench/.
J. Ramanujam , Jinpyo Hong , Mahmut Kandemir , A. Narayan, Reducing memory requirements of nested loops for embedded systems, Proceedings of the 38th annual Design Automation Conference, p.359-364, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378523]
Shai Rubin , Rastislav Bodík , Trishul Chilimbi, An efficient profile-analysis framework for data-layout optimizations, ACM SIGPLAN Notices, v.37 n.1, p.140-153, Jan. 2002[doi>10.1145/565816.503287]
Rachid Seghir , Vincent Loechner , Benoît Meister, Integer affine transformations of parametric ℤ-polytopes and applications to loop nest optimization, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.2, p.1-27, June 2012[doi>10.1145/2207222.2207224]
Z. Shen , Z. Li , P. C. Yew, An Empirical Study of Fortran Programs for Parallelizing Compilers, IEEE Transactions on Parallel and Distributed Systems, v.1 n.3, p.356-364, July 1990[doi>10.1109/71.80162]
Byoungro So , Mary W. Hall , Heidi E. Ziegler, Custom Data Layout for Memory Parallelism, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.291, March 20-24, 2004, Palo Alto, California
Soto, M., Sevaux, M., Rossi, A., and Laurent, J. 2013. Memory Allocation Problems in Embedded Systems: Optimization Methods. Wiley-ISTE.
van Swaaij, M. F. X. B., Franssen, F. H. M., Catthoor, F. V. M., and De Man, H. J. 1992. Automating high level control flow transformations for DSP memory management. In Proceedings of the Workshop on VLSI Signal Processing. IEEE, 397--406.
Weidendorfer, J., Kowarschik, M., and Trinitis, C. 2004. A tool suite for simulation based analysis of memory access behavior. In Proceedings of the 4th International Conference on Computational Science (ICCS'04). Lecture Notes in Computer Science, vol. 3038, Springer-Verlag, Berlin Heidelberg, 440--447.
Sven Wuytack , Jean-Philippe Diguet , Francky V. M. Catthoor , Hugo J. De Man, Formalized methodology for data reuse exploration for low-power hierarchical memory mappings, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.529-537, Dec. 1998[doi>10.1109/92.736124]
