{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1600616540507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600616540510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 20 23:42:20 2020 " "Processing started: Sun Sep 20 23:42:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600616540510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1600616540510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_seven_seg_seven_four_two_four_eight -c BCD_seven_seg_seven_four_two_four_eight " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_seven_seg_seven_four_two_four_eight -c BCD_seven_seg_seven_four_two_four_eight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1600616540510 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1600616541315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD_seven_seg_seven_four_two_four_eight.bdf 1 1 " "Found 1 design units, including 1 entities, in source file BCD_seven_seg_seven_four_two_four_eight.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_seven_seg_seven_four_two_four_eight " "Found entity 1: BCD_seven_seg_seven_four_two_four_eight" {  } { { "BCD_seven_seg_seven_four_two_four_eight.bdf" "" { Schematic "/home/timmy/Git/Learn-VHDL/CH6/CH6-2/BCD_seven_seg_seven_four_two_four_eight.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600616567869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600616567869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD_seven_seg_seven_four_two_four_eight " "Elaborating entity \"BCD_seven_seg_seven_four_two_four_eight\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1600616568016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74248 74248:inst " "Elaborating entity \"74248\" for hierarchy \"74248:inst\"" {  } { { "BCD_seven_seg_seven_four_two_four_eight.bdf" "inst" { Schematic "/home/timmy/Git/Learn-VHDL/CH6/CH6-2/BCD_seven_seg_seven_four_two_four_eight.bdf" { { 288 528 640 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600616568073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74248:inst " "Elaborated megafunction instantiation \"74248:inst\"" {  } { { "BCD_seven_seg_seven_four_two_four_eight.bdf" "" { Schematic "/home/timmy/Git/Learn-VHDL/CH6/CH6-2/BCD_seven_seg_seven_four_two_four_eight.bdf" { { 288 528 640 448 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600616568096 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S1 VCC " "Pin \"S1\" is stuck at VCC" {  } { { "BCD_seven_seg_seven_four_two_four_eight.bdf" "" { Schematic "/home/timmy/Git/Learn-VHDL/CH6/CH6-2/BCD_seven_seg_seven_four_two_four_eight.bdf" { { 480 752 928 496 "S1" "" } { 496 632 675 506 "S1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1600616569329 "|BCD_seven_seg_seven_four_two_four_eight|S1"} { "Warning" "WMLS_MLS_STUCK_PIN" "S2 VCC " "Pin \"S2\" is stuck at VCC" {  } { { "BCD_seven_seg_seven_four_two_four_eight.bdf" "" { Schematic "/home/timmy/Git/Learn-VHDL/CH6/CH6-2/BCD_seven_seg_seven_four_two_four_eight.bdf" { { 512 752 928 528 "S2" "" } { 504 632 675 514 "S2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1600616569329 "|BCD_seven_seg_seven_four_two_four_eight|S2"} { "Warning" "WMLS_MLS_STUCK_PIN" "S3 VCC " "Pin \"S3\" is stuck at VCC" {  } { { "BCD_seven_seg_seven_four_two_four_eight.bdf" "" { Schematic "/home/timmy/Git/Learn-VHDL/CH6/CH6-2/BCD_seven_seg_seven_four_two_four_eight.bdf" { { 544 752 928 560 "S3" "" } { 512 632 673 522 "S3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1600616569329 "|BCD_seven_seg_seven_four_two_four_eight|S3"} { "Warning" "WMLS_MLS_STUCK_PIN" "S4 GND " "Pin \"S4\" is stuck at GND" {  } { { "BCD_seven_seg_seven_four_two_four_eight.bdf" "" { Schematic "/home/timmy/Git/Learn-VHDL/CH6/CH6-2/BCD_seven_seg_seven_four_two_four_eight.bdf" { { 576 752 928 592 "S4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1600616569329 "|BCD_seven_seg_seven_four_two_four_eight|S4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1600616569329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1600616569523 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1600616570298 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600616570298 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1600616570862 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1600616570862 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1600616570862 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1600616570862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1064 " "Peak virtual memory: 1064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600616570878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 20 23:42:50 2020 " "Processing ended: Sun Sep 20 23:42:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600616570878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600616570878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600616570878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600616570878 ""}
