{"index": 542, "svad": "This property verifies that the phase_cnt signal is reset to zero one clock cycle after the reset_r signal becomes asserted, provided the system reset is not active.\n\nThe assertion triggers on every positive edge of the clk signal. The antecedent condition is when reset_r equals 1. When this occurs, the consequent requires that on the next clock cycle (##1), phase_cnt must equal 0.\n\nThe entire property is disabled when the reset signal equals 0, meaning the assertion is not checked during active reset conditions.", "reference_sva": "property p_phase_cnt_reset;\n    @(posedge clk) disable iff (reset == 0)\n        reset_r == 1 |-> ##1 phase_cnt == 0;\nendproperty\nassert_p_phase_cnt_reset: assert property (p_phase_cnt_reset) else $error(\"Assertion failed: phase_cnt is not reset to 0 one cycle after reset_r is asserted\");", "generated_sva": "property phase_cnt_reset_p;\n    @(posedge clk) disable iff (reset == 0)\n    (reset_r == 1) |=> (phase_cnt == 0);\nendproperty\n\nassert property (phase_cnt_reset_p);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_phase_cnt_reset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `phase_cnt`\n\n* **Clocks & Resets:**\n    * Primary Clock: `clk` (posedge)\n    * Reset Signal: `reset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `reset_r == 1`\n    * Response condition: `##1 phase_cnt == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `reset_r == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 phase_cnt == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (reset == 0)`\n    * Property is disabled when reset `reset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge clk) reset_r == 1 |-> ##1 phase_cnt == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_phase_cnt_reset;\n    @(posedge clk) disable iff (reset == 0)\n        reset_r == 1 |-> ##1 phase_cnt == 0;\nendproperty\nassert_p_phase_cnt_reset: assert property (p_phase_cnt_reset) else $error(\"Assertion failed: phase_cnt is not reset to 0 one cycle after reset_r is asserted\");\n```\n\n**Summary:**\nProperty `p_phase_cnt_reset` uses overlapping implication synchronized to `clk`.", "error_message": null, "generation_time": 1.8708534240722656, "verification_time": 0.0064852237701416016, "from_cache": false}