============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:05:35 am
  Module:                 UART
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin                  Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock TX_CLK)            launch                                     0 R 
U0_UART_TX
  U0_parity_calc
    DATA_V_reg[5]/CK                                 100    +0       0 R 
    DATA_V_reg[5]/Q       SDFFRHQX1HVT       2  0.6   38  +416     416 R 
    g384__7410/B                                            +0     416   
    g384__7410/Y          XNOR2X1HVT         1  0.2   36  +170     586 F 
    g379__1666/A                                            +0     586   
    g379__1666/Y          XNOR2X1HVT         1  0.2   33  +298     883 R 
    g374__2346/A                                            +0     883   
    g374__2346/Y          XNOR2X1HVT         1  0.2   36  +232    1116 F 
    g373__2883/A                                            +0    1116   
    g373__2883/Y          XNOR2X1HVT         1  0.2   33  +298    1414 R 
    g372__9945/A                                            +0    1414   
    g372__9945/Y          XNOR2X1HVT         1  0.2   36  +232    1646 F 
    g371__9315/A                                            +0    1646   
    g371__9315/Y          XNOR2X1HVT         1  0.2   33  +298    1944 R 
    g370__6161/A                                            +0    1944   
    g370__6161/Y          XNOR2X1HVT         1  0.2   36  +232    2176 F 
    g369__4733/A                                            +0    2176   
    g369__4733/Y          XNOR2X1HVT         1  0.3   36  +299    2476 R 
    parity_reg/SI    <<<  SDFFRHQX1HVT                      +0    2476   
    parity_reg/CK         setup                      100  +313    2789 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock TX_CLK)            capture                                10000 R 
                          uncertainty                      -10    9990 R 
-------------------------------------------------------------------------
Cost Group   : 'TX_CLK' (path_group 'TX_CLK')
Timing slack :    7201ps 
Start-point  : U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK
End-point    : U0_UART_TX/U0_parity_calc/parity_reg/SI

