<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions,Library/Basic Functions/Simulation; Debug and Verification/Simulation,Library/Qsys Interconnect,Library/Qsys Interconnect/Memory-Mapped,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/Interface Protocols,Library/Interface Protocols/PCI Express,Library/Processors and Peripherals/Peripherals,Library/Processors and Peripherals,Library/Basic Functions/Simulation; Debug and Verification,Library/Basic Functions/Simulation; Debug and Verification/Verification,Library/Basic Functions/Bridges and Adaptors,Project,Library" />
 <window width="1936" height="1048" x="-8" y="-8" />
 <generation simulation="VERILOG" />
</preferences>
