Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug 14 17:46:17 2024
| Host         : DESKTOP-VQQPT2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_of_electric_fan_timing_summary_routed.rpt -pb top_module_of_electric_fan_timing_summary_routed.pb -rpx top_module_of_electric_fan_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_of_electric_fan
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.151      -17.554                     10                  784        0.175        0.000                      0                  784        4.500        0.000                       0                   518  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.151      -17.554                     10                  784        0.175        0.000                      0                  784        4.500        0.000                       0                   518  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           10  Failing Endpoints,  Worst Slack       -2.151ns,  Total Violation      -17.554ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.151ns  (required time - arrival time)
  Source:                 nolabel_line77/dth11/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/dth11/temperature_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.870ns  (logic 2.126ns (30.947%)  route 4.744ns (69.053%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 10.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.563    10.084    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X56Y16         FDCE                                         r  nolabel_line77/dth11/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.524    10.608 f  nolabel_line77/dth11/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.432    11.041    nolabel_line77/dth11/count_usec_reg[9]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124    11.165 f  nolabel_line77/dth11/temp_data[22]_i_6/O
                         net (fo=4, routed)           0.768    11.933    nolabel_line77/dth11/temp_data[22]_i_6_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.057 r  nolabel_line77/dth11/next_state[5]_i_14/O
                         net (fo=3, routed)           0.323    12.380    nolabel_line77/dth11/ed/temp_data_reg[2]
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.504 r  nolabel_line77/dth11/ed/data_count[2]_i_2/O
                         net (fo=56, routed)          0.833    13.337    nolabel_line77/dth11/ed/data_count[2]_i_2_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    13.461 f  nolabel_line77/dth11/ed/humidity1__2_carry_i_13/O
                         net (fo=3, routed)           0.590    14.052    nolabel_line77/dth11/ed/humidity1__2_carry_i_13_n_0
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.124    14.176 r  nolabel_line77/dth11/ed/humidity1__2_carry__0_i_3/O
                         net (fo=1, routed)           0.341    14.517    nolabel_line77/dth11/ed_n_54
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.073 r  nolabel_line77/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.433    15.506    nolabel_line77/dth11/ed/humidity1[6]
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.302    15.808 f  nolabel_line77/dth11/ed/temperature[7]_i_3/O
                         net (fo=1, routed)           0.649    16.456    nolabel_line77/dth11/ed/temperature[7]_i_3_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.580 r  nolabel_line77/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.374    16.954    nolabel_line77/dth11/ed_n_7
    SLICE_X51Y18         FDRE                                         r  nolabel_line77/dth11/temperature_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.442    14.783    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  nolabel_line77/dth11/temperature_reg[6]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X51Y18         FDRE (Setup_fdre_C_CE)      -0.205    14.803    nolabel_line77/dth11/temperature_reg[6]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -16.954    
  -------------------------------------------------------------------
                         slack                                 -2.151    

Slack (VIOLATED) :        -2.129ns  (required time - arrival time)
  Source:                 nolabel_line77/dth11/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/dth11/temperature_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.850ns  (logic 2.126ns (31.039%)  route 4.724ns (68.961%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 10.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.563    10.084    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X56Y16         FDCE                                         r  nolabel_line77/dth11/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.524    10.608 f  nolabel_line77/dth11/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.432    11.041    nolabel_line77/dth11/count_usec_reg[9]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124    11.165 f  nolabel_line77/dth11/temp_data[22]_i_6/O
                         net (fo=4, routed)           0.768    11.933    nolabel_line77/dth11/temp_data[22]_i_6_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.057 r  nolabel_line77/dth11/next_state[5]_i_14/O
                         net (fo=3, routed)           0.323    12.380    nolabel_line77/dth11/ed/temp_data_reg[2]
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.504 r  nolabel_line77/dth11/ed/data_count[2]_i_2/O
                         net (fo=56, routed)          0.833    13.337    nolabel_line77/dth11/ed/data_count[2]_i_2_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    13.461 f  nolabel_line77/dth11/ed/humidity1__2_carry_i_13/O
                         net (fo=3, routed)           0.590    14.052    nolabel_line77/dth11/ed/humidity1__2_carry_i_13_n_0
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.124    14.176 r  nolabel_line77/dth11/ed/humidity1__2_carry__0_i_3/O
                         net (fo=1, routed)           0.341    14.517    nolabel_line77/dth11/ed_n_54
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.073 r  nolabel_line77/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.433    15.506    nolabel_line77/dth11/ed/humidity1[6]
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.302    15.808 f  nolabel_line77/dth11/ed/temperature[7]_i_3/O
                         net (fo=1, routed)           0.649    16.456    nolabel_line77/dth11/ed/temperature[7]_i_3_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.580 r  nolabel_line77/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.354    16.934    nolabel_line77/dth11/ed_n_7
    SLICE_X49Y16         FDRE                                         r  nolabel_line77/dth11/temperature_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.444    14.785    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  nolabel_line77/dth11/temperature_reg[1]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X49Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.805    nolabel_line77/dth11/temperature_reg[1]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -16.934    
  -------------------------------------------------------------------
                         slack                                 -2.129    

Slack (VIOLATED) :        -2.129ns  (required time - arrival time)
  Source:                 nolabel_line77/dth11/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/dth11/temperature_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.850ns  (logic 2.126ns (31.039%)  route 4.724ns (68.961%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 10.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.563    10.084    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X56Y16         FDCE                                         r  nolabel_line77/dth11/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.524    10.608 f  nolabel_line77/dth11/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.432    11.041    nolabel_line77/dth11/count_usec_reg[9]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124    11.165 f  nolabel_line77/dth11/temp_data[22]_i_6/O
                         net (fo=4, routed)           0.768    11.933    nolabel_line77/dth11/temp_data[22]_i_6_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.057 r  nolabel_line77/dth11/next_state[5]_i_14/O
                         net (fo=3, routed)           0.323    12.380    nolabel_line77/dth11/ed/temp_data_reg[2]
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.504 r  nolabel_line77/dth11/ed/data_count[2]_i_2/O
                         net (fo=56, routed)          0.833    13.337    nolabel_line77/dth11/ed/data_count[2]_i_2_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    13.461 f  nolabel_line77/dth11/ed/humidity1__2_carry_i_13/O
                         net (fo=3, routed)           0.590    14.052    nolabel_line77/dth11/ed/humidity1__2_carry_i_13_n_0
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.124    14.176 r  nolabel_line77/dth11/ed/humidity1__2_carry__0_i_3/O
                         net (fo=1, routed)           0.341    14.517    nolabel_line77/dth11/ed_n_54
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.073 r  nolabel_line77/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.433    15.506    nolabel_line77/dth11/ed/humidity1[6]
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.302    15.808 f  nolabel_line77/dth11/ed/temperature[7]_i_3/O
                         net (fo=1, routed)           0.649    16.456    nolabel_line77/dth11/ed/temperature[7]_i_3_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.580 r  nolabel_line77/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.354    16.934    nolabel_line77/dth11/ed_n_7
    SLICE_X49Y16         FDRE                                         r  nolabel_line77/dth11/temperature_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.444    14.785    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  nolabel_line77/dth11/temperature_reg[2]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X49Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.805    nolabel_line77/dth11/temperature_reg[2]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -16.934    
  -------------------------------------------------------------------
                         slack                                 -2.129    

Slack (VIOLATED) :        -2.129ns  (required time - arrival time)
  Source:                 nolabel_line77/dth11/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/dth11/temperature_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.850ns  (logic 2.126ns (31.039%)  route 4.724ns (68.961%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 10.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.563    10.084    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X56Y16         FDCE                                         r  nolabel_line77/dth11/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.524    10.608 f  nolabel_line77/dth11/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.432    11.041    nolabel_line77/dth11/count_usec_reg[9]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124    11.165 f  nolabel_line77/dth11/temp_data[22]_i_6/O
                         net (fo=4, routed)           0.768    11.933    nolabel_line77/dth11/temp_data[22]_i_6_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.057 r  nolabel_line77/dth11/next_state[5]_i_14/O
                         net (fo=3, routed)           0.323    12.380    nolabel_line77/dth11/ed/temp_data_reg[2]
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.504 r  nolabel_line77/dth11/ed/data_count[2]_i_2/O
                         net (fo=56, routed)          0.833    13.337    nolabel_line77/dth11/ed/data_count[2]_i_2_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    13.461 f  nolabel_line77/dth11/ed/humidity1__2_carry_i_13/O
                         net (fo=3, routed)           0.590    14.052    nolabel_line77/dth11/ed/humidity1__2_carry_i_13_n_0
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.124    14.176 r  nolabel_line77/dth11/ed/humidity1__2_carry__0_i_3/O
                         net (fo=1, routed)           0.341    14.517    nolabel_line77/dth11/ed_n_54
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.073 r  nolabel_line77/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.433    15.506    nolabel_line77/dth11/ed/humidity1[6]
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.302    15.808 f  nolabel_line77/dth11/ed/temperature[7]_i_3/O
                         net (fo=1, routed)           0.649    16.456    nolabel_line77/dth11/ed/temperature[7]_i_3_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.580 r  nolabel_line77/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.354    16.934    nolabel_line77/dth11/ed_n_7
    SLICE_X49Y16         FDRE                                         r  nolabel_line77/dth11/temperature_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.444    14.785    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  nolabel_line77/dth11/temperature_reg[3]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X49Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.805    nolabel_line77/dth11/temperature_reg[3]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -16.934    
  -------------------------------------------------------------------
                         slack                                 -2.129    

Slack (VIOLATED) :        -2.129ns  (required time - arrival time)
  Source:                 nolabel_line77/dth11/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/dth11/temperature_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.850ns  (logic 2.126ns (31.039%)  route 4.724ns (68.961%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 10.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.563    10.084    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X56Y16         FDCE                                         r  nolabel_line77/dth11/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.524    10.608 f  nolabel_line77/dth11/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.432    11.041    nolabel_line77/dth11/count_usec_reg[9]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124    11.165 f  nolabel_line77/dth11/temp_data[22]_i_6/O
                         net (fo=4, routed)           0.768    11.933    nolabel_line77/dth11/temp_data[22]_i_6_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.057 r  nolabel_line77/dth11/next_state[5]_i_14/O
                         net (fo=3, routed)           0.323    12.380    nolabel_line77/dth11/ed/temp_data_reg[2]
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.504 r  nolabel_line77/dth11/ed/data_count[2]_i_2/O
                         net (fo=56, routed)          0.833    13.337    nolabel_line77/dth11/ed/data_count[2]_i_2_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    13.461 f  nolabel_line77/dth11/ed/humidity1__2_carry_i_13/O
                         net (fo=3, routed)           0.590    14.052    nolabel_line77/dth11/ed/humidity1__2_carry_i_13_n_0
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.124    14.176 r  nolabel_line77/dth11/ed/humidity1__2_carry__0_i_3/O
                         net (fo=1, routed)           0.341    14.517    nolabel_line77/dth11/ed_n_54
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.073 r  nolabel_line77/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.433    15.506    nolabel_line77/dth11/ed/humidity1[6]
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.302    15.808 f  nolabel_line77/dth11/ed/temperature[7]_i_3/O
                         net (fo=1, routed)           0.649    16.456    nolabel_line77/dth11/ed/temperature[7]_i_3_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.580 r  nolabel_line77/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.354    16.934    nolabel_line77/dth11/ed_n_7
    SLICE_X49Y16         FDRE                                         r  nolabel_line77/dth11/temperature_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.444    14.785    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  nolabel_line77/dth11/temperature_reg[4]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X49Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.805    nolabel_line77/dth11/temperature_reg[4]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -16.934    
  -------------------------------------------------------------------
                         slack                                 -2.129    

Slack (VIOLATED) :        -2.129ns  (required time - arrival time)
  Source:                 nolabel_line77/dth11/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/dth11/temperature_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.850ns  (logic 2.126ns (31.039%)  route 4.724ns (68.961%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 10.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.563    10.084    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X56Y16         FDCE                                         r  nolabel_line77/dth11/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.524    10.608 f  nolabel_line77/dth11/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.432    11.041    nolabel_line77/dth11/count_usec_reg[9]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124    11.165 f  nolabel_line77/dth11/temp_data[22]_i_6/O
                         net (fo=4, routed)           0.768    11.933    nolabel_line77/dth11/temp_data[22]_i_6_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.057 r  nolabel_line77/dth11/next_state[5]_i_14/O
                         net (fo=3, routed)           0.323    12.380    nolabel_line77/dth11/ed/temp_data_reg[2]
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.504 r  nolabel_line77/dth11/ed/data_count[2]_i_2/O
                         net (fo=56, routed)          0.833    13.337    nolabel_line77/dth11/ed/data_count[2]_i_2_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    13.461 f  nolabel_line77/dth11/ed/humidity1__2_carry_i_13/O
                         net (fo=3, routed)           0.590    14.052    nolabel_line77/dth11/ed/humidity1__2_carry_i_13_n_0
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.124    14.176 r  nolabel_line77/dth11/ed/humidity1__2_carry__0_i_3/O
                         net (fo=1, routed)           0.341    14.517    nolabel_line77/dth11/ed_n_54
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.073 r  nolabel_line77/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.433    15.506    nolabel_line77/dth11/ed/humidity1[6]
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.302    15.808 f  nolabel_line77/dth11/ed/temperature[7]_i_3/O
                         net (fo=1, routed)           0.649    16.456    nolabel_line77/dth11/ed/temperature[7]_i_3_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.580 r  nolabel_line77/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.354    16.934    nolabel_line77/dth11/ed_n_7
    SLICE_X49Y16         FDRE                                         r  nolabel_line77/dth11/temperature_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.444    14.785    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  nolabel_line77/dth11/temperature_reg[5]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X49Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.805    nolabel_line77/dth11/temperature_reg[5]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -16.934    
  -------------------------------------------------------------------
                         slack                                 -2.129    

Slack (VIOLATED) :        -2.129ns  (required time - arrival time)
  Source:                 nolabel_line77/dth11/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/dth11/temperature_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.850ns  (logic 2.126ns (31.039%)  route 4.724ns (68.961%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 10.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.563    10.084    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X56Y16         FDCE                                         r  nolabel_line77/dth11/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.524    10.608 f  nolabel_line77/dth11/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.432    11.041    nolabel_line77/dth11/count_usec_reg[9]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124    11.165 f  nolabel_line77/dth11/temp_data[22]_i_6/O
                         net (fo=4, routed)           0.768    11.933    nolabel_line77/dth11/temp_data[22]_i_6_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.057 r  nolabel_line77/dth11/next_state[5]_i_14/O
                         net (fo=3, routed)           0.323    12.380    nolabel_line77/dth11/ed/temp_data_reg[2]
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.504 r  nolabel_line77/dth11/ed/data_count[2]_i_2/O
                         net (fo=56, routed)          0.833    13.337    nolabel_line77/dth11/ed/data_count[2]_i_2_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    13.461 f  nolabel_line77/dth11/ed/humidity1__2_carry_i_13/O
                         net (fo=3, routed)           0.590    14.052    nolabel_line77/dth11/ed/humidity1__2_carry_i_13_n_0
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.124    14.176 r  nolabel_line77/dth11/ed/humidity1__2_carry__0_i_3/O
                         net (fo=1, routed)           0.341    14.517    nolabel_line77/dth11/ed_n_54
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.073 r  nolabel_line77/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.433    15.506    nolabel_line77/dth11/ed/humidity1[6]
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.302    15.808 f  nolabel_line77/dth11/ed/temperature[7]_i_3/O
                         net (fo=1, routed)           0.649    16.456    nolabel_line77/dth11/ed/temperature[7]_i_3_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.580 r  nolabel_line77/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.354    16.934    nolabel_line77/dth11/ed_n_7
    SLICE_X49Y16         FDRE                                         r  nolabel_line77/dth11/temperature_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.444    14.785    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  nolabel_line77/dth11/temperature_reg[7]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X49Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.805    nolabel_line77/dth11/temperature_reg[7]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -16.934    
  -------------------------------------------------------------------
                         slack                                 -2.129    

Slack (VIOLATED) :        -1.990ns  (required time - arrival time)
  Source:                 nolabel_line77/dth11/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/dth11/temperature_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.710ns  (logic 2.126ns (31.686%)  route 4.584ns (68.314%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 10.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.563    10.084    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X56Y16         FDCE                                         r  nolabel_line77/dth11/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.524    10.608 f  nolabel_line77/dth11/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.432    11.041    nolabel_line77/dth11/count_usec_reg[9]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124    11.165 f  nolabel_line77/dth11/temp_data[22]_i_6/O
                         net (fo=4, routed)           0.768    11.933    nolabel_line77/dth11/temp_data[22]_i_6_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.057 r  nolabel_line77/dth11/next_state[5]_i_14/O
                         net (fo=3, routed)           0.323    12.380    nolabel_line77/dth11/ed/temp_data_reg[2]
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.504 r  nolabel_line77/dth11/ed/data_count[2]_i_2/O
                         net (fo=56, routed)          0.833    13.337    nolabel_line77/dth11/ed/data_count[2]_i_2_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    13.461 f  nolabel_line77/dth11/ed/humidity1__2_carry_i_13/O
                         net (fo=3, routed)           0.590    14.052    nolabel_line77/dth11/ed/humidity1__2_carry_i_13_n_0
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.124    14.176 r  nolabel_line77/dth11/ed/humidity1__2_carry__0_i_3/O
                         net (fo=1, routed)           0.341    14.517    nolabel_line77/dth11/ed_n_54
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.073 r  nolabel_line77/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.433    15.506    nolabel_line77/dth11/ed/humidity1[6]
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.302    15.808 f  nolabel_line77/dth11/ed/temperature[7]_i_3/O
                         net (fo=1, routed)           0.649    16.456    nolabel_line77/dth11/ed/temperature[7]_i_3_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.580 r  nolabel_line77/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.214    16.794    nolabel_line77/dth11/ed_n_7
    SLICE_X49Y17         FDRE                                         r  nolabel_line77/dth11/temperature_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.443    14.784    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  nolabel_line77/dth11/temperature_reg[0]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X49Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.804    nolabel_line77/dth11/temperature_reg[0]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -16.794    
  -------------------------------------------------------------------
                         slack                                 -1.990    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 nolabel_line77/dth11/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/dth11/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.070ns  (logic 1.144ns (22.566%)  route 3.926ns (77.434%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 10.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.563    10.084    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X56Y16         FDCE                                         r  nolabel_line77/dth11/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.524    10.608 r  nolabel_line77/dth11/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.432    11.041    nolabel_line77/dth11/count_usec_reg[9]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124    11.165 r  nolabel_line77/dth11/temp_data[22]_i_6/O
                         net (fo=4, routed)           0.768    11.933    nolabel_line77/dth11/temp_data[22]_i_6_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.057 f  nolabel_line77/dth11/next_state[5]_i_14/O
                         net (fo=3, routed)           0.792    12.849    nolabel_line77/dth11/next_state[5]_i_14_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I2_O)        0.124    12.973 r  nolabel_line77/dth11/next_state[5]_i_6/O
                         net (fo=14, routed)          0.658    13.631    nolabel_line77/dth11/ed/data_count_reg[5]
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.755 f  nolabel_line77/dth11/ed/next_state[5]_i_5/O
                         net (fo=4, routed)           0.696    14.451    nolabel_line77/dth11/ed/next_state[5]_i_5_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.124    14.575 r  nolabel_line77/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.579    15.154    nolabel_line77/dth11/next_state
    SLICE_X50Y23         FDCE                                         r  nolabel_line77/dth11/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.437    14.778    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X50Y23         FDCE                                         r  nolabel_line77/dth11/next_state_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y23         FDCE (Setup_fdce_C_CE)      -0.169    14.834    nolabel_line77/dth11/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -15.154    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 nolabel_line77/dth11/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/dth11/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.070ns  (logic 1.144ns (22.566%)  route 3.926ns (77.434%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 10.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.563    10.084    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X56Y16         FDCE                                         r  nolabel_line77/dth11/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.524    10.608 r  nolabel_line77/dth11/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.432    11.041    nolabel_line77/dth11/count_usec_reg[9]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124    11.165 r  nolabel_line77/dth11/temp_data[22]_i_6/O
                         net (fo=4, routed)           0.768    11.933    nolabel_line77/dth11/temp_data[22]_i_6_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.057 f  nolabel_line77/dth11/next_state[5]_i_14/O
                         net (fo=3, routed)           0.792    12.849    nolabel_line77/dth11/next_state[5]_i_14_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I2_O)        0.124    12.973 r  nolabel_line77/dth11/next_state[5]_i_6/O
                         net (fo=14, routed)          0.658    13.631    nolabel_line77/dth11/ed/data_count_reg[5]
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.755 f  nolabel_line77/dth11/ed/next_state[5]_i_5/O
                         net (fo=4, routed)           0.696    14.451    nolabel_line77/dth11/ed/next_state[5]_i_5_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.124    14.575 r  nolabel_line77/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.579    15.154    nolabel_line77/dth11/next_state
    SLICE_X50Y23         FDCE                                         r  nolabel_line77/dth11/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.437    14.778    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X50Y23         FDCE                                         r  nolabel_line77/dth11/next_state_reg[2]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y23         FDCE (Setup_fdce_C_CE)      -0.169    14.834    nolabel_line77/dth11/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -15.154    
  -------------------------------------------------------------------
                         slack                                 -0.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 power_cntr_0/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.589     1.472    power_cntr_0/clk_IBUF_BUFG
    SLICE_X65Y17         FDCE                                         r  power_cntr_0/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  power_cntr_0/timer_reg[0]/Q
                         net (fo=7, routed)           0.122     1.735    power_cntr_0/left_time[0]
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.780 r  power_cntr_0/timer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.780    power_cntr_0/timer[2]_i_1_n_0
    SLICE_X64Y17         FDCE                                         r  power_cntr_0/timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.858     1.985    power_cntr_0/clk_IBUF_BUFG
    SLICE_X64Y17         FDCE                                         r  power_cntr_0/timer_reg[2]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.120     1.605    power_cntr_0/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 power_cntr_0/msec_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/msec_clk/ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.271ns  (logic 0.146ns (53.894%)  route 0.125ns (46.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.591     6.474    power_cntr_0/msec_clk/ed/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  power_cntr_0/msec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  power_cntr_0/msec_clk/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.125     6.745    power_cntr_0/msec_clk/ed/sec_clk/ed_source/p_0_in[1]
    SLICE_X62Y13         FDCE                                         r  power_cntr_0/msec_clk/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.861     6.988    power_cntr_0/msec_clk/ed/clk_IBUF_BUFG
    SLICE_X62Y13         FDCE                                         r  power_cntr_0/msec_clk/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.489    
    SLICE_X62Y13         FDCE (Hold_fdce_C_D)         0.077     6.566    power_cntr_0/msec_clk/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.566    
                         arrival time                           6.745    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 fnd/rc/com_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/rc/com_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.562%)  route 0.127ns (47.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.585     1.468    fnd/rc/clk_IBUF_BUFG
    SLICE_X62Y22         FDPE                                         r  fnd/rc/com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  fnd/rc/com_reg[1]/Q
                         net (fo=8, routed)           0.127     1.736    fnd/rc/Q[1]
    SLICE_X65Y21         FDPE                                         r  fnd/rc/com_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.854     1.981    fnd/rc/clk_IBUF_BUFG
    SLICE_X65Y21         FDPE                                         r  fnd/rc/com_reg[2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X65Y21         FDPE (Hold_fdpe_C_D)         0.070     1.552    fnd/rc/com_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 btn_power_cntr/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_power_cntr/ed_clk/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.560     1.443    btn_power_cntr/clk_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  btn_power_cntr/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  btn_power_cntr/clk_div_reg[16]/Q
                         net (fo=2, routed)           0.122     1.706    btn_power_cntr/ed_clk/S[0]
    SLICE_X56Y18         FDCE                                         r  btn_power_cntr/ed_clk/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.828     1.955    btn_power_cntr/ed_clk/clk_IBUF_BUFG
    SLICE_X56Y18         FDCE                                         r  btn_power_cntr/ed_clk/ff_cur_reg/C
                         clock pessimism             -0.497     1.458    
    SLICE_X56Y18         FDCE (Hold_fdce_C_D)         0.059     1.517    btn_power_cntr/ed_clk/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 nolabel_line77/usonic/nolabel_line1035/cnt_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/usonic/nolabel_line1035/cnt_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.325ns  (logic 0.191ns (58.684%)  route 0.134ns (41.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.592     6.475    nolabel_line77/usonic/nolabel_line1035/clk_IBUF_BUFG
    SLICE_X62Y12         FDCE                                         r  nolabel_line77/usonic/nolabel_line1035/cnt_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.146     6.621 r  nolabel_line77/usonic/nolabel_line1035/cnt_reg[4]/Q
                         net (fo=3, routed)           0.134     6.756    nolabel_line77/usonic/nolabel_line1035/cnt[4]
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.045     6.801 r  nolabel_line77/usonic/nolabel_line1035/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     6.801    nolabel_line77/usonic/nolabel_line1035/cnt[5]_i_1_n_0
    SLICE_X61Y12         FDCE                                         r  nolabel_line77/usonic/nolabel_line1035/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.860     6.987    nolabel_line77/usonic/nolabel_line1035/clk_IBUF_BUFG
    SLICE_X61Y12         FDCE                                         r  nolabel_line77/usonic/nolabel_line1035/cnt_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.509    
    SLICE_X61Y12         FDCE (Hold_fdce_C_D)         0.098     6.607    nolabel_line77/usonic/nolabel_line1035/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.607    
                         arrival time                           6.801    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 nolabel_line77/dth11/usec_clk/cnt_sysclk_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/dth11/usec_clk/cnt_sysclk_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.310ns  (logic 0.191ns (61.655%)  route 0.119ns (38.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 6.962 - 5.000 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 6.448 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.565     6.448    nolabel_line77/dth11/usec_clk/clk_IBUF_BUFG
    SLICE_X48Y8          FDCE                                         r  nolabel_line77/dth11/usec_clk/cnt_sysclk_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.146     6.594 r  nolabel_line77/dth11/usec_clk/cnt_sysclk_reg[2]/Q
                         net (fo=7, routed)           0.119     6.713    nolabel_line77/dth11/usec_clk/cnt_sysclk_reg[2]
    SLICE_X49Y8          LUT6 (Prop_lut6_I2_O)        0.045     6.758 r  nolabel_line77/dth11/usec_clk/cnt_sysclk[5]_i_1__0/O
                         net (fo=1, routed)           0.000     6.758    nolabel_line77/dth11/usec_clk/cnt_sysclk[5]_i_1__0_n_0
    SLICE_X49Y8          FDCE                                         r  nolabel_line77/dth11/usec_clk/cnt_sysclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.835     6.962    nolabel_line77/dth11/usec_clk/clk_IBUF_BUFG
    SLICE_X49Y8          FDCE                                         r  nolabel_line77/dth11/usec_clk/cnt_sysclk_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.461    
    SLICE_X49Y8          FDCE (Hold_fdce_C_D)         0.098     6.559    nolabel_line77/dth11/usec_clk/cnt_sysclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.559    
                         arrival time                           6.758    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 nolabel_line77/dth11/usec_clk/cnt_sysclk_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/dth11/usec_clk/cnt_sysclk_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.311ns  (logic 0.191ns (61.457%)  route 0.120ns (38.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 6.962 - 5.000 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 6.448 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.565     6.448    nolabel_line77/dth11/usec_clk/clk_IBUF_BUFG
    SLICE_X48Y8          FDCE                                         r  nolabel_line77/dth11/usec_clk/cnt_sysclk_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.146     6.594 r  nolabel_line77/dth11/usec_clk/cnt_sysclk_reg[2]/Q
                         net (fo=7, routed)           0.120     6.714    nolabel_line77/dth11/usec_clk/cnt_sysclk_reg[2]
    SLICE_X49Y8          LUT6 (Prop_lut6_I0_O)        0.045     6.759 r  nolabel_line77/dth11/usec_clk/cnt_sysclk[6]_i_1__0/O
                         net (fo=1, routed)           0.000     6.759    nolabel_line77/dth11/usec_clk/cnt_sysclk[6]_i_1__0_n_0
    SLICE_X49Y8          FDCE                                         r  nolabel_line77/dth11/usec_clk/cnt_sysclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.835     6.962    nolabel_line77/dth11/usec_clk/clk_IBUF_BUFG
    SLICE_X49Y8          FDCE                                         r  nolabel_line77/dth11/usec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.461    
    SLICE_X49Y8          FDCE (Hold_fdce_C_D)         0.099     6.560    nolabel_line77/dth11/usec_clk/cnt_sysclk_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.560    
                         arrival time                           6.759    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line77/dth11/temp_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/dth11/temp_data_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.558     1.441    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X49Y19         FDCE                                         r  nolabel_line77/dth11/temp_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  nolabel_line77/dth11/temp_data_reg[37]/Q
                         net (fo=4, routed)           0.121     1.703    nolabel_line77/dth11/ed/temp_data_reg[39][37]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.748 r  nolabel_line77/dth11/ed/temp_data[38]_i_1/O
                         net (fo=1, routed)           0.000     1.748    nolabel_line77/dth11/p_1_in[6]
    SLICE_X48Y19         FDCE                                         r  nolabel_line77/dth11/temp_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.826     1.953    nolabel_line77/dth11/clk_IBUF_BUFG
    SLICE_X48Y19         FDCE                                         r  nolabel_line77/dth11/temp_data_reg[38]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X48Y19         FDCE (Hold_fdce_C_D)         0.091     1.545    nolabel_line77/dth11/temp_data_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 power_cntr_0/usec_clk/cnt_sysclk_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/usec_clk/cnt_sysclk_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.351ns  (logic 0.212ns (60.338%)  route 0.139ns (39.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 6.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.594     6.477    power_cntr_0/usec_clk/clk_IBUF_BUFG
    SLICE_X64Y8          FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.167     6.644 r  power_cntr_0/usec_clk/cnt_sysclk_reg[0]/Q
                         net (fo=6, routed)           0.139     6.783    power_cntr_0/usec_clk/cnt_sysclk_reg[0]
    SLICE_X64Y7          LUT6 (Prop_lut6_I1_O)        0.045     6.828 r  power_cntr_0/usec_clk/cnt_sysclk[4]_i_1/O
                         net (fo=1, routed)           0.000     6.828    power_cntr_0/usec_clk/p_0_in__0[4]
    SLICE_X64Y7          FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.865     6.992    power_cntr_0/usec_clk/clk_IBUF_BUFG
    SLICE_X64Y7          FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.493    
    SLICE_X64Y7          FDCE (Hold_fdce_C_D)         0.125     6.618    power_cntr_0/usec_clk/cnt_sysclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.618    
                         arrival time                           6.828    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 power_cntr_0/sec_clk/cnt_clksource_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/sec_clk/cnt_clksource_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.323ns  (logic 0.191ns (59.110%)  route 0.132ns (40.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.593     6.476    power_cntr_0/sec_clk/clk_IBUF_BUFG
    SLICE_X62Y11         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.146     6.622 r  power_cntr_0/sec_clk/cnt_clksource_reg[0]/Q
                         net (fo=8, routed)           0.132     6.754    power_cntr_0/sec_clk/cnt_clksource_reg[0]
    SLICE_X63Y11         LUT6 (Prop_lut6_I4_O)        0.045     6.799 r  power_cntr_0/sec_clk/cnt_clksource[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.799    power_cntr_0/sec_clk/p_0_in__1[3]
    SLICE_X63Y11         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.864     6.991    power_cntr_0/sec_clk/clk_IBUF_BUFG
    SLICE_X63Y11         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.489    
    SLICE_X63Y11         FDCE (Hold_fdce_C_D)         0.099     6.588    power_cntr_0/sec_clk/cnt_clksource_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.588    
                         arrival time                           6.799    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y9    blue_led/duty_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y9    blue_led/duty_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y9    blue_led/duty_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y9    blue_led/duty_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y10   blue_led/led_b/cnt_duty_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y10   blue_led/led_b/cnt_duty_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y15   blue_led/led_b/cnt_sysclk_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y15   blue_led/led_b/cnt_sysclk_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y15   blue_led/led_b/cnt_sysclk_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   btn_power_cntr/clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   btn_power_cntr/clk_div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   btn_power_cntr/clk_div_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   btn_power_cntr/clk_div_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   control_pwm/cnt_duty_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   control_pwm/cnt_duty_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   control_pwm/cnt_duty_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   control_pwm/cnt_duty_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   control_pwm/cnt_duty_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   control_pwm/cnt_duty_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   blue_led/led_b/cnt_sysclk_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   blue_led/led_b/cnt_sysclk_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   blue_led/led_b/cnt_sysclk_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   nolabel_line106/pwm_rotation/cnt_duty_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   nolabel_line106/pwm_rotation/cnt_duty_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   nolabel_line106/pwm_rotation/cnt_duty_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   nolabel_line106/pwm_rotation/cnt_duty_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   nolabel_line106/pwm_rotation/cnt_duty_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   nolabel_line106/pwm_rotation/cnt_duty_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   nolabel_line106/pwm_rotation/cnt_duty_reg[30]/C



