ARM GAS  Build/main.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB91:
   1:../Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../Core/Src/main.c **** /**
   3:../Core/Src/main.c ****   ******************************************************************************
   4:../Core/Src/main.c ****   * @file           : main.c
   5:../Core/Src/main.c ****   * @brief          : Main program body
   6:../Core/Src/main.c ****   ******************************************************************************
   7:../Core/Src/main.c ****   * @attention
   8:../Core/Src/main.c ****   *
   9:../Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:../Core/Src/main.c ****   * All rights reserved.
  11:../Core/Src/main.c ****   *
  12:../Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../Core/Src/main.c ****   * in the root directory of this software component.
  14:../Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../Core/Src/main.c ****   *
  16:../Core/Src/main.c ****   ******************************************************************************
  17:../Core/Src/main.c ****   */
  18:../Core/Src/main.c **** /* USER CODE END Header */
  19:../Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../Core/Src/main.c **** #include "main.h"
  21:../Core/Src/main.c **** 
  22:../Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:../Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:../Core/Src/main.c **** 
  25:../Core/Src/main.c **** /* USER CODE END Includes */
  26:../Core/Src/main.c **** 
  27:../Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:../Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:../Core/Src/main.c **** 
  30:../Core/Src/main.c **** /* USER CODE END PTD */
  31:../Core/Src/main.c **** 
  32:../Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:../Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  Build/main.s 			page 2


  34:../Core/Src/main.c **** 
  35:../Core/Src/main.c **** /* USER CODE END PD */
  36:../Core/Src/main.c **** 
  37:../Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:../Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:../Core/Src/main.c **** 
  40:../Core/Src/main.c **** /* USER CODE END PM */
  41:../Core/Src/main.c **** 
  42:../Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:../Core/Src/main.c **** DFSDM_Channel_HandleTypeDef hdfsdm1_channel1;
  44:../Core/Src/main.c **** 
  45:../Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  46:../Core/Src/main.c **** 
  47:../Core/Src/main.c **** QSPI_HandleTypeDef hqspi;
  48:../Core/Src/main.c **** 
  49:../Core/Src/main.c **** RNG_HandleTypeDef hrng;
  50:../Core/Src/main.c **** 
  51:../Core/Src/main.c **** SPI_HandleTypeDef hspi3;
  52:../Core/Src/main.c **** 
  53:../Core/Src/main.c **** UART_HandleTypeDef huart1;
  54:../Core/Src/main.c **** UART_HandleTypeDef huart3;
  55:../Core/Src/main.c **** 
  56:../Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  57:../Core/Src/main.c **** 
  58:../Core/Src/main.c **** /* USER CODE BEGIN PV */
  59:../Core/Src/main.c **** 
  60:../Core/Src/main.c **** /* USER CODE END PV */
  61:../Core/Src/main.c **** 
  62:../Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  63:../Core/Src/main.c **** void SystemClock_Config(void);
  64:../Core/Src/main.c **** void PeriphCommonClock_Config(void);
  65:../Core/Src/main.c **** static void MX_GPIO_Init(void);
  66:../Core/Src/main.c **** static void MX_DFSDM1_Init(void);
  67:../Core/Src/main.c **** static void MX_I2C2_Init(void);
  68:../Core/Src/main.c **** static void MX_QUADSPI_Init(void);
  69:../Core/Src/main.c **** static void MX_SPI3_Init(void);
  70:../Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  71:../Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  72:../Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  73:../Core/Src/main.c **** static void MX_RNG_Init(void);
  74:../Core/Src/main.c **** /* USER CODE BEGIN PFP */
  75:../Core/Src/main.c **** 
  76:../Core/Src/main.c **** /* USER CODE END PFP */
  77:../Core/Src/main.c **** 
  78:../Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  79:../Core/Src/main.c **** /* USER CODE BEGIN 0 */
  80:../Core/Src/main.c **** #include "tee_client_api.h"
  81:../Core/Src/main.c **** 
  82:../Core/Src/main.c **** void rng_init(void)
  83:../Core/Src/main.c **** {
  84:../Core/Src/main.c **** 	/* Enable RNG clock source */
  85:../Core/Src/main.c **** 	__HAL_RCC_RNG_CLK_ENABLE();
  86:../Core/Src/main.c **** 
  87:../Core/Src/main.c **** 	/* RNG Peripheral enable */
  88:../Core/Src/main.c **** 	RNG->CR |= RNG_CR_RNGEN;
  89:../Core/Src/main.c **** }
  90:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 3


  91:../Core/Src/main.c **** void rng_deinit(void)
  92:../Core/Src/main.c **** {
  93:../Core/Src/main.c **** 	/* Disable RNG peripheral */
  94:../Core/Src/main.c **** 	RNG->CR &= ~RNG_CR_RNGEN;
  95:../Core/Src/main.c **** 
  96:../Core/Src/main.c **** 	/* Disable RNG clock source */
  97:../Core/Src/main.c **** 	__HAL_RCC_RNG_CLK_DISABLE();
  98:../Core/Src/main.c **** }
  99:../Core/Src/main.c **** 
 100:../Core/Src/main.c **** uint32_t rng_get(void)
 101:../Core/Src/main.c **** {
 102:../Core/Src/main.c **** 	/* Wait until one RNG number is ready */
 103:../Core/Src/main.c **** 	while (!(RNG->SR & (RNG_SR_DRDY)));
 104:../Core/Src/main.c **** 
 105:../Core/Src/main.c **** 	/* Get a 32-bit Random number */
 106:../Core/Src/main.c **** 	return RNG->DR;
 107:../Core/Src/main.c **** }
 108:../Core/Src/main.c **** 
 109:../Core/Src/main.c **** /* USER CODE END 0 */
 110:../Core/Src/main.c **** 
 111:../Core/Src/main.c **** /**
 112:../Core/Src/main.c ****   * @brief  The application entry point.
 113:../Core/Src/main.c ****   * @retval int
 114:../Core/Src/main.c ****   */
 115:../Core/Src/main.c **** int main(void)
 116:../Core/Src/main.c **** {
 117:../Core/Src/main.c **** 
 118:../Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 119:../Core/Src/main.c **** 
 120:../Core/Src/main.c ****   /* USER CODE END 1 */
 121:../Core/Src/main.c **** 
 122:../Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 123:../Core/Src/main.c **** 
 124:../Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 125:../Core/Src/main.c ****   HAL_Init();
 126:../Core/Src/main.c **** 
 127:../Core/Src/main.c ****   /* USER CODE BEGIN Init */
 128:../Core/Src/main.c **** 
 129:../Core/Src/main.c ****   /* USER CODE END Init */
 130:../Core/Src/main.c **** 
 131:../Core/Src/main.c ****   /* Configure the system clock */
 132:../Core/Src/main.c ****   SystemClock_Config();
 133:../Core/Src/main.c **** 
 134:../Core/Src/main.c ****   /* Configure the peripherals common clocks */
 135:../Core/Src/main.c ****   PeriphCommonClock_Config();
 136:../Core/Src/main.c **** 
 137:../Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 138:../Core/Src/main.c **** 
 139:../Core/Src/main.c ****   /* USER CODE END SysInit */
 140:../Core/Src/main.c **** 
 141:../Core/Src/main.c ****   /* Initialize all configured peripherals */
 142:../Core/Src/main.c ****   MX_GPIO_Init();
 143:../Core/Src/main.c ****   MX_DFSDM1_Init();
 144:../Core/Src/main.c ****   MX_I2C2_Init();
 145:../Core/Src/main.c ****   MX_QUADSPI_Init();
 146:../Core/Src/main.c ****   MX_SPI3_Init();
 147:../Core/Src/main.c ****   MX_USART1_UART_Init();
ARM GAS  Build/main.s 			page 4


 148:../Core/Src/main.c ****   MX_USART3_UART_Init();
 149:../Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 150:../Core/Src/main.c ****   MX_RNG_Init();
 151:../Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 152:../Core/Src/main.c **** 
 153:../Core/Src/main.c ****   rng_init();
 154:../Core/Src/main.c **** 
 155:../Core/Src/main.c ****   static TEEC_UUID uuid = {0};
 156:../Core/Src/main.c ****   TEEC_Context ctx;
 157:../Core/Src/main.c ****   TEEC_Session sn;
 158:../Core/Src/main.c ****   int ret = -1;
 159:../Core/Src/main.c **** 
 160:../Core/Src/main.c ****   ret = TEEC_InitializeContext("Example", &ctx);
 161:../Core/Src/main.c ****   if(ret != 0){
 162:../Core/Src/main.c **** 	  return -1;
 163:../Core/Src/main.c ****   }
 164:../Core/Src/main.c **** 
 165:../Core/Src/main.c ****   ret = TEEC_OpenSession(&ctx, &sn, &uuid, TEEC_LOGIN_PUBLIC, NULL, NULL, NULL);
 166:../Core/Src/main.c ****   if(ret != 0){
 167:../Core/Src/main.c **** 	  return -1;
 168:../Core/Src/main.c ****   }
 169:../Core/Src/main.c **** 
 170:../Core/Src/main.c ****   TEEC_Operation op = {0};
 171:../Core/Src/main.c **** 
 172:../Core/Src/main.c ****   ret = TEEC_InvokeCommand(&sn, TEEC_COMMAND_CREATE, &op, NULL);
 173:../Core/Src/main.c ****   if(ret != 0){
 174:../Core/Src/main.c **** 	  return -1;
 175:../Core/Src/main.c ****   }
 176:../Core/Src/main.c **** 
 177:../Core/Src/main.c ****   ret = TEEC_InvokeCommand(&sn, TEEC_COMMAND_READ, &op, NULL);
 178:../Core/Src/main.c ****   if(ret != 0){
 179:../Core/Src/main.c **** 	  return -1;
 180:../Core/Src/main.c ****   }
 181:../Core/Src/main.c **** 
 182:../Core/Src/main.c ****   // This will fail as the object already exists
 183:../Core/Src/main.c ****   ret = TEEC_InvokeCommand(&sn, TEEC_COMMAND_WRITE, &op, NULL);
 184:../Core/Src/main.c **** 
 185:../Core/Src/main.c ****   ret = TEEC_InvokeCommand(&sn, TEEC_COMMAND_READ, &op, NULL);
 186:../Core/Src/main.c ****   if(ret != 0){
 187:../Core/Src/main.c **** 	  return -1;
 188:../Core/Src/main.c ****   }
 189:../Core/Src/main.c **** 
 190:../Core/Src/main.c ****   ret = TEEC_InvokeCommand(&sn, TEEC_COMMAND_DELETE, &op, NULL);
 191:../Core/Src/main.c ****   if(ret != 0){
 192:../Core/Src/main.c **** 	  return -1;
 193:../Core/Src/main.c ****   }
 194:../Core/Src/main.c **** 
 195:../Core/Src/main.c ****   // This will fail as the object was deleted
 196:../Core/Src/main.c ****   ret = TEEC_InvokeCommand(&sn, TEEC_COMMAND_READ, &op, NULL);
 197:../Core/Src/main.c **** 
 198:../Core/Src/main.c ****   // Close session
 199:../Core/Src/main.c ****   TEEC_CloseSession(&sn);
 200:../Core/Src/main.c **** 
 201:../Core/Src/main.c ****   // Finalize context
 202:../Core/Src/main.c ****   TEEC_FinalizeContext(&ctx);
 203:../Core/Src/main.c **** 
 204:../Core/Src/main.c ****   rng_deinit();
ARM GAS  Build/main.s 			page 5


 205:../Core/Src/main.c **** 
 206:../Core/Src/main.c ****   /* USER CODE END 2 */
 207:../Core/Src/main.c **** 
 208:../Core/Src/main.c ****   /* Infinite loop */
 209:../Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 210:../Core/Src/main.c ****   while (1)
 211:../Core/Src/main.c ****   {
 212:../Core/Src/main.c ****     /* USER CODE END WHILE */
 213:../Core/Src/main.c **** 
 214:../Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 215:../Core/Src/main.c ****   }
 216:../Core/Src/main.c ****   /* USER CODE END 3 */
 217:../Core/Src/main.c **** }
 218:../Core/Src/main.c **** 
 219:../Core/Src/main.c **** /**
 220:../Core/Src/main.c ****   * @brief System Clock Configuration
 221:../Core/Src/main.c ****   * @retval None
 222:../Core/Src/main.c ****   */
 223:../Core/Src/main.c **** void SystemClock_Config(void)
 224:../Core/Src/main.c **** {
 225:../Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 226:../Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 227:../Core/Src/main.c **** 
 228:../Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 229:../Core/Src/main.c ****   */
 230:../Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 231:../Core/Src/main.c ****   {
 232:../Core/Src/main.c ****     Error_Handler();
 233:../Core/Src/main.c ****   }
 234:../Core/Src/main.c **** 
 235:../Core/Src/main.c ****   /** Configure LSE Drive Capability
 236:../Core/Src/main.c ****   */
 237:../Core/Src/main.c ****   HAL_PWR_EnableBkUpAccess();
 238:../Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 239:../Core/Src/main.c **** 
 240:../Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 241:../Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 242:../Core/Src/main.c ****   */
 243:../Core/Src/main.c **** 
 244:../Core/Src/main.c ****   /* MSI is enabled after System reset, activate PLL with MSI as source */
 245:../Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 246:../Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 247:../Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 248:../Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 249:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 250:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 251:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 252:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 253:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 254:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 7;
 255:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 256:../Core/Src/main.c ****   if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 257:../Core/Src/main.c ****   {
 258:../Core/Src/main.c ****     /* Initialization Error */
 259:../Core/Src/main.c ****     Error_Handler();
 260:../Core/Src/main.c ****   }
 261:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 6


 262:../Core/Src/main.c ****   /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
 263:../Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 264:../Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 265:../Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 266:../Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 267:../Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 268:../Core/Src/main.c ****   if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 269:../Core/Src/main.c ****   {
 270:../Core/Src/main.c ****     /* Initialization Error */
 271:../Core/Src/main.c ****     Error_Handler();
 272:../Core/Src/main.c ****   }
 273:../Core/Src/main.c **** 
 274:../Core/Src/main.c ****   /** Enable MSI Auto calibration
 275:../Core/Src/main.c ****   */
 276:../Core/Src/main.c ****   HAL_RCCEx_EnableMSIPLLMode();
 277:../Core/Src/main.c **** }
 278:../Core/Src/main.c **** 
 279:../Core/Src/main.c **** /**
 280:../Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 281:../Core/Src/main.c ****   * @retval None
 282:../Core/Src/main.c ****   */
 283:../Core/Src/main.c **** void PeriphCommonClock_Config(void)
 284:../Core/Src/main.c **** {
 285:../Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 286:../Core/Src/main.c **** 
 287:../Core/Src/main.c ****   /** Initializes the peripherals clock
 288:../Core/Src/main.c ****   */
 289:../Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_RNG;
 290:../Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 291:../Core/Src/main.c ****   PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 292:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 293:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 294:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 295:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 296:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 297:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 298:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 299:../Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 300:../Core/Src/main.c ****   {
 301:../Core/Src/main.c ****     Error_Handler();
 302:../Core/Src/main.c ****   }
 303:../Core/Src/main.c **** }
 304:../Core/Src/main.c **** 
 305:../Core/Src/main.c **** /**
 306:../Core/Src/main.c ****   * @brief DFSDM1 Initialization Function
 307:../Core/Src/main.c ****   * @param None
 308:../Core/Src/main.c ****   * @retval None
 309:../Core/Src/main.c ****   */
 310:../Core/Src/main.c **** static void MX_DFSDM1_Init(void)
 311:../Core/Src/main.c **** {
 312:../Core/Src/main.c **** 
 313:../Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 0 */
 314:../Core/Src/main.c **** 
 315:../Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 0 */
 316:../Core/Src/main.c **** 
 317:../Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 1 */
 318:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 7


 319:../Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 1 */
 320:../Core/Src/main.c ****   hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 321:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 322:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 323:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 324:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 325:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 326:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 327:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 328:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 329:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 330:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 331:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 332:../Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 333:../Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 334:../Core/Src/main.c ****   {
 335:../Core/Src/main.c ****     Error_Handler();
 336:../Core/Src/main.c ****   }
 337:../Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 2 */
 338:../Core/Src/main.c **** 
 339:../Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 2 */
 340:../Core/Src/main.c **** 
 341:../Core/Src/main.c **** }
 342:../Core/Src/main.c **** 
 343:../Core/Src/main.c **** /**
 344:../Core/Src/main.c ****   * @brief I2C2 Initialization Function
 345:../Core/Src/main.c ****   * @param None
 346:../Core/Src/main.c ****   * @retval None
 347:../Core/Src/main.c ****   */
 348:../Core/Src/main.c **** static void MX_I2C2_Init(void)
 349:../Core/Src/main.c **** {
 350:../Core/Src/main.c **** 
 351:../Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 352:../Core/Src/main.c **** 
 353:../Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 354:../Core/Src/main.c **** 
 355:../Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 356:../Core/Src/main.c **** 
 357:../Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 358:../Core/Src/main.c ****   hi2c2.Instance = I2C2;
 359:../Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 360:../Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 361:../Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 362:../Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 363:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 364:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 365:../Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 366:../Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 367:../Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 368:../Core/Src/main.c ****   {
 369:../Core/Src/main.c ****     Error_Handler();
 370:../Core/Src/main.c ****   }
 371:../Core/Src/main.c **** 
 372:../Core/Src/main.c ****   /** Configure Analogue filter
 373:../Core/Src/main.c ****   */
 374:../Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 375:../Core/Src/main.c ****   {
ARM GAS  Build/main.s 			page 8


 376:../Core/Src/main.c ****     Error_Handler();
 377:../Core/Src/main.c ****   }
 378:../Core/Src/main.c **** 
 379:../Core/Src/main.c ****   /** Configure Digital filter
 380:../Core/Src/main.c ****   */
 381:../Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 382:../Core/Src/main.c ****   {
 383:../Core/Src/main.c ****     Error_Handler();
 384:../Core/Src/main.c ****   }
 385:../Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 386:../Core/Src/main.c **** 
 387:../Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 388:../Core/Src/main.c **** 
 389:../Core/Src/main.c **** }
 390:../Core/Src/main.c **** 
 391:../Core/Src/main.c **** /**
 392:../Core/Src/main.c ****   * @brief QUADSPI Initialization Function
 393:../Core/Src/main.c ****   * @param None
 394:../Core/Src/main.c ****   * @retval None
 395:../Core/Src/main.c ****   */
 396:../Core/Src/main.c **** static void MX_QUADSPI_Init(void)
 397:../Core/Src/main.c **** {
 398:../Core/Src/main.c **** 
 399:../Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
 400:../Core/Src/main.c **** 
 401:../Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 0 */
 402:../Core/Src/main.c **** 
 403:../Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
 404:../Core/Src/main.c **** 
 405:../Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 1 */
 406:../Core/Src/main.c ****   /* QUADSPI parameter configuration*/
 407:../Core/Src/main.c ****   hqspi.Instance = QUADSPI;
 408:../Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 2;
 409:../Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 410:../Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 411:../Core/Src/main.c ****   hqspi.Init.FlashSize = 23;
 412:../Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 413:../Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 414:../Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 415:../Core/Src/main.c ****   {
 416:../Core/Src/main.c ****     Error_Handler();
 417:../Core/Src/main.c ****   }
 418:../Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
 419:../Core/Src/main.c **** 
 420:../Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 2 */
 421:../Core/Src/main.c **** 
 422:../Core/Src/main.c **** }
 423:../Core/Src/main.c **** 
 424:../Core/Src/main.c **** /**
 425:../Core/Src/main.c ****   * @brief RNG Initialization Function
 426:../Core/Src/main.c ****   * @param None
 427:../Core/Src/main.c ****   * @retval None
 428:../Core/Src/main.c ****   */
 429:../Core/Src/main.c **** static void MX_RNG_Init(void)
 430:../Core/Src/main.c **** {
 431:../Core/Src/main.c **** 
 432:../Core/Src/main.c ****   /* USER CODE BEGIN RNG_Init 0 */
ARM GAS  Build/main.s 			page 9


 433:../Core/Src/main.c **** 
 434:../Core/Src/main.c ****   /* USER CODE END RNG_Init 0 */
 435:../Core/Src/main.c **** 
 436:../Core/Src/main.c ****   /* USER CODE BEGIN RNG_Init 1 */
 437:../Core/Src/main.c **** 
 438:../Core/Src/main.c ****   /* USER CODE END RNG_Init 1 */
 439:../Core/Src/main.c ****   hrng.Instance = RNG;
 440:../Core/Src/main.c ****   if (HAL_RNG_Init(&hrng) != HAL_OK)
 441:../Core/Src/main.c ****   {
 442:../Core/Src/main.c ****     Error_Handler();
 443:../Core/Src/main.c ****   }
 444:../Core/Src/main.c ****   /* USER CODE BEGIN RNG_Init 2 */
 445:../Core/Src/main.c **** 
 446:../Core/Src/main.c ****   /* USER CODE END RNG_Init 2 */
 447:../Core/Src/main.c **** 
 448:../Core/Src/main.c **** }
 449:../Core/Src/main.c **** 
 450:../Core/Src/main.c **** /**
 451:../Core/Src/main.c ****   * @brief SPI3 Initialization Function
 452:../Core/Src/main.c ****   * @param None
 453:../Core/Src/main.c ****   * @retval None
 454:../Core/Src/main.c ****   */
 455:../Core/Src/main.c **** static void MX_SPI3_Init(void)
 456:../Core/Src/main.c **** {
 457:../Core/Src/main.c **** 
 458:../Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 459:../Core/Src/main.c **** 
 460:../Core/Src/main.c ****   /* USER CODE END SPI3_Init 0 */
 461:../Core/Src/main.c **** 
 462:../Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 463:../Core/Src/main.c **** 
 464:../Core/Src/main.c ****   /* USER CODE END SPI3_Init 1 */
 465:../Core/Src/main.c ****   /* SPI3 parameter configuration*/
 466:../Core/Src/main.c ****   hspi3.Instance = SPI3;
 467:../Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 468:../Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 469:../Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 470:../Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 471:../Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 472:../Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 473:../Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 474:../Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 475:../Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 476:../Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 477:../Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 7;
 478:../Core/Src/main.c ****   hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 479:../Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 480:../Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 481:../Core/Src/main.c ****   {
 482:../Core/Src/main.c ****     Error_Handler();
 483:../Core/Src/main.c ****   }
 484:../Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 485:../Core/Src/main.c **** 
 486:../Core/Src/main.c ****   /* USER CODE END SPI3_Init 2 */
 487:../Core/Src/main.c **** 
 488:../Core/Src/main.c **** }
 489:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 10


 490:../Core/Src/main.c **** /**
 491:../Core/Src/main.c ****   * @brief USART1 Initialization Function
 492:../Core/Src/main.c ****   * @param None
 493:../Core/Src/main.c ****   * @retval None
 494:../Core/Src/main.c ****   */
 495:../Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 496:../Core/Src/main.c **** {
 497:../Core/Src/main.c **** 
 498:../Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 499:../Core/Src/main.c **** 
 500:../Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 501:../Core/Src/main.c **** 
 502:../Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 503:../Core/Src/main.c **** 
 504:../Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 505:../Core/Src/main.c ****   huart1.Instance = USART1;
 506:../Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 507:../Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 508:../Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 509:../Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 510:../Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 511:../Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 512:../Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 513:../Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 514:../Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 515:../Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 516:../Core/Src/main.c ****   {
 517:../Core/Src/main.c ****     Error_Handler();
 518:../Core/Src/main.c ****   }
 519:../Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 520:../Core/Src/main.c **** 
 521:../Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 522:../Core/Src/main.c **** 
 523:../Core/Src/main.c **** }
 524:../Core/Src/main.c **** 
 525:../Core/Src/main.c **** /**
 526:../Core/Src/main.c ****   * @brief USART3 Initialization Function
 527:../Core/Src/main.c ****   * @param None
 528:../Core/Src/main.c ****   * @retval None
 529:../Core/Src/main.c ****   */
 530:../Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 531:../Core/Src/main.c **** {
 532:../Core/Src/main.c **** 
 533:../Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 534:../Core/Src/main.c **** 
 535:../Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 536:../Core/Src/main.c **** 
 537:../Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 538:../Core/Src/main.c **** 
 539:../Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 540:../Core/Src/main.c ****   huart3.Instance = USART3;
 541:../Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 542:../Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 543:../Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 544:../Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 545:../Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 546:../Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  Build/main.s 			page 11


 547:../Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 548:../Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 549:../Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 550:../Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 551:../Core/Src/main.c ****   {
 552:../Core/Src/main.c ****     Error_Handler();
 553:../Core/Src/main.c ****   }
 554:../Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 555:../Core/Src/main.c **** 
 556:../Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 557:../Core/Src/main.c **** 
 558:../Core/Src/main.c **** }
 559:../Core/Src/main.c **** 
 560:../Core/Src/main.c **** /**
 561:../Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 562:../Core/Src/main.c ****   * @param None
 563:../Core/Src/main.c ****   * @retval None
 564:../Core/Src/main.c ****   */
 565:../Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 566:../Core/Src/main.c **** {
 567:../Core/Src/main.c **** 
 568:../Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 569:../Core/Src/main.c **** 
 570:../Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 571:../Core/Src/main.c **** 
 572:../Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 573:../Core/Src/main.c **** 
 574:../Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 575:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 576:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 577:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 578:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 579:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 580:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 581:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 582:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 583:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 584:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 585:../Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 586:../Core/Src/main.c ****   {
 587:../Core/Src/main.c ****     Error_Handler();
 588:../Core/Src/main.c ****   }
 589:../Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 590:../Core/Src/main.c **** 
 591:../Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 592:../Core/Src/main.c **** 
 593:../Core/Src/main.c **** }
 594:../Core/Src/main.c **** 
 595:../Core/Src/main.c **** /**
 596:../Core/Src/main.c ****   * @brief GPIO Initialization Function
 597:../Core/Src/main.c ****   * @param None
 598:../Core/Src/main.c ****   * @retval None
 599:../Core/Src/main.c ****   */
 600:../Core/Src/main.c **** static void MX_GPIO_Init(void)
 601:../Core/Src/main.c **** {
  26              		.loc 1 601 1 view -0
  27              		.cfi_startproc
ARM GAS  Build/main.s 			page 12


  28              		@ args = 0, pretend = 0, frame = 40
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 36
  33              		.cfi_offset 4, -36
  34              		.cfi_offset 5, -32
  35              		.cfi_offset 6, -28
  36              		.cfi_offset 7, -24
  37              		.cfi_offset 8, -20
  38              		.cfi_offset 9, -16
  39              		.cfi_offset 10, -12
  40              		.cfi_offset 11, -8
  41              		.cfi_offset 14, -4
  42 0004 8BB0     		sub	sp, sp, #44
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 80
 602:../Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 602 3 view .LVU1
  46              		.loc 1 602 20 is_stmt 0 view .LVU2
  47 0006 0024     		movs	r4, #0
  48 0008 0594     		str	r4, [sp, #20]
  49 000a 0694     		str	r4, [sp, #24]
  50 000c 0794     		str	r4, [sp, #28]
  51 000e 0894     		str	r4, [sp, #32]
  52 0010 0994     		str	r4, [sp, #36]
 603:../Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 604:../Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 605:../Core/Src/main.c **** 
 606:../Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 607:../Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  53              		.loc 1 607 3 is_stmt 1 view .LVU3
  54              	.LBB4:
  55              		.loc 1 607 3 view .LVU4
  56              		.loc 1 607 3 view .LVU5
  57 0012 A24B     		ldr	r3, .L3
  58 0014 DA6C     		ldr	r2, [r3, #76]
  59 0016 42F01002 		orr	r2, r2, #16
  60 001a DA64     		str	r2, [r3, #76]
  61              		.loc 1 607 3 view .LVU6
  62 001c DA6C     		ldr	r2, [r3, #76]
  63 001e 02F01002 		and	r2, r2, #16
  64 0022 0092     		str	r2, [sp]
  65              		.loc 1 607 3 view .LVU7
  66 0024 009A     		ldr	r2, [sp]
  67              	.LBE4:
  68              		.loc 1 607 3 view .LVU8
 608:../Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  69              		.loc 1 608 3 view .LVU9
  70              	.LBB5:
  71              		.loc 1 608 3 view .LVU10
  72              		.loc 1 608 3 view .LVU11
  73 0026 DA6C     		ldr	r2, [r3, #76]
  74 0028 42F00402 		orr	r2, r2, #4
  75 002c DA64     		str	r2, [r3, #76]
  76              		.loc 1 608 3 view .LVU12
  77 002e DA6C     		ldr	r2, [r3, #76]
ARM GAS  Build/main.s 			page 13


  78 0030 02F00402 		and	r2, r2, #4
  79 0034 0192     		str	r2, [sp, #4]
  80              		.loc 1 608 3 view .LVU13
  81 0036 019A     		ldr	r2, [sp, #4]
  82              	.LBE5:
  83              		.loc 1 608 3 view .LVU14
 609:../Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  84              		.loc 1 609 3 view .LVU15
  85              	.LBB6:
  86              		.loc 1 609 3 view .LVU16
  87              		.loc 1 609 3 view .LVU17
  88 0038 DA6C     		ldr	r2, [r3, #76]
  89 003a 42F00102 		orr	r2, r2, #1
  90 003e DA64     		str	r2, [r3, #76]
  91              		.loc 1 609 3 view .LVU18
  92 0040 DA6C     		ldr	r2, [r3, #76]
  93 0042 02F00102 		and	r2, r2, #1
  94 0046 0292     		str	r2, [sp, #8]
  95              		.loc 1 609 3 view .LVU19
  96 0048 029A     		ldr	r2, [sp, #8]
  97              	.LBE6:
  98              		.loc 1 609 3 view .LVU20
 610:../Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  99              		.loc 1 610 3 view .LVU21
 100              	.LBB7:
 101              		.loc 1 610 3 view .LVU22
 102              		.loc 1 610 3 view .LVU23
 103 004a DA6C     		ldr	r2, [r3, #76]
 104 004c 42F00202 		orr	r2, r2, #2
 105 0050 DA64     		str	r2, [r3, #76]
 106              		.loc 1 610 3 view .LVU24
 107 0052 DA6C     		ldr	r2, [r3, #76]
 108 0054 02F00202 		and	r2, r2, #2
 109 0058 0392     		str	r2, [sp, #12]
 110              		.loc 1 610 3 view .LVU25
 111 005a 039A     		ldr	r2, [sp, #12]
 112              	.LBE7:
 113              		.loc 1 610 3 view .LVU26
 611:../Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 114              		.loc 1 611 3 view .LVU27
 115              	.LBB8:
 116              		.loc 1 611 3 view .LVU28
 117              		.loc 1 611 3 view .LVU29
 118 005c DA6C     		ldr	r2, [r3, #76]
 119 005e 42F00802 		orr	r2, r2, #8
 120 0062 DA64     		str	r2, [r3, #76]
 121              		.loc 1 611 3 view .LVU30
 122 0064 DB6C     		ldr	r3, [r3, #76]
 123 0066 03F00803 		and	r3, r3, #8
 124 006a 0493     		str	r3, [sp, #16]
 125              		.loc 1 611 3 view .LVU31
 126 006c 049B     		ldr	r3, [sp, #16]
 127              	.LBE8:
 128              		.loc 1 611 3 view .LVU32
 612:../Core/Src/main.c **** 
 613:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 614:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RE
ARM GAS  Build/main.s 			page 14


 129              		.loc 1 614 3 view .LVU33
 130 006e 8C4D     		ldr	r5, .L3+4
 131 0070 2246     		mov	r2, r4
 132 0072 4FF48A71 		mov	r1, #276
 133 0076 2846     		mov	r0, r5
 134 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 135              	.LVL0:
 615:../Core/Src/main.c **** 
 616:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 617:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 136              		.loc 1 617 3 view .LVU34
 137 007c 2246     		mov	r2, r4
 138 007e 48F20411 		movw	r1, #33028
 139 0082 4FF09040 		mov	r0, #1207959552
 140 0086 FFF7FEFF 		bl	HAL_GPIO_WritePin
 141              	.LVL1:
 618:../Core/Src/main.c **** 
 619:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 620:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 142              		.loc 1 620 3 view .LVU35
 143 008a 864F     		ldr	r7, .L3+8
 144 008c 2246     		mov	r2, r4
 145 008e 4FF21401 		movw	r1, #61460
 146 0092 3846     		mov	r0, r7
 147 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 148              	.LVL2:
 621:../Core/Src/main.c ****                           |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);
 622:../Core/Src/main.c **** 
 623:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 624:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RES
 149              		.loc 1 624 3 view .LVU36
 150 0098 DFF80C92 		ldr	r9, .L3+12
 151 009c 2246     		mov	r2, r4
 152 009e 41F28101 		movw	r1, #4225
 153 00a2 4846     		mov	r0, r9
 154 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 155              	.LVL3:
 625:../Core/Src/main.c **** 
 626:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 627:../Core/Src/main.c ****   HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 156              		.loc 1 627 3 view .LVU37
 157 00a8 0122     		movs	r2, #1
 158 00aa 4FF40051 		mov	r1, #8192
 159 00ae 4846     		mov	r0, r9
 160 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 161              	.LVL4:
 628:../Core/Src/main.c **** 
 629:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 630:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 162              		.loc 1 630 3 view .LVU38
 163 00b4 DFF8F4A1 		ldr	r10, .L3+16
 164 00b8 2246     		mov	r2, r4
 165 00ba 4FF41071 		mov	r1, #576
 166 00be 5046     		mov	r0, r10
 167 00c0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 168              	.LVL5:
 631:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 15


 632:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 633:../Core/Src/main.c ****   HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 169              		.loc 1 633 3 view .LVU39
 170 00c4 0122     		movs	r2, #1
 171 00c6 2021     		movs	r1, #32
 172 00c8 3846     		mov	r0, r7
 173 00ca FFF7FEFF 		bl	HAL_GPIO_WritePin
 174              	.LVL6:
 634:../Core/Src/main.c **** 
 635:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 636:../Core/Src/main.c ****   HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 175              		.loc 1 636 3 view .LVU40
 176 00ce 0122     		movs	r2, #1
 177 00d0 1146     		mov	r1, r2
 178 00d2 2846     		mov	r0, r5
 179 00d4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 180              	.LVL7:
 637:../Core/Src/main.c **** 
 638:../Core/Src/main.c ****   /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3
 639:../Core/Src/main.c ****   GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_C
 181              		.loc 1 639 3 view .LVU41
 182              		.loc 1 639 23 is_stmt 0 view .LVU42
 183 00d8 40F21513 		movw	r3, #277
 184 00dc 0593     		str	r3, [sp, #20]
 640:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 185              		.loc 1 640 3 is_stmt 1 view .LVU43
 186              		.loc 1 640 24 is_stmt 0 view .LVU44
 187 00de 0126     		movs	r6, #1
 188 00e0 0696     		str	r6, [sp, #24]
 641:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 641 3 is_stmt 1 view .LVU45
 190              		.loc 1 641 24 is_stmt 0 view .LVU46
 191 00e2 0794     		str	r4, [sp, #28]
 642:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 192              		.loc 1 642 3 is_stmt 1 view .LVU47
 193              		.loc 1 642 25 is_stmt 0 view .LVU48
 194 00e4 0894     		str	r4, [sp, #32]
 643:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 195              		.loc 1 643 3 is_stmt 1 view .LVU49
 196 00e6 05A9     		add	r1, sp, #20
 197 00e8 2846     		mov	r0, r5
 198 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL8:
 644:../Core/Src/main.c **** 
 645:../Core/Src/main.c ****   /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6
 646:../Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_P
 200              		.loc 1 646 3 view .LVU50
 201              		.loc 1 646 23 is_stmt 0 view .LVU51
 202 00ee 6A23     		movs	r3, #106
 203 00f0 0593     		str	r3, [sp, #20]
 647:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 204              		.loc 1 647 3 is_stmt 1 view .LVU52
 205              		.loc 1 647 24 is_stmt 0 view .LVU53
 206 00f2 4FF4881B 		mov	fp, #1114112
 207 00f6 CDF818B0 		str	fp, [sp, #24]
 648:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 208              		.loc 1 648 3 is_stmt 1 view .LVU54
ARM GAS  Build/main.s 			page 16


 209              		.loc 1 648 24 is_stmt 0 view .LVU55
 210 00fa 0794     		str	r4, [sp, #28]
 649:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 211              		.loc 1 649 3 is_stmt 1 view .LVU56
 212 00fc 05A9     		add	r1, sp, #20
 213 00fe 2846     		mov	r0, r5
 214 0100 FFF7FEFF 		bl	HAL_GPIO_Init
 215              	.LVL9:
 650:../Core/Src/main.c **** 
 651:../Core/Src/main.c ****   /*Configure GPIO pin : BUTTON_EXTI13_Pin */
 652:../Core/Src/main.c ****   GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 216              		.loc 1 652 3 view .LVU57
 217              		.loc 1 652 23 is_stmt 0 view .LVU58
 218 0104 4FF40053 		mov	r3, #8192
 219 0108 0593     		str	r3, [sp, #20]
 653:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 220              		.loc 1 653 3 is_stmt 1 view .LVU59
 221              		.loc 1 653 24 is_stmt 0 view .LVU60
 222 010a 4FF40413 		mov	r3, #2162688
 223 010e 0693     		str	r3, [sp, #24]
 654:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 224              		.loc 1 654 3 is_stmt 1 view .LVU61
 225              		.loc 1 654 24 is_stmt 0 view .LVU62
 226 0110 0794     		str	r4, [sp, #28]
 655:../Core/Src/main.c ****   HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 227              		.loc 1 655 3 is_stmt 1 view .LVU63
 228 0112 05A9     		add	r1, sp, #20
 229 0114 5046     		mov	r0, r10
 230 0116 FFF7FEFF 		bl	HAL_GPIO_Init
 231              	.LVL10:
 656:../Core/Src/main.c **** 
 657:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
 658:../Core/Src/main.c ****                            ARD_A1_Pin ARD_A0_Pin */
 659:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 232              		.loc 1 659 3 view .LVU64
 233              		.loc 1 659 23 is_stmt 0 view .LVU65
 234 011a 3F23     		movs	r3, #63
 235 011c 0593     		str	r3, [sp, #20]
 660:../Core/Src/main.c ****                           |ARD_A1_Pin|ARD_A0_Pin;
 661:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 236              		.loc 1 661 3 is_stmt 1 view .LVU66
 237              		.loc 1 661 24 is_stmt 0 view .LVU67
 238 011e 0B23     		movs	r3, #11
 239 0120 0693     		str	r3, [sp, #24]
 662:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 240              		.loc 1 662 3 is_stmt 1 view .LVU68
 241              		.loc 1 662 24 is_stmt 0 view .LVU69
 242 0122 0794     		str	r4, [sp, #28]
 663:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 243              		.loc 1 663 3 is_stmt 1 view .LVU70
 244 0124 05A9     		add	r1, sp, #20
 245 0126 5046     		mov	r0, r10
 246 0128 FFF7FEFF 		bl	HAL_GPIO_Init
 247              	.LVL11:
 664:../Core/Src/main.c **** 
 665:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
 666:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
ARM GAS  Build/main.s 			page 17


 248              		.loc 1 666 3 view .LVU71
 249              		.loc 1 666 23 is_stmt 0 view .LVU72
 250 012c 4FF00308 		mov	r8, #3
 251 0130 CDF81480 		str	r8, [sp, #20]
 667:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 252              		.loc 1 667 3 is_stmt 1 view .LVU73
 253              		.loc 1 667 24 is_stmt 0 view .LVU74
 254 0134 0225     		movs	r5, #2
 255 0136 0695     		str	r5, [sp, #24]
 668:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 256              		.loc 1 668 3 is_stmt 1 view .LVU75
 257              		.loc 1 668 24 is_stmt 0 view .LVU76
 258 0138 0794     		str	r4, [sp, #28]
 669:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 259              		.loc 1 669 3 is_stmt 1 view .LVU77
 260              		.loc 1 669 25 is_stmt 0 view .LVU78
 261 013a CDF82080 		str	r8, [sp, #32]
 670:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 262              		.loc 1 670 3 is_stmt 1 view .LVU79
 263              		.loc 1 670 29 is_stmt 0 view .LVU80
 264 013e 0822     		movs	r2, #8
 265 0140 0992     		str	r2, [sp, #36]
 671:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 266              		.loc 1 671 3 is_stmt 1 view .LVU81
 267 0142 05A9     		add	r1, sp, #20
 268 0144 4FF09040 		mov	r0, #1207959552
 269 0148 FFF7FEFF 		bl	HAL_GPIO_Init
 270              	.LVL12:
 672:../Core/Src/main.c **** 
 673:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
 674:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 271              		.loc 1 674 3 view .LVU82
 272              		.loc 1 674 23 is_stmt 0 view .LVU83
 273 014c 48F20413 		movw	r3, #33028
 274 0150 0593     		str	r3, [sp, #20]
 675:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 275              		.loc 1 675 3 is_stmt 1 view .LVU84
 276              		.loc 1 675 24 is_stmt 0 view .LVU85
 277 0152 0696     		str	r6, [sp, #24]
 676:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 278              		.loc 1 676 3 is_stmt 1 view .LVU86
 279              		.loc 1 676 24 is_stmt 0 view .LVU87
 280 0154 0794     		str	r4, [sp, #28]
 677:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 281              		.loc 1 677 3 is_stmt 1 view .LVU88
 282              		.loc 1 677 25 is_stmt 0 view .LVU89
 283 0156 0894     		str	r4, [sp, #32]
 678:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 284              		.loc 1 678 3 is_stmt 1 view .LVU90
 285 0158 05A9     		add	r1, sp, #20
 286 015a 4FF09040 		mov	r0, #1207959552
 287 015e FFF7FEFF 		bl	HAL_GPIO_Init
 288              	.LVL13:
 679:../Core/Src/main.c **** 
 680:../Core/Src/main.c ****   /*Configure GPIO pin : ARD_D4_Pin */
 681:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D4_Pin;
 289              		.loc 1 681 3 view .LVU91
ARM GAS  Build/main.s 			page 18


 290              		.loc 1 681 23 is_stmt 0 view .LVU92
 291 0162 0822     		movs	r2, #8
 292 0164 0592     		str	r2, [sp, #20]
 682:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 293              		.loc 1 682 3 is_stmt 1 view .LVU93
 294              		.loc 1 682 24 is_stmt 0 view .LVU94
 295 0166 0695     		str	r5, [sp, #24]
 683:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 296              		.loc 1 683 3 is_stmt 1 view .LVU95
 297              		.loc 1 683 24 is_stmt 0 view .LVU96
 298 0168 0794     		str	r4, [sp, #28]
 684:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 299              		.loc 1 684 3 is_stmt 1 view .LVU97
 300              		.loc 1 684 25 is_stmt 0 view .LVU98
 301 016a 0894     		str	r4, [sp, #32]
 685:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 302              		.loc 1 685 3 is_stmt 1 view .LVU99
 303              		.loc 1 685 29 is_stmt 0 view .LVU100
 304 016c 0996     		str	r6, [sp, #36]
 686:../Core/Src/main.c ****   HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 305              		.loc 1 686 3 is_stmt 1 view .LVU101
 306 016e 05A9     		add	r1, sp, #20
 307 0170 4FF09040 		mov	r0, #1207959552
 308 0174 FFF7FEFF 		bl	HAL_GPIO_Init
 309              	.LVL14:
 687:../Core/Src/main.c **** 
 688:../Core/Src/main.c ****   /*Configure GPIO pin : ARD_D7_Pin */
 689:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D7_Pin;
 310              		.loc 1 689 3 view .LVU102
 311              		.loc 1 689 23 is_stmt 0 view .LVU103
 312 0178 1023     		movs	r3, #16
 313 017a 0593     		str	r3, [sp, #20]
 690:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 314              		.loc 1 690 3 is_stmt 1 view .LVU104
 315              		.loc 1 690 24 is_stmt 0 view .LVU105
 316 017c 0B23     		movs	r3, #11
 317 017e 0693     		str	r3, [sp, #24]
 691:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 691 3 is_stmt 1 view .LVU106
 319              		.loc 1 691 24 is_stmt 0 view .LVU107
 320 0180 0794     		str	r4, [sp, #28]
 692:../Core/Src/main.c ****   HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 321              		.loc 1 692 3 is_stmt 1 view .LVU108
 322 0182 05A9     		add	r1, sp, #20
 323 0184 4FF09040 		mov	r0, #1207959552
 324 0188 FFF7FEFF 		bl	HAL_GPIO_Init
 325              	.LVL15:
 693:../Core/Src/main.c **** 
 694:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
 695:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 326              		.loc 1 695 3 view .LVU109
 327              		.loc 1 695 23 is_stmt 0 view .LVU110
 328 018c E023     		movs	r3, #224
 329 018e 0593     		str	r3, [sp, #20]
 696:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 330              		.loc 1 696 3 is_stmt 1 view .LVU111
 331              		.loc 1 696 24 is_stmt 0 view .LVU112
ARM GAS  Build/main.s 			page 19


 332 0190 0695     		str	r5, [sp, #24]
 697:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 333              		.loc 1 697 3 is_stmt 1 view .LVU113
 334              		.loc 1 697 24 is_stmt 0 view .LVU114
 335 0192 0794     		str	r4, [sp, #28]
 698:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 336              		.loc 1 698 3 is_stmt 1 view .LVU115
 337              		.loc 1 698 25 is_stmt 0 view .LVU116
 338 0194 CDF82080 		str	r8, [sp, #32]
 699:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 339              		.loc 1 699 3 is_stmt 1 view .LVU117
 340              		.loc 1 699 29 is_stmt 0 view .LVU118
 341 0198 0522     		movs	r2, #5
 342 019a 0992     		str	r2, [sp, #36]
 700:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 343              		.loc 1 700 3 is_stmt 1 view .LVU119
 344 019c 05A9     		add	r1, sp, #20
 345 019e 4FF09040 		mov	r0, #1207959552
 346 01a2 FFF7FEFF 		bl	HAL_GPIO_Init
 347              	.LVL16:
 701:../Core/Src/main.c **** 
 702:../Core/Src/main.c ****   /*Configure GPIO pin : ARD_D3_Pin */
 703:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D3_Pin;
 348              		.loc 1 703 3 view .LVU120
 349              		.loc 1 703 23 is_stmt 0 view .LVU121
 350 01a6 0596     		str	r6, [sp, #20]
 704:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 351              		.loc 1 704 3 is_stmt 1 view .LVU122
 352              		.loc 1 704 24 is_stmt 0 view .LVU123
 353 01a8 CDF818B0 		str	fp, [sp, #24]
 705:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 354              		.loc 1 705 3 is_stmt 1 view .LVU124
 355              		.loc 1 705 24 is_stmt 0 view .LVU125
 356 01ac 0794     		str	r4, [sp, #28]
 706:../Core/Src/main.c ****   HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 357              		.loc 1 706 3 is_stmt 1 view .LVU126
 358 01ae 05A9     		add	r1, sp, #20
 359 01b0 3846     		mov	r0, r7
 360 01b2 FFF7FEFF 		bl	HAL_GPIO_Init
 361              	.LVL17:
 707:../Core/Src/main.c **** 
 708:../Core/Src/main.c ****   /*Configure GPIO pin : ARD_D6_Pin */
 709:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D6_Pin;
 362              		.loc 1 709 3 view .LVU127
 363              		.loc 1 709 23 is_stmt 0 view .LVU128
 364 01b6 0595     		str	r5, [sp, #20]
 710:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 365              		.loc 1 710 3 is_stmt 1 view .LVU129
 366              		.loc 1 710 24 is_stmt 0 view .LVU130
 367 01b8 0B23     		movs	r3, #11
 368 01ba 0693     		str	r3, [sp, #24]
 711:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 369              		.loc 1 711 3 is_stmt 1 view .LVU131
 370              		.loc 1 711 24 is_stmt 0 view .LVU132
 371 01bc 0794     		str	r4, [sp, #28]
 712:../Core/Src/main.c ****   HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 372              		.loc 1 712 3 is_stmt 1 view .LVU133
ARM GAS  Build/main.s 			page 20


 373 01be 05A9     		add	r1, sp, #20
 374 01c0 3846     		mov	r0, r7
 375 01c2 FFF7FEFF 		bl	HAL_GPIO_Init
 376              	.LVL18:
 713:../Core/Src/main.c **** 
 714:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
 715:../Core/Src/main.c ****                            SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
 716:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 377              		.loc 1 716 3 view .LVU134
 378              		.loc 1 716 23 is_stmt 0 view .LVU135
 379 01c6 4FF23403 		movw	r3, #61492
 380 01ca 0593     		str	r3, [sp, #20]
 717:../Core/Src/main.c ****                           |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
 718:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 381              		.loc 1 718 3 is_stmt 1 view .LVU136
 382              		.loc 1 718 24 is_stmt 0 view .LVU137
 383 01cc 0696     		str	r6, [sp, #24]
 719:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 384              		.loc 1 719 3 is_stmt 1 view .LVU138
 385              		.loc 1 719 24 is_stmt 0 view .LVU139
 386 01ce 0794     		str	r4, [sp, #28]
 720:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 387              		.loc 1 720 3 is_stmt 1 view .LVU140
 388              		.loc 1 720 25 is_stmt 0 view .LVU141
 389 01d0 0894     		str	r4, [sp, #32]
 721:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 390              		.loc 1 721 3 is_stmt 1 view .LVU142
 391 01d2 05A9     		add	r1, sp, #20
 392 01d4 3846     		mov	r0, r7
 393 01d6 FFF7FEFF 		bl	HAL_GPIO_Init
 394              	.LVL19:
 722:../Core/Src/main.c **** 
 723:../Core/Src/main.c ****   /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY
 724:../Core/Src/main.c ****                            PMOD_IRQ_EXTI12_Pin */
 725:../Core/Src/main.c ****   GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_E
 395              		.loc 1 725 3 view .LVU143
 396              		.loc 1 725 23 is_stmt 0 view .LVU144
 397 01da 4CF60443 		movw	r3, #52228
 398 01de 0593     		str	r3, [sp, #20]
 726:../Core/Src/main.c ****                           |PMOD_IRQ_EXTI12_Pin;
 727:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 399              		.loc 1 727 3 is_stmt 1 view .LVU145
 400              		.loc 1 727 24 is_stmt 0 view .LVU146
 401 01e0 CDF818B0 		str	fp, [sp, #24]
 728:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 402              		.loc 1 728 3 is_stmt 1 view .LVU147
 403              		.loc 1 728 24 is_stmt 0 view .LVU148
 404 01e4 0794     		str	r4, [sp, #28]
 729:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 405              		.loc 1 729 3 is_stmt 1 view .LVU149
 406 01e6 05A9     		add	r1, sp, #20
 407 01e8 4846     		mov	r0, r9
 408 01ea FFF7FEFF 		bl	HAL_GPIO_Init
 409              	.LVL20:
 730:../Core/Src/main.c **** 
 731:../Core/Src/main.c ****   /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_R
 732:../Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RES
ARM GAS  Build/main.s 			page 21


 410              		.loc 1 732 3 view .LVU150
 411              		.loc 1 732 23 is_stmt 0 view .LVU151
 412 01ee 43F28103 		movw	r3, #12417
 413 01f2 0593     		str	r3, [sp, #20]
 733:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 414              		.loc 1 733 3 is_stmt 1 view .LVU152
 415              		.loc 1 733 24 is_stmt 0 view .LVU153
 416 01f4 0696     		str	r6, [sp, #24]
 734:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 417              		.loc 1 734 3 is_stmt 1 view .LVU154
 418              		.loc 1 734 24 is_stmt 0 view .LVU155
 419 01f6 0794     		str	r4, [sp, #28]
 735:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 420              		.loc 1 735 3 is_stmt 1 view .LVU156
 421              		.loc 1 735 25 is_stmt 0 view .LVU157
 422 01f8 0894     		str	r4, [sp, #32]
 736:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 423              		.loc 1 736 3 is_stmt 1 view .LVU158
 424 01fa 05A9     		add	r1, sp, #20
 425 01fc 4846     		mov	r0, r9
 426 01fe FFF7FEFF 		bl	HAL_GPIO_Init
 427              	.LVL21:
 737:../Core/Src/main.c **** 
 738:../Core/Src/main.c ****   /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
 739:../Core/Src/main.c ****   GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 428              		.loc 1 739 3 view .LVU159
 429              		.loc 1 739 23 is_stmt 0 view .LVU160
 430 0202 4FF41073 		mov	r3, #576
 431 0206 0593     		str	r3, [sp, #20]
 740:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 432              		.loc 1 740 3 is_stmt 1 view .LVU161
 433              		.loc 1 740 24 is_stmt 0 view .LVU162
 434 0208 0696     		str	r6, [sp, #24]
 741:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 435              		.loc 1 741 3 is_stmt 1 view .LVU163
 436              		.loc 1 741 24 is_stmt 0 view .LVU164
 437 020a 0794     		str	r4, [sp, #28]
 742:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 438              		.loc 1 742 3 is_stmt 1 view .LVU165
 439              		.loc 1 742 25 is_stmt 0 view .LVU166
 440 020c 0894     		str	r4, [sp, #32]
 743:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 441              		.loc 1 743 3 is_stmt 1 view .LVU167
 442 020e 05A9     		add	r1, sp, #20
 443 0210 5046     		mov	r0, r10
 444 0212 FFF7FEFF 		bl	HAL_GPIO_Init
 445              	.LVL22:
 744:../Core/Src/main.c **** 
 745:../Core/Src/main.c ****   /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
 746:../Core/Src/main.c ****   GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 446              		.loc 1 746 3 view .LVU168
 447              		.loc 1 746 23 is_stmt 0 view .LVU169
 448 0216 4FF4C073 		mov	r3, #384
 449 021a 0593     		str	r3, [sp, #20]
 747:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 450              		.loc 1 747 3 is_stmt 1 view .LVU170
 451              		.loc 1 747 24 is_stmt 0 view .LVU171
ARM GAS  Build/main.s 			page 22


 452 021c CDF818B0 		str	fp, [sp, #24]
 748:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 453              		.loc 1 748 3 is_stmt 1 view .LVU172
 454              		.loc 1 748 24 is_stmt 0 view .LVU173
 455 0220 0794     		str	r4, [sp, #28]
 749:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 456              		.loc 1 749 3 is_stmt 1 view .LVU174
 457 0222 05A9     		add	r1, sp, #20
 458 0224 5046     		mov	r0, r10
 459 0226 FFF7FEFF 		bl	HAL_GPIO_Init
 460              	.LVL23:
 750:../Core/Src/main.c **** 
 751:../Core/Src/main.c ****   /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
 752:../Core/Src/main.c ****   GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 461              		.loc 1 752 3 view .LVU175
 462              		.loc 1 752 23 is_stmt 0 view .LVU176
 463 022a 0595     		str	r5, [sp, #20]
 753:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 464              		.loc 1 753 3 is_stmt 1 view .LVU177
 465              		.loc 1 753 24 is_stmt 0 view .LVU178
 466 022c 0695     		str	r5, [sp, #24]
 754:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 467              		.loc 1 754 3 is_stmt 1 view .LVU179
 468              		.loc 1 754 24 is_stmt 0 view .LVU180
 469 022e 0794     		str	r4, [sp, #28]
 755:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 470              		.loc 1 755 3 is_stmt 1 view .LVU181
 471              		.loc 1 755 25 is_stmt 0 view .LVU182
 472 0230 CDF82080 		str	r8, [sp, #32]
 756:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 473              		.loc 1 756 3 is_stmt 1 view .LVU183
 474              		.loc 1 756 29 is_stmt 0 view .LVU184
 475 0234 0522     		movs	r2, #5
 476 0236 0992     		str	r2, [sp, #36]
 757:../Core/Src/main.c ****   HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 477              		.loc 1 757 3 is_stmt 1 view .LVU185
 478 0238 05A9     		add	r1, sp, #20
 479 023a 4846     		mov	r0, r9
 480 023c FFF7FEFF 		bl	HAL_GPIO_Init
 481              	.LVL24:
 758:../Core/Src/main.c **** 
 759:../Core/Src/main.c ****   /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin
 760:../Core/Src/main.c ****   GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 482              		.loc 1 760 3 view .LVU186
 483              		.loc 1 760 23 is_stmt 0 view .LVU187
 484 0240 7823     		movs	r3, #120
 485 0242 0593     		str	r3, [sp, #20]
 761:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 486              		.loc 1 761 3 is_stmt 1 view .LVU188
 487              		.loc 1 761 24 is_stmt 0 view .LVU189
 488 0244 0695     		str	r5, [sp, #24]
 762:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 489              		.loc 1 762 3 is_stmt 1 view .LVU190
 490              		.loc 1 762 24 is_stmt 0 view .LVU191
 491 0246 0794     		str	r4, [sp, #28]
 763:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 492              		.loc 1 763 3 is_stmt 1 view .LVU192
ARM GAS  Build/main.s 			page 23


 493              		.loc 1 763 25 is_stmt 0 view .LVU193
 494 0248 CDF82080 		str	r8, [sp, #32]
 764:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 495              		.loc 1 764 3 is_stmt 1 view .LVU194
 496              		.loc 1 764 29 is_stmt 0 view .LVU195
 497 024c 0723     		movs	r3, #7
 498 024e 0993     		str	r3, [sp, #36]
 765:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 499              		.loc 1 765 3 is_stmt 1 view .LVU196
 500 0250 05A9     		add	r1, sp, #20
 501 0252 4846     		mov	r0, r9
 502 0254 FFF7FEFF 		bl	HAL_GPIO_Init
 503              	.LVL25:
 766:../Core/Src/main.c **** 
 767:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
 768:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 504              		.loc 1 768 3 view .LVU197
 505              		.loc 1 768 23 is_stmt 0 view .LVU198
 506 0258 4FF44073 		mov	r3, #768
 507 025c 0593     		str	r3, [sp, #20]
 769:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 508              		.loc 1 769 3 is_stmt 1 view .LVU199
 509              		.loc 1 769 24 is_stmt 0 view .LVU200
 510 025e 1223     		movs	r3, #18
 511 0260 0693     		str	r3, [sp, #24]
 770:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 512              		.loc 1 770 3 is_stmt 1 view .LVU201
 513              		.loc 1 770 24 is_stmt 0 view .LVU202
 514 0262 0794     		str	r4, [sp, #28]
 771:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 515              		.loc 1 771 3 is_stmt 1 view .LVU203
 516              		.loc 1 771 25 is_stmt 0 view .LVU204
 517 0264 CDF82080 		str	r8, [sp, #32]
 772:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 518              		.loc 1 772 3 is_stmt 1 view .LVU205
 519              		.loc 1 772 29 is_stmt 0 view .LVU206
 520 0268 0423     		movs	r3, #4
 521 026a 0993     		str	r3, [sp, #36]
 773:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 522              		.loc 1 773 3 is_stmt 1 view .LVU207
 523 026c 05A9     		add	r1, sp, #20
 524 026e 3846     		mov	r0, r7
 525 0270 FFF7FEFF 		bl	HAL_GPIO_Init
 526              	.LVL26:
 774:../Core/Src/main.c **** 
 775:../Core/Src/main.c ****   /* EXTI interrupt init*/
 776:../Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 527              		.loc 1 776 3 view .LVU208
 528 0274 2246     		mov	r2, r4
 529 0276 2146     		mov	r1, r4
 530 0278 1720     		movs	r0, #23
 531 027a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 532              	.LVL27:
 777:../Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 533              		.loc 1 777 3 view .LVU209
 534 027e 1720     		movs	r0, #23
 535 0280 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  Build/main.s 			page 24


 536              	.LVL28:
 778:../Core/Src/main.c **** 
 779:../Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 537              		.loc 1 779 3 view .LVU210
 538 0284 2246     		mov	r2, r4
 539 0286 2146     		mov	r1, r4
 540 0288 2820     		movs	r0, #40
 541 028a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 542              	.LVL29:
 780:../Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 543              		.loc 1 780 3 view .LVU211
 544 028e 2820     		movs	r0, #40
 545 0290 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 546              	.LVL30:
 781:../Core/Src/main.c **** 
 782:../Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 783:../Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 784:../Core/Src/main.c **** }
 547              		.loc 1 784 1 is_stmt 0 view .LVU212
 548 0294 0BB0     		add	sp, sp, #44
 549              	.LCFI2:
 550              		.cfi_def_cfa_offset 36
 551              		@ sp needed
 552 0296 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 553              	.L4:
 554 029a 00BF     		.align	2
 555              	.L3:
 556 029c 00100240 		.word	1073876992
 557 02a0 00100048 		.word	1207963648
 558 02a4 00040048 		.word	1207960576
 559 02a8 000C0048 		.word	1207962624
 560 02ac 00080048 		.word	1207961600
 561              		.cfi_endproc
 562              	.LFE91:
 564              		.section	.text.rng_init,"ax",%progbits
 565              		.align	1
 566              		.global	rng_init
 567              		.syntax unified
 568              		.thumb
 569              		.thumb_func
 571              	rng_init:
 572              	.LFB77:
  83:../Core/Src/main.c **** 	/* Enable RNG clock source */
 573              		.loc 1 83 1 is_stmt 1 view -0
 574              		.cfi_startproc
 575              		@ args = 0, pretend = 0, frame = 8
 576              		@ frame_needed = 0, uses_anonymous_args = 0
 577              		@ link register save eliminated.
 578 0000 82B0     		sub	sp, sp, #8
 579              	.LCFI3:
 580              		.cfi_def_cfa_offset 8
  85:../Core/Src/main.c **** 
 581              		.loc 1 85 2 view .LVU214
 582              	.LBB9:
  85:../Core/Src/main.c **** 
 583              		.loc 1 85 2 view .LVU215
  85:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 25


 584              		.loc 1 85 2 view .LVU216
 585 0002 084B     		ldr	r3, .L7
 586 0004 DA6C     		ldr	r2, [r3, #76]
 587 0006 42F48022 		orr	r2, r2, #262144
 588 000a DA64     		str	r2, [r3, #76]
  85:../Core/Src/main.c **** 
 589              		.loc 1 85 2 view .LVU217
 590 000c DB6C     		ldr	r3, [r3, #76]
 591 000e 03F48023 		and	r3, r3, #262144
 592 0012 0193     		str	r3, [sp, #4]
  85:../Core/Src/main.c **** 
 593              		.loc 1 85 2 view .LVU218
 594 0014 019B     		ldr	r3, [sp, #4]
 595              	.LBE9:
  85:../Core/Src/main.c **** 
 596              		.loc 1 85 2 view .LVU219
  88:../Core/Src/main.c **** }
 597              		.loc 1 88 2 view .LVU220
  88:../Core/Src/main.c **** }
 598              		.loc 1 88 5 is_stmt 0 view .LVU221
 599 0016 044A     		ldr	r2, .L7+4
 600 0018 1368     		ldr	r3, [r2]
  88:../Core/Src/main.c **** }
 601              		.loc 1 88 10 view .LVU222
 602 001a 43F00403 		orr	r3, r3, #4
 603 001e 1360     		str	r3, [r2]
  89:../Core/Src/main.c **** 
 604              		.loc 1 89 1 view .LVU223
 605 0020 02B0     		add	sp, sp, #8
 606              	.LCFI4:
 607              		.cfi_def_cfa_offset 0
 608              		@ sp needed
 609 0022 7047     		bx	lr
 610              	.L8:
 611              		.align	2
 612              	.L7:
 613 0024 00100240 		.word	1073876992
 614 0028 00080650 		.word	1342572544
 615              		.cfi_endproc
 616              	.LFE77:
 618              		.section	.text.rng_deinit,"ax",%progbits
 619              		.align	1
 620              		.global	rng_deinit
 621              		.syntax unified
 622              		.thumb
 623              		.thumb_func
 625              	rng_deinit:
 626              	.LFB78:
  92:../Core/Src/main.c **** 	/* Disable RNG peripheral */
 627              		.loc 1 92 1 is_stmt 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 0
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 631              		@ link register save eliminated.
  94:../Core/Src/main.c **** 
 632              		.loc 1 94 2 view .LVU225
  94:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 26


 633              		.loc 1 94 5 is_stmt 0 view .LVU226
 634 0000 064A     		ldr	r2, .L10
 635 0002 1368     		ldr	r3, [r2]
  94:../Core/Src/main.c **** 
 636              		.loc 1 94 10 view .LVU227
 637 0004 23F00403 		bic	r3, r3, #4
 638 0008 1360     		str	r3, [r2]
  97:../Core/Src/main.c **** }
 639              		.loc 1 97 2 is_stmt 1 view .LVU228
 640 000a 02F17042 		add	r2, r2, #-268435456
 641 000e A2F57E32 		sub	r2, r2, #260096
 642 0012 D36C     		ldr	r3, [r2, #76]
 643 0014 23F48023 		bic	r3, r3, #262144
 644 0018 D364     		str	r3, [r2, #76]
  98:../Core/Src/main.c **** 
 645              		.loc 1 98 1 is_stmt 0 view .LVU229
 646 001a 7047     		bx	lr
 647              	.L11:
 648              		.align	2
 649              	.L10:
 650 001c 00080650 		.word	1342572544
 651              		.cfi_endproc
 652              	.LFE78:
 654              		.section	.text.rng_get,"ax",%progbits
 655              		.align	1
 656              		.global	rng_get
 657              		.syntax unified
 658              		.thumb
 659              		.thumb_func
 661              	rng_get:
 662              	.LFB79:
 101:../Core/Src/main.c **** 	/* Wait until one RNG number is ready */
 663              		.loc 1 101 1 is_stmt 1 view -0
 664              		.cfi_startproc
 665              		@ args = 0, pretend = 0, frame = 0
 666              		@ frame_needed = 0, uses_anonymous_args = 0
 667              		@ link register save eliminated.
 668              	.L13:
 103:../Core/Src/main.c **** 
 669              		.loc 1 103 9 discriminator 1 view .LVU231
 103:../Core/Src/main.c **** 
 670              		.loc 1 103 14 is_stmt 0 discriminator 1 view .LVU232
 671 0000 034B     		ldr	r3, .L14
 672 0002 5B68     		ldr	r3, [r3, #4]
 103:../Core/Src/main.c **** 
 673              		.loc 1 103 9 discriminator 1 view .LVU233
 674 0004 13F0010F 		tst	r3, #1
 675 0008 FAD0     		beq	.L13
 106:../Core/Src/main.c **** }
 676              		.loc 1 106 2 is_stmt 1 view .LVU234
 106:../Core/Src/main.c **** }
 677              		.loc 1 106 12 is_stmt 0 view .LVU235
 678 000a 014B     		ldr	r3, .L14
 679 000c 9868     		ldr	r0, [r3, #8]
 107:../Core/Src/main.c **** 
 680              		.loc 1 107 1 view .LVU236
 681 000e 7047     		bx	lr
ARM GAS  Build/main.s 			page 27


 682              	.L15:
 683              		.align	2
 684              	.L14:
 685 0010 00080650 		.word	1342572544
 686              		.cfi_endproc
 687              	.LFE79:
 689              		.section	.text.Error_Handler,"ax",%progbits
 690              		.align	1
 691              		.global	Error_Handler
 692              		.syntax unified
 693              		.thumb
 694              		.thumb_func
 696              	Error_Handler:
 697              	.LFB92:
 785:../Core/Src/main.c **** 
 786:../Core/Src/main.c **** /* USER CODE BEGIN 4 */
 787:../Core/Src/main.c **** 
 788:../Core/Src/main.c **** /* USER CODE END 4 */
 789:../Core/Src/main.c **** 
 790:../Core/Src/main.c **** /**
 791:../Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 792:../Core/Src/main.c ****   * @retval None
 793:../Core/Src/main.c ****   */
 794:../Core/Src/main.c **** void Error_Handler(void)
 795:../Core/Src/main.c **** {
 698              		.loc 1 795 1 is_stmt 1 view -0
 699              		.cfi_startproc
 700              		@ Volatile: function does not return.
 701              		@ args = 0, pretend = 0, frame = 0
 702              		@ frame_needed = 0, uses_anonymous_args = 0
 703              		@ link register save eliminated.
 796:../Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 797:../Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 798:../Core/Src/main.c ****   __disable_irq();
 704              		.loc 1 798 3 view .LVU238
 705              	.LBB10:
 706              	.LBI10:
 707              		.file 2 "../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  Build/main.s 			page 28


  20:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
ARM GAS  Build/main.s 			page 29


  77:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
ARM GAS  Build/main.s 			page 30


 134:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  Build/main.s 			page 31


 191:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 708              		.loc 2 207 27 view .LVU239
 709              	.LBB11:
 208:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 710              		.loc 2 209 3 view .LVU240
 711              		.syntax unified
 712              	@ 209 "../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 713 0000 00DF     		svc 0
 714 0002 72B6     		cpsid i 
 715              	@ 0 "" 2
 716              		.thumb
 717              		.syntax unified
 718              	.L17:
 719              	.LBE11:
 720              	.LBE10:
 799:../Core/Src/main.c ****   while (1)
 721              		.loc 1 799 3 discriminator 1 view .LVU241
 800:../Core/Src/main.c ****   {
 801:../Core/Src/main.c ****   }
 722              		.loc 1 801 3 discriminator 1 view .LVU242
 799:../Core/Src/main.c ****   while (1)
 723              		.loc 1 799 9 discriminator 1 view .LVU243
 724 0004 FEE7     		b	.L17
 725              		.cfi_endproc
 726              	.LFE92:
 728              		.section	.text.MX_DFSDM1_Init,"ax",%progbits
 729              		.align	1
 730              		.syntax unified
 731              		.thumb
 732              		.thumb_func
 734              	MX_DFSDM1_Init:
 735              	.LFB83:
 311:../Core/Src/main.c **** 
 736              		.loc 1 311 1 view -0
 737              		.cfi_startproc
 738              		@ args = 0, pretend = 0, frame = 0
 739              		@ frame_needed = 0, uses_anonymous_args = 0
 740 0000 08B5     		push	{r3, lr}
 741              	.LCFI5:
 742              		.cfi_def_cfa_offset 8
ARM GAS  Build/main.s 			page 32


 743              		.cfi_offset 3, -8
 744              		.cfi_offset 14, -4
 320:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 745              		.loc 1 320 3 view .LVU245
 320:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 746              		.loc 1 320 29 is_stmt 0 view .LVU246
 747 0002 0D48     		ldr	r0, .L22
 748 0004 0D4B     		ldr	r3, .L22+4
 749 0006 0360     		str	r3, [r0]
 321:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 750              		.loc 1 321 3 is_stmt 1 view .LVU247
 321:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 751              		.loc 1 321 48 is_stmt 0 view .LVU248
 752 0008 0122     		movs	r2, #1
 753 000a 0271     		strb	r2, [r0, #4]
 322:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 754              		.loc 1 322 3 is_stmt 1 view .LVU249
 322:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 755              		.loc 1 322 47 is_stmt 0 view .LVU250
 756 000c 0023     		movs	r3, #0
 757 000e 8360     		str	r3, [r0, #8]
 323:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 758              		.loc 1 323 3 is_stmt 1 view .LVU251
 323:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 759              		.loc 1 323 45 is_stmt 0 view .LVU252
 760 0010 0221     		movs	r1, #2
 761 0012 C160     		str	r1, [r0, #12]
 324:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 762              		.loc 1 324 3 is_stmt 1 view .LVU253
 324:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 763              		.loc 1 324 43 is_stmt 0 view .LVU254
 764 0014 0361     		str	r3, [r0, #16]
 325:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 765              		.loc 1 325 3 is_stmt 1 view .LVU255
 325:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 766              		.loc 1 325 43 is_stmt 0 view .LVU256
 767 0016 4361     		str	r3, [r0, #20]
 326:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 768              		.loc 1 326 3 is_stmt 1 view .LVU257
 326:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 769              		.loc 1 326 36 is_stmt 0 view .LVU258
 770 0018 4FF48071 		mov	r1, #256
 771 001c 8161     		str	r1, [r0, #24]
 327:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 772              		.loc 1 327 3 is_stmt 1 view .LVU259
 327:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 773              		.loc 1 327 46 is_stmt 0 view .LVU260
 774 001e C361     		str	r3, [r0, #28]
 328:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 775              		.loc 1 328 3 is_stmt 1 view .LVU261
 328:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 776              		.loc 1 328 50 is_stmt 0 view .LVU262
 777 0020 0421     		movs	r1, #4
 778 0022 0162     		str	r1, [r0, #32]
 329:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 779              		.loc 1 329 3 is_stmt 1 view .LVU263
 329:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
ARM GAS  Build/main.s 			page 33


 780              		.loc 1 329 41 is_stmt 0 view .LVU264
 781 0024 4362     		str	r3, [r0, #36]
 330:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 782              		.loc 1 330 3 is_stmt 1 view .LVU265
 330:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 783              		.loc 1 330 42 is_stmt 0 view .LVU266
 784 0026 8262     		str	r2, [r0, #40]
 331:../Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 785              		.loc 1 331 3 is_stmt 1 view .LVU267
 331:../Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 786              		.loc 1 331 32 is_stmt 0 view .LVU268
 787 0028 C362     		str	r3, [r0, #44]
 332:../Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 788              		.loc 1 332 3 is_stmt 1 view .LVU269
 332:../Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 789              		.loc 1 332 39 is_stmt 0 view .LVU270
 790 002a 0363     		str	r3, [r0, #48]
 333:../Core/Src/main.c ****   {
 791              		.loc 1 333 3 is_stmt 1 view .LVU271
 333:../Core/Src/main.c ****   {
 792              		.loc 1 333 7 is_stmt 0 view .LVU272
 793 002c FFF7FEFF 		bl	HAL_DFSDM_ChannelInit
 794              	.LVL31:
 333:../Core/Src/main.c ****   {
 795              		.loc 1 333 6 view .LVU273
 796 0030 00B9     		cbnz	r0, .L21
 341:../Core/Src/main.c **** 
 797              		.loc 1 341 1 view .LVU274
 798 0032 08BD     		pop	{r3, pc}
 799              	.L21:
 335:../Core/Src/main.c ****   }
 800              		.loc 1 335 5 is_stmt 1 view .LVU275
 801 0034 FFF7FEFF 		bl	Error_Handler
 802              	.LVL32:
 803              	.L23:
 804              		.align	2
 805              	.L22:
 806 0038 00000000 		.word	hdfsdm1_channel1
 807 003c 20600140 		.word	1073831968
 808              		.cfi_endproc
 809              	.LFE83:
 811              		.section	.text.MX_I2C2_Init,"ax",%progbits
 812              		.align	1
 813              		.syntax unified
 814              		.thumb
 815              		.thumb_func
 817              	MX_I2C2_Init:
 818              	.LFB84:
 349:../Core/Src/main.c **** 
 819              		.loc 1 349 1 view -0
 820              		.cfi_startproc
 821              		@ args = 0, pretend = 0, frame = 0
 822              		@ frame_needed = 0, uses_anonymous_args = 0
 823 0000 08B5     		push	{r3, lr}
 824              	.LCFI6:
 825              		.cfi_def_cfa_offset 8
 826              		.cfi_offset 3, -8
ARM GAS  Build/main.s 			page 34


 827              		.cfi_offset 14, -4
 358:../Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 828              		.loc 1 358 3 view .LVU277
 358:../Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 829              		.loc 1 358 18 is_stmt 0 view .LVU278
 830 0002 1148     		ldr	r0, .L32
 831 0004 114B     		ldr	r3, .L32+4
 832 0006 0360     		str	r3, [r0]
 359:../Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 833              		.loc 1 359 3 is_stmt 1 view .LVU279
 359:../Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 834              		.loc 1 359 21 is_stmt 0 view .LVU280
 835 0008 40F61463 		movw	r3, #3604
 836 000c 4360     		str	r3, [r0, #4]
 360:../Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 837              		.loc 1 360 3 is_stmt 1 view .LVU281
 360:../Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 838              		.loc 1 360 26 is_stmt 0 view .LVU282
 839 000e 0023     		movs	r3, #0
 840 0010 8360     		str	r3, [r0, #8]
 361:../Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 841              		.loc 1 361 3 is_stmt 1 view .LVU283
 361:../Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 842              		.loc 1 361 29 is_stmt 0 view .LVU284
 843 0012 0122     		movs	r2, #1
 844 0014 C260     		str	r2, [r0, #12]
 362:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 845              		.loc 1 362 3 is_stmt 1 view .LVU285
 362:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 846              		.loc 1 362 30 is_stmt 0 view .LVU286
 847 0016 0361     		str	r3, [r0, #16]
 363:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 848              		.loc 1 363 3 is_stmt 1 view .LVU287
 363:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 849              		.loc 1 363 26 is_stmt 0 view .LVU288
 850 0018 4361     		str	r3, [r0, #20]
 364:../Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 851              		.loc 1 364 3 is_stmt 1 view .LVU289
 364:../Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 852              		.loc 1 364 31 is_stmt 0 view .LVU290
 853 001a 8361     		str	r3, [r0, #24]
 365:../Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 854              		.loc 1 365 3 is_stmt 1 view .LVU291
 365:../Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 855              		.loc 1 365 30 is_stmt 0 view .LVU292
 856 001c C361     		str	r3, [r0, #28]
 366:../Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 857              		.loc 1 366 3 is_stmt 1 view .LVU293
 366:../Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 858              		.loc 1 366 28 is_stmt 0 view .LVU294
 859 001e 0362     		str	r3, [r0, #32]
 367:../Core/Src/main.c ****   {
 860              		.loc 1 367 3 is_stmt 1 view .LVU295
 367:../Core/Src/main.c ****   {
 861              		.loc 1 367 7 is_stmt 0 view .LVU296
 862 0020 FFF7FEFF 		bl	HAL_I2C_Init
 863              	.LVL33:
ARM GAS  Build/main.s 			page 35


 367:../Core/Src/main.c ****   {
 864              		.loc 1 367 6 view .LVU297
 865 0024 50B9     		cbnz	r0, .L29
 374:../Core/Src/main.c ****   {
 866              		.loc 1 374 3 is_stmt 1 view .LVU298
 374:../Core/Src/main.c ****   {
 867              		.loc 1 374 7 is_stmt 0 view .LVU299
 868 0026 0021     		movs	r1, #0
 869 0028 0748     		ldr	r0, .L32
 870 002a FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 871              	.LVL34:
 374:../Core/Src/main.c ****   {
 872              		.loc 1 374 6 view .LVU300
 873 002e 38B9     		cbnz	r0, .L30
 381:../Core/Src/main.c ****   {
 874              		.loc 1 381 3 is_stmt 1 view .LVU301
 381:../Core/Src/main.c ****   {
 875              		.loc 1 381 7 is_stmt 0 view .LVU302
 876 0030 0021     		movs	r1, #0
 877 0032 0548     		ldr	r0, .L32
 878 0034 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 879              	.LVL35:
 381:../Core/Src/main.c ****   {
 880              		.loc 1 381 6 view .LVU303
 881 0038 20B9     		cbnz	r0, .L31
 389:../Core/Src/main.c **** 
 882              		.loc 1 389 1 view .LVU304
 883 003a 08BD     		pop	{r3, pc}
 884              	.L29:
 369:../Core/Src/main.c ****   }
 885              		.loc 1 369 5 is_stmt 1 view .LVU305
 886 003c FFF7FEFF 		bl	Error_Handler
 887              	.LVL36:
 888              	.L30:
 376:../Core/Src/main.c ****   }
 889              		.loc 1 376 5 view .LVU306
 890 0040 FFF7FEFF 		bl	Error_Handler
 891              	.LVL37:
 892              	.L31:
 383:../Core/Src/main.c ****   }
 893              		.loc 1 383 5 view .LVU307
 894 0044 FFF7FEFF 		bl	Error_Handler
 895              	.LVL38:
 896              	.L33:
 897              		.align	2
 898              	.L32:
 899 0048 00000000 		.word	hi2c2
 900 004c 00580040 		.word	1073764352
 901              		.cfi_endproc
 902              	.LFE84:
 904              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
 905              		.align	1
 906              		.syntax unified
 907              		.thumb
 908              		.thumb_func
 910              	MX_QUADSPI_Init:
 911              	.LFB85:
ARM GAS  Build/main.s 			page 36


 397:../Core/Src/main.c **** 
 912              		.loc 1 397 1 view -0
 913              		.cfi_startproc
 914              		@ args = 0, pretend = 0, frame = 0
 915              		@ frame_needed = 0, uses_anonymous_args = 0
 916 0000 08B5     		push	{r3, lr}
 917              	.LCFI7:
 918              		.cfi_def_cfa_offset 8
 919              		.cfi_offset 3, -8
 920              		.cfi_offset 14, -4
 407:../Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 2;
 921              		.loc 1 407 3 view .LVU309
 407:../Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 2;
 922              		.loc 1 407 18 is_stmt 0 view .LVU310
 923 0002 0A48     		ldr	r0, .L38
 924 0004 0A4B     		ldr	r3, .L38+4
 925 0006 0360     		str	r3, [r0]
 408:../Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 926              		.loc 1 408 3 is_stmt 1 view .LVU311
 408:../Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 927              		.loc 1 408 29 is_stmt 0 view .LVU312
 928 0008 0223     		movs	r3, #2
 929 000a 4360     		str	r3, [r0, #4]
 409:../Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 930              		.loc 1 409 3 is_stmt 1 view .LVU313
 409:../Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 931              		.loc 1 409 28 is_stmt 0 view .LVU314
 932 000c 0423     		movs	r3, #4
 933 000e 8360     		str	r3, [r0, #8]
 410:../Core/Src/main.c ****   hqspi.Init.FlashSize = 23;
 934              		.loc 1 410 3 is_stmt 1 view .LVU315
 410:../Core/Src/main.c ****   hqspi.Init.FlashSize = 23;
 935              		.loc 1 410 29 is_stmt 0 view .LVU316
 936 0010 1023     		movs	r3, #16
 937 0012 C360     		str	r3, [r0, #12]
 411:../Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 938              		.loc 1 411 3 is_stmt 1 view .LVU317
 411:../Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 939              		.loc 1 411 24 is_stmt 0 view .LVU318
 940 0014 1723     		movs	r3, #23
 941 0016 0361     		str	r3, [r0, #16]
 412:../Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 942              		.loc 1 412 3 is_stmt 1 view .LVU319
 412:../Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 943              		.loc 1 412 33 is_stmt 0 view .LVU320
 944 0018 0023     		movs	r3, #0
 945 001a 4361     		str	r3, [r0, #20]
 413:../Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 946              		.loc 1 413 3 is_stmt 1 view .LVU321
 413:../Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 947              		.loc 1 413 24 is_stmt 0 view .LVU322
 948 001c 8361     		str	r3, [r0, #24]
 414:../Core/Src/main.c ****   {
 949              		.loc 1 414 3 is_stmt 1 view .LVU323
 414:../Core/Src/main.c ****   {
 950              		.loc 1 414 7 is_stmt 0 view .LVU324
 951 001e FFF7FEFF 		bl	HAL_QSPI_Init
ARM GAS  Build/main.s 			page 37


 952              	.LVL39:
 414:../Core/Src/main.c ****   {
 953              		.loc 1 414 6 view .LVU325
 954 0022 00B9     		cbnz	r0, .L37
 422:../Core/Src/main.c **** 
 955              		.loc 1 422 1 view .LVU326
 956 0024 08BD     		pop	{r3, pc}
 957              	.L37:
 416:../Core/Src/main.c ****   }
 958              		.loc 1 416 5 is_stmt 1 view .LVU327
 959 0026 FFF7FEFF 		bl	Error_Handler
 960              	.LVL40:
 961              	.L39:
 962 002a 00BF     		.align	2
 963              	.L38:
 964 002c 00000000 		.word	hqspi
 965 0030 001000A0 		.word	-1610608640
 966              		.cfi_endproc
 967              	.LFE85:
 969              		.section	.text.MX_SPI3_Init,"ax",%progbits
 970              		.align	1
 971              		.syntax unified
 972              		.thumb
 973              		.thumb_func
 975              	MX_SPI3_Init:
 976              	.LFB87:
 456:../Core/Src/main.c **** 
 977              		.loc 1 456 1 view -0
 978              		.cfi_startproc
 979              		@ args = 0, pretend = 0, frame = 0
 980              		@ frame_needed = 0, uses_anonymous_args = 0
 981 0000 08B5     		push	{r3, lr}
 982              	.LCFI8:
 983              		.cfi_def_cfa_offset 8
 984              		.cfi_offset 3, -8
 985              		.cfi_offset 14, -4
 466:../Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 986              		.loc 1 466 3 view .LVU329
 466:../Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 987              		.loc 1 466 18 is_stmt 0 view .LVU330
 988 0002 0F48     		ldr	r0, .L44
 989 0004 0F4B     		ldr	r3, .L44+4
 990 0006 0360     		str	r3, [r0]
 467:../Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 991              		.loc 1 467 3 is_stmt 1 view .LVU331
 467:../Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 992              		.loc 1 467 19 is_stmt 0 view .LVU332
 993 0008 4FF48273 		mov	r3, #260
 994 000c 4360     		str	r3, [r0, #4]
 468:../Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 995              		.loc 1 468 3 is_stmt 1 view .LVU333
 468:../Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 996              		.loc 1 468 24 is_stmt 0 view .LVU334
 997 000e 0023     		movs	r3, #0
 998 0010 8360     		str	r3, [r0, #8]
 469:../Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 999              		.loc 1 469 3 is_stmt 1 view .LVU335
ARM GAS  Build/main.s 			page 38


 469:../Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 1000              		.loc 1 469 23 is_stmt 0 view .LVU336
 1001 0012 4FF44072 		mov	r2, #768
 1002 0016 C260     		str	r2, [r0, #12]
 470:../Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 1003              		.loc 1 470 3 is_stmt 1 view .LVU337
 470:../Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 1004              		.loc 1 470 26 is_stmt 0 view .LVU338
 1005 0018 0361     		str	r3, [r0, #16]
 471:../Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 1006              		.loc 1 471 3 is_stmt 1 view .LVU339
 471:../Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 1007              		.loc 1 471 23 is_stmt 0 view .LVU340
 1008 001a 4361     		str	r3, [r0, #20]
 472:../Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1009              		.loc 1 472 3 is_stmt 1 view .LVU341
 472:../Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1010              		.loc 1 472 18 is_stmt 0 view .LVU342
 1011 001c 4FF40072 		mov	r2, #512
 1012 0020 8261     		str	r2, [r0, #24]
 473:../Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1013              		.loc 1 473 3 is_stmt 1 view .LVU343
 473:../Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1014              		.loc 1 473 32 is_stmt 0 view .LVU344
 1015 0022 C361     		str	r3, [r0, #28]
 474:../Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 1016              		.loc 1 474 3 is_stmt 1 view .LVU345
 474:../Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 1017              		.loc 1 474 23 is_stmt 0 view .LVU346
 1018 0024 0362     		str	r3, [r0, #32]
 475:../Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1019              		.loc 1 475 3 is_stmt 1 view .LVU347
 475:../Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1020              		.loc 1 475 21 is_stmt 0 view .LVU348
 1021 0026 4362     		str	r3, [r0, #36]
 476:../Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 7;
 1022              		.loc 1 476 3 is_stmt 1 view .LVU349
 476:../Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 7;
 1023              		.loc 1 476 29 is_stmt 0 view .LVU350
 1024 0028 8362     		str	r3, [r0, #40]
 477:../Core/Src/main.c ****   hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1025              		.loc 1 477 3 is_stmt 1 view .LVU351
 477:../Core/Src/main.c ****   hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1026              		.loc 1 477 28 is_stmt 0 view .LVU352
 1027 002a 0722     		movs	r2, #7
 1028 002c C262     		str	r2, [r0, #44]
 478:../Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1029              		.loc 1 478 3 is_stmt 1 view .LVU353
 478:../Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1030              		.loc 1 478 24 is_stmt 0 view .LVU354
 1031 002e 0363     		str	r3, [r0, #48]
 479:../Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 1032              		.loc 1 479 3 is_stmt 1 view .LVU355
 479:../Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 1033              		.loc 1 479 23 is_stmt 0 view .LVU356
 1034 0030 0823     		movs	r3, #8
 1035 0032 4363     		str	r3, [r0, #52]
ARM GAS  Build/main.s 			page 39


 480:../Core/Src/main.c ****   {
 1036              		.loc 1 480 3 is_stmt 1 view .LVU357
 480:../Core/Src/main.c ****   {
 1037              		.loc 1 480 7 is_stmt 0 view .LVU358
 1038 0034 FFF7FEFF 		bl	HAL_SPI_Init
 1039              	.LVL41:
 480:../Core/Src/main.c ****   {
 1040              		.loc 1 480 6 view .LVU359
 1041 0038 00B9     		cbnz	r0, .L43
 488:../Core/Src/main.c **** 
 1042              		.loc 1 488 1 view .LVU360
 1043 003a 08BD     		pop	{r3, pc}
 1044              	.L43:
 482:../Core/Src/main.c ****   }
 1045              		.loc 1 482 5 is_stmt 1 view .LVU361
 1046 003c FFF7FEFF 		bl	Error_Handler
 1047              	.LVL42:
 1048              	.L45:
 1049              		.align	2
 1050              	.L44:
 1051 0040 00000000 		.word	hspi3
 1052 0044 003C0040 		.word	1073757184
 1053              		.cfi_endproc
 1054              	.LFE87:
 1056              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1057              		.align	1
 1058              		.syntax unified
 1059              		.thumb
 1060              		.thumb_func
 1062              	MX_USART1_UART_Init:
 1063              	.LFB88:
 496:../Core/Src/main.c **** 
 1064              		.loc 1 496 1 view -0
 1065              		.cfi_startproc
 1066              		@ args = 0, pretend = 0, frame = 0
 1067              		@ frame_needed = 0, uses_anonymous_args = 0
 1068 0000 08B5     		push	{r3, lr}
 1069              	.LCFI9:
 1070              		.cfi_def_cfa_offset 8
 1071              		.cfi_offset 3, -8
 1072              		.cfi_offset 14, -4
 505:../Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1073              		.loc 1 505 3 view .LVU363
 505:../Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1074              		.loc 1 505 19 is_stmt 0 view .LVU364
 1075 0002 0B48     		ldr	r0, .L50
 1076 0004 0B4B     		ldr	r3, .L50+4
 1077 0006 0360     		str	r3, [r0]
 506:../Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1078              		.loc 1 506 3 is_stmt 1 view .LVU365
 506:../Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1079              		.loc 1 506 24 is_stmt 0 view .LVU366
 1080 0008 4FF4E133 		mov	r3, #115200
 1081 000c 4360     		str	r3, [r0, #4]
 507:../Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1082              		.loc 1 507 3 is_stmt 1 view .LVU367
 507:../Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
ARM GAS  Build/main.s 			page 40


 1083              		.loc 1 507 26 is_stmt 0 view .LVU368
 1084 000e 0023     		movs	r3, #0
 1085 0010 8360     		str	r3, [r0, #8]
 508:../Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1086              		.loc 1 508 3 is_stmt 1 view .LVU369
 508:../Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1087              		.loc 1 508 24 is_stmt 0 view .LVU370
 1088 0012 C360     		str	r3, [r0, #12]
 509:../Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1089              		.loc 1 509 3 is_stmt 1 view .LVU371
 509:../Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1090              		.loc 1 509 22 is_stmt 0 view .LVU372
 1091 0014 0361     		str	r3, [r0, #16]
 510:../Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1092              		.loc 1 510 3 is_stmt 1 view .LVU373
 510:../Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1093              		.loc 1 510 20 is_stmt 0 view .LVU374
 1094 0016 0C22     		movs	r2, #12
 1095 0018 4261     		str	r2, [r0, #20]
 511:../Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1096              		.loc 1 511 3 is_stmt 1 view .LVU375
 511:../Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1097              		.loc 1 511 25 is_stmt 0 view .LVU376
 1098 001a 8361     		str	r3, [r0, #24]
 512:../Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1099              		.loc 1 512 3 is_stmt 1 view .LVU377
 512:../Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1100              		.loc 1 512 28 is_stmt 0 view .LVU378
 1101 001c C361     		str	r3, [r0, #28]
 513:../Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1102              		.loc 1 513 3 is_stmt 1 view .LVU379
 513:../Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1103              		.loc 1 513 30 is_stmt 0 view .LVU380
 1104 001e 0362     		str	r3, [r0, #32]
 514:../Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1105              		.loc 1 514 3 is_stmt 1 view .LVU381
 514:../Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1106              		.loc 1 514 38 is_stmt 0 view .LVU382
 1107 0020 4362     		str	r3, [r0, #36]
 515:../Core/Src/main.c ****   {
 1108              		.loc 1 515 3 is_stmt 1 view .LVU383
 515:../Core/Src/main.c ****   {
 1109              		.loc 1 515 7 is_stmt 0 view .LVU384
 1110 0022 FFF7FEFF 		bl	HAL_UART_Init
 1111              	.LVL43:
 515:../Core/Src/main.c ****   {
 1112              		.loc 1 515 6 view .LVU385
 1113 0026 00B9     		cbnz	r0, .L49
 523:../Core/Src/main.c **** 
 1114              		.loc 1 523 1 view .LVU386
 1115 0028 08BD     		pop	{r3, pc}
 1116              	.L49:
 517:../Core/Src/main.c ****   }
 1117              		.loc 1 517 5 is_stmt 1 view .LVU387
 1118 002a FFF7FEFF 		bl	Error_Handler
 1119              	.LVL44:
 1120              	.L51:
ARM GAS  Build/main.s 			page 41


 1121 002e 00BF     		.align	2
 1122              	.L50:
 1123 0030 00000000 		.word	huart1
 1124 0034 00380140 		.word	1073821696
 1125              		.cfi_endproc
 1126              	.LFE88:
 1128              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 1129              		.align	1
 1130              		.syntax unified
 1131              		.thumb
 1132              		.thumb_func
 1134              	MX_USART3_UART_Init:
 1135              	.LFB89:
 531:../Core/Src/main.c **** 
 1136              		.loc 1 531 1 view -0
 1137              		.cfi_startproc
 1138              		@ args = 0, pretend = 0, frame = 0
 1139              		@ frame_needed = 0, uses_anonymous_args = 0
 1140 0000 08B5     		push	{r3, lr}
 1141              	.LCFI10:
 1142              		.cfi_def_cfa_offset 8
 1143              		.cfi_offset 3, -8
 1144              		.cfi_offset 14, -4
 540:../Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 1145              		.loc 1 540 3 view .LVU389
 540:../Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 1146              		.loc 1 540 19 is_stmt 0 view .LVU390
 1147 0002 0B48     		ldr	r0, .L56
 1148 0004 0B4B     		ldr	r3, .L56+4
 1149 0006 0360     		str	r3, [r0]
 541:../Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1150              		.loc 1 541 3 is_stmt 1 view .LVU391
 541:../Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1151              		.loc 1 541 24 is_stmt 0 view .LVU392
 1152 0008 4FF4E133 		mov	r3, #115200
 1153 000c 4360     		str	r3, [r0, #4]
 542:../Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 1154              		.loc 1 542 3 is_stmt 1 view .LVU393
 542:../Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 1155              		.loc 1 542 26 is_stmt 0 view .LVU394
 1156 000e 0023     		movs	r3, #0
 1157 0010 8360     		str	r3, [r0, #8]
 543:../Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 1158              		.loc 1 543 3 is_stmt 1 view .LVU395
 543:../Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 1159              		.loc 1 543 24 is_stmt 0 view .LVU396
 1160 0012 C360     		str	r3, [r0, #12]
 544:../Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 1161              		.loc 1 544 3 is_stmt 1 view .LVU397
 544:../Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 1162              		.loc 1 544 22 is_stmt 0 view .LVU398
 1163 0014 0361     		str	r3, [r0, #16]
 545:../Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1164              		.loc 1 545 3 is_stmt 1 view .LVU399
 545:../Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1165              		.loc 1 545 20 is_stmt 0 view .LVU400
 1166 0016 0C22     		movs	r2, #12
ARM GAS  Build/main.s 			page 42


 1167 0018 4261     		str	r2, [r0, #20]
 546:../Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1168              		.loc 1 546 3 is_stmt 1 view .LVU401
 546:../Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1169              		.loc 1 546 25 is_stmt 0 view .LVU402
 1170 001a 8361     		str	r3, [r0, #24]
 547:../Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1171              		.loc 1 547 3 is_stmt 1 view .LVU403
 547:../Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1172              		.loc 1 547 28 is_stmt 0 view .LVU404
 1173 001c C361     		str	r3, [r0, #28]
 548:../Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1174              		.loc 1 548 3 is_stmt 1 view .LVU405
 548:../Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1175              		.loc 1 548 30 is_stmt 0 view .LVU406
 1176 001e 0362     		str	r3, [r0, #32]
 549:../Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 1177              		.loc 1 549 3 is_stmt 1 view .LVU407
 549:../Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 1178              		.loc 1 549 38 is_stmt 0 view .LVU408
 1179 0020 4362     		str	r3, [r0, #36]
 550:../Core/Src/main.c ****   {
 1180              		.loc 1 550 3 is_stmt 1 view .LVU409
 550:../Core/Src/main.c ****   {
 1181              		.loc 1 550 7 is_stmt 0 view .LVU410
 1182 0022 FFF7FEFF 		bl	HAL_UART_Init
 1183              	.LVL45:
 550:../Core/Src/main.c ****   {
 1184              		.loc 1 550 6 view .LVU411
 1185 0026 00B9     		cbnz	r0, .L55
 558:../Core/Src/main.c **** 
 1186              		.loc 1 558 1 view .LVU412
 1187 0028 08BD     		pop	{r3, pc}
 1188              	.L55:
 552:../Core/Src/main.c ****   }
 1189              		.loc 1 552 5 is_stmt 1 view .LVU413
 1190 002a FFF7FEFF 		bl	Error_Handler
 1191              	.LVL46:
 1192              	.L57:
 1193 002e 00BF     		.align	2
 1194              	.L56:
 1195 0030 00000000 		.word	huart3
 1196 0034 00480040 		.word	1073760256
 1197              		.cfi_endproc
 1198              	.LFE89:
 1200              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 1201              		.align	1
 1202              		.syntax unified
 1203              		.thumb
 1204              		.thumb_func
 1206              	MX_USB_OTG_FS_PCD_Init:
 1207              	.LFB90:
 566:../Core/Src/main.c **** 
 1208              		.loc 1 566 1 view -0
 1209              		.cfi_startproc
 1210              		@ args = 0, pretend = 0, frame = 0
 1211              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  Build/main.s 			page 43


 1212 0000 08B5     		push	{r3, lr}
 1213              	.LCFI11:
 1214              		.cfi_def_cfa_offset 8
 1215              		.cfi_offset 3, -8
 1216              		.cfi_offset 14, -4
 575:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1217              		.loc 1 575 3 view .LVU415
 575:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1218              		.loc 1 575 28 is_stmt 0 view .LVU416
 1219 0002 0B48     		ldr	r0, .L62
 1220 0004 4FF0A043 		mov	r3, #1342177280
 1221 0008 0360     		str	r3, [r0]
 576:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1222              		.loc 1 576 3 is_stmt 1 view .LVU417
 576:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1223              		.loc 1 576 38 is_stmt 0 view .LVU418
 1224 000a 0623     		movs	r3, #6
 1225 000c 0371     		strb	r3, [r0, #4]
 577:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1226              		.loc 1 577 3 is_stmt 1 view .LVU419
 577:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1227              		.loc 1 577 30 is_stmt 0 view .LVU420
 1228 000e 0223     		movs	r3, #2
 1229 0010 C371     		strb	r3, [r0, #7]
 578:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1230              		.loc 1 578 3 is_stmt 1 view .LVU421
 578:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1231              		.loc 1 578 35 is_stmt 0 view .LVU422
 1232 0012 4372     		strb	r3, [r0, #9]
 579:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1233              		.loc 1 579 3 is_stmt 1 view .LVU423
 579:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1234              		.loc 1 579 35 is_stmt 0 view .LVU424
 1235 0014 0023     		movs	r3, #0
 1236 0016 8372     		strb	r3, [r0, #10]
 580:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1237              		.loc 1 580 3 is_stmt 1 view .LVU425
 580:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1238              		.loc 1 580 41 is_stmt 0 view .LVU426
 1239 0018 C372     		strb	r3, [r0, #11]
 581:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1240              		.loc 1 581 3 is_stmt 1 view .LVU427
 581:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1241              		.loc 1 581 35 is_stmt 0 view .LVU428
 1242 001a 0373     		strb	r3, [r0, #12]
 582:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1243              		.loc 1 582 3 is_stmt 1 view .LVU429
 582:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1244              		.loc 1 582 48 is_stmt 0 view .LVU430
 1245 001c 4373     		strb	r3, [r0, #13]
 583:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1246              		.loc 1 583 3 is_stmt 1 view .LVU431
 583:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1247              		.loc 1 583 42 is_stmt 0 view .LVU432
 1248 001e C373     		strb	r3, [r0, #15]
 584:../Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1249              		.loc 1 584 3 is_stmt 1 view .LVU433
ARM GAS  Build/main.s 			page 44


 584:../Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1250              		.loc 1 584 44 is_stmt 0 view .LVU434
 1251 0020 8373     		strb	r3, [r0, #14]
 585:../Core/Src/main.c ****   {
 1252              		.loc 1 585 3 is_stmt 1 view .LVU435
 585:../Core/Src/main.c ****   {
 1253              		.loc 1 585 7 is_stmt 0 view .LVU436
 1254 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1255              	.LVL47:
 585:../Core/Src/main.c ****   {
 1256              		.loc 1 585 6 view .LVU437
 1257 0026 00B9     		cbnz	r0, .L61
 593:../Core/Src/main.c **** 
 1258              		.loc 1 593 1 view .LVU438
 1259 0028 08BD     		pop	{r3, pc}
 1260              	.L61:
 587:../Core/Src/main.c ****   }
 1261              		.loc 1 587 5 is_stmt 1 view .LVU439
 1262 002a FFF7FEFF 		bl	Error_Handler
 1263              	.LVL48:
 1264              	.L63:
 1265 002e 00BF     		.align	2
 1266              	.L62:
 1267 0030 00000000 		.word	hpcd_USB_OTG_FS
 1268              		.cfi_endproc
 1269              	.LFE90:
 1271              		.section	.text.MX_RNG_Init,"ax",%progbits
 1272              		.align	1
 1273              		.syntax unified
 1274              		.thumb
 1275              		.thumb_func
 1277              	MX_RNG_Init:
 1278              	.LFB86:
 430:../Core/Src/main.c **** 
 1279              		.loc 1 430 1 view -0
 1280              		.cfi_startproc
 1281              		@ args = 0, pretend = 0, frame = 0
 1282              		@ frame_needed = 0, uses_anonymous_args = 0
 1283 0000 08B5     		push	{r3, lr}
 1284              	.LCFI12:
 1285              		.cfi_def_cfa_offset 8
 1286              		.cfi_offset 3, -8
 1287              		.cfi_offset 14, -4
 439:../Core/Src/main.c ****   if (HAL_RNG_Init(&hrng) != HAL_OK)
 1288              		.loc 1 439 3 view .LVU441
 439:../Core/Src/main.c ****   if (HAL_RNG_Init(&hrng) != HAL_OK)
 1289              		.loc 1 439 17 is_stmt 0 view .LVU442
 1290 0002 0448     		ldr	r0, .L68
 1291 0004 044B     		ldr	r3, .L68+4
 1292 0006 0360     		str	r3, [r0]
 440:../Core/Src/main.c ****   {
 1293              		.loc 1 440 3 is_stmt 1 view .LVU443
 440:../Core/Src/main.c ****   {
 1294              		.loc 1 440 7 is_stmt 0 view .LVU444
 1295 0008 FFF7FEFF 		bl	HAL_RNG_Init
 1296              	.LVL49:
 440:../Core/Src/main.c ****   {
ARM GAS  Build/main.s 			page 45


 1297              		.loc 1 440 6 view .LVU445
 1298 000c 00B9     		cbnz	r0, .L67
 448:../Core/Src/main.c **** 
 1299              		.loc 1 448 1 view .LVU446
 1300 000e 08BD     		pop	{r3, pc}
 1301              	.L67:
 442:../Core/Src/main.c ****   }
 1302              		.loc 1 442 5 is_stmt 1 view .LVU447
 1303 0010 FFF7FEFF 		bl	Error_Handler
 1304              	.LVL50:
 1305              	.L69:
 1306              		.align	2
 1307              	.L68:
 1308 0014 00000000 		.word	hrng
 1309 0018 00080650 		.word	1342572544
 1310              		.cfi_endproc
 1311              	.LFE86:
 1313              		.section	.text.SystemClock_Config,"ax",%progbits
 1314              		.align	1
 1315              		.global	SystemClock_Config
 1316              		.syntax unified
 1317              		.thumb
 1318              		.thumb_func
 1320              	SystemClock_Config:
 1321              	.LFB81:
 224:../Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1322              		.loc 1 224 1 view -0
 1323              		.cfi_startproc
 1324              		@ args = 0, pretend = 0, frame = 88
 1325              		@ frame_needed = 0, uses_anonymous_args = 0
 1326 0000 00B5     		push	{lr}
 1327              	.LCFI13:
 1328              		.cfi_def_cfa_offset 4
 1329              		.cfi_offset 14, -4
 1330 0002 97B0     		sub	sp, sp, #92
 1331              	.LCFI14:
 1332              		.cfi_def_cfa_offset 96
 225:../Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1333              		.loc 1 225 3 view .LVU449
 225:../Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1334              		.loc 1 225 22 is_stmt 0 view .LVU450
 1335 0004 4422     		movs	r2, #68
 1336 0006 0021     		movs	r1, #0
 1337 0008 05A8     		add	r0, sp, #20
 1338 000a FFF7FEFF 		bl	memset
 1339              	.LVL51:
 226:../Core/Src/main.c **** 
 1340              		.loc 1 226 3 is_stmt 1 view .LVU451
 226:../Core/Src/main.c **** 
 1341              		.loc 1 226 22 is_stmt 0 view .LVU452
 1342 000e 0023     		movs	r3, #0
 1343 0010 0093     		str	r3, [sp]
 1344 0012 0193     		str	r3, [sp, #4]
 1345 0014 0293     		str	r3, [sp, #8]
 1346 0016 0393     		str	r3, [sp, #12]
 1347 0018 0493     		str	r3, [sp, #16]
 230:../Core/Src/main.c ****   {
ARM GAS  Build/main.s 			page 46


 1348              		.loc 1 230 3 is_stmt 1 view .LVU453
 230:../Core/Src/main.c ****   {
 1349              		.loc 1 230 7 is_stmt 0 view .LVU454
 1350 001a 4FF40070 		mov	r0, #512
 1351 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1352              	.LVL52:
 230:../Core/Src/main.c ****   {
 1353              		.loc 1 230 6 view .LVU455
 1354 0022 0028     		cmp	r0, #0
 1355 0024 31D1     		bne	.L75
 237:../Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 1356              		.loc 1 237 3 is_stmt 1 view .LVU456
 1357 0026 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1358              	.LVL53:
 238:../Core/Src/main.c **** 
 1359              		.loc 1 238 3 view .LVU457
 1360 002a 1B4A     		ldr	r2, .L78
 1361 002c D2F89030 		ldr	r3, [r2, #144]
 1362 0030 23F01803 		bic	r3, r3, #24
 1363 0034 C2F89030 		str	r3, [r2, #144]
 245:../Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1364              		.loc 1 245 3 view .LVU458
 245:../Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1365              		.loc 1 245 36 is_stmt 0 view .LVU459
 1366 0038 1023     		movs	r3, #16
 1367 003a 0593     		str	r3, [sp, #20]
 246:../Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1368              		.loc 1 246 3 is_stmt 1 view .LVU460
 246:../Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1369              		.loc 1 246 30 is_stmt 0 view .LVU461
 1370 003c 0123     		movs	r3, #1
 1371 003e 0B93     		str	r3, [sp, #44]
 247:../Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 1372              		.loc 1 247 3 is_stmt 1 view .LVU462
 247:../Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 1373              		.loc 1 247 35 is_stmt 0 view .LVU463
 1374 0040 6022     		movs	r2, #96
 1375 0042 0D92     		str	r2, [sp, #52]
 248:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1376              		.loc 1 248 3 is_stmt 1 view .LVU464
 248:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1377              		.loc 1 248 41 is_stmt 0 view .LVU465
 1378 0044 0022     		movs	r2, #0
 1379 0046 0C92     		str	r2, [sp, #48]
 249:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1380              		.loc 1 249 3 is_stmt 1 view .LVU466
 249:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1381              		.loc 1 249 34 is_stmt 0 view .LVU467
 1382 0048 0222     		movs	r2, #2
 1383 004a 0F92     		str	r2, [sp, #60]
 250:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1384              		.loc 1 250 3 is_stmt 1 view .LVU468
 250:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1385              		.loc 1 250 35 is_stmt 0 view .LVU469
 1386 004c 1093     		str	r3, [sp, #64]
 251:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 1387              		.loc 1 251 3 is_stmt 1 view .LVU470
ARM GAS  Build/main.s 			page 47


 251:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 1388              		.loc 1 251 30 is_stmt 0 view .LVU471
 1389 004e 1193     		str	r3, [sp, #68]
 252:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1390              		.loc 1 252 3 is_stmt 1 view .LVU472
 252:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1391              		.loc 1 252 30 is_stmt 0 view .LVU473
 1392 0050 2823     		movs	r3, #40
 1393 0052 1293     		str	r3, [sp, #72]
 253:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 7;
 1394              		.loc 1 253 3 is_stmt 1 view .LVU474
 253:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 7;
 1395              		.loc 1 253 30 is_stmt 0 view .LVU475
 1396 0054 1592     		str	r2, [sp, #84]
 254:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1397              		.loc 1 254 3 is_stmt 1 view .LVU476
 254:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1398              		.loc 1 254 30 is_stmt 0 view .LVU477
 1399 0056 0723     		movs	r3, #7
 1400 0058 1393     		str	r3, [sp, #76]
 255:../Core/Src/main.c ****   if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1401              		.loc 1 255 3 is_stmt 1 view .LVU478
 255:../Core/Src/main.c ****   if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1402              		.loc 1 255 30 is_stmt 0 view .LVU479
 1403 005a 0423     		movs	r3, #4
 1404 005c 1493     		str	r3, [sp, #80]
 256:../Core/Src/main.c ****   {
 1405              		.loc 1 256 3 is_stmt 1 view .LVU480
 256:../Core/Src/main.c ****   {
 1406              		.loc 1 256 6 is_stmt 0 view .LVU481
 1407 005e 05A8     		add	r0, sp, #20
 1408 0060 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1409              	.LVL54:
 256:../Core/Src/main.c ****   {
 1410              		.loc 1 256 5 view .LVU482
 1411 0064 98B9     		cbnz	r0, .L76
 263:../Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1412              		.loc 1 263 3 is_stmt 1 view .LVU483
 263:../Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1413              		.loc 1 263 31 is_stmt 0 view .LVU484
 1414 0066 0F23     		movs	r3, #15
 1415 0068 0093     		str	r3, [sp]
 264:../Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1416              		.loc 1 264 3 is_stmt 1 view .LVU485
 264:../Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1417              		.loc 1 264 34 is_stmt 0 view .LVU486
 1418 006a 0323     		movs	r3, #3
 1419 006c 0193     		str	r3, [sp, #4]
 265:../Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1420              		.loc 1 265 3 is_stmt 1 view .LVU487
 265:../Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1421              		.loc 1 265 35 is_stmt 0 view .LVU488
 1422 006e 0023     		movs	r3, #0
 1423 0070 0293     		str	r3, [sp, #8]
 266:../Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1424              		.loc 1 266 3 is_stmt 1 view .LVU489
 266:../Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
ARM GAS  Build/main.s 			page 48


 1425              		.loc 1 266 36 is_stmt 0 view .LVU490
 1426 0072 0393     		str	r3, [sp, #12]
 267:../Core/Src/main.c ****   if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 1427              		.loc 1 267 3 is_stmt 1 view .LVU491
 267:../Core/Src/main.c ****   if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 1428              		.loc 1 267 36 is_stmt 0 view .LVU492
 1429 0074 0493     		str	r3, [sp, #16]
 268:../Core/Src/main.c ****   {
 1430              		.loc 1 268 3 is_stmt 1 view .LVU493
 268:../Core/Src/main.c ****   {
 1431              		.loc 1 268 6 is_stmt 0 view .LVU494
 1432 0076 0421     		movs	r1, #4
 1433 0078 6846     		mov	r0, sp
 1434 007a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1435              	.LVL55:
 268:../Core/Src/main.c ****   {
 1436              		.loc 1 268 5 view .LVU495
 1437 007e 40B9     		cbnz	r0, .L77
 276:../Core/Src/main.c **** }
 1438              		.loc 1 276 3 is_stmt 1 view .LVU496
 1439 0080 FFF7FEFF 		bl	HAL_RCCEx_EnableMSIPLLMode
 1440              	.LVL56:
 277:../Core/Src/main.c **** 
 1441              		.loc 1 277 1 is_stmt 0 view .LVU497
 1442 0084 17B0     		add	sp, sp, #92
 1443              	.LCFI15:
 1444              		.cfi_remember_state
 1445              		.cfi_def_cfa_offset 4
 1446              		@ sp needed
 1447 0086 5DF804FB 		ldr	pc, [sp], #4
 1448              	.L75:
 1449              	.LCFI16:
 1450              		.cfi_restore_state
 232:../Core/Src/main.c ****   }
 1451              		.loc 1 232 5 is_stmt 1 view .LVU498
 1452 008a FFF7FEFF 		bl	Error_Handler
 1453              	.LVL57:
 1454              	.L76:
 259:../Core/Src/main.c ****   }
 1455              		.loc 1 259 5 view .LVU499
 1456 008e FFF7FEFF 		bl	Error_Handler
 1457              	.LVL58:
 1458              	.L77:
 271:../Core/Src/main.c ****   }
 1459              		.loc 1 271 5 view .LVU500
 1460 0092 FFF7FEFF 		bl	Error_Handler
 1461              	.LVL59:
 1462              	.L79:
 1463 0096 00BF     		.align	2
 1464              	.L78:
 1465 0098 00100240 		.word	1073876992
 1466              		.cfi_endproc
 1467              	.LFE81:
 1469              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 1470              		.align	1
 1471              		.global	PeriphCommonClock_Config
 1472              		.syntax unified
ARM GAS  Build/main.s 			page 49


 1473              		.thumb
 1474              		.thumb_func
 1476              	PeriphCommonClock_Config:
 1477              	.LFB82:
 284:../Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1478              		.loc 1 284 1 view -0
 1479              		.cfi_startproc
 1480              		@ args = 0, pretend = 0, frame = 136
 1481              		@ frame_needed = 0, uses_anonymous_args = 0
 1482 0000 00B5     		push	{lr}
 1483              	.LCFI17:
 1484              		.cfi_def_cfa_offset 4
 1485              		.cfi_offset 14, -4
 1486 0002 A3B0     		sub	sp, sp, #140
 1487              	.LCFI18:
 1488              		.cfi_def_cfa_offset 144
 285:../Core/Src/main.c **** 
 1489              		.loc 1 285 3 view .LVU502
 285:../Core/Src/main.c **** 
 1490              		.loc 1 285 28 is_stmt 0 view .LVU503
 1491 0004 8822     		movs	r2, #136
 1492 0006 0021     		movs	r1, #0
 1493 0008 6846     		mov	r0, sp
 1494 000a FFF7FEFF 		bl	memset
 1495              	.LVL60:
 289:../Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 1496              		.loc 1 289 3 is_stmt 1 view .LVU504
 289:../Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 1497              		.loc 1 289 38 is_stmt 0 view .LVU505
 1498 000e 4FF48423 		mov	r3, #270336
 1499 0012 0093     		str	r3, [sp]
 290:../Core/Src/main.c ****   PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 1500              		.loc 1 290 3 is_stmt 1 view .LVU506
 290:../Core/Src/main.c ****   PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 1501              		.loc 1 290 35 is_stmt 0 view .LVU507
 1502 0014 4FF08063 		mov	r3, #67108864
 1503 0018 1B93     		str	r3, [sp, #108]
 291:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 1504              		.loc 1 291 3 is_stmt 1 view .LVU508
 291:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 1505              		.loc 1 291 35 is_stmt 0 view .LVU509
 1506 001a 1D93     		str	r3, [sp, #116]
 292:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 1507              		.loc 1 292 3 is_stmt 1 view .LVU510
 292:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 1508              		.loc 1 292 39 is_stmt 0 view .LVU511
 1509 001c 0123     		movs	r3, #1
 1510 001e 0193     		str	r3, [sp, #4]
 293:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 1511              		.loc 1 293 3 is_stmt 1 view .LVU512
 293:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 1512              		.loc 1 293 34 is_stmt 0 view .LVU513
 1513 0020 0293     		str	r3, [sp, #8]
 294:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 1514              		.loc 1 294 3 is_stmt 1 view .LVU514
 294:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 1515              		.loc 1 294 34 is_stmt 0 view .LVU515
ARM GAS  Build/main.s 			page 50


 1516 0022 1823     		movs	r3, #24
 1517 0024 0393     		str	r3, [sp, #12]
 295:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 1518              		.loc 1 295 3 is_stmt 1 view .LVU516
 295:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 1519              		.loc 1 295 34 is_stmt 0 view .LVU517
 1520 0026 0723     		movs	r3, #7
 1521 0028 0493     		str	r3, [sp, #16]
 296:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 1522              		.loc 1 296 3 is_stmt 1 view .LVU518
 296:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 1523              		.loc 1 296 34 is_stmt 0 view .LVU519
 1524 002a 0223     		movs	r3, #2
 1525 002c 0593     		str	r3, [sp, #20]
 297:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 1526              		.loc 1 297 3 is_stmt 1 view .LVU520
 297:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 1527              		.loc 1 297 34 is_stmt 0 view .LVU521
 1528 002e 0693     		str	r3, [sp, #24]
 298:../Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1529              		.loc 1 298 3 is_stmt 1 view .LVU522
 298:../Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1530              		.loc 1 298 41 is_stmt 0 view .LVU523
 1531 0030 4FF48013 		mov	r3, #1048576
 1532 0034 0793     		str	r3, [sp, #28]
 299:../Core/Src/main.c ****   {
 1533              		.loc 1 299 3 is_stmt 1 view .LVU524
 299:../Core/Src/main.c ****   {
 1534              		.loc 1 299 7 is_stmt 0 view .LVU525
 1535 0036 6846     		mov	r0, sp
 1536 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1537              	.LVL61:
 299:../Core/Src/main.c ****   {
 1538              		.loc 1 299 6 view .LVU526
 1539 003c 10B9     		cbnz	r0, .L83
 303:../Core/Src/main.c **** 
 1540              		.loc 1 303 1 view .LVU527
 1541 003e 23B0     		add	sp, sp, #140
 1542              	.LCFI19:
 1543              		.cfi_remember_state
 1544              		.cfi_def_cfa_offset 4
 1545              		@ sp needed
 1546 0040 5DF804FB 		ldr	pc, [sp], #4
 1547              	.L83:
 1548              	.LCFI20:
 1549              		.cfi_restore_state
 301:../Core/Src/main.c ****   }
 1550              		.loc 1 301 5 is_stmt 1 view .LVU528
 1551 0044 FFF7FEFF 		bl	Error_Handler
 1552              	.LVL62:
 1553              		.cfi_endproc
 1554              	.LFE82:
 1556              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1557              		.align	2
 1558              	.LC0:
 1559 0000 4578616D 		.ascii	"Example\000"
 1559      706C6500 
ARM GAS  Build/main.s 			page 51


 1560              		.section	.text.main,"ax",%progbits
 1561              		.align	1
 1562              		.global	main
 1563              		.syntax unified
 1564              		.thumb
 1565              		.thumb_func
 1567              	main:
 1568              	.LFB80:
 116:../Core/Src/main.c **** 
 1569              		.loc 1 116 1 view -0
 1570              		.cfi_startproc
 1571              		@ args = 0, pretend = 0, frame = 136
 1572              		@ frame_needed = 0, uses_anonymous_args = 0
 1573 0000 00B5     		push	{lr}
 1574              	.LCFI21:
 1575              		.cfi_def_cfa_offset 4
 1576              		.cfi_offset 14, -4
 1577 0002 A7B0     		sub	sp, sp, #156
 1578              	.LCFI22:
 1579              		.cfi_def_cfa_offset 160
 125:../Core/Src/main.c **** 
 1580              		.loc 1 125 3 view .LVU530
 1581 0004 FFF7FEFF 		bl	HAL_Init
 1582              	.LVL63:
 132:../Core/Src/main.c **** 
 1583              		.loc 1 132 3 view .LVU531
 1584 0008 FFF7FEFF 		bl	SystemClock_Config
 1585              	.LVL64:
 135:../Core/Src/main.c **** 
 1586              		.loc 1 135 3 view .LVU532
 1587 000c FFF7FEFF 		bl	PeriphCommonClock_Config
 1588              	.LVL65:
 142:../Core/Src/main.c ****   MX_DFSDM1_Init();
 1589              		.loc 1 142 3 view .LVU533
 1590 0010 FFF7FEFF 		bl	MX_GPIO_Init
 1591              	.LVL66:
 143:../Core/Src/main.c ****   MX_I2C2_Init();
 1592              		.loc 1 143 3 view .LVU534
 1593 0014 FFF7FEFF 		bl	MX_DFSDM1_Init
 1594              	.LVL67:
 144:../Core/Src/main.c ****   MX_QUADSPI_Init();
 1595              		.loc 1 144 3 view .LVU535
 1596 0018 FFF7FEFF 		bl	MX_I2C2_Init
 1597              	.LVL68:
 145:../Core/Src/main.c ****   MX_SPI3_Init();
 1598              		.loc 1 145 3 view .LVU536
 1599 001c FFF7FEFF 		bl	MX_QUADSPI_Init
 1600              	.LVL69:
 146:../Core/Src/main.c ****   MX_USART1_UART_Init();
 1601              		.loc 1 146 3 view .LVU537
 1602 0020 FFF7FEFF 		bl	MX_SPI3_Init
 1603              	.LVL70:
 147:../Core/Src/main.c ****   MX_USART3_UART_Init();
 1604              		.loc 1 147 3 view .LVU538
 1605 0024 FFF7FEFF 		bl	MX_USART1_UART_Init
 1606              	.LVL71:
 148:../Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
ARM GAS  Build/main.s 			page 52


 1607              		.loc 1 148 3 view .LVU539
 1608 0028 FFF7FEFF 		bl	MX_USART3_UART_Init
 1609              	.LVL72:
 149:../Core/Src/main.c ****   MX_RNG_Init();
 1610              		.loc 1 149 3 view .LVU540
 1611 002c FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1612              	.LVL73:
 150:../Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1613              		.loc 1 150 3 view .LVU541
 1614 0030 FFF7FEFF 		bl	MX_RNG_Init
 1615              	.LVL74:
 153:../Core/Src/main.c **** 
 1616              		.loc 1 153 3 view .LVU542
 1617 0034 FFF7FEFF 		bl	rng_init
 1618              	.LVL75:
 155:../Core/Src/main.c ****   TEEC_Context ctx;
 1619              		.loc 1 155 3 view .LVU543
 156:../Core/Src/main.c ****   TEEC_Session sn;
 1620              		.loc 1 156 3 view .LVU544
 157:../Core/Src/main.c ****   int ret = -1;
 1621              		.loc 1 157 3 view .LVU545
 158:../Core/Src/main.c **** 
 1622              		.loc 1 158 3 view .LVU546
 160:../Core/Src/main.c ****   if(ret != 0){
 1623              		.loc 1 160 3 view .LVU547
 160:../Core/Src/main.c ****   if(ret != 0){
 1624              		.loc 1 160 9 is_stmt 0 view .LVU548
 1625 0038 24A9     		add	r1, sp, #144
 1626 003a 2748     		ldr	r0, .L89
 1627 003c FFF7FEFF 		bl	TEEC_InitializeContext
 1628              	.LVL76:
 161:../Core/Src/main.c **** 	  return -1;
 1629              		.loc 1 161 3 is_stmt 1 view .LVU549
 161:../Core/Src/main.c **** 	  return -1;
 1630              		.loc 1 161 5 is_stmt 0 view .LVU550
 1631 0040 20B1     		cbz	r0, .L88
 1632              	.L85:
 217:../Core/Src/main.c **** 
 1633              		.loc 1 217 1 view .LVU551
 1634 0042 4FF0FF30 		mov	r0, #-1
 1635              	.LVL77:
 217:../Core/Src/main.c **** 
 1636              		.loc 1 217 1 view .LVU552
 1637 0046 27B0     		add	sp, sp, #156
 1638              	.LCFI23:
 1639              		.cfi_remember_state
 1640              		.cfi_def_cfa_offset 4
 1641              		@ sp needed
 1642 0048 5DF804FB 		ldr	pc, [sp], #4
 1643              	.LVL78:
 1644              	.L88:
 1645              	.LCFI24:
 1646              		.cfi_restore_state
 165:../Core/Src/main.c ****   if(ret != 0){
 1647              		.loc 1 165 3 is_stmt 1 view .LVU553
 165:../Core/Src/main.c ****   if(ret != 0){
 1648              		.loc 1 165 9 is_stmt 0 view .LVU554
ARM GAS  Build/main.s 			page 53


 1649 004c 0023     		movs	r3, #0
 1650 004e 0293     		str	r3, [sp, #8]
 1651 0050 0193     		str	r3, [sp, #4]
 1652 0052 0093     		str	r3, [sp]
 1653 0054 214A     		ldr	r2, .L89+4
 1654 0056 22A9     		add	r1, sp, #136
 1655 0058 24A8     		add	r0, sp, #144
 1656              	.LVL79:
 165:../Core/Src/main.c ****   if(ret != 0){
 1657              		.loc 1 165 9 view .LVU555
 1658 005a FFF7FEFF 		bl	TEEC_OpenSession
 1659              	.LVL80:
 166:../Core/Src/main.c **** 	  return -1;
 1660              		.loc 1 166 3 is_stmt 1 view .LVU556
 166:../Core/Src/main.c **** 	  return -1;
 1661              		.loc 1 166 5 is_stmt 0 view .LVU557
 1662 005e 0028     		cmp	r0, #0
 1663 0060 EFD1     		bne	.L85
 170:../Core/Src/main.c **** 
 1664              		.loc 1 170 3 is_stmt 1 view .LVU558
 170:../Core/Src/main.c **** 
 1665              		.loc 1 170 18 is_stmt 0 view .LVU559
 1666 0062 7822     		movs	r2, #120
 1667 0064 0021     		movs	r1, #0
 1668 0066 04A8     		add	r0, sp, #16
 1669              	.LVL81:
 170:../Core/Src/main.c **** 
 1670              		.loc 1 170 18 view .LVU560
 1671 0068 FFF7FEFF 		bl	memset
 1672              	.LVL82:
 172:../Core/Src/main.c ****   if(ret != 0){
 1673              		.loc 1 172 3 is_stmt 1 view .LVU561
 172:../Core/Src/main.c ****   if(ret != 0){
 1674              		.loc 1 172 9 is_stmt 0 view .LVU562
 1675 006c 0023     		movs	r3, #0
 1676 006e 04AA     		add	r2, sp, #16
 1677 0070 0921     		movs	r1, #9
 1678 0072 22A8     		add	r0, sp, #136
 1679 0074 FFF7FEFF 		bl	TEEC_InvokeCommand
 1680              	.LVL83:
 173:../Core/Src/main.c **** 	  return -1;
 1681              		.loc 1 173 3 is_stmt 1 view .LVU563
 173:../Core/Src/main.c **** 	  return -1;
 1682              		.loc 1 173 5 is_stmt 0 view .LVU564
 1683 0078 0028     		cmp	r0, #0
 1684 007a E2D1     		bne	.L85
 177:../Core/Src/main.c ****   if(ret != 0){
 1685              		.loc 1 177 3 is_stmt 1 view .LVU565
 177:../Core/Src/main.c ****   if(ret != 0){
 1686              		.loc 1 177 9 is_stmt 0 view .LVU566
 1687 007c 0023     		movs	r3, #0
 1688 007e 04AA     		add	r2, sp, #16
 1689 0080 0621     		movs	r1, #6
 1690 0082 22A8     		add	r0, sp, #136
 1691              	.LVL84:
 177:../Core/Src/main.c ****   if(ret != 0){
 1692              		.loc 1 177 9 view .LVU567
ARM GAS  Build/main.s 			page 54


 1693 0084 FFF7FEFF 		bl	TEEC_InvokeCommand
 1694              	.LVL85:
 178:../Core/Src/main.c **** 	  return -1;
 1695              		.loc 1 178 3 is_stmt 1 view .LVU568
 178:../Core/Src/main.c **** 	  return -1;
 1696              		.loc 1 178 5 is_stmt 0 view .LVU569
 1697 0088 0028     		cmp	r0, #0
 1698 008a DAD1     		bne	.L85
 183:../Core/Src/main.c **** 
 1699              		.loc 1 183 3 is_stmt 1 view .LVU570
 183:../Core/Src/main.c **** 
 1700              		.loc 1 183 9 is_stmt 0 view .LVU571
 1701 008c 0023     		movs	r3, #0
 1702 008e 04AA     		add	r2, sp, #16
 1703 0090 0721     		movs	r1, #7
 1704 0092 22A8     		add	r0, sp, #136
 1705              	.LVL86:
 183:../Core/Src/main.c **** 
 1706              		.loc 1 183 9 view .LVU572
 1707 0094 FFF7FEFF 		bl	TEEC_InvokeCommand
 1708              	.LVL87:
 185:../Core/Src/main.c ****   if(ret != 0){
 1709              		.loc 1 185 3 is_stmt 1 view .LVU573
 185:../Core/Src/main.c ****   if(ret != 0){
 1710              		.loc 1 185 9 is_stmt 0 view .LVU574
 1711 0098 0023     		movs	r3, #0
 1712 009a 04AA     		add	r2, sp, #16
 1713 009c 0621     		movs	r1, #6
 1714 009e 22A8     		add	r0, sp, #136
 1715 00a0 FFF7FEFF 		bl	TEEC_InvokeCommand
 1716              	.LVL88:
 186:../Core/Src/main.c **** 	  return -1;
 1717              		.loc 1 186 3 is_stmt 1 view .LVU575
 186:../Core/Src/main.c **** 	  return -1;
 1718              		.loc 1 186 5 is_stmt 0 view .LVU576
 1719 00a4 0028     		cmp	r0, #0
 1720 00a6 CCD1     		bne	.L85
 190:../Core/Src/main.c ****   if(ret != 0){
 1721              		.loc 1 190 3 is_stmt 1 view .LVU577
 190:../Core/Src/main.c ****   if(ret != 0){
 1722              		.loc 1 190 9 is_stmt 0 view .LVU578
 1723 00a8 0023     		movs	r3, #0
 1724 00aa 04AA     		add	r2, sp, #16
 1725 00ac 0821     		movs	r1, #8
 1726 00ae 22A8     		add	r0, sp, #136
 1727              	.LVL89:
 190:../Core/Src/main.c ****   if(ret != 0){
 1728              		.loc 1 190 9 view .LVU579
 1729 00b0 FFF7FEFF 		bl	TEEC_InvokeCommand
 1730              	.LVL90:
 191:../Core/Src/main.c **** 	  return -1;
 1731              		.loc 1 191 3 is_stmt 1 view .LVU580
 191:../Core/Src/main.c **** 	  return -1;
 1732              		.loc 1 191 5 is_stmt 0 view .LVU581
 1733 00b4 0028     		cmp	r0, #0
 1734 00b6 C4D1     		bne	.L85
 196:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 55


 1735              		.loc 1 196 3 is_stmt 1 view .LVU582
 196:../Core/Src/main.c **** 
 1736              		.loc 1 196 9 is_stmt 0 view .LVU583
 1737 00b8 0023     		movs	r3, #0
 1738 00ba 04AA     		add	r2, sp, #16
 1739 00bc 0621     		movs	r1, #6
 1740 00be 22A8     		add	r0, sp, #136
 1741              	.LVL91:
 196:../Core/Src/main.c **** 
 1742              		.loc 1 196 9 view .LVU584
 1743 00c0 FFF7FEFF 		bl	TEEC_InvokeCommand
 1744              	.LVL92:
 199:../Core/Src/main.c **** 
 1745              		.loc 1 199 3 is_stmt 1 view .LVU585
 1746 00c4 22A8     		add	r0, sp, #136
 1747 00c6 FFF7FEFF 		bl	TEEC_CloseSession
 1748              	.LVL93:
 202:../Core/Src/main.c **** 
 1749              		.loc 1 202 3 view .LVU586
 1750 00ca 24A8     		add	r0, sp, #144
 1751 00cc FFF7FEFF 		bl	TEEC_FinalizeContext
 1752              	.LVL94:
 204:../Core/Src/main.c **** 
 1753              		.loc 1 204 3 view .LVU587
 1754 00d0 FFF7FEFF 		bl	rng_deinit
 1755              	.LVL95:
 1756              	.L86:
 210:../Core/Src/main.c ****   {
 1757              		.loc 1 210 3 discriminator 1 view .LVU588
 215:../Core/Src/main.c ****   /* USER CODE END 3 */
 1758              		.loc 1 215 3 discriminator 1 view .LVU589
 210:../Core/Src/main.c ****   {
 1759              		.loc 1 210 9 discriminator 1 view .LVU590
 1760 00d4 FEE7     		b	.L86
 1761              	.L90:
 1762 00d6 00BF     		.align	2
 1763              	.L89:
 1764 00d8 00000000 		.word	.LC0
 1765 00dc 00000000 		.word	uuid.0
 1766              		.cfi_endproc
 1767              	.LFE80:
 1769              		.section	.bss.uuid.0,"aw",%nobits
 1770              		.align	2
 1773              	uuid.0:
 1774 0000 00000000 		.space	16
 1774      00000000 
 1774      00000000 
 1774      00000000 
 1775              		.global	hpcd_USB_OTG_FS
 1776              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1777              		.align	2
 1780              	hpcd_USB_OTG_FS:
 1781 0000 00000000 		.space	1252
 1781      00000000 
 1781      00000000 
 1781      00000000 
 1781      00000000 
ARM GAS  Build/main.s 			page 56


 1782              		.global	huart3
 1783              		.section	.bss.huart3,"aw",%nobits
 1784              		.align	2
 1787              	huart3:
 1788 0000 00000000 		.space	136
 1788      00000000 
 1788      00000000 
 1788      00000000 
 1788      00000000 
 1789              		.global	huart1
 1790              		.section	.bss.huart1,"aw",%nobits
 1791              		.align	2
 1794              	huart1:
 1795 0000 00000000 		.space	136
 1795      00000000 
 1795      00000000 
 1795      00000000 
 1795      00000000 
 1796              		.global	hspi3
 1797              		.section	.bss.hspi3,"aw",%nobits
 1798              		.align	2
 1801              	hspi3:
 1802 0000 00000000 		.space	100
 1802      00000000 
 1802      00000000 
 1802      00000000 
 1802      00000000 
 1803              		.global	hrng
 1804              		.section	.bss.hrng,"aw",%nobits
 1805              		.align	2
 1808              	hrng:
 1809 0000 00000000 		.space	16
 1809      00000000 
 1809      00000000 
 1809      00000000 
 1810              		.global	hqspi
 1811              		.section	.bss.hqspi,"aw",%nobits
 1812              		.align	2
 1815              	hqspi:
 1816 0000 00000000 		.space	68
 1816      00000000 
 1816      00000000 
 1816      00000000 
 1816      00000000 
 1817              		.global	hi2c2
 1818              		.section	.bss.hi2c2,"aw",%nobits
 1819              		.align	2
 1822              	hi2c2:
 1823 0000 00000000 		.space	84
 1823      00000000 
 1823      00000000 
 1823      00000000 
 1823      00000000 
 1824              		.global	hdfsdm1_channel1
 1825              		.section	.bss.hdfsdm1_channel1,"aw",%nobits
 1826              		.align	2
 1829              	hdfsdm1_channel1:
ARM GAS  Build/main.s 			page 57


 1830 0000 00000000 		.space	56
 1830      00000000 
 1830      00000000 
 1830      00000000 
 1830      00000000 
 1831              		.text
 1832              	.Letext0:
 1833              		.file 3 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h"
 1834              		.file 4 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-
 1835              		.file 5 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-
 1836              		.file 6 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1837              		.file 7 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-
 1838              		.file 8 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1839              		.file 9 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1840              		.file 10 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1841              		.file 11 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1842              		.file 12 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1843              		.file 13 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dfsdm.h"
 1844              		.file 14 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 1845              		.file 15 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1846              		.file 16 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1847              		.file 17 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_qspi.h"
 1848              		.file 18 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rng.h"
 1849              		.file 19 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 1850              		.file 20 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1851              		.file 21 "../Core/Inc/tee_common.h"
 1852              		.file 22 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h"
 1853              		.file 23 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1854              		.file 24 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h"
 1855              		.file 25 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1856              		.file 26 "../Core/Inc/tee_client_api.h"
 1857              		.file 27 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1858              		.file 28 "<built-in>"
ARM GAS  Build/main.s 			page 58


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
        Build/main.s:19     .text.MX_GPIO_Init:00000000 $t
        Build/main.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
        Build/main.s:556    .text.MX_GPIO_Init:0000029c $d
        Build/main.s:565    .text.rng_init:00000000 $t
        Build/main.s:571    .text.rng_init:00000000 rng_init
        Build/main.s:613    .text.rng_init:00000024 $d
        Build/main.s:619    .text.rng_deinit:00000000 $t
        Build/main.s:625    .text.rng_deinit:00000000 rng_deinit
        Build/main.s:650    .text.rng_deinit:0000001c $d
        Build/main.s:655    .text.rng_get:00000000 $t
        Build/main.s:661    .text.rng_get:00000000 rng_get
        Build/main.s:685    .text.rng_get:00000010 $d
        Build/main.s:690    .text.Error_Handler:00000000 $t
        Build/main.s:696    .text.Error_Handler:00000000 Error_Handler
        Build/main.s:729    .text.MX_DFSDM1_Init:00000000 $t
        Build/main.s:734    .text.MX_DFSDM1_Init:00000000 MX_DFSDM1_Init
        Build/main.s:806    .text.MX_DFSDM1_Init:00000038 $d
        Build/main.s:1829   .bss.hdfsdm1_channel1:00000000 hdfsdm1_channel1
        Build/main.s:812    .text.MX_I2C2_Init:00000000 $t
        Build/main.s:817    .text.MX_I2C2_Init:00000000 MX_I2C2_Init
        Build/main.s:899    .text.MX_I2C2_Init:00000048 $d
        Build/main.s:1822   .bss.hi2c2:00000000 hi2c2
        Build/main.s:905    .text.MX_QUADSPI_Init:00000000 $t
        Build/main.s:910    .text.MX_QUADSPI_Init:00000000 MX_QUADSPI_Init
        Build/main.s:964    .text.MX_QUADSPI_Init:0000002c $d
        Build/main.s:1815   .bss.hqspi:00000000 hqspi
        Build/main.s:970    .text.MX_SPI3_Init:00000000 $t
        Build/main.s:975    .text.MX_SPI3_Init:00000000 MX_SPI3_Init
        Build/main.s:1051   .text.MX_SPI3_Init:00000040 $d
        Build/main.s:1801   .bss.hspi3:00000000 hspi3
        Build/main.s:1057   .text.MX_USART1_UART_Init:00000000 $t
        Build/main.s:1062   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
        Build/main.s:1123   .text.MX_USART1_UART_Init:00000030 $d
        Build/main.s:1794   .bss.huart1:00000000 huart1
        Build/main.s:1129   .text.MX_USART3_UART_Init:00000000 $t
        Build/main.s:1134   .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
        Build/main.s:1195   .text.MX_USART3_UART_Init:00000030 $d
        Build/main.s:1787   .bss.huart3:00000000 huart3
        Build/main.s:1201   .text.MX_USB_OTG_FS_PCD_Init:00000000 $t
        Build/main.s:1206   .text.MX_USB_OTG_FS_PCD_Init:00000000 MX_USB_OTG_FS_PCD_Init
        Build/main.s:1267   .text.MX_USB_OTG_FS_PCD_Init:00000030 $d
        Build/main.s:1780   .bss.hpcd_USB_OTG_FS:00000000 hpcd_USB_OTG_FS
        Build/main.s:1272   .text.MX_RNG_Init:00000000 $t
        Build/main.s:1277   .text.MX_RNG_Init:00000000 MX_RNG_Init
        Build/main.s:1308   .text.MX_RNG_Init:00000014 $d
        Build/main.s:1808   .bss.hrng:00000000 hrng
        Build/main.s:1314   .text.SystemClock_Config:00000000 $t
        Build/main.s:1320   .text.SystemClock_Config:00000000 SystemClock_Config
        Build/main.s:1465   .text.SystemClock_Config:00000098 $d
        Build/main.s:1470   .text.PeriphCommonClock_Config:00000000 $t
        Build/main.s:1476   .text.PeriphCommonClock_Config:00000000 PeriphCommonClock_Config
        Build/main.s:1557   .rodata.main.str1.4:00000000 $d
        Build/main.s:1561   .text.main:00000000 $t
        Build/main.s:1567   .text.main:00000000 main
        Build/main.s:1764   .text.main:000000d8 $d
ARM GAS  Build/main.s 			page 59


        Build/main.s:1773   .bss.uuid.0:00000000 uuid.0
        Build/main.s:1770   .bss.uuid.0:00000000 $d
        Build/main.s:1777   .bss.hpcd_USB_OTG_FS:00000000 $d
        Build/main.s:1784   .bss.huart3:00000000 $d
        Build/main.s:1791   .bss.huart1:00000000 $d
        Build/main.s:1798   .bss.hspi3:00000000 $d
        Build/main.s:1805   .bss.hrng:00000000 $d
        Build/main.s:1812   .bss.hqspi:00000000 $d
        Build/main.s:1819   .bss.hi2c2:00000000 $d
        Build/main.s:1826   .bss.hdfsdm1_channel1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_DFSDM_ChannelInit
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_QSPI_Init
HAL_SPI_Init
HAL_UART_Init
HAL_PCD_Init
HAL_RNG_Init
memset
HAL_PWREx_ControlVoltageScaling
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_EnableMSIPLLMode
HAL_RCCEx_PeriphCLKConfig
HAL_Init
TEEC_InitializeContext
TEEC_OpenSession
TEEC_InvokeCommand
TEEC_CloseSession
TEEC_FinalizeContext
