

================================================================
== Vitis HLS Report for 'StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1'
================================================================
* Date:           Wed Mar 26 22:46:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_0_IODMA_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  8.978 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind flp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_526_1  |        ?|        ?|         2|          1|          1|     ?|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    233|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    109|    -|
|Register         |        -|    -|     127|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     127|    342|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |o_4_fu_124_p2                     |         +|   0|  0|  39|          32|           1|
    |t_1_fu_112_p2                     |         +|   0|  0|  39|          32|           1|
    |ap_condition_67                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op31_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln526_fu_106_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln529_fu_118_p2              |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln540_fu_130_p2              |      icmp|   0|  0|  39|          32|           4|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |o_5_fu_136_p3                     |    select|   0|  0|  32|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 233|         164|          43|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm                   |  14|          3|    2|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_phi_mux_ei_1_phi_fu_78_p4      |  14|          3|   64|        192|
    |ap_sig_allocacmp_o_3              |   9|          2|   32|         64|
    |ap_sig_allocacmp_t_2              |   9|          2|   32|         64|
    |dma2dwc_blk_n                     |   9|          2|    1|          2|
    |ei_fu_44                          |   9|          2|   56|        112|
    |o_fu_48                           |   9|          2|   32|         64|
    |out_V_TDATA_blk_n                 |   9|          2|    1|          2|
    |t_fu_52                           |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 109|         24|  254|        574|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_iter0_fsm                   |   1|   0|    1|          0|
    |ap_CS_iter1_fsm                   |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ei_fu_44                          |  56|   0|   56|          0|
    |icmp_ln526_reg_203                |   1|   0|    1|          0|
    |icmp_ln529_reg_207                |   1|   0|    1|          0|
    |o_fu_48                           |  32|   0|   32|          0|
    |t_fu_52                           |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 127|   0|  127|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 8u, 98u>_Pipeline_VITIS_LOOP_526_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 8u, 98u>_Pipeline_VITIS_LOOP_526_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 8u, 98u>_Pipeline_VITIS_LOOP_526_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 8u, 98u>_Pipeline_VITIS_LOOP_526_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 8u, 98u>_Pipeline_VITIS_LOOP_526_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 8u, 98u>_Pipeline_VITIS_LOOP_526_1|  return value|
|dma2dwc_dout            |   in|   64|     ap_fifo|                                                                    dma2dwc|       pointer|
|dma2dwc_empty_n         |   in|    1|     ap_fifo|                                                                    dma2dwc|       pointer|
|dma2dwc_read            |  out|    1|     ap_fifo|                                                                    dma2dwc|       pointer|
|dma2dwc_num_data_valid  |   in|    3|     ap_fifo|                                                                    dma2dwc|       pointer|
|dma2dwc_fifo_cap        |   in|    3|     ap_fifo|                                                                    dma2dwc|       pointer|
|out_V_TREADY            |   in|    1|        axis|                                                                      out_V|       pointer|
|out_V_TDATA             |  out|    8|        axis|                                                                      out_V|       pointer|
|out_V_TVALID            |  out|    1|        axis|                                                                      out_V|       pointer|
|totalIters              |   in|   32|     ap_none|                                                                 totalIters|        scalar|
+------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.97>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ei = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:525]   --->   Operation 5 'alloca' 'ei' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%o = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:524]   --->   Operation 6 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 7 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_V, void @empty_15, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dma2dwc, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%totalIters_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %totalIters" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:516]   --->   Operation 10 'read' 'totalIters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln526 = store i32 0, i32 %t" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 11 'store' 'store_ln526' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln524 = store i32 0, i32 %o" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:524]   --->   Operation 12 'store' 'store_ln524' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln525 = store i56 0, i56 %ei" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:525]   --->   Operation 13 'store' 'store_ln525' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln526 = br void %for.body" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 14 'br' 'br_ln526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%o_3 = load i32 %o" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:538]   --->   Operation 15 'load' 'o_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t_2 = load i32 %t" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 16 'load' 't_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.55ns)   --->   "%icmp_ln526 = icmp_eq  i32 %t_2, i32 %totalIters_read" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 17 'icmp' 'icmp_ln526' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln526 = br i1 %icmp_ln526, void %for.body.split, void %if.end39.loopexit.exitStub" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 18 'br' 'br_ln526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.55ns)   --->   "%t_1 = add i32 %t_2, i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 19 'add' 't_1' <Predicate = (!icmp_ln526)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.55ns)   --->   "%icmp_ln529 = icmp_eq  i32 %o_3, i32 0" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:529]   --->   Operation 20 'icmp' 'icmp_ln529' <Predicate = (!icmp_ln526)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.55ns)   --->   "%o_4 = add i32 %o_3, i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:538]   --->   Operation 21 'add' 'o_4' <Predicate = (!icmp_ln526)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln540 = icmp_eq  i32 %o_4, i32 8" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:540]   --->   Operation 22 'icmp' 'icmp_ln540' <Predicate = (!icmp_ln526)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.69ns)   --->   "%o_5 = select i1 %icmp_ln540, i32 0, i32 %o_4" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:540]   --->   Operation 23 'select' 'o_5' <Predicate = (!icmp_ln526)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln526 = store i32 %t_1, i32 %t" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 24 'store' 'store_ln526' <Predicate = (!icmp_ln526)> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln524 = store i32 %o_5, i32 %o" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:524]   --->   Operation 25 'store' 'store_ln524' <Predicate = (!icmp_ln526)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.81>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ei_load = load i56 %ei" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 26 'load' 'ei_load' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln526 = zext i56 %ei_load" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 27 'zext' 'zext_ln526' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln527 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_1" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:527]   --->   Operation 28 'specpipeline' 'specpipeline_ln527' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln526 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 29 'specloopname' 'specloopname_ln526' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%br_ln529 = br i1 %icmp_ln529, void %if.end, void %if.then2" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:529]   --->   Operation 30 'br' 'br_ln529' <Predicate = (!icmp_ln526)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] ( I:3.63ns O:3.63ns )   --->   "%ei_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %dma2dwc" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:530]   --->   Operation 31 'read' 'ei_2' <Predicate = (!icmp_ln526 & icmp_ln529)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%br_ln531 = br void %if.end" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:531]   --->   Operation 32 'br' 'br_ln531' <Predicate = (!icmp_ln526 & icmp_ln529)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ei_1 = phi i64 %ei_2, void %if.then2, i64 %zext_ln526, void %for.body.split"   --->   Operation 33 'phi' 'ei_1' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%eo = trunc i64 %ei_1" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:533]   --->   Operation 34 'trunc' 'eo' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.57ns)   --->   "%write_ln534 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_V, i8 %eo" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:534]   --->   Operation 35 'write' 'write_ln534' <Predicate = (!icmp_ln526)> <Delay = 1.57> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %ei_1, i32 8, i32 63" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:538]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln525 = store i56 %trunc_ln, i56 %ei" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:525]   --->   Operation 37 'store' 'store_ln525' <Predicate = (!icmp_ln526)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln526 = br void %for.body" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 38 'br' 'br_ln526' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln526)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ totalIters]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dma2dwc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ei                 (alloca       ) [ 011]
o                  (alloca       ) [ 010]
t                  (alloca       ) [ 010]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
totalIters_read    (read         ) [ 000]
store_ln526        (store        ) [ 000]
store_ln524        (store        ) [ 000]
store_ln525        (store        ) [ 000]
br_ln526           (br           ) [ 000]
o_3                (load         ) [ 000]
t_2                (load         ) [ 000]
icmp_ln526         (icmp         ) [ 011]
br_ln526           (br           ) [ 000]
t_1                (add          ) [ 000]
icmp_ln529         (icmp         ) [ 011]
o_4                (add          ) [ 000]
icmp_ln540         (icmp         ) [ 000]
o_5                (select       ) [ 000]
store_ln526        (store        ) [ 000]
store_ln524        (store        ) [ 000]
ei_load            (load         ) [ 000]
zext_ln526         (zext         ) [ 000]
specpipeline_ln527 (specpipeline ) [ 000]
specloopname_ln526 (specloopname ) [ 000]
br_ln529           (br           ) [ 000]
ei_2               (read         ) [ 000]
br_ln531           (br           ) [ 000]
ei_1               (phi          ) [ 000]
eo                 (trunc        ) [ 000]
write_ln534        (write        ) [ 000]
trunc_ln           (partselect   ) [ 000]
store_ln525        (store        ) [ 000]
br_ln526           (br           ) [ 000]
ret_ln0            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="totalIters">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="totalIters"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dma2dwc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dma2dwc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="ei_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ei/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="o_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="t_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="totalIters_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="totalIters_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="ei_2_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ei_2/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln534_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln534/2 "/>
</bind>
</comp>

<comp id="75" class="1005" name="ei_1_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="77" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="ei_1 (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="ei_1_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="56" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ei_1/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln526_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln524_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln524/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln525_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="56" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln525/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="o_3_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_3/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="t_2_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln526_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln526/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="t_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln529_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln529/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="o_4_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_4/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln540_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln540/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="o_5_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_5/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln526_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln524_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln524/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="ei_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="56" slack="1"/>
<pin id="156" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ei_load/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln526_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="56" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln526/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="eo_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="eo/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="56" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="0" index="3" bw="7" slack="0"/>
<pin id="172" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln525_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="56" slack="0"/>
<pin id="179" dir="0" index="1" bw="56" slack="1"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln525/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="ei_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="56" slack="0"/>
<pin id="184" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opset="ei "/>
</bind>
</comp>

<comp id="189" class="1005" name="o_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="196" class="1005" name="t_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="203" class="1005" name="icmp_ln526_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln526 "/>
</bind>
</comp>

<comp id="207" class="1005" name="icmp_ln529_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln529 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="38" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="84"><net_src comp="62" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="56" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="100" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="100" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="124" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="112" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="136" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="165"><net_src comp="78" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="78" pin="4"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="181"><net_src comp="167" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="44" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="192"><net_src comp="48" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="199"><net_src comp="52" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="206"><net_src comp="106" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="118" pin="2"/><net_sink comp="207" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {2 }
	Port: dma2dwc | {}
 - Input state : 
	Port: StreamingDataWidthConverter_Batch<64u, 8u, 98u>_Pipeline_VITIS_LOOP_526_1 : totalIters | {1 }
	Port: StreamingDataWidthConverter_Batch<64u, 8u, 98u>_Pipeline_VITIS_LOOP_526_1 : out_V | {}
	Port: StreamingDataWidthConverter_Batch<64u, 8u, 98u>_Pipeline_VITIS_LOOP_526_1 : dma2dwc | {2 }
  - Chain level:
	State 1
		store_ln526 : 1
		store_ln524 : 1
		store_ln525 : 1
		o_3 : 1
		t_2 : 1
		icmp_ln526 : 2
		br_ln526 : 3
		t_1 : 2
		icmp_ln529 : 2
		o_4 : 2
		icmp_ln540 : 3
		o_5 : 4
		store_ln526 : 3
		store_ln524 : 5
	State 2
		zext_ln526 : 1
		ei_1 : 2
		eo : 3
		write_ln534 : 4
		trunc_ln : 3
		store_ln525 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln526_fu_106     |    0    |    39   |
|   icmp   |      icmp_ln529_fu_118     |    0    |    39   |
|          |      icmp_ln540_fu_130     |    0    |    39   |
|----------|----------------------------|---------|---------|
|    add   |         t_1_fu_112         |    0    |    39   |
|          |         o_4_fu_124         |    0    |    39   |
|----------|----------------------------|---------|---------|
|  select  |         o_5_fu_136         |    0    |    32   |
|----------|----------------------------|---------|---------|
|   read   | totalIters_read_read_fu_56 |    0    |    0    |
|          |       ei_2_read_fu_62      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln534_write_fu_68  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln526_fu_157     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |          eo_fu_162         |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       trunc_ln_fu_167      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   227   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    ei_1_reg_75   |   64   |
|    ei_reg_182    |   56   |
|icmp_ln526_reg_203|    1   |
|icmp_ln529_reg_207|    1   |
|     o_reg_189    |   32   |
|     t_reg_196    |   32   |
+------------------+--------+
|       Total      |   186  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   227  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   186  |    -   |
+-----------+--------+--------+
|   Total   |   186  |   227  |
+-----------+--------+--------+
