M:config
F:G$ax5043_set_registers$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ax5043_set_registers_tx$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ax5043_set_registers_rx$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ax5043_set_registers_rxwor$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ax5043_set_registers_rxcont$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ax5043_set_registers_rxcont_singleparamset$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$axradio_setup_pincfg1$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$axradio_setup_pincfg2$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$axradio_conv_freq_fromhz$0$0({2}DF,SL:S),Z,0,0,0,0,0
F:G$axradio_conv_freq_tohz$0$0({2}DF,SL:S),Z,0,0,0,0,0
F:G$axradio_conv_freq_fromreg$0$0({2}DF,SL:S),Z,0,0,0,0,0
F:G$axradio_conv_timeinterval_totimer0$0$0({2}DF,SL:S),Z,0,0,0,0,0
F:G$axradio_byteconv$0$0({2}DF,SC:U),C,0,0,0,0,0
S:Lconfig.axradio_byteconv$b$1$339({1}SC:U),R,0,0,[r7]
F:G$axradio_byteconv_buffer$0$0({2}DF,SV:S),C,0,0,0,0,0
S:Lconfig.axradio_byteconv_buffer$buflen$1$341({2}SI:U),B,1,-4
S:Lconfig.axradio_byteconv_buffer$buf$1$341({2}DX,SC:U),R,0,0,[]
F:G$axradio_framing_check_crc$0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lconfig.axradio_framing_check_crc$cnt$1$343({2}SI:U),B,1,-4
S:Lconfig.axradio_framing_check_crc$pkt$1$343({2}DX,SC:U),R,0,0,[r6,r7]
F:G$axradio_framing_append_crc$0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lconfig.axradio_framing_append_crc$cnt$1$345({2}SI:U),B,1,-4
S:Lconfig.axradio_framing_append_crc$pkt$1$345({2}DX,SC:U),R,0,0,[r6,r7]
S:Lconfig.axradio_framing_append_crc$s$1$346({2}SI:U),R,0,0,[r4,r5]
T:Fconfig$axradio_status_receive[({0}S:S$phy$0$0({10}STaxradio_status_receive_phy:S),Z,0,0)({10}S:S$mac$0$0({12}STaxradio_status_receive_mac:S),Z,0,0)({22}S:S$pktdata$0$0({2}DX,SC:U),Z,0,0)({24}S:S$pktlen$0$0({2}SI:U),Z,0,0)]
T:Fconfig$axradio_address[({0}S:S$addr$0$0({5}DA5d,SC:U),Z,0,0)]
T:Fconfig$axradio_address_mask[({0}S:S$addr$0$0({5}DA5d,SC:U),Z,0,0)({5}S:S$mask$0$0({5}DA5d,SC:U),Z,0,0)]
T:Fconfig$__00000000[({0}S:S$rx$0$0({26}STaxradio_status_receive:S),Z,0,0)({0}S:S$cs$0$0({3}STaxradio_status_channelstate:S),Z,0,0)]
T:Fconfig$axradio_status_channelstate[({0}S:S$rssi$0$0({2}SI:S),Z,0,0)({2}S:S$busy$0$0({1}SC:U),Z,0,0)]
T:Fconfig$axradio_status_receive_mac[({0}S:S$remoteaddr$0$0({5}DA5d,SC:U),Z,0,0)({5}S:S$localaddr$0$0({5}DA5d,SC:U),Z,0,0)({10}S:S$raw$0$0({2}DX,SC:U),Z,0,0)]
T:Fconfig$axradio_status_receive_phy[({0}S:S$rssi$0$0({2}SI:S),Z,0,0)({2}S:S$offset$0$0({4}SL:S),Z,0,0)({6}S:S$timeoffset$0$0({2}SI:S),Z,0,0)({8}S:S$period$0$0({2}SI:S),Z,0,0)]
T:Fconfig$axradio_status[({0}S:S$status$0$0({1}SC:U),Z,0,0)({1}S:S$error$0$0({1}SC:U),Z,0,0)({2}S:S$time$0$0({4}SL:U),Z,0,0)({6}S:S$u$0$0({26}ST__00000000:S),Z,0,0)]
S:G$random_seed$0$0({2}SI:U),E,0,0
S:G$axradio_trxstate$0$0({1}SC:U),E,0,0
S:G$EASY_RADIO_ax5043_powermode_after_send_packet$0$0({1}SC:U),E,0,0
S:G$EASY_RADIO_ax5043_powermode_after_rx_packet$0$0({1}SC:U),E,0,0
S:G$EASY_RADIO_saved_radiostate$0$0({1}SC:U),E,0,0
S:Lconfig.enter_critical$crit$1$29({1}SC:U),E,0,0
S:Lconfig.exit_critical$crit$1$30({1}SC:U),E,0,0
S:Lconfig.axradio_conv_freq_fromhz$f$1$331({4}SL:S),R,0,0,[]
S:Lconfig.axradio_conv_freq_tohz$f$1$333({4}SL:S),R,0,0,[]
S:Lconfig.axradio_conv_freq_fromreg$f$1$335({4}SL:S),R,0,0,[]
S:Lconfig.axradio_conv_timeinterval_totimer0$dt$1$337({4}SL:S),R,0,0,[r4,r5,r6,r7]
S:Lconfig.axradio_conv_timeinterval_totimer0$r$1$338({4}SL:S),R,0,0,[r0,r1,r2,r3]
S:G$ADCCH0VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH0VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH0VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH1VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH1VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH1VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH2VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH2VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH2VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH3VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH3VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH3VAL$0$0({2}SI:U),F,0,0
S:G$ADCTUNE0$0$0({1}SC:U),F,0,0
S:G$ADCTUNE1$0$0({1}SC:U),F,0,0
S:G$ADCTUNE2$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR0$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR1$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR$0$0({2}SI:U),F,0,0
S:G$DMA0CONFIG$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR0$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR1$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR$0$0({2}SI:U),F,0,0
S:G$DMA1CONFIG$0$0({1}SC:U),F,0,0
S:G$FRCOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$FRCOSCCTRL$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ$0$0({2}SI:U),F,0,0
S:G$FRCOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$FRCOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$FRCOSCKFILT$0$0({2}SI:U),F,0,0
S:G$FRCOSCPER0$0$0({1}SC:U),F,0,0
S:G$FRCOSCPER1$0$0({1}SC:U),F,0,0
S:G$FRCOSCPER$0$0({2}SI:U),F,0,0
S:G$FRCOSCREF0$0$0({1}SC:U),F,0,0
S:G$FRCOSCREF1$0$0({1}SC:U),F,0,0
S:G$FRCOSCREF$0$0({2}SI:U),F,0,0
S:G$ANALOGA$0$0({1}SC:U),F,0,0
S:G$GPIOENABLE$0$0({1}SC:U),F,0,0
S:G$EXTIRQ$0$0({1}SC:U),F,0,0
S:G$INTCHGA$0$0({1}SC:U),F,0,0
S:G$INTCHGB$0$0({1}SC:U),F,0,0
S:G$INTCHGC$0$0({1}SC:U),F,0,0
S:G$PALTA$0$0({1}SC:U),F,0,0
S:G$PALTB$0$0({1}SC:U),F,0,0
S:G$PALTC$0$0({1}SC:U),F,0,0
S:G$PALTRADIO$0$0({1}SC:U),F,0,0
S:G$PINCHGA$0$0({1}SC:U),F,0,0
S:G$PINCHGB$0$0({1}SC:U),F,0,0
S:G$PINCHGC$0$0({1}SC:U),F,0,0
S:G$PINSEL$0$0({1}SC:U),F,0,0
S:G$LPOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ$0$0({2}SI:U),F,0,0
S:G$LPOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$LPOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$LPOSCKFILT$0$0({2}SI:U),F,0,0
S:G$LPOSCPER0$0$0({1}SC:U),F,0,0
S:G$LPOSCPER1$0$0({1}SC:U),F,0,0
S:G$LPOSCPER$0$0({2}SI:U),F,0,0
S:G$LPOSCREF0$0$0({1}SC:U),F,0,0
S:G$LPOSCREF1$0$0({1}SC:U),F,0,0
S:G$LPOSCREF$0$0({2}SI:U),F,0,0
S:G$LPXOSCGM$0$0({1}SC:U),F,0,0
S:G$MISCCTRL$0$0({1}SC:U),F,0,0
S:G$OSCCALIB$0$0({1}SC:U),F,0,0
S:G$OSCFORCERUN$0$0({1}SC:U),F,0,0
S:G$OSCREADY$0$0({1}SC:U),F,0,0
S:G$OSCRUN$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR0$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR1$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR$0$0({2}SI:U),F,0,0
S:G$RADIOFSTATADDR0$0$0({1}SC:U),F,0,0
S:G$RADIOFSTATADDR1$0$0({1}SC:U),F,0,0
S:G$RADIOFSTATADDR$0$0({2}SI:U),F,0,0
S:G$RADIOMUX$0$0({1}SC:U),F,0,0
S:G$SCRATCH0$0$0({1}SC:U),F,0,0
S:G$SCRATCH1$0$0({1}SC:U),F,0,0
S:G$SCRATCH2$0$0({1}SC:U),F,0,0
S:G$SCRATCH3$0$0({1}SC:U),F,0,0
S:G$SILICONREV$0$0({1}SC:U),F,0,0
S:G$XTALAMPL$0$0({1}SC:U),F,0,0
S:G$XTALOSC$0$0({1}SC:U),F,0,0
S:G$XTALREADY$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKCTRL$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKMARK0$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKMARK1$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKSPACE0$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKSPACE1$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCCOUNTER$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLFILTER$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSCAP$0$0({1}SC:U),F,0,0
S:G$AX5043_BBTUNE$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSI$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSIGAIN$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSITHR$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT0$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT1$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT2$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT3$0$0({1}SC:U),F,0,0
S:G$AX5043_DACCONFIG$0$0({1}SC:U),F,0,0
S:G$AX5043_DACVALUE0$0$0({1}SC:U),F,0,0
S:G$AX5043_DACVALUE1$0$0({1}SC:U),F,0,0
S:G$AX5043_DECIMATION$0$0({1}SC:U),F,0,0
S:G$AX5043_DIVERSITY$0$0({1}SC:U),F,0,0
S:G$AX5043_ENCODING$0$0({1}SC:U),F,0,0
S:G$AX5043_FEC$0$0({1}SC:U),F,0,0
S:G$AX5043_FECSTATUS$0$0({1}SC:U),F,0,0
S:G$AX5043_FECSYNC$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOCOUNT0$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOCOUNT1$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFODATA$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOFREE0$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOFREE1$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOSTAT$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOTHRESH0$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOTHRESH1$0$0({1}SC:U),F,0,0
S:G$AX5043_FRAMING$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB3$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV0$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV1$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV2$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMAX0$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMAX1$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADC13VALUE0$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADC13VALUE1$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADCCTRL$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADCPERIOD$0$0({1}SC:U),F,0,0
S:G$AX5043_IFFREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_IFFREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQINVERSION0$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQINVERSION1$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQMASK0$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQMASK1$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQREQUEST0$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQREQUEST1$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCPER0$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCPER1$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCREF0$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCREF1$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCSTATUS$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0LEN$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0MAX$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0MIN$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT0$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT1$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT2$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT3$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1LEN$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1MAX$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1MIN$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1PAT0$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1PAT1$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET0$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET1$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET2$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET0$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET1$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET2$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGA$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGF$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGP$0$0({1}SC:U),F,0,0
S:G$AX5043_MODULATION$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCANTSEL$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCDATA$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCDCLK$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCIRQ$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCPWRAMP$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCSYSCLK$0$0({1}SC:U),F,0,0
S:G$AX5043_PINSTATE$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTACCEPTFLAGS$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTCHUNKSIZE$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTMISCFLAGS$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTSTOREFLAGS$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLCPI$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLCPIBOOST$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOCKDET$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOOP$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOOPBOOST$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRANGINGA$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRANGINGB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRNGCLK$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCODIV$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCOI$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCOIR$0$0({1}SC:U),F,0,0
S:G$AX5043_POWCTRL1$0$0({1}SC:U),F,0,0
S:G$AX5043_POWIRQMASK$0$0({1}SC:U),F,0,0
S:G$AX5043_POWSTAT$0$0({1}SC:U),F,0,0
S:G$AX5043_POWSTICKYSTAT$0$0({1}SC:U),F,0,0
S:G$AX5043_PWRAMP$0$0({1}SC:U),F,0,0
S:G$AX5043_PWRMODE$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTMASK0$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTMASK1$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOSTATE$0$0({1}SC:U),F,0,0
S:G$AX5043_REF$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSI$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSIABSTHR$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSIREFERENCE$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE0$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE1$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE2$0$0({1}SC:U),F,0,0
S:G$AX5043_SCRATCH$0$0({1}SC:U),F,0,0
S:G$AX5043_SILICONREVISION$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER0$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER1$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER2$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXAGC$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXBOOST$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXCOARSEAGC$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXOFFSACQ$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE2$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE3$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXRSSI$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXSETTLE$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGTXBOOST$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGTXSETTLE$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAFSKDEMOD0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAFSKDEMOD1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAMPLITUDE0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAMPLITUDE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE2$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFSKDEMOD0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFSKDEMOD1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKPHASE0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKPHASE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ2$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFA0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFA1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFB0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFB1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFC0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFC1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFD0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFD1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFE0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE2$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUP0$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUP1$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPFREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPFREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPTIMER0$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPTIMER1$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPXOEARLY$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALAMPL$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALCAP$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALOSC$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALSTATUS$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF00$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF0C$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF18$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF1C$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF21$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF22$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF23$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF26$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF30$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF31$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF32$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF33$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF34$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF35$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF44$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST0$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST1$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST2$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST3$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN2$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN3$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX0$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX1$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX2$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX3$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET0$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET1$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET2$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET3$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN2$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN3$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES0$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES1$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES2$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES3$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN2$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN3$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK0$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK1$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK2$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV00$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV01$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV02$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV03$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV10$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV11$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV12$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV13$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYLEAK$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN2$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN3$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR0$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR1$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR2$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR3$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRCFG$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK0$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK1$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK2$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK3$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTLENCFG$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTLENOFFSET$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTMAXLEN$0$0({1}SC:U),F,0,0
S:G$AX5043_RXPARAMCURSET$0$0({1}SC:U),F,0,0
S:G$AX5043_RXPARAMSETS$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN2$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN3$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKCTRLNB$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKMARK0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKMARK1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKSPACE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKSPACE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCCOUNTERNB$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLFILTERNB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSCAPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBTUNENB$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSINB$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSIGAINNB$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSITHRNB$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DACCONFIGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_DACVALUE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DACVALUE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DECIMATIONNB$0$0({1}SC:U),F,0,0
S:G$AX5043_DIVERSITYNB$0$0({1}SC:U),F,0,0
S:G$AX5043_ENCODINGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FECNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FECSTATUSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FECSYNCNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOCOUNT0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOCOUNT1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFODATANB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOFREE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOFREE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOSTATNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOTHRESH0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOTHRESH1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FRAMINGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMAX0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMAX1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADC13VALUE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADC13VALUE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADCCTRLNB$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADCPERIODNB$0$0({1}SC:U),F,0,0
S:G$AX5043_IFFREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IFFREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQINVERSION0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQINVERSION1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQMASK0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQMASK1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQREQUEST0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQREQUEST1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCCONFIGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCFREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCFREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCKFILT0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCKFILT1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCPER0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCPER1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCREF0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCREF1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCSTATUSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0LENNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0MAXNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0MINNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1LENNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1MAXNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1MINNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1PAT0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1PAT1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGANB$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGFNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MODULATIONNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCANTSELNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCDATANB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCDCLKNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCIRQNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCPWRAMPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCSYSCLKNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINSTATENB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTACCEPTFLAGSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTCHUNKSIZENB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTMISCFLAGSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTSTOREFLAGSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLCPINB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLCPIBOOSTNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOCKDETNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOOPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOOPBOOSTNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRANGINGANB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRANGINGBNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRNGCLKNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCODIVNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCOINB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCOIRNB$0$0({1}SC:U),F,0,0
S:G$AX5043_POWCTRL1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_POWIRQMASKNB$0$0({1}SC:U),F,0,0
S:G$AX5043_POWSTATNB$0$0({1}SC:U),F,0,0
S:G$AX5043_POWSTICKYSTATNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PWRAMPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PWRMODENB$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTMASK0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTMASK1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOSTATENB$0$0({1}SC:U),F,0,0
S:G$AX5043_REFNB$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSINB$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSIABSTHRNB$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSIREFERENCENB$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_SCRATCHNB$0$0({1}SC:U),F,0,0
S:G$AX5043_SILICONREVISIONNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXAGCNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXBOOSTNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXCOARSEAGCNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXOFFSACQNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXRSSINB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXSETTLENB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGTXBOOSTNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGTXSETTLENB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAFSKDEMOD0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAFSKDEMOD1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAMPLITUDE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAMPLITUDE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFSKDEMOD0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFSKDEMOD1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKPHASE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKPHASE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFA0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFA1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFB0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFB1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFC0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFC1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFD0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFD1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUP0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUP1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPFREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPFREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPTIMER0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPTIMER1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPXOEARLYNB$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALAMPLNB$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALCAPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALOSCNB$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALSTATUSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF00NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF0CNB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF18NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF1CNB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF21NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF22NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF23NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF26NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF30NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF31NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF32NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF33NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF34NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF35NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF44NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV00NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV01NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV02NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV03NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV10NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV11NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV12NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV13NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYLEAKNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRCFGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTLENCFGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTLENOFFSETNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTMAXLENNB$0$0({1}SC:U),F,0,0
S:G$AX5043_RXPARAMCURSETNB$0$0({1}SC:U),F,0,0
S:G$AX5043_RXPARAMSETSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN3NB$0$0({1}SC:U),F,0,0
S:G$axradio_phy_chanpllrng$0$0({2}DA1d,SI:U),F,0,0
S:G$axradio_phy_chanvcoi$0$0({1}DA1d,SC:U),F,0,0
S:G$ACC$0$0({1}SC:U),I,0,0
S:G$B$0$0({1}SC:U),I,0,0
S:G$DPH$0$0({1}SC:U),I,0,0
S:G$DPH1$0$0({1}SC:U),I,0,0
S:G$DPL$0$0({1}SC:U),I,0,0
S:G$DPL1$0$0({1}SC:U),I,0,0
S:G$DPTR0$0$0({2}SI:U),I,0,0
S:G$DPTR1$0$0({2}SI:U),I,0,0
S:G$DPS$0$0({1}SC:U),I,0,0
S:G$E2IE$0$0({1}SC:U),I,0,0
S:G$E2IP$0$0({1}SC:U),I,0,0
S:G$EIE$0$0({1}SC:U),I,0,0
S:G$EIP$0$0({1}SC:U),I,0,0
S:G$IE$0$0({1}SC:U),I,0,0
S:G$IP$0$0({1}SC:U),I,0,0
S:G$PCON$0$0({1}SC:U),I,0,0
S:G$PSW$0$0({1}SC:U),I,0,0
S:G$SP$0$0({1}SC:U),I,0,0
S:G$XPAGE$0$0({1}SC:U),I,0,0
S:G$_XPAGE$0$0({1}SC:U),I,0,0
S:G$ADCCH0CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH1CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH2CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH3CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCLKSRC$0$0({1}SC:U),I,0,0
S:G$ADCCONV$0$0({1}SC:U),I,0,0
S:G$ANALOGCOMP$0$0({1}SC:U),I,0,0
S:G$CLKCON$0$0({1}SC:U),I,0,0
S:G$CLKSTAT$0$0({1}SC:U),I,0,0
S:G$CODECONFIG$0$0({1}SC:U),I,0,0
S:G$DBGLNKBUF$0$0({1}SC:U),I,0,0
S:G$DBGLNKSTAT$0$0({1}SC:U),I,0,0
S:G$DIRA$0$0({1}SC:U),I,0,0
S:G$DIRB$0$0({1}SC:U),I,0,0
S:G$DIRC$0$0({1}SC:U),I,0,0
S:G$DIRR$0$0({1}SC:U),I,0,0
S:G$PINA$0$0({1}SC:U),I,0,0
S:G$PINB$0$0({1}SC:U),I,0,0
S:G$PINC$0$0({1}SC:U),I,0,0
S:G$PINR$0$0({1}SC:U),I,0,0
S:G$PORTA$0$0({1}SC:U),I,0,0
S:G$PORTB$0$0({1}SC:U),I,0,0
S:G$PORTC$0$0({1}SC:U),I,0,0
S:G$PORTR$0$0({1}SC:U),I,0,0
S:G$IC0CAPT0$0$0({1}SC:U),I,0,0
S:G$IC0CAPT1$0$0({1}SC:U),I,0,0
S:G$IC0CAPT$0$0({2}SI:U),I,0,0
S:G$IC0MODE$0$0({1}SC:U),I,0,0
S:G$IC0STATUS$0$0({1}SC:U),I,0,0
S:G$IC1CAPT0$0$0({1}SC:U),I,0,0
S:G$IC1CAPT1$0$0({1}SC:U),I,0,0
S:G$IC1CAPT$0$0({2}SI:U),I,0,0
S:G$IC1MODE$0$0({1}SC:U),I,0,0
S:G$IC1STATUS$0$0({1}SC:U),I,0,0
S:G$NVADDR0$0$0({1}SC:U),I,0,0
S:G$NVADDR1$0$0({1}SC:U),I,0,0
S:G$NVADDR$0$0({2}SI:U),I,0,0
S:G$NVDATA0$0$0({1}SC:U),I,0,0
S:G$NVDATA1$0$0({1}SC:U),I,0,0
S:G$NVDATA$0$0({2}SI:U),I,0,0
S:G$NVKEY$0$0({1}SC:U),I,0,0
S:G$NVSTATUS$0$0({1}SC:U),I,0,0
S:G$OC0COMP0$0$0({1}SC:U),I,0,0
S:G$OC0COMP1$0$0({1}SC:U),I,0,0
S:G$OC0COMP$0$0({2}SI:U),I,0,0
S:G$OC0MODE$0$0({1}SC:U),I,0,0
S:G$OC0PIN$0$0({1}SC:U),I,0,0
S:G$OC0STATUS$0$0({1}SC:U),I,0,0
S:G$OC1COMP0$0$0({1}SC:U),I,0,0
S:G$OC1COMP1$0$0({1}SC:U),I,0,0
S:G$OC1COMP$0$0({2}SI:U),I,0,0
S:G$OC1MODE$0$0({1}SC:U),I,0,0
S:G$OC1PIN$0$0({1}SC:U),I,0,0
S:G$OC1STATUS$0$0({1}SC:U),I,0,0
S:G$RADIOACC$0$0({1}SC:U),I,0,0
S:G$RADIOADDR0$0$0({1}SC:U),I,0,0
S:G$RADIOADDR1$0$0({1}SC:U),I,0,0
S:G$RADIOADDR$0$0({2}SI:U),I,0,0
S:G$RADIODATA0$0$0({1}SC:U),I,0,0
S:G$RADIODATA1$0$0({1}SC:U),I,0,0
S:G$RADIODATA2$0$0({1}SC:U),I,0,0
S:G$RADIODATA3$0$0({1}SC:U),I,0,0
S:G$RADIODATA$0$0({4}SL:U),I,0,0
S:G$RADIOSTAT0$0$0({1}SC:U),I,0,0
S:G$RADIOSTAT1$0$0({1}SC:U),I,0,0
S:G$RADIOSTAT$0$0({2}SI:U),I,0,0
S:G$SPCLKSRC$0$0({1}SC:U),I,0,0
S:G$SPMODE$0$0({1}SC:U),I,0,0
S:G$SPSHREG$0$0({1}SC:U),I,0,0
S:G$SPSTATUS$0$0({1}SC:U),I,0,0
S:G$T0CLKSRC$0$0({1}SC:U),I,0,0
S:G$T0CNT0$0$0({1}SC:U),I,0,0
S:G$T0CNT1$0$0({1}SC:U),I,0,0
S:G$T0CNT$0$0({2}SI:U),I,0,0
S:G$T0MODE$0$0({1}SC:U),I,0,0
S:G$T0PERIOD0$0$0({1}SC:U),I,0,0
S:G$T0PERIOD1$0$0({1}SC:U),I,0,0
S:G$T0PERIOD$0$0({2}SI:U),I,0,0
S:G$T0STATUS$0$0({1}SC:U),I,0,0
S:G$T1CLKSRC$0$0({1}SC:U),I,0,0
S:G$T1CNT0$0$0({1}SC:U),I,0,0
S:G$T1CNT1$0$0({1}SC:U),I,0,0
S:G$T1CNT$0$0({2}SI:U),I,0,0
S:G$T1MODE$0$0({1}SC:U),I,0,0
S:G$T1PERIOD0$0$0({1}SC:U),I,0,0
S:G$T1PERIOD1$0$0({1}SC:U),I,0,0
S:G$T1PERIOD$0$0({2}SI:U),I,0,0
S:G$T1STATUS$0$0({1}SC:U),I,0,0
S:G$T2CLKSRC$0$0({1}SC:U),I,0,0
S:G$T2CNT0$0$0({1}SC:U),I,0,0
S:G$T2CNT1$0$0({1}SC:U),I,0,0
S:G$T2CNT$0$0({2}SI:U),I,0,0
S:G$T2MODE$0$0({1}SC:U),I,0,0
S:G$T2PERIOD0$0$0({1}SC:U),I,0,0
S:G$T2PERIOD1$0$0({1}SC:U),I,0,0
S:G$T2PERIOD$0$0({2}SI:U),I,0,0
S:G$T2STATUS$0$0({1}SC:U),I,0,0
S:G$U0CTRL$0$0({1}SC:U),I,0,0
S:G$U0MODE$0$0({1}SC:U),I,0,0
S:G$U0SHREG$0$0({1}SC:U),I,0,0
S:G$U0STATUS$0$0({1}SC:U),I,0,0
S:G$U1CTRL$0$0({1}SC:U),I,0,0
S:G$U1MODE$0$0({1}SC:U),I,0,0
S:G$U1SHREG$0$0({1}SC:U),I,0,0
S:G$U1STATUS$0$0({1}SC:U),I,0,0
S:G$WDTCFG$0$0({1}SC:U),I,0,0
S:G$WDTRESET$0$0({1}SC:U),I,0,0
S:G$WTCFGA$0$0({1}SC:U),I,0,0
S:G$WTCFGB$0$0({1}SC:U),I,0,0
S:G$WTCNTA0$0$0({1}SC:U),I,0,0
S:G$WTCNTA1$0$0({1}SC:U),I,0,0
S:G$WTCNTA$0$0({2}SI:U),I,0,0
S:G$WTCNTB0$0$0({1}SC:U),I,0,0
S:G$WTCNTB1$0$0({1}SC:U),I,0,0
S:G$WTCNTB$0$0({2}SI:U),I,0,0
S:G$WTCNTR1$0$0({1}SC:U),I,0,0
S:G$WTEVTA0$0$0({1}SC:U),I,0,0
S:G$WTEVTA1$0$0({1}SC:U),I,0,0
S:G$WTEVTA$0$0({2}SI:U),I,0,0
S:G$WTEVTB0$0$0({1}SC:U),I,0,0
S:G$WTEVTB1$0$0({1}SC:U),I,0,0
S:G$WTEVTB$0$0({2}SI:U),I,0,0
S:G$WTEVTC0$0$0({1}SC:U),I,0,0
S:G$WTEVTC1$0$0({1}SC:U),I,0,0
S:G$WTEVTC$0$0({2}SI:U),I,0,0
S:G$WTEVTD0$0$0({1}SC:U),I,0,0
S:G$WTEVTD1$0$0({1}SC:U),I,0,0
S:G$WTEVTD$0$0({2}SI:U),I,0,0
S:G$WTIRQEN$0$0({1}SC:U),I,0,0
S:G$WTSTAT$0$0({1}SC:U),I,0,0
S:G$ACC_0$0$0({1}SX:U),J,0,0
S:G$ACC_1$0$0({1}SX:U),J,0,0
S:G$ACC_2$0$0({1}SX:U),J,0,0
S:G$ACC_3$0$0({1}SX:U),J,0,0
S:G$ACC_4$0$0({1}SX:U),J,0,0
S:G$ACC_5$0$0({1}SX:U),J,0,0
S:G$ACC_6$0$0({1}SX:U),J,0,0
S:G$ACC_7$0$0({1}SX:U),J,0,0
S:G$B_0$0$0({1}SX:U),J,0,0
S:G$B_1$0$0({1}SX:U),J,0,0
S:G$B_2$0$0({1}SX:U),J,0,0
S:G$B_3$0$0({1}SX:U),J,0,0
S:G$B_4$0$0({1}SX:U),J,0,0
S:G$B_5$0$0({1}SX:U),J,0,0
S:G$B_6$0$0({1}SX:U),J,0,0
S:G$B_7$0$0({1}SX:U),J,0,0
S:G$E2IE_0$0$0({1}SX:U),J,0,0
S:G$E2IE_1$0$0({1}SX:U),J,0,0
S:G$E2IE_2$0$0({1}SX:U),J,0,0
S:G$E2IE_3$0$0({1}SX:U),J,0,0
S:G$E2IE_4$0$0({1}SX:U),J,0,0
S:G$E2IE_5$0$0({1}SX:U),J,0,0
S:G$E2IE_6$0$0({1}SX:U),J,0,0
S:G$E2IE_7$0$0({1}SX:U),J,0,0
S:G$E2IP_0$0$0({1}SX:U),J,0,0
S:G$E2IP_1$0$0({1}SX:U),J,0,0
S:G$E2IP_2$0$0({1}SX:U),J,0,0
S:G$E2IP_3$0$0({1}SX:U),J,0,0
S:G$E2IP_4$0$0({1}SX:U),J,0,0
S:G$E2IP_5$0$0({1}SX:U),J,0,0
S:G$E2IP_6$0$0({1}SX:U),J,0,0
S:G$E2IP_7$0$0({1}SX:U),J,0,0
S:G$EIE_0$0$0({1}SX:U),J,0,0
S:G$EIE_1$0$0({1}SX:U),J,0,0
S:G$EIE_2$0$0({1}SX:U),J,0,0
S:G$EIE_3$0$0({1}SX:U),J,0,0
S:G$EIE_4$0$0({1}SX:U),J,0,0
S:G$EIE_5$0$0({1}SX:U),J,0,0
S:G$EIE_6$0$0({1}SX:U),J,0,0
S:G$EIE_7$0$0({1}SX:U),J,0,0
S:G$EIP_0$0$0({1}SX:U),J,0,0
S:G$EIP_1$0$0({1}SX:U),J,0,0
S:G$EIP_2$0$0({1}SX:U),J,0,0
S:G$EIP_3$0$0({1}SX:U),J,0,0
S:G$EIP_4$0$0({1}SX:U),J,0,0
S:G$EIP_5$0$0({1}SX:U),J,0,0
S:G$EIP_6$0$0({1}SX:U),J,0,0
S:G$EIP_7$0$0({1}SX:U),J,0,0
S:G$IE_0$0$0({1}SX:U),J,0,0
S:G$IE_1$0$0({1}SX:U),J,0,0
S:G$IE_2$0$0({1}SX:U),J,0,0
S:G$IE_3$0$0({1}SX:U),J,0,0
S:G$IE_4$0$0({1}SX:U),J,0,0
S:G$IE_5$0$0({1}SX:U),J,0,0
S:G$IE_6$0$0({1}SX:U),J,0,0
S:G$IE_7$0$0({1}SX:U),J,0,0
S:G$EA$0$0({1}SX:U),J,0,0
S:G$IP_0$0$0({1}SX:U),J,0,0
S:G$IP_1$0$0({1}SX:U),J,0,0
S:G$IP_2$0$0({1}SX:U),J,0,0
S:G$IP_3$0$0({1}SX:U),J,0,0
S:G$IP_4$0$0({1}SX:U),J,0,0
S:G$IP_5$0$0({1}SX:U),J,0,0
S:G$IP_6$0$0({1}SX:U),J,0,0
S:G$IP_7$0$0({1}SX:U),J,0,0
S:G$P$0$0({1}SX:U),J,0,0
S:G$F1$0$0({1}SX:U),J,0,0
S:G$OV$0$0({1}SX:U),J,0,0
S:G$RS0$0$0({1}SX:U),J,0,0
S:G$RS1$0$0({1}SX:U),J,0,0
S:G$F0$0$0({1}SX:U),J,0,0
S:G$AC$0$0({1}SX:U),J,0,0
S:G$CY$0$0({1}SX:U),J,0,0
S:G$PINA_0$0$0({1}SX:U),J,0,0
S:G$PINA_1$0$0({1}SX:U),J,0,0
S:G$PINA_2$0$0({1}SX:U),J,0,0
S:G$PINA_3$0$0({1}SX:U),J,0,0
S:G$PINA_4$0$0({1}SX:U),J,0,0
S:G$PINA_5$0$0({1}SX:U),J,0,0
S:G$PINA_6$0$0({1}SX:U),J,0,0
S:G$PINA_7$0$0({1}SX:U),J,0,0
S:G$PINB_0$0$0({1}SX:U),J,0,0
S:G$PINB_1$0$0({1}SX:U),J,0,0
S:G$PINB_2$0$0({1}SX:U),J,0,0
S:G$PINB_3$0$0({1}SX:U),J,0,0
S:G$PINB_4$0$0({1}SX:U),J,0,0
S:G$PINB_5$0$0({1}SX:U),J,0,0
S:G$PINB_6$0$0({1}SX:U),J,0,0
S:G$PINB_7$0$0({1}SX:U),J,0,0
S:G$PINC_0$0$0({1}SX:U),J,0,0
S:G$PINC_1$0$0({1}SX:U),J,0,0
S:G$PINC_2$0$0({1}SX:U),J,0,0
S:G$PINC_3$0$0({1}SX:U),J,0,0
S:G$PINC_4$0$0({1}SX:U),J,0,0
S:G$PINC_5$0$0({1}SX:U),J,0,0
S:G$PINC_6$0$0({1}SX:U),J,0,0
S:G$PINC_7$0$0({1}SX:U),J,0,0
S:G$PORTA_0$0$0({1}SX:U),J,0,0
S:G$PORTA_1$0$0({1}SX:U),J,0,0
S:G$PORTA_2$0$0({1}SX:U),J,0,0
S:G$PORTA_3$0$0({1}SX:U),J,0,0
S:G$PORTA_4$0$0({1}SX:U),J,0,0
S:G$PORTA_5$0$0({1}SX:U),J,0,0
S:G$PORTA_6$0$0({1}SX:U),J,0,0
S:G$PORTA_7$0$0({1}SX:U),J,0,0
S:G$PORTB_0$0$0({1}SX:U),J,0,0
S:G$PORTB_1$0$0({1}SX:U),J,0,0
S:G$PORTB_2$0$0({1}SX:U),J,0,0
S:G$PORTB_3$0$0({1}SX:U),J,0,0
S:G$PORTB_4$0$0({1}SX:U),J,0,0
S:G$PORTB_5$0$0({1}SX:U),J,0,0
S:G$PORTB_6$0$0({1}SX:U),J,0,0
S:G$PORTB_7$0$0({1}SX:U),J,0,0
S:G$PORTC_0$0$0({1}SX:U),J,0,0
S:G$PORTC_1$0$0({1}SX:U),J,0,0
S:G$PORTC_2$0$0({1}SX:U),J,0,0
S:G$PORTC_3$0$0({1}SX:U),J,0,0
S:G$PORTC_4$0$0({1}SX:U),J,0,0
S:G$PORTC_5$0$0({1}SX:U),J,0,0
S:G$PORTC_6$0$0({1}SX:U),J,0,0
S:G$PORTC_7$0$0({1}SX:U),J,0,0
S:G$delay$0$0({2}DF,SV:S),C,0,0
S:G$random$0$0({2}DF,SI:U),C,0,0
S:G$signextend12$0$0({2}DF,SL:S),C,0,0
S:G$signextend16$0$0({2}DF,SL:S),C,0,0
S:G$signextend20$0$0({2}DF,SL:S),C,0,0
S:G$signextend24$0$0({2}DF,SL:S),C,0,0
S:G$hweight8$0$0({2}DF,SC:U),C,0,0
S:G$hweight16$0$0({2}DF,SC:U),C,0,0
S:G$hweight32$0$0({2}DF,SC:U),C,0,0
S:G$signedlimit16$0$0({2}DF,SI:S),C,0,0
S:G$checksignedlimit16$0$0({2}DF,SC:U),C,0,0
S:G$signedlimit32$0$0({2}DF,SL:S),C,0,0
S:G$checksignedlimit32$0$0({2}DF,SC:U),C,0,0
S:G$gray_encode8$0$0({2}DF,SC:U),C,0,0
S:G$gray_decode8$0$0({2}DF,SC:U),C,0,0
S:G$rev8$0$0({2}DF,SC:U),C,0,0
S:G$fmemset$0$0({2}DF,SV:S),C,0,0
S:G$fmemcpy$0$0({2}DF,SV:S),C,0,0
S:G$get_startcause$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_standby$0$0({2}DF,SV:S),C,0,0
S:G$enter_standby$0$0({2}DF,SV:S),C,0,0
S:G$enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$enter_sleep$0$0({2}DF,SV:S),C,0,0
S:G$enter_sleep_cont$0$0({2}DF,SV:S),C,0,0
S:G$reset_cpu$0$0({2}DF,SV:S),C,0,0
S:G$turn_off_xosc$0$0({2}DF,SV:S),C,0,0
S:G$turn_off_lpxosc$0$0({2}DF,SV:S),C,0,0
S:G$enter_critical$0$0({2}DF,SC:U),C,0,0
S:G$exit_critical$0$0({2}DF,SV:S),C,0,0
S:G$reenter_critical$0$0({2}DF,SV:S),C,0,0
S:G$__enable_irq$0$0({2}DF,SV:S),C,0,0
S:G$__disable_irq$0$0({2}DF,SV:S),C,0,0
S:G$axradio_init$0$0({2}DF,SC:U),C,0,0
S:G$axradio_cansleep$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_mode$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_mode$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_channel$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_channel$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_pllrange$0$0({2}DF,SI:U),C,0,0
S:G$axradio_get_pllvcoi$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_local_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_get_local_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_set_default_remote_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_get_default_remote_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_transmit$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_freqoffset$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_freqoffset$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_time_totimer0$0$0({2}DF,SL:U),C,0,0
S:G$axradio_statuschange$0$0({2}DF,SV:S),C,0,0
S:G$axradio_agc_freeze$0$0({2}DF,SC:U),C,0,0
S:G$axradio_agc_thaw$0$0({2}DF,SC:U),C,0,0
S:G$axradio_calibrate_lposc$0$0({2}DF,SV:S),C,0,0
S:G$axradio_check_fourfsk_modulation$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_transmitter_pa_type$0$0({2}DF,SC:U),C,0,0
S:G$axradio_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$axradio_dbgpkt_enableIRQ$0$0({2}DF,SV:S),C,0,0
S:G$axradio_isr$0$0({2}DF,SV:S),C,0,0
S:G$axradio_wait_for_xtal$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_receiver_on_continuous$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_receiver_on_wor$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_off$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_off_xtal$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_prepare_tx$0$0({2}DF,SV:S),C,0,0
S:G$radio_read16$0$0({2}DF,SI:U),C,0,0
S:G$radio_read24$0$0({2}DF,SL:U),C,0,0
S:G$radio_read32$0$0({2}DF,SL:U),C,0,0
S:G$radio_write16$0$0({2}DF,SV:S),C,0,0
S:G$radio_write24$0$0({2}DF,SV:S),C,0,0
S:G$radio_write32$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5031_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5042_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_wakeup_deepsleep$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_rclk_wait_stable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_set_pwramp_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_get_pwramp_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_set_antsel_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_get_antsel_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_wakeup_deepsleep$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_rclk_wait_stable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_set_pwramp_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_get_pwramp_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_set_antsel_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_get_antsel_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5051_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5051_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$crc_ccitt_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc32_byte$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32_msb_byte$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32_msb$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc8ccitt_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt_msb_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt_msb$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_msb_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_msb$0$0({2}DF,SC:U),C,0,0
S:G$crc8_ccitt_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc8_ccitt$0$0({2}DF,SC:U),C,0,0
S:G$crc8_onewire_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc8_onewire$0$0({2}DF,SC:U),C,0,0
S:G$pn9_advance$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_bit$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_bits$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_byte$0$0({2}DF,SI:U),C,0,0
S:G$pn9_buffer$0$0({2}DF,SI:U),C,0,0
S:G$pn15_advance$0$0({2}DF,SI:U),C,0,0
S:G$pn15_output$0$0({2}DF,SC:U),C,0,0
S:G$axradio_byteconv$0$0({2}DF,SC:U),C,0,0
S:G$axradio_byteconv_buffer$0$0({2}DF,SV:S),C,0,0
S:G$crc_ccitt_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_ccitt_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16dnp_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16dnp_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc32_table$0$0({1024}DA256d,SL:U),D,0,0
S:G$crc_crc32_msbtable$0$0({1024}DA256d,SL:U),D,0,0
S:G$crc_crc8ccitt_table$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8ccitt_msbtable$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8onewire_table$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8onewire_msbtable$0$0({256}DA256d,SC:U),D,0,0
S:G$pn9_table$0$0({512}DA512d,SC:U),D,0,0
S:G$pn15_adv_table$0$0({512}DA256d,SI:U),D,0,0
S:G$pn15_out_table$0$0({256}DA256d,SC:U),D,0,0
S:G$axradio_phy_innerfreqloop$0$0({1}SC:U),D,0,0
S:G$axradio_phy_pn9$0$0({1}SC:U),D,0,0
S:G$axradio_phy_nrchannels$0$0({1}SC:U),D,0,0
S:G$axradio_phy_chanfreq$0$0({4}DA1d,SL:U),D,0,0
S:G$axradio_phy_chanpllrnginit$0$0({2}DA1d,SI:U),D,0,0
S:G$axradio_phy_chanvcoiinit$0$0({1}DA1d,SC:U),D,0,0
S:G$axradio_phy_vcocalib$0$0({1}SC:U),D,0,0
S:G$axradio_phy_maxfreqoffset$0$0({4}SL:S),D,0,0
S:G$axradio_phy_rssioffset$0$0({1}SC:S),D,0,0
S:G$axradio_phy_rssireference$0$0({1}SC:S),D,0,0
S:G$axradio_phy_channelbusy$0$0({1}SC:S),D,0,0
S:G$axradio_phy_cs_period$0$0({2}SI:U),D,0,0
S:G$axradio_phy_cs_enabled$0$0({1}SC:U),D,0,0
S:G$axradio_phy_lbt_retries$0$0({1}SC:U),D,0,0
S:G$axradio_phy_lbt_forcetx$0$0({1}SC:U),D,0,0
S:G$axradio_phy_preamble_wor_longlen$0$0({2}SI:U),D,0,0
S:G$axradio_phy_preamble_wor_len$0$0({2}SI:U),D,0,0
S:G$axradio_phy_preamble_longlen$0$0({2}SI:U),D,0,0
S:G$axradio_phy_preamble_len$0$0({2}SI:U),D,0,0
S:G$axradio_phy_preamble_byte$0$0({1}SC:U),D,0,0
S:G$axradio_phy_preamble_flags$0$0({1}SC:U),D,0,0
S:G$axradio_phy_preamble_appendbits$0$0({1}SC:U),D,0,0
S:G$axradio_phy_preamble_appendpattern$0$0({1}SC:U),D,0,0
S:G$axradio_framing_maclen$0$0({1}SC:U),D,0,0
S:G$axradio_framing_addrlen$0$0({1}SC:U),D,0,0
S:G$axradio_framing_destaddrpos$0$0({1}SC:U),D,0,0
S:G$axradio_framing_sourceaddrpos$0$0({1}SC:U),D,0,0
S:G$axradio_framing_lenpos$0$0({1}SC:U),D,0,0
S:G$axradio_framing_lenoffs$0$0({1}SC:U),D,0,0
S:G$axradio_framing_lenmask$0$0({1}SC:U),D,0,0
S:G$axradio_framing_swcrclen$0$0({1}SC:U),D,0,0
S:G$axradio_framing_synclen$0$0({1}SC:U),D,0,0
S:G$axradio_framing_syncword$0$0({4}DA4d,SC:U),D,0,0
S:G$axradio_framing_syncflags$0$0({1}SC:U),D,0,0
S:G$axradio_framing_enable_sfdcallback$0$0({1}SC:U),D,0,0
S:G$axradio_framing_ack_timeout$0$0({4}SL:U),D,0,0
S:G$axradio_framing_ack_delay$0$0({4}SL:U),D,0,0
S:G$axradio_framing_ack_retransmissions$0$0({1}SC:U),D,0,0
S:G$axradio_framing_ack_seqnrpos$0$0({1}SC:U),D,0,0
S:G$axradio_framing_minpayloadlen$0$0({1}SC:U),D,0,0
S:G$axradio_wor_period$0$0({2}SI:U),D,0,0
S:G$axradio_sync_period$0$0({4}SL:U),D,0,0
S:G$axradio_sync_xoscstartup$0$0({4}SL:U),D,0,0
S:G$axradio_sync_slave_syncwindow$0$0({4}SL:U),D,0,0
S:G$axradio_sync_slave_initialsyncwindow$0$0({4}SL:U),D,0,0
S:G$axradio_sync_slave_syncpause$0$0({4}SL:U),D,0,0
S:G$axradio_sync_slave_maxperiod$0$0({2}SI:S),D,0,0
S:G$axradio_sync_slave_resyncloss$0$0({1}SC:U),D,0,0
S:G$axradio_sync_slave_nrrx$0$0({1}SC:U),D,0,0
S:G$axradio_sync_slave_rxadvance$0$0({12}DA3d,SL:U),D,0,0
S:G$axradio_sync_slave_rxwindow$0$0({12}DA3d,SL:U),D,0,0
S:G$axradio_sync_slave_rxtimeout$0$0({4}SL:U),D,0,0
S:G$axradio_lposckfiltmax$0$0({2}SI:U),D,0,0
S:G$axradio_fxtal$0$0({4}SL:U),D,0,0
