// Seed: 1346324394
module module_0 (
    output logic id_1,
    output id_2,
    input logic id_3,
    output id_4,
    input id_5
    , id_6,
    input id_7,
    output id_8
);
  assign id_5 = 1;
  assign {1'b0, ~id_7} = id_1;
  assign id_6 = id_4;
  assign id_7 = 1;
  logic id_9;
  type_18(
      1, id_4, id_5
  );
  logic id_10;
  logic id_11, id_12, id_13;
  assign id_13 = 1 - 1;
  logic id_14 = 1;
  assign id_3 = 1;
  always @(posedge id_1) begin
    SystemTFIdentifier;
  end
endmodule
