

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4'
================================================================
* Date:           Fri Mar 10 17:36:28 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  28.964 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      258|      258|  12.900 us|  12.900 us|  258|  258|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_95_4  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     109|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    7|       0|      63|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      36|    -|
|Register         |        -|    -|      22|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    7|      22|     208|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_17ns_49_1_1_U279  |mul_32s_17ns_49_1_1  |        0|   2|  0|  21|    0|
    |mul_32s_24s_55_1_1_U281   |mul_32s_24s_55_1_1   |        0|   2|  0|  21|    0|
    |mul_32s_27ns_32_1_1_U280  |mul_32s_27ns_32_1_1  |        0|   3|  0|  21|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   7|  0|  63|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_149_p2  |         +|   0|  0|  63|          56|          56|
    |add_ln95_fu_85_p2   |         +|   0|  0|  16|           9|           1|
    |add_ln96_fu_95_p2   |         +|   0|  0|  17|          10|          10|
    |icmp_ln95_fu_79_p2  |      icmp|   0|  0|  11|           9|          10|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 109|          85|          79|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    9|         18|
    |j_fu_44                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |j_fu_44                    |   9|   0|    9|          0|
    |z_vec_coeffs_addr_reg_180  |  10|   0|   10|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  22|   0|   22|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4|  return value|
|zext_ln87              |   in|   10|     ap_none|                                                       zext_ln87|        scalar|
|z_vec_coeffs_address0  |  out|   10|   ap_memory|                                                    z_vec_coeffs|         array|
|z_vec_coeffs_ce0       |  out|    1|   ap_memory|                                                    z_vec_coeffs|         array|
|z_vec_coeffs_we0       |  out|    1|   ap_memory|                                                    z_vec_coeffs|         array|
|z_vec_coeffs_d0        |  out|   32|   ap_memory|                                                    z_vec_coeffs|         array|
|z_vec_coeffs_address1  |  out|   10|   ap_memory|                                                    z_vec_coeffs|         array|
|z_vec_coeffs_ce1       |  out|    1|   ap_memory|                                                    z_vec_coeffs|         array|
|z_vec_coeffs_q1        |   in|   32|   ap_memory|                                                    z_vec_coeffs|         array|
+-----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln87_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln87"   --->   Operation 6 'read' 'zext_ln87_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.32ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc44.i.i.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_1 = load i9 %j" [dilithium2/ntt.c:95]   --->   Operation 9 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.34ns)   --->   "%icmp_ln95 = icmp_eq  i9 %j_1, i9 256" [dilithium2/ntt.c:95]   --->   Operation 11 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%add_ln95 = add i9 %j_1, i9 1" [dilithium2/ntt.c:95]   --->   Operation 13 'add' 'add_ln95' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %for.inc44.i.i.i.split, void %pqcrystals_dilithium2_ref_poly_invntt_tomont.76.exit.i.exitStub" [dilithium2/ntt.c:95]   --->   Operation 14 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i9 %j_1" [dilithium2/ntt.c:96]   --->   Operation 15 'zext' 'zext_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.74ns)   --->   "%add_ln96 = add i10 %zext_ln87_read, i10 %zext_ln96" [dilithium2/ntt.c:96]   --->   Operation 16 'add' 'add_ln96' <Predicate = (!icmp_ln95)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i10 %add_ln96" [dilithium2/ntt.c:96]   --->   Operation 17 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr = getelementptr i32 %z_vec_coeffs, i64 0, i64 %zext_ln96_1" [dilithium2/ntt.c:96]   --->   Operation 18 'getelementptr' 'z_vec_coeffs_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i10 %z_vec_coeffs_addr" [dilithium2/ntt.c:96]   --->   Operation 19 'load' 'z_vec_coeffs_load' <Predicate = (!icmp_ln95)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 20 [1/1] (1.32ns)   --->   "%store_ln95 = store i9 %add_ln95, i9 %j" [dilithium2/ntt.c:95]   --->   Operation 20 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 1.32>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 28.9>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [dilithium2/ntt.c:78]   --->   Operation 21 'specloopname' 'specloopname_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i10 %z_vec_coeffs_addr" [dilithium2/ntt.c:96]   --->   Operation 22 'load' 'z_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i32 %z_vec_coeffs_load" [dilithium2/ntt.c:96]   --->   Operation 23 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (6.88ns)   --->   "%mul_ln96 = mul i49 %sext_ln96, i49 41978" [dilithium2/ntt.c:96]   --->   Operation 24 'mul' 'mul_ln96' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i49 %mul_ln96" [dilithium2/reduce.c:15]   --->   Operation 25 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i49 %mul_ln96" [dilithium2/reduce.c:18]   --->   Operation 26 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (6.88ns)   --->   "%t = mul i32 %trunc_ln18, i32 58728449" [dilithium2/reduce.c:18]   --->   Operation 27 'mul' 't' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %t" [dilithium2/reduce.c:19]   --->   Operation 28 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (6.88ns)   --->   "%mul_ln19 = mul i55 %sext_ln19, i55 36028797010583551" [dilithium2/reduce.c:19]   --->   Operation 29 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i55 %mul_ln19" [dilithium2/reduce.c:19]   --->   Operation 30 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.77ns)   --->   "%add_ln19 = add i56 %sext_ln19_1, i56 %sext_ln15" [dilithium2/reduce.c:19]   --->   Operation 31 'add' 'add_ln19' <Predicate = true> <Delay = 2.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%t_1 = partselect i24 @_ssdm_op_PartSelect.i24.i56.i32.i32, i56 %add_ln19, i32 32, i32 55" [dilithium2/reduce.c:19]   --->   Operation 32 'partselect' 't_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i24 %t_1" [dilithium2/reduce.c:19]   --->   Operation 33 'sext' 'sext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.77ns)   --->   "%store_ln96 = store i32 %sext_ln19_2, i10 %z_vec_coeffs_addr" [dilithium2/ntt.c:96]   --->   Operation 34 'store' 'store_ln96' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc44.i.i.i" [dilithium2/ntt.c:95]   --->   Operation 35 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln87]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca           ) [ 010]
zext_ln87_read    (read             ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
j_1               (load             ) [ 000]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln95         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln95          (add              ) [ 000]
br_ln95           (br               ) [ 000]
zext_ln96         (zext             ) [ 000]
add_ln96          (add              ) [ 000]
zext_ln96_1       (zext             ) [ 000]
z_vec_coeffs_addr (getelementptr    ) [ 011]
store_ln95        (store            ) [ 000]
specloopname_ln78 (specloopname     ) [ 000]
z_vec_coeffs_load (load             ) [ 000]
sext_ln96         (sext             ) [ 000]
mul_ln96          (mul              ) [ 000]
sext_ln15         (sext             ) [ 000]
trunc_ln18        (trunc            ) [ 000]
t                 (mul              ) [ 000]
sext_ln19         (sext             ) [ 000]
mul_ln19          (mul              ) [ 000]
sext_ln19_1       (sext             ) [ 000]
add_ln19          (add              ) [ 000]
t_1               (partselect       ) [ 000]
sext_ln19_2       (sext             ) [ 000]
store_ln96        (store            ) [ 000]
br_ln95           (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln87">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="z_vec_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_vec_coeffs"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="j_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="zext_ln87_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="10" slack="0"/>
<pin id="50" dir="0" index="1" bw="10" slack="0"/>
<pin id="51" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln87_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="z_vec_coeffs_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="10" slack="0"/>
<pin id="58" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_vec_coeffs_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="10" slack="1"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="0"/>
<pin id="66" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="67" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="69" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="z_vec_coeffs_load/1 store_ln96/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln0_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="9" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="j_1_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="9" slack="0"/>
<pin id="78" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="icmp_ln95_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="9" slack="0"/>
<pin id="81" dir="0" index="1" bw="9" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="add_ln95_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="9" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="zext_ln96_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="9" slack="0"/>
<pin id="93" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="add_ln96_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="0"/>
<pin id="97" dir="0" index="1" bw="9" slack="0"/>
<pin id="98" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln96_1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln95_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="9" slack="0"/>
<pin id="108" dir="0" index="1" bw="9" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="sext_ln96_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="mul_ln96_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="17" slack="0"/>
<pin id="118" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln96/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sext_ln15_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="49" slack="0"/>
<pin id="123" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln18_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="49" slack="0"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="t_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="27" slack="0"/>
<pin id="132" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sext_ln19_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="mul_ln19_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="24" slack="0"/>
<pin id="142" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="sext_ln19_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="55" slack="0"/>
<pin id="147" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln19_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="55" slack="0"/>
<pin id="151" dir="0" index="1" bw="49" slack="0"/>
<pin id="152" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="t_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="24" slack="0"/>
<pin id="157" dir="0" index="1" bw="56" slack="0"/>
<pin id="158" dir="0" index="2" bw="7" slack="0"/>
<pin id="159" dir="0" index="3" bw="7" slack="0"/>
<pin id="160" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="sext_ln19_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="24" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_2/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="j_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="0"/>
<pin id="172" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="180" class="1005" name="z_vec_coeffs_addr_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="1"/>
<pin id="182" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="z_vec_coeffs_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="26" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="70"><net_src comp="54" pin="3"/><net_sink comp="61" pin=2"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="76" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="76" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="76" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="48" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="91" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="95" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="110"><net_src comp="85" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="61" pin="7"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="115" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="139" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="121" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="149" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="168"><net_src comp="155" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="173"><net_src comp="44" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="183"><net_src comp="54" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="61" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: z_vec_coeffs | {2 }
 - Input state : 
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 : zext_ln87 | {1 }
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4 : z_vec_coeffs | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln95 : 2
		add_ln95 : 2
		br_ln95 : 3
		zext_ln96 : 2
		add_ln96 : 3
		zext_ln96_1 : 4
		z_vec_coeffs_addr : 5
		z_vec_coeffs_load : 6
		store_ln95 : 3
	State 2
		sext_ln96 : 1
		mul_ln96 : 2
		sext_ln15 : 3
		trunc_ln18 : 3
		t : 4
		sext_ln19 : 5
		mul_ln19 : 6
		sext_ln19_1 : 7
		add_ln19 : 8
		t_1 : 9
		sext_ln19_2 : 10
		store_ln96 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |       add_ln95_fu_85      |    0    |    0    |    16   |
|    add   |       add_ln96_fu_95      |    0    |    0    |    17   |
|          |      add_ln19_fu_149      |    0    |    0    |    62   |
|----------|---------------------------|---------|---------|---------|
|          |      mul_ln96_fu_115      |    2    |    0    |    21   |
|    mul   |          t_fu_129         |    3    |    0    |    21   |
|          |      mul_ln19_fu_139      |    2    |    0    |    21   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln95_fu_79      |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|   read   | zext_ln87_read_read_fu_48 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |      zext_ln96_fu_91      |    0    |    0    |    0    |
|          |     zext_ln96_1_fu_101    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      sext_ln96_fu_111     |    0    |    0    |    0    |
|          |      sext_ln15_fu_121     |    0    |    0    |    0    |
|   sext   |      sext_ln19_fu_135     |    0    |    0    |    0    |
|          |     sext_ln19_1_fu_145    |    0    |    0    |    0    |
|          |     sext_ln19_2_fu_165    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln18_fu_125     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|         t_1_fu_155        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    7    |    0    |   169   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        j_reg_170        |    9   |
|z_vec_coeffs_addr_reg_180|   10   |
+-------------------------+--------+
|          Total          |   19   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  1.324  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |    0   |   169  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   19   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    1   |   19   |   178  |
+-----------+--------+--------+--------+--------+
