// Generated by CIRCT 42e53322a
module decode_3_8_df(	// /tmp/tmp.US3RXCFqra/22273_Verilog_decoder_dataflow.cleaned.mlir:2:3
  input  [2:0] I,	// /tmp/tmp.US3RXCFqra/22273_Verilog_decoder_dataflow.cleaned.mlir:2:31
  input        En,	// /tmp/tmp.US3RXCFqra/22273_Verilog_decoder_dataflow.cleaned.mlir:2:43
  output [7:0] Y	// /tmp/tmp.US3RXCFqra/22273_Verilog_decoder_dataflow.cleaned.mlir:2:57
);

  wire _GEN = En & ~(I[0]);	// /tmp/tmp.US3RXCFqra/22273_Verilog_decoder_dataflow.cleaned.mlir:4:10, :5:10, :6:10
  wire _GEN_0 = _GEN & ~(I[1]);	// /tmp/tmp.US3RXCFqra/22273_Verilog_decoder_dataflow.cleaned.mlir:6:10, :7:10, :8:10, :9:10
  wire _GEN_1 = _GEN & I[1];	// /tmp/tmp.US3RXCFqra/22273_Verilog_decoder_dataflow.cleaned.mlir:6:10, :7:10, :14:11
  wire _GEN_2 = En & I[0];	// /tmp/tmp.US3RXCFqra/22273_Verilog_decoder_dataflow.cleaned.mlir:4:10, :18:11
  wire _GEN_3 = _GEN_2 & ~(I[1]);	// /tmp/tmp.US3RXCFqra/22273_Verilog_decoder_dataflow.cleaned.mlir:7:10, :8:10, :18:11, :20:11
  wire _GEN_4 = _GEN_2 & I[1];	// /tmp/tmp.US3RXCFqra/22273_Verilog_decoder_dataflow.cleaned.mlir:7:10, :18:11, :24:11
  assign Y =
    {_GEN_0 & ~(I[2]),
     _GEN_0 & I[2],
     _GEN_1 & ~(I[2]),
     _GEN_1 & I[2],
     _GEN_3 & ~(I[2]),
     _GEN_3 & I[2],
     _GEN_4 & ~(I[2]),
     _GEN_4 & I[2]};	// /tmp/tmp.US3RXCFqra/22273_Verilog_decoder_dataflow.cleaned.mlir:9:10, :10:10, :11:10, :12:10, :13:10, :14:11, :16:11, :17:11, :20:11, :22:11, :23:11, :24:11, :26:11, :27:11, :28:11, :29:5
endmodule

