Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Oct 17 11:26:25 2022
| Host         : LAPTOP-T2FRDGEF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file multi_cycle_cpu_display_control_sets_placed.rpt
| Design       : multi_cycle_cpu_display
| Device       : xc7a200t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    62 |
| Unused register locations in slices containing registers |   113 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             147 |           77 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              89 |           36 |
| Yes          | No                    | No                     |            1383 |          575 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             180 |           60 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                     Enable Signal                     |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/draw_block_number1         |                1 |              1 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/set_xy_valid_reg_n_0       | lcd_module/lcd_draw_module/draw_block_number1         |                1 |              4 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_value[3]_i_1_n_0        | lcd_module/touch_module/input_value[31]_i_1_n_0       |                2 |              4 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/display_count_y[4]_i_1_n_0 |                1 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_x_h[4]_i_1_n_0     | lcd_module/lcd_init_module/init_display_begin0        |                2 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/init_display_begin_reg_n_0 | lcd_module/lcd_init_module/init_display_begin0        |                5 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             | lcd_module/lcd_draw_module/draw_data[4]_i_1_n_0       |                3 |              5 |
|  cpu_clk               | cpu/ID_module/ID_over                                 | cpu/ID_module/ID_EXE_bus_r_reg[36]                    |                2 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_block_end             | lcd_module/lcd_draw_module/draw_block_number0         |                2 |              6 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/clk_count0                    |                2 |              6 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/display_count_x[7]_i_2_n_0 | lcd_module/lcd_draw_module/display_count_x[7]_i_1_n_0 |                2 |              8 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/send_byte[0]_i_1_n_0          |                                                       |                2 |              8 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/td_count_x[8]_i_2_n_0      | lcd_module/lcd_draw_module/td_count_x[8]_i_1_n_0      |                3 |              9 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/td_count_y0                |                5 |              9 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             |                                                       |                4 |             10 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_y0                 | lcd_module/lcd_init_module/init_display_begin0        |                6 |             10 |
|  cpu_clk               |                                                       |                                                       |                5 |             10 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/sel                        | lcd_module/lcd_init_module/init_rom_pc0               |                4 |             11 |
|  cpu_clk               | cpu/ID_module/ID_over                                 | cpu/ID_module/ID_EXE_bus_r_reg[105]                   |                2 |             16 |
|  lcd_module/clk_2_BUFG |                                                       |                                                       |               10 |             18 |
|  clk_IBUF_BUFG         |                                                       | display_valid0                                        |                9 |             20 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/rst_count0                    |                6 |             22 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/int_o_en_reg_0                |               12 |             26 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_value[31]_i_2_n_0       | lcd_module/touch_module/input_value[31]_i_1_n_0       |                4 |             28 |
|  cpu_clk               | cpu/rf_module/rf[6][31]_i_1_n_0                       |                                                       |               23 |             32 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_valid_OBUF              | cpu/IF_module/SR[0]                                   |                9 |             32 |
|  cpu_clk               | cpu/WB_module/pc_reg[31][0]                           | cpu/IF_module/SR[0]                                   |               13 |             32 |
|  cpu_clk               | cpu/rf_module/rf[7][31]_i_1_n_0                       |                                                       |               28 |             32 |
|  cpu_clk               | cpu/rf_module/rf[8][31]_i_1_n_0                       |                                                       |                9 |             32 |
|  cpu_clk               | cpu/rf_module/rf[9][31]_i_1_n_0                       |                                                       |               12 |             32 |
|  cpu_clk               | cpu/rf_module/rf                                      |                                                       |               22 |             32 |
|  cpu_clk               | cpu/rf_module/rf[10][31]_i_1_n_0                      |                                                       |                8 |             32 |
|  cpu_clk               | cpu/rf_module/rf[11][31]_i_1_n_0                      |                                                       |               20 |             32 |
|  cpu_clk               | cpu/rf_module/rf[12][31]_i_1_n_0                      |                                                       |                8 |             32 |
|  cpu_clk               | cpu/rf_module/rf[13][31]_i_1_n_0                      |                                                       |                6 |             32 |
|  cpu_clk               | cpu/rf_module/rf[14][31]_i_1_n_0                      |                                                       |               14 |             32 |
|  cpu_clk               | cpu/rf_module/rf[15][31]_i_1_n_0                      |                                                       |               24 |             32 |
|  cpu_clk               | cpu/rf_module/rf[16][31]_i_1_n_0                      |                                                       |               10 |             32 |
|  cpu_clk               | cpu/rf_module/rf[17][31]_i_1_n_0                      |                                                       |               10 |             32 |
|  cpu_clk               | cpu/rf_module/rf[18][31]_i_1_n_0                      |                                                       |               14 |             32 |
|  cpu_clk               | cpu/rf_module/rf[19][31]_i_1_n_0                      |                                                       |               19 |             32 |
|  cpu_clk               | cpu/rf_module/rf[1][31]_i_1_n_0                       |                                                       |               10 |             32 |
|  cpu_clk               | cpu/rf_module/rf[20][31]_i_1_n_0                      |                                                       |                8 |             32 |
|  cpu_clk               | cpu/rf_module/rf[21][31]_i_1_n_0                      |                                                       |               12 |             32 |
|  cpu_clk               | cpu/rf_module/rf[22][31]_i_1_n_0                      |                                                       |                9 |             32 |
|  cpu_clk               | cpu/rf_module/rf[23][31]_i_1_n_0                      |                                                       |               23 |             32 |
|  cpu_clk               | cpu/rf_module/rf[24][31]_i_1_n_0                      |                                                       |                5 |             32 |
|  cpu_clk               | cpu/rf_module/rf[25][31]_i_1_n_0                      |                                                       |               10 |             32 |
|  cpu_clk               | cpu/rf_module/rf[26][31]_i_1_n_0                      |                                                       |               11 |             32 |
|  cpu_clk               | cpu/rf_module/rf[27][31]_i_1_n_0                      |                                                       |               25 |             32 |
|  cpu_clk               | cpu/rf_module/rf[28][31]_i_1_n_0                      |                                                       |               12 |             32 |
|  cpu_clk               | cpu/rf_module/rf[29][31]_i_1_n_0                      |                                                       |               10 |             32 |
|  cpu_clk               | cpu/rf_module/rf[2][31]_i_1_n_0                       |                                                       |               17 |             32 |
|  cpu_clk               | cpu/rf_module/rf[30][31]_i_1_n_0                      |                                                       |               10 |             32 |
|  cpu_clk               | cpu/rf_module/rf[3][31]_i_1_n_0                       |                                                       |               17 |             32 |
|  cpu_clk               | cpu/rf_module/rf[4][31]_i_1_n_0                       |                                                       |               12 |             32 |
|  cpu_clk               | cpu/rf_module/rf[5][31]_i_1_n_0                       |                                                       |               14 |             32 |
|  cpu_clk               | cpu/IF_module/IF_over                                 |                                                       |               21 |             68 |
|  cpu_clk               | cpu/MEM_module/E[0]                                   |                                                       |               26 |             70 |
|  cpu_clk               | cpu/EXE_valid                                         |                                                       |               42 |            106 |
|  clk_IBUF_BUFG         |                                                       |                                                       |               62 |            119 |
|  cpu_clk               | cpu/ID_module/ID_over                                 |                                                       |               48 |            129 |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     2 |
| 5      |                     5 |
| 6      |                     2 |
| 8      |                     2 |
| 9      |                     2 |
| 10     |                     3 |
| 11     |                     1 |
| 16+    |                    44 |
+--------+-----------------------+


