
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14.v
# synth_design -part xc7z020clg484-3 -top shift_register_group_18_48_14 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top shift_register_group_18_48_14 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 83389 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 26.895 ; free physical = 246025 ; free virtual = 313771
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_48_14' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14.v:3]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_14' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14.v:490]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_14' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14.v:490]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_48_14' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 246014 ; free virtual = 313761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 246013 ; free virtual = 313759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 80.660 ; free physical = 246012 ; free virtual = 313759
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 88.660 ; free physical = 246008 ; free virtual = 313755
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 672   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module shift_register_unit_18_14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1695.863 ; gain = 222.227 ; free physical = 245577 ; free virtual = 313329
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1695.867 ; gain = 222.230 ; free physical = 246622 ; free virtual = 314369
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1713.926 ; gain = 240.289 ; free physical = 246626 ; free virtual = 314373
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.930 ; gain = 240.293 ; free physical = 246626 ; free virtual = 314373
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.930 ; gain = 240.293 ; free physical = 246626 ; free virtual = 314373
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.930 ; gain = 240.293 ; free physical = 246626 ; free virtual = 314373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.930 ; gain = 240.293 ; free physical = 246626 ; free virtual = 314373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.930 ; gain = 240.293 ; free physical = 246622 ; free virtual = 314369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.930 ; gain = 240.293 ; free physical = 246622 ; free virtual = 314369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                   | RTL Name                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_0/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_1/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_2/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_3/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_4/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_5/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_6/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_7/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_8/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_9/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_10/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_11/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_12/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_13/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_14/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_15/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_16/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_17/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_18/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_19/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_20/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_21/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_22/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_23/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_24/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_25/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_26/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_27/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_28/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_29/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_30/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_31/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_32/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_33/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_34/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_35/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_36/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_37/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_38/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_39/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_40/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_41/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_42/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_43/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_44/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_45/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_46/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_14 | shift_register_unit_18_14_inst_47/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
+------------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT2   |   864|
|2     |SRL16E |   864|
|3     |FDRE   |  1741|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |  3469|
|2     |  shift_register_unit_18_14_inst_0  |shift_register_unit_18_14    |    85|
|3     |  shift_register_unit_18_14_inst_1  |shift_register_unit_18_14_0  |    72|
|4     |  shift_register_unit_18_14_inst_10 |shift_register_unit_18_14_1  |    72|
|5     |  shift_register_unit_18_14_inst_11 |shift_register_unit_18_14_2  |    72|
|6     |  shift_register_unit_18_14_inst_12 |shift_register_unit_18_14_3  |    72|
|7     |  shift_register_unit_18_14_inst_13 |shift_register_unit_18_14_4  |    72|
|8     |  shift_register_unit_18_14_inst_14 |shift_register_unit_18_14_5  |    72|
|9     |  shift_register_unit_18_14_inst_15 |shift_register_unit_18_14_6  |    72|
|10    |  shift_register_unit_18_14_inst_16 |shift_register_unit_18_14_7  |    72|
|11    |  shift_register_unit_18_14_inst_17 |shift_register_unit_18_14_8  |    72|
|12    |  shift_register_unit_18_14_inst_18 |shift_register_unit_18_14_9  |    72|
|13    |  shift_register_unit_18_14_inst_19 |shift_register_unit_18_14_10 |    72|
|14    |  shift_register_unit_18_14_inst_2  |shift_register_unit_18_14_11 |    72|
|15    |  shift_register_unit_18_14_inst_20 |shift_register_unit_18_14_12 |    72|
|16    |  shift_register_unit_18_14_inst_21 |shift_register_unit_18_14_13 |    72|
|17    |  shift_register_unit_18_14_inst_22 |shift_register_unit_18_14_14 |    72|
|18    |  shift_register_unit_18_14_inst_23 |shift_register_unit_18_14_15 |    72|
|19    |  shift_register_unit_18_14_inst_24 |shift_register_unit_18_14_16 |    72|
|20    |  shift_register_unit_18_14_inst_25 |shift_register_unit_18_14_17 |    72|
|21    |  shift_register_unit_18_14_inst_26 |shift_register_unit_18_14_18 |    72|
|22    |  shift_register_unit_18_14_inst_27 |shift_register_unit_18_14_19 |    72|
|23    |  shift_register_unit_18_14_inst_28 |shift_register_unit_18_14_20 |    72|
|24    |  shift_register_unit_18_14_inst_29 |shift_register_unit_18_14_21 |    72|
|25    |  shift_register_unit_18_14_inst_3  |shift_register_unit_18_14_22 |    72|
|26    |  shift_register_unit_18_14_inst_30 |shift_register_unit_18_14_23 |    72|
|27    |  shift_register_unit_18_14_inst_31 |shift_register_unit_18_14_24 |    72|
|28    |  shift_register_unit_18_14_inst_32 |shift_register_unit_18_14_25 |    72|
|29    |  shift_register_unit_18_14_inst_33 |shift_register_unit_18_14_26 |    72|
|30    |  shift_register_unit_18_14_inst_34 |shift_register_unit_18_14_27 |    72|
|31    |  shift_register_unit_18_14_inst_35 |shift_register_unit_18_14_28 |    72|
|32    |  shift_register_unit_18_14_inst_36 |shift_register_unit_18_14_29 |    72|
|33    |  shift_register_unit_18_14_inst_37 |shift_register_unit_18_14_30 |    72|
|34    |  shift_register_unit_18_14_inst_38 |shift_register_unit_18_14_31 |    72|
|35    |  shift_register_unit_18_14_inst_39 |shift_register_unit_18_14_32 |    72|
|36    |  shift_register_unit_18_14_inst_4  |shift_register_unit_18_14_33 |    72|
|37    |  shift_register_unit_18_14_inst_40 |shift_register_unit_18_14_34 |    72|
|38    |  shift_register_unit_18_14_inst_41 |shift_register_unit_18_14_35 |    72|
|39    |  shift_register_unit_18_14_inst_42 |shift_register_unit_18_14_36 |    72|
|40    |  shift_register_unit_18_14_inst_43 |shift_register_unit_18_14_37 |    72|
|41    |  shift_register_unit_18_14_inst_44 |shift_register_unit_18_14_38 |    72|
|42    |  shift_register_unit_18_14_inst_45 |shift_register_unit_18_14_39 |    72|
|43    |  shift_register_unit_18_14_inst_46 |shift_register_unit_18_14_40 |    72|
|44    |  shift_register_unit_18_14_inst_47 |shift_register_unit_18_14_41 |    72|
|45    |  shift_register_unit_18_14_inst_5  |shift_register_unit_18_14_42 |    72|
|46    |  shift_register_unit_18_14_inst_6  |shift_register_unit_18_14_43 |    72|
|47    |  shift_register_unit_18_14_inst_7  |shift_register_unit_18_14_44 |    72|
|48    |  shift_register_unit_18_14_inst_8  |shift_register_unit_18_14_45 |    72|
|49    |  shift_register_unit_18_14_inst_9  |shift_register_unit_18_14_46 |    72|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.930 ; gain = 240.293 ; free physical = 246622 ; free virtual = 314369
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.930 ; gain = 240.293 ; free physical = 246621 ; free virtual = 314368
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.934 ; gain = 240.293 ; free physical = 246621 ; free virtual = 314368
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1838.102 ; gain = 0.000 ; free physical = 246473 ; free virtual = 314220
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1838.102 ; gain = 364.562 ; free physical = 246518 ; free virtual = 314265
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.762 ; gain = 570.660 ; free physical = 245805 ; free virtual = 313552
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.762 ; gain = 0.000 ; free physical = 245805 ; free virtual = 313552
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2432.773 ; gain = 0.000 ; free physical = 245793 ; free virtual = 313544
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2538.035 ; gain = 0.004 ; free physical = 246743 ; free virtual = 314490

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: a5e86d7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.035 ; gain = 0.000 ; free physical = 246740 ; free virtual = 314487

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a5e86d7b

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2538.035 ; gain = 0.000 ; free physical = 246732 ; free virtual = 314479
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a5e86d7b

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2538.035 ; gain = 0.000 ; free physical = 246730 ; free virtual = 314477
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a5e86d7b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2538.035 ; gain = 0.000 ; free physical = 246729 ; free virtual = 314476
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a5e86d7b

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2538.035 ; gain = 0.000 ; free physical = 246729 ; free virtual = 314476
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a5e86d7b

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2538.035 ; gain = 0.000 ; free physical = 246653 ; free virtual = 314400
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a5e86d7b

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2538.035 ; gain = 0.000 ; free physical = 246638 ; free virtual = 314385
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.035 ; gain = 0.000 ; free physical = 246629 ; free virtual = 314376
Ending Logic Optimization Task | Checksum: a5e86d7b

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2538.035 ; gain = 0.000 ; free physical = 246626 ; free virtual = 314373

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a5e86d7b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2538.035 ; gain = 0.000 ; free physical = 246639 ; free virtual = 314386

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a5e86d7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.035 ; gain = 0.000 ; free physical = 246679 ; free virtual = 314426

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.035 ; gain = 0.000 ; free physical = 246687 ; free virtual = 314434
Ending Netlist Obfuscation Task | Checksum: a5e86d7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.035 ; gain = 0.000 ; free physical = 246678 ; free virtual = 314425
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2538.035 ; gain = 0.004 ; free physical = 246667 ; free virtual = 314414
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: a5e86d7b
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module shift_register_group_18_48_14 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2570.031 ; gain = 0.000 ; free physical = 246535 ; free virtual = 314282
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2570.031 ; gain = 0.000 ; free physical = 246529 ; free virtual = 314276
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.835 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2570.031 ; gain = 0.000 ; free physical = 246612 ; free virtual = 314359
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2759.195 ; gain = 189.164 ; free physical = 246611 ; free virtual = 314358
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2759.195 ; gain = 189.164 ; free physical = 246611 ; free virtual = 314358

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246620 ; free virtual = 314367


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design shift_register_group_18_48_14 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1741
Number of SRLs augmented: 0  newly gated: 0 Total: 864
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: a5e86d7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246619 ; free virtual = 314366
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: a5e86d7b
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2759.195 ; gain = 221.160 ; free physical = 246621 ; free virtual = 314369
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27900096 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a5e86d7b

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246651 ; free virtual = 314398
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: a5e86d7b

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246647 ; free virtual = 314394
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: a5e86d7b

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246646 ; free virtual = 314393
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: a5e86d7b

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246645 ; free virtual = 314392
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: a5e86d7b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246644 ; free virtual = 314391

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246644 ; free virtual = 314391
Ending Netlist Obfuscation Task | Checksum: a5e86d7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246644 ; free virtual = 314391
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246229 ; free virtual = 313976
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a2321a69

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246229 ; free virtual = 313976
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246228 ; free virtual = 313975

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d327dcfb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246187 ; free virtual = 313934

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: db8749c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246161 ; free virtual = 313908

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: db8749c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246161 ; free virtual = 313907
Phase 1 Placer Initialization | Checksum: db8749c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246159 ; free virtual = 313905

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a9a05358

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246166 ; free virtual = 313913

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246135 ; free virtual = 313882

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1522cbbed

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246129 ; free virtual = 313877
Phase 2 Global Placement | Checksum: 1d039746f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246122 ; free virtual = 313869

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d039746f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246119 ; free virtual = 313865

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a7bbe8a4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246054 ; free virtual = 313802

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b279970d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246041 ; free virtual = 313789

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 106373d25

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246067 ; free virtual = 313815

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a4cef5a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245889 ; free virtual = 313637

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a4cef5a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245849 ; free virtual = 313597

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e249679e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245831 ; free virtual = 313579
Phase 3 Detail Placement | Checksum: 1e249679e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245815 ; free virtual = 313563

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12c1e393a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 12c1e393a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245793 ; free virtual = 313541
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.294. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1934d6316

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245789 ; free virtual = 313537
Phase 4.1 Post Commit Optimization | Checksum: 1934d6316

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245781 ; free virtual = 313530

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1934d6316

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245781 ; free virtual = 313530

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1934d6316

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245776 ; free virtual = 313527

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245776 ; free virtual = 313527
Phase 4.4 Final Placement Cleanup | Checksum: 16e1e18da

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245786 ; free virtual = 313537
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16e1e18da

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245788 ; free virtual = 313539
Ending Placer Task | Checksum: dd95c282

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245802 ; free virtual = 313553
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245801 ; free virtual = 313551
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245763 ; free virtual = 313514
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245748 ; free virtual = 313498
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245677 ; free virtual = 313430
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2f9d2fc3 ConstDB: 0 ShapeSum: adf892bf RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "in_12[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_17[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_17[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_17[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_17[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_21[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_21[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_21[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_21[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_36[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_36[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_36[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_36[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_36[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_36[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_36[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_36[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_36[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_36[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_36[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_36[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_36[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_36[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_36[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_36[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_42[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_42[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_42[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_42[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_42[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_42[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_42[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_42[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_42[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_42[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_42[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_42[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_42[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_42[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_42[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_42[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_40[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_40[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_40[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_40[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_41[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_41[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_41[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_41[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_41[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_41[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_41[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_41[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_41[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_41[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_41[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_41[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_41[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_41[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_41[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_41[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_45[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_45[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_45[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_45[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_45[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_45[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_45[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_45[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_45[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_45[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_45[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_45[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_45[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_45[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_45[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_45[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_35[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_35[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_35[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_35[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_35[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_35[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_35[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_35[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_35[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_35[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_35[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_35[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_35[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_35[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_35[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_35[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_40[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_40[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 4c9b7acf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245989 ; free virtual = 313736
Post Restoration Checksum: NetGraph: 793850e NumContArr: 4507f5c1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4c9b7acf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246010 ; free virtual = 313757

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 4c9b7acf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246006 ; free virtual = 313752

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 4c9b7acf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 246006 ; free virtual = 313752
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: fcfe3ce0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245987 ; free virtual = 313734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.434  | TNS=0.000  | WHS=0.086  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 10fd44a74

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245945 ; free virtual = 313692

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c8c0f58e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245926 ; free virtual = 313673

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.665  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1803a95c4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245913 ; free virtual = 313660
Phase 4 Rip-up And Reroute | Checksum: 1803a95c4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245913 ; free virtual = 313660

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1803a95c4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245910 ; free virtual = 313657

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1803a95c4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245913 ; free virtual = 313660
Phase 5 Delay and Skew Optimization | Checksum: 1803a95c4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245924 ; free virtual = 313671

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18cc6534a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245917 ; free virtual = 313664
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.665  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18cc6534a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245917 ; free virtual = 313664
Phase 6 Post Hold Fix | Checksum: 18cc6534a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245915 ; free virtual = 313662

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0119602 %
  Global Horizontal Routing Utilization  = 0.0131001 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18cc6534a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245912 ; free virtual = 313659

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18cc6534a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245910 ; free virtual = 313657

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e9ce4371

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245904 ; free virtual = 313651

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.665  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e9ce4371

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245904 ; free virtual = 313651
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245938 ; free virtual = 313685

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245938 ; free virtual = 313684
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245945 ; free virtual = 313692
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245936 ; free virtual = 313685
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2759.195 ; gain = 0.000 ; free physical = 245922 ; free virtual = 313674
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2910.395 ; gain = 0.000 ; free physical = 245566 ; free virtual = 313313
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 23:09:19 2022...
