
Remote_STM32F411CEU6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d220  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  0800d3c0  0800d3c0  0000e3c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d600  0800d600  0000f150  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d600  0800d600  0000e600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d608  0800d608  0000f150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d608  0800d608  0000e608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d60c  0800d60c  0000e60c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000150  20000000  0800d610  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006968  20000150  0800d760  0000f150  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006ab8  0800d760  0000fab8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f150  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a36d  00000000  00000000  0000f180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005de8  00000000  00000000  000394ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000023d8  00000000  00000000  0003f2d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001bd2  00000000  00000000  000416b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007b27  00000000  00000000  00043282  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002b255  00000000  00000000  0004ada9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ae5e4  00000000  00000000  00075ffe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001245e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009b20  00000000  00000000  00124628  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  0012e148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000150 	.word	0x20000150
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d3a8 	.word	0x0800d3a8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000154 	.word	0x20000154
 80001dc:	0800d3a8 	.word	0x0800d3a8

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b988 	b.w	8000508 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	468e      	mov	lr, r1
 8000218:	4604      	mov	r4, r0
 800021a:	4688      	mov	r8, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d962      	bls.n	80002ec <__udivmoddi4+0xdc>
 8000226:	fab2 f682 	clz	r6, r2
 800022a:	b14e      	cbz	r6, 8000240 <__udivmoddi4+0x30>
 800022c:	f1c6 0320 	rsb	r3, r6, #32
 8000230:	fa01 f806 	lsl.w	r8, r1, r6
 8000234:	fa20 f303 	lsr.w	r3, r0, r3
 8000238:	40b7      	lsls	r7, r6
 800023a:	ea43 0808 	orr.w	r8, r3, r8
 800023e:	40b4      	lsls	r4, r6
 8000240:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000244:	fa1f fc87 	uxth.w	ip, r7
 8000248:	fbb8 f1fe 	udiv	r1, r8, lr
 800024c:	0c23      	lsrs	r3, r4, #16
 800024e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000252:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000256:	fb01 f20c 	mul.w	r2, r1, ip
 800025a:	429a      	cmp	r2, r3
 800025c:	d909      	bls.n	8000272 <__udivmoddi4+0x62>
 800025e:	18fb      	adds	r3, r7, r3
 8000260:	f101 30ff 	add.w	r0, r1, #4294967295
 8000264:	f080 80ea 	bcs.w	800043c <__udivmoddi4+0x22c>
 8000268:	429a      	cmp	r2, r3
 800026a:	f240 80e7 	bls.w	800043c <__udivmoddi4+0x22c>
 800026e:	3902      	subs	r1, #2
 8000270:	443b      	add	r3, r7
 8000272:	1a9a      	subs	r2, r3, r2
 8000274:	b2a3      	uxth	r3, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000282:	fb00 fc0c 	mul.w	ip, r0, ip
 8000286:	459c      	cmp	ip, r3
 8000288:	d909      	bls.n	800029e <__udivmoddi4+0x8e>
 800028a:	18fb      	adds	r3, r7, r3
 800028c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000290:	f080 80d6 	bcs.w	8000440 <__udivmoddi4+0x230>
 8000294:	459c      	cmp	ip, r3
 8000296:	f240 80d3 	bls.w	8000440 <__udivmoddi4+0x230>
 800029a:	443b      	add	r3, r7
 800029c:	3802      	subs	r0, #2
 800029e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a2:	eba3 030c 	sub.w	r3, r3, ip
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11d      	cbz	r5, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40f3      	lsrs	r3, r6
 80002ac:	2200      	movs	r2, #0
 80002ae:	e9c5 3200 	strd	r3, r2, [r5]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d905      	bls.n	80002c6 <__udivmoddi4+0xb6>
 80002ba:	b10d      	cbz	r5, 80002c0 <__udivmoddi4+0xb0>
 80002bc:	e9c5 0100 	strd	r0, r1, [r5]
 80002c0:	2100      	movs	r1, #0
 80002c2:	4608      	mov	r0, r1
 80002c4:	e7f5      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002c6:	fab3 f183 	clz	r1, r3
 80002ca:	2900      	cmp	r1, #0
 80002cc:	d146      	bne.n	800035c <__udivmoddi4+0x14c>
 80002ce:	4573      	cmp	r3, lr
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xc8>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 8105 	bhi.w	80004e2 <__udivmoddi4+0x2d2>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb6e 0203 	sbc.w	r2, lr, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4690      	mov	r8, r2
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d0e5      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002e6:	e9c5 4800 	strd	r4, r8, [r5]
 80002ea:	e7e2      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f000 8090 	beq.w	8000412 <__udivmoddi4+0x202>
 80002f2:	fab2 f682 	clz	r6, r2
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	f040 80a4 	bne.w	8000444 <__udivmoddi4+0x234>
 80002fc:	1a8a      	subs	r2, r1, r2
 80002fe:	0c03      	lsrs	r3, r0, #16
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	b280      	uxth	r0, r0
 8000306:	b2bc      	uxth	r4, r7
 8000308:	2101      	movs	r1, #1
 800030a:	fbb2 fcfe 	udiv	ip, r2, lr
 800030e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000316:	fb04 f20c 	mul.w	r2, r4, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d907      	bls.n	800032e <__udivmoddi4+0x11e>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000324:	d202      	bcs.n	800032c <__udivmoddi4+0x11c>
 8000326:	429a      	cmp	r2, r3
 8000328:	f200 80e0 	bhi.w	80004ec <__udivmoddi4+0x2dc>
 800032c:	46c4      	mov	ip, r8
 800032e:	1a9b      	subs	r3, r3, r2
 8000330:	fbb3 f2fe 	udiv	r2, r3, lr
 8000334:	fb0e 3312 	mls	r3, lr, r2, r3
 8000338:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800033c:	fb02 f404 	mul.w	r4, r2, r4
 8000340:	429c      	cmp	r4, r3
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x144>
 8000344:	18fb      	adds	r3, r7, r3
 8000346:	f102 30ff 	add.w	r0, r2, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x142>
 800034c:	429c      	cmp	r4, r3
 800034e:	f200 80ca 	bhi.w	80004e6 <__udivmoddi4+0x2d6>
 8000352:	4602      	mov	r2, r0
 8000354:	1b1b      	subs	r3, r3, r4
 8000356:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0x98>
 800035c:	f1c1 0620 	rsb	r6, r1, #32
 8000360:	408b      	lsls	r3, r1
 8000362:	fa22 f706 	lsr.w	r7, r2, r6
 8000366:	431f      	orrs	r7, r3
 8000368:	fa0e f401 	lsl.w	r4, lr, r1
 800036c:	fa20 f306 	lsr.w	r3, r0, r6
 8000370:	fa2e fe06 	lsr.w	lr, lr, r6
 8000374:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000378:	4323      	orrs	r3, r4
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	fa1f fc87 	uxth.w	ip, r7
 8000382:	fbbe f0f9 	udiv	r0, lr, r9
 8000386:	0c1c      	lsrs	r4, r3, #16
 8000388:	fb09 ee10 	mls	lr, r9, r0, lr
 800038c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000390:	fb00 fe0c 	mul.w	lr, r0, ip
 8000394:	45a6      	cmp	lr, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	d909      	bls.n	80003b0 <__udivmoddi4+0x1a0>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 3aff 	add.w	sl, r0, #4294967295
 80003a2:	f080 809c 	bcs.w	80004de <__udivmoddi4+0x2ce>
 80003a6:	45a6      	cmp	lr, r4
 80003a8:	f240 8099 	bls.w	80004de <__udivmoddi4+0x2ce>
 80003ac:	3802      	subs	r0, #2
 80003ae:	443c      	add	r4, r7
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	fa1f fe83 	uxth.w	lr, r3
 80003b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003bc:	fb09 4413 	mls	r4, r9, r3, r4
 80003c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c8:	45a4      	cmp	ip, r4
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1ce>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80003d2:	f080 8082 	bcs.w	80004da <__udivmoddi4+0x2ca>
 80003d6:	45a4      	cmp	ip, r4
 80003d8:	d97f      	bls.n	80004da <__udivmoddi4+0x2ca>
 80003da:	3b02      	subs	r3, #2
 80003dc:	443c      	add	r4, r7
 80003de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003ea:	4564      	cmp	r4, ip
 80003ec:	4673      	mov	r3, lr
 80003ee:	46e1      	mov	r9, ip
 80003f0:	d362      	bcc.n	80004b8 <__udivmoddi4+0x2a8>
 80003f2:	d05f      	beq.n	80004b4 <__udivmoddi4+0x2a4>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x1fe>
 80003f6:	ebb8 0203 	subs.w	r2, r8, r3
 80003fa:	eb64 0409 	sbc.w	r4, r4, r9
 80003fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000402:	fa22 f301 	lsr.w	r3, r2, r1
 8000406:	431e      	orrs	r6, r3
 8000408:	40cc      	lsrs	r4, r1
 800040a:	e9c5 6400 	strd	r6, r4, [r5]
 800040e:	2100      	movs	r1, #0
 8000410:	e74f      	b.n	80002b2 <__udivmoddi4+0xa2>
 8000412:	fbb1 fcf2 	udiv	ip, r1, r2
 8000416:	0c01      	lsrs	r1, r0, #16
 8000418:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800041c:	b280      	uxth	r0, r0
 800041e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000422:	463b      	mov	r3, r7
 8000424:	4638      	mov	r0, r7
 8000426:	463c      	mov	r4, r7
 8000428:	46b8      	mov	r8, r7
 800042a:	46be      	mov	lr, r7
 800042c:	2620      	movs	r6, #32
 800042e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000432:	eba2 0208 	sub.w	r2, r2, r8
 8000436:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800043a:	e766      	b.n	800030a <__udivmoddi4+0xfa>
 800043c:	4601      	mov	r1, r0
 800043e:	e718      	b.n	8000272 <__udivmoddi4+0x62>
 8000440:	4610      	mov	r0, r2
 8000442:	e72c      	b.n	800029e <__udivmoddi4+0x8e>
 8000444:	f1c6 0220 	rsb	r2, r6, #32
 8000448:	fa2e f302 	lsr.w	r3, lr, r2
 800044c:	40b7      	lsls	r7, r6
 800044e:	40b1      	lsls	r1, r6
 8000450:	fa20 f202 	lsr.w	r2, r0, r2
 8000454:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000458:	430a      	orrs	r2, r1
 800045a:	fbb3 f8fe 	udiv	r8, r3, lr
 800045e:	b2bc      	uxth	r4, r7
 8000460:	fb0e 3318 	mls	r3, lr, r8, r3
 8000464:	0c11      	lsrs	r1, r2, #16
 8000466:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046a:	fb08 f904 	mul.w	r9, r8, r4
 800046e:	40b0      	lsls	r0, r6
 8000470:	4589      	cmp	r9, r1
 8000472:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000476:	b280      	uxth	r0, r0
 8000478:	d93e      	bls.n	80004f8 <__udivmoddi4+0x2e8>
 800047a:	1879      	adds	r1, r7, r1
 800047c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000480:	d201      	bcs.n	8000486 <__udivmoddi4+0x276>
 8000482:	4589      	cmp	r9, r1
 8000484:	d81f      	bhi.n	80004c6 <__udivmoddi4+0x2b6>
 8000486:	eba1 0109 	sub.w	r1, r1, r9
 800048a:	fbb1 f9fe 	udiv	r9, r1, lr
 800048e:	fb09 f804 	mul.w	r8, r9, r4
 8000492:	fb0e 1119 	mls	r1, lr, r9, r1
 8000496:	b292      	uxth	r2, r2
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	4542      	cmp	r2, r8
 800049e:	d229      	bcs.n	80004f4 <__udivmoddi4+0x2e4>
 80004a0:	18ba      	adds	r2, r7, r2
 80004a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004a6:	d2c4      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d2c2      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004ac:	f1a9 0102 	sub.w	r1, r9, #2
 80004b0:	443a      	add	r2, r7
 80004b2:	e7be      	b.n	8000432 <__udivmoddi4+0x222>
 80004b4:	45f0      	cmp	r8, lr
 80004b6:	d29d      	bcs.n	80003f4 <__udivmoddi4+0x1e4>
 80004b8:	ebbe 0302 	subs.w	r3, lr, r2
 80004bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004c0:	3801      	subs	r0, #1
 80004c2:	46e1      	mov	r9, ip
 80004c4:	e796      	b.n	80003f4 <__udivmoddi4+0x1e4>
 80004c6:	eba7 0909 	sub.w	r9, r7, r9
 80004ca:	4449      	add	r1, r9
 80004cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d4:	fb09 f804 	mul.w	r8, r9, r4
 80004d8:	e7db      	b.n	8000492 <__udivmoddi4+0x282>
 80004da:	4673      	mov	r3, lr
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1ce>
 80004de:	4650      	mov	r0, sl
 80004e0:	e766      	b.n	80003b0 <__udivmoddi4+0x1a0>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e6fd      	b.n	80002e2 <__udivmoddi4+0xd2>
 80004e6:	443b      	add	r3, r7
 80004e8:	3a02      	subs	r2, #2
 80004ea:	e733      	b.n	8000354 <__udivmoddi4+0x144>
 80004ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f0:	443b      	add	r3, r7
 80004f2:	e71c      	b.n	800032e <__udivmoddi4+0x11e>
 80004f4:	4649      	mov	r1, r9
 80004f6:	e79c      	b.n	8000432 <__udivmoddi4+0x222>
 80004f8:	eba1 0109 	sub.w	r1, r1, r9
 80004fc:	46c4      	mov	ip, r8
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fb09 f804 	mul.w	r8, r9, r4
 8000506:	e7c4      	b.n	8000492 <__udivmoddi4+0x282>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000510:	f001 fc04 	bl	8001d1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000514:	f000 f84a 	bl	80005ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000518:	f000 f9f6 	bl	8000908 <MX_GPIO_Init>
  MX_DMA_Init();
 800051c:	f000 f9d4 	bl	80008c8 <MX_DMA_Init>
  MX_SPI1_Init();
 8000520:	f000 f972 	bl	8000808 <MX_SPI1_Init>
  MX_I2C1_Init();
 8000524:	f000 f942 	bl	80007ac <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000528:	f000 f9a4 	bl	8000874 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800052c:	f000 f8a6 	bl	800067c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000530:	f009 fb88 	bl	8009c44 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000534:	4a11      	ldr	r2, [pc, #68]	@ (800057c <main+0x70>)
 8000536:	2100      	movs	r1, #0
 8000538:	4811      	ldr	r0, [pc, #68]	@ (8000580 <main+0x74>)
 800053a:	f009 fbcd 	bl	8009cd8 <osThreadNew>
 800053e:	4603      	mov	r3, r0
 8000540:	4a10      	ldr	r2, [pc, #64]	@ (8000584 <main+0x78>)
 8000542:	6013      	str	r3, [r2, #0]

  /* creation of send_usb_data */
  send_usb_dataHandle = osThreadNew(send_usb_data_func, NULL, &send_usb_data_attributes);
 8000544:	4a10      	ldr	r2, [pc, #64]	@ (8000588 <main+0x7c>)
 8000546:	2100      	movs	r1, #0
 8000548:	4810      	ldr	r0, [pc, #64]	@ (800058c <main+0x80>)
 800054a:	f009 fbc5 	bl	8009cd8 <osThreadNew>
 800054e:	4603      	mov	r3, r0
 8000550:	4a0f      	ldr	r2, [pc, #60]	@ (8000590 <main+0x84>)
 8000552:	6013      	str	r3, [r2, #0]

  /* creation of read_nrf */
  read_nrfHandle = osThreadNew(read_nrf_func, NULL, &read_nrf_attributes);
 8000554:	4a0f      	ldr	r2, [pc, #60]	@ (8000594 <main+0x88>)
 8000556:	2100      	movs	r1, #0
 8000558:	480f      	ldr	r0, [pc, #60]	@ (8000598 <main+0x8c>)
 800055a:	f009 fbbd 	bl	8009cd8 <osThreadNew>
 800055e:	4603      	mov	r3, r0
 8000560:	4a0e      	ldr	r2, [pc, #56]	@ (800059c <main+0x90>)
 8000562:	6013      	str	r3, [r2, #0]

  /* creation of send_nrf */
  send_nrfHandle = osThreadNew(send_nrf_func, NULL, &send_nrf_attributes);
 8000564:	4a0e      	ldr	r2, [pc, #56]	@ (80005a0 <main+0x94>)
 8000566:	2100      	movs	r1, #0
 8000568:	480e      	ldr	r0, [pc, #56]	@ (80005a4 <main+0x98>)
 800056a:	f009 fbb5 	bl	8009cd8 <osThreadNew>
 800056e:	4603      	mov	r3, r0
 8000570:	4a0d      	ldr	r2, [pc, #52]	@ (80005a8 <main+0x9c>)
 8000572:	6013      	str	r3, [r2, #0]

  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000574:	f009 fb8a 	bl	8009c8c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000578:	bf00      	nop
 800057a:	e7fd      	b.n	8000578 <main+0x6c>
 800057c:	0800d538 	.word	0x0800d538
 8000580:	08000a8d 	.word	0x08000a8d
 8000584:	20000308 	.word	0x20000308
 8000588:	0800d55c 	.word	0x0800d55c
 800058c:	08000ab9 	.word	0x08000ab9
 8000590:	2000030c 	.word	0x2000030c
 8000594:	0800d580 	.word	0x0800d580
 8000598:	08000ac9 	.word	0x08000ac9
 800059c:	20000310 	.word	0x20000310
 80005a0:	0800d5a4 	.word	0x0800d5a4
 80005a4:	08000ad9 	.word	0x08000ad9
 80005a8:	20000314 	.word	0x20000314

080005ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b094      	sub	sp, #80	@ 0x50
 80005b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005b2:	f107 0320 	add.w	r3, r7, #32
 80005b6:	2230      	movs	r2, #48	@ 0x30
 80005b8:	2100      	movs	r1, #0
 80005ba:	4618      	mov	r0, r3
 80005bc:	f00c fe04 	bl	800d1c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c0:	f107 030c 	add.w	r3, r7, #12
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]
 80005ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005d0:	2300      	movs	r3, #0
 80005d2:	60bb      	str	r3, [r7, #8]
 80005d4:	4b27      	ldr	r3, [pc, #156]	@ (8000674 <SystemClock_Config+0xc8>)
 80005d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005d8:	4a26      	ldr	r2, [pc, #152]	@ (8000674 <SystemClock_Config+0xc8>)
 80005da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005de:	6413      	str	r3, [r2, #64]	@ 0x40
 80005e0:	4b24      	ldr	r3, [pc, #144]	@ (8000674 <SystemClock_Config+0xc8>)
 80005e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005e8:	60bb      	str	r3, [r7, #8]
 80005ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005ec:	2300      	movs	r3, #0
 80005ee:	607b      	str	r3, [r7, #4]
 80005f0:	4b21      	ldr	r3, [pc, #132]	@ (8000678 <SystemClock_Config+0xcc>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a20      	ldr	r2, [pc, #128]	@ (8000678 <SystemClock_Config+0xcc>)
 80005f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005fa:	6013      	str	r3, [r2, #0]
 80005fc:	4b1e      	ldr	r3, [pc, #120]	@ (8000678 <SystemClock_Config+0xcc>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000604:	607b      	str	r3, [r7, #4]
 8000606:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000608:	2301      	movs	r3, #1
 800060a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800060c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000610:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000612:	2302      	movs	r3, #2
 8000614:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000616:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800061a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800061c:	2319      	movs	r3, #25
 800061e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000620:	23c0      	movs	r3, #192	@ 0xc0
 8000622:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000624:	2302      	movs	r3, #2
 8000626:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000628:	2304      	movs	r3, #4
 800062a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800062c:	f107 0320 	add.w	r3, r7, #32
 8000630:	4618      	mov	r0, r3
 8000632:	f004 fabb 	bl	8004bac <HAL_RCC_OscConfig>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800063c:	f000 fa63 	bl	8000b06 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000640:	230f      	movs	r3, #15
 8000642:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000644:	2302      	movs	r3, #2
 8000646:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000648:	2300      	movs	r3, #0
 800064a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800064c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000650:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000652:	2300      	movs	r3, #0
 8000654:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000656:	f107 030c 	add.w	r3, r7, #12
 800065a:	2103      	movs	r1, #3
 800065c:	4618      	mov	r0, r3
 800065e:	f004 fd1d 	bl	800509c <HAL_RCC_ClockConfig>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d001      	beq.n	800066c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000668:	f000 fa4d 	bl	8000b06 <Error_Handler>
  }
}
 800066c:	bf00      	nop
 800066e:	3750      	adds	r7, #80	@ 0x50
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	40023800 	.word	0x40023800
 8000678:	40007000 	.word	0x40007000

0800067c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b084      	sub	sp, #16
 8000680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000682:	463b      	mov	r3, r7
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]
 8000688:	605a      	str	r2, [r3, #4]
 800068a:	609a      	str	r2, [r3, #8]
 800068c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800068e:	4b44      	ldr	r3, [pc, #272]	@ (80007a0 <MX_ADC1_Init+0x124>)
 8000690:	4a44      	ldr	r2, [pc, #272]	@ (80007a4 <MX_ADC1_Init+0x128>)
 8000692:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000694:	4b42      	ldr	r3, [pc, #264]	@ (80007a0 <MX_ADC1_Init+0x124>)
 8000696:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800069a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800069c:	4b40      	ldr	r3, [pc, #256]	@ (80007a0 <MX_ADC1_Init+0x124>)
 800069e:	2200      	movs	r2, #0
 80006a0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80006a2:	4b3f      	ldr	r3, [pc, #252]	@ (80007a0 <MX_ADC1_Init+0x124>)
 80006a4:	2201      	movs	r2, #1
 80006a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80006a8:	4b3d      	ldr	r3, [pc, #244]	@ (80007a0 <MX_ADC1_Init+0x124>)
 80006aa:	2201      	movs	r2, #1
 80006ac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006ae:	4b3c      	ldr	r3, [pc, #240]	@ (80007a0 <MX_ADC1_Init+0x124>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006b6:	4b3a      	ldr	r3, [pc, #232]	@ (80007a0 <MX_ADC1_Init+0x124>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006bc:	4b38      	ldr	r3, [pc, #224]	@ (80007a0 <MX_ADC1_Init+0x124>)
 80006be:	4a3a      	ldr	r2, [pc, #232]	@ (80007a8 <MX_ADC1_Init+0x12c>)
 80006c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006c2:	4b37      	ldr	r3, [pc, #220]	@ (80007a0 <MX_ADC1_Init+0x124>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 6;
 80006c8:	4b35      	ldr	r3, [pc, #212]	@ (80007a0 <MX_ADC1_Init+0x124>)
 80006ca:	2206      	movs	r2, #6
 80006cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80006ce:	4b34      	ldr	r3, [pc, #208]	@ (80007a0 <MX_ADC1_Init+0x124>)
 80006d0:	2201      	movs	r2, #1
 80006d2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006d6:	4b32      	ldr	r3, [pc, #200]	@ (80007a0 <MX_ADC1_Init+0x124>)
 80006d8:	2201      	movs	r2, #1
 80006da:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006dc:	4830      	ldr	r0, [pc, #192]	@ (80007a0 <MX_ADC1_Init+0x124>)
 80006de:	f001 fb83 	bl	8001de8 <HAL_ADC_Init>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80006e8:	f000 fa0d 	bl	8000b06 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80006ec:	2301      	movs	r3, #1
 80006ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80006f0:	2301      	movs	r3, #1
 80006f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80006f4:	2307      	movs	r3, #7
 80006f6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006f8:	463b      	mov	r3, r7
 80006fa:	4619      	mov	r1, r3
 80006fc:	4828      	ldr	r0, [pc, #160]	@ (80007a0 <MX_ADC1_Init+0x124>)
 80006fe:	f001 fde3 	bl	80022c8 <HAL_ADC_ConfigChannel>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000708:	f000 f9fd 	bl	8000b06 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800070c:	2302      	movs	r3, #2
 800070e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000710:	2302      	movs	r3, #2
 8000712:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000714:	463b      	mov	r3, r7
 8000716:	4619      	mov	r1, r3
 8000718:	4821      	ldr	r0, [pc, #132]	@ (80007a0 <MX_ADC1_Init+0x124>)
 800071a:	f001 fdd5 	bl	80022c8 <HAL_ADC_ConfigChannel>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000724:	f000 f9ef 	bl	8000b06 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000728:	2303      	movs	r3, #3
 800072a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800072c:	2303      	movs	r3, #3
 800072e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000730:	463b      	mov	r3, r7
 8000732:	4619      	mov	r1, r3
 8000734:	481a      	ldr	r0, [pc, #104]	@ (80007a0 <MX_ADC1_Init+0x124>)
 8000736:	f001 fdc7 	bl	80022c8 <HAL_ADC_ConfigChannel>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000740:	f000 f9e1 	bl	8000b06 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000744:	2304      	movs	r3, #4
 8000746:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000748:	2304      	movs	r3, #4
 800074a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800074c:	463b      	mov	r3, r7
 800074e:	4619      	mov	r1, r3
 8000750:	4813      	ldr	r0, [pc, #76]	@ (80007a0 <MX_ADC1_Init+0x124>)
 8000752:	f001 fdb9 	bl	80022c8 <HAL_ADC_ConfigChannel>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 800075c:	f000 f9d3 	bl	8000b06 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000760:	2305      	movs	r3, #5
 8000762:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000764:	2305      	movs	r3, #5
 8000766:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000768:	463b      	mov	r3, r7
 800076a:	4619      	mov	r1, r3
 800076c:	480c      	ldr	r0, [pc, #48]	@ (80007a0 <MX_ADC1_Init+0x124>)
 800076e:	f001 fdab 	bl	80022c8 <HAL_ADC_ConfigChannel>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000778:	f000 f9c5 	bl	8000b06 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800077c:	2306      	movs	r3, #6
 800077e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8000780:	2306      	movs	r3, #6
 8000782:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000784:	463b      	mov	r3, r7
 8000786:	4619      	mov	r1, r3
 8000788:	4805      	ldr	r0, [pc, #20]	@ (80007a0 <MX_ADC1_Init+0x124>)
 800078a:	f001 fd9d 	bl	80022c8 <HAL_ADC_ConfigChannel>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000794:	f000 f9b7 	bl	8000b06 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000798:	bf00      	nop
 800079a:	3710      	adds	r7, #16
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	2000016c 	.word	0x2000016c
 80007a4:	40012000 	.word	0x40012000
 80007a8:	0f000001 	.word	0x0f000001

080007ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007b0:	4b12      	ldr	r3, [pc, #72]	@ (80007fc <MX_I2C1_Init+0x50>)
 80007b2:	4a13      	ldr	r2, [pc, #76]	@ (8000800 <MX_I2C1_Init+0x54>)
 80007b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007b6:	4b11      	ldr	r3, [pc, #68]	@ (80007fc <MX_I2C1_Init+0x50>)
 80007b8:	4a12      	ldr	r2, [pc, #72]	@ (8000804 <MX_I2C1_Init+0x58>)
 80007ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007bc:	4b0f      	ldr	r3, [pc, #60]	@ (80007fc <MX_I2C1_Init+0x50>)
 80007be:	2200      	movs	r2, #0
 80007c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007c2:	4b0e      	ldr	r3, [pc, #56]	@ (80007fc <MX_I2C1_Init+0x50>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007c8:	4b0c      	ldr	r3, [pc, #48]	@ (80007fc <MX_I2C1_Init+0x50>)
 80007ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007ce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007d0:	4b0a      	ldr	r3, [pc, #40]	@ (80007fc <MX_I2C1_Init+0x50>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007d6:	4b09      	ldr	r3, [pc, #36]	@ (80007fc <MX_I2C1_Init+0x50>)
 80007d8:	2200      	movs	r2, #0
 80007da:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007dc:	4b07      	ldr	r3, [pc, #28]	@ (80007fc <MX_I2C1_Init+0x50>)
 80007de:	2200      	movs	r2, #0
 80007e0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007e2:	4b06      	ldr	r3, [pc, #24]	@ (80007fc <MX_I2C1_Init+0x50>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007e8:	4804      	ldr	r0, [pc, #16]	@ (80007fc <MX_I2C1_Init+0x50>)
 80007ea:	f002 fe49 	bl	8003480 <HAL_I2C_Init>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007f4:	f000 f987 	bl	8000b06 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007f8:	bf00      	nop
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	20000214 	.word	0x20000214
 8000800:	40005400 	.word	0x40005400
 8000804:	000186a0 	.word	0x000186a0

08000808 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800080c:	4b17      	ldr	r3, [pc, #92]	@ (800086c <MX_SPI1_Init+0x64>)
 800080e:	4a18      	ldr	r2, [pc, #96]	@ (8000870 <MX_SPI1_Init+0x68>)
 8000810:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000812:	4b16      	ldr	r3, [pc, #88]	@ (800086c <MX_SPI1_Init+0x64>)
 8000814:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000818:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800081a:	4b14      	ldr	r3, [pc, #80]	@ (800086c <MX_SPI1_Init+0x64>)
 800081c:	2200      	movs	r2, #0
 800081e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000820:	4b12      	ldr	r3, [pc, #72]	@ (800086c <MX_SPI1_Init+0x64>)
 8000822:	2200      	movs	r2, #0
 8000824:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000826:	4b11      	ldr	r3, [pc, #68]	@ (800086c <MX_SPI1_Init+0x64>)
 8000828:	2200      	movs	r2, #0
 800082a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800082c:	4b0f      	ldr	r3, [pc, #60]	@ (800086c <MX_SPI1_Init+0x64>)
 800082e:	2200      	movs	r2, #0
 8000830:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000832:	4b0e      	ldr	r3, [pc, #56]	@ (800086c <MX_SPI1_Init+0x64>)
 8000834:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000838:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800083a:	4b0c      	ldr	r3, [pc, #48]	@ (800086c <MX_SPI1_Init+0x64>)
 800083c:	2220      	movs	r2, #32
 800083e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000840:	4b0a      	ldr	r3, [pc, #40]	@ (800086c <MX_SPI1_Init+0x64>)
 8000842:	2200      	movs	r2, #0
 8000844:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000846:	4b09      	ldr	r3, [pc, #36]	@ (800086c <MX_SPI1_Init+0x64>)
 8000848:	2200      	movs	r2, #0
 800084a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800084c:	4b07      	ldr	r3, [pc, #28]	@ (800086c <MX_SPI1_Init+0x64>)
 800084e:	2200      	movs	r2, #0
 8000850:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000852:	4b06      	ldr	r3, [pc, #24]	@ (800086c <MX_SPI1_Init+0x64>)
 8000854:	220a      	movs	r2, #10
 8000856:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000858:	4804      	ldr	r0, [pc, #16]	@ (800086c <MX_SPI1_Init+0x64>)
 800085a:	f004 fe31 	bl	80054c0 <HAL_SPI_Init>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000864:	f000 f94f 	bl	8000b06 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000868:	bf00      	nop
 800086a:	bd80      	pop	{r7, pc}
 800086c:	20000268 	.word	0x20000268
 8000870:	40013000 	.word	0x40013000

08000874 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000878:	4b11      	ldr	r3, [pc, #68]	@ (80008c0 <MX_USART1_UART_Init+0x4c>)
 800087a:	4a12      	ldr	r2, [pc, #72]	@ (80008c4 <MX_USART1_UART_Init+0x50>)
 800087c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800087e:	4b10      	ldr	r3, [pc, #64]	@ (80008c0 <MX_USART1_UART_Init+0x4c>)
 8000880:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000884:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000886:	4b0e      	ldr	r3, [pc, #56]	@ (80008c0 <MX_USART1_UART_Init+0x4c>)
 8000888:	2200      	movs	r2, #0
 800088a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800088c:	4b0c      	ldr	r3, [pc, #48]	@ (80008c0 <MX_USART1_UART_Init+0x4c>)
 800088e:	2200      	movs	r2, #0
 8000890:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000892:	4b0b      	ldr	r3, [pc, #44]	@ (80008c0 <MX_USART1_UART_Init+0x4c>)
 8000894:	2200      	movs	r2, #0
 8000896:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000898:	4b09      	ldr	r3, [pc, #36]	@ (80008c0 <MX_USART1_UART_Init+0x4c>)
 800089a:	220c      	movs	r2, #12
 800089c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800089e:	4b08      	ldr	r3, [pc, #32]	@ (80008c0 <MX_USART1_UART_Init+0x4c>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008a4:	4b06      	ldr	r3, [pc, #24]	@ (80008c0 <MX_USART1_UART_Init+0x4c>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008aa:	4805      	ldr	r0, [pc, #20]	@ (80008c0 <MX_USART1_UART_Init+0x4c>)
 80008ac:	f005 fb84 	bl	8005fb8 <HAL_UART_Init>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80008b6:	f000 f926 	bl	8000b06 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008ba:	bf00      	nop
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	200002c0 	.word	0x200002c0
 80008c4:	40011000 	.word	0x40011000

080008c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	607b      	str	r3, [r7, #4]
 80008d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000904 <MX_DMA_Init+0x3c>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d6:	4a0b      	ldr	r2, [pc, #44]	@ (8000904 <MX_DMA_Init+0x3c>)
 80008d8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80008dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008de:	4b09      	ldr	r3, [pc, #36]	@ (8000904 <MX_DMA_Init+0x3c>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80008ea:	2200      	movs	r2, #0
 80008ec:	2105      	movs	r1, #5
 80008ee:	2038      	movs	r0, #56	@ 0x38
 80008f0:	f002 f85c 	bl	80029ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80008f4:	2038      	movs	r0, #56	@ 0x38
 80008f6:	f002 f875 	bl	80029e4 <HAL_NVIC_EnableIRQ>

}
 80008fa:	bf00      	nop
 80008fc:	3708      	adds	r7, #8
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	40023800 	.word	0x40023800

08000908 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b08a      	sub	sp, #40	@ 0x28
 800090c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090e:	f107 0314 	add.w	r3, r7, #20
 8000912:	2200      	movs	r2, #0
 8000914:	601a      	str	r2, [r3, #0]
 8000916:	605a      	str	r2, [r3, #4]
 8000918:	609a      	str	r2, [r3, #8]
 800091a:	60da      	str	r2, [r3, #12]
 800091c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800091e:	2300      	movs	r3, #0
 8000920:	613b      	str	r3, [r7, #16]
 8000922:	4b56      	ldr	r3, [pc, #344]	@ (8000a7c <MX_GPIO_Init+0x174>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000926:	4a55      	ldr	r2, [pc, #340]	@ (8000a7c <MX_GPIO_Init+0x174>)
 8000928:	f043 0304 	orr.w	r3, r3, #4
 800092c:	6313      	str	r3, [r2, #48]	@ 0x30
 800092e:	4b53      	ldr	r3, [pc, #332]	@ (8000a7c <MX_GPIO_Init+0x174>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000932:	f003 0304 	and.w	r3, r3, #4
 8000936:	613b      	str	r3, [r7, #16]
 8000938:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	60fb      	str	r3, [r7, #12]
 800093e:	4b4f      	ldr	r3, [pc, #316]	@ (8000a7c <MX_GPIO_Init+0x174>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000942:	4a4e      	ldr	r2, [pc, #312]	@ (8000a7c <MX_GPIO_Init+0x174>)
 8000944:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000948:	6313      	str	r3, [r2, #48]	@ 0x30
 800094a:	4b4c      	ldr	r3, [pc, #304]	@ (8000a7c <MX_GPIO_Init+0x174>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000952:	60fb      	str	r3, [r7, #12]
 8000954:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	60bb      	str	r3, [r7, #8]
 800095a:	4b48      	ldr	r3, [pc, #288]	@ (8000a7c <MX_GPIO_Init+0x174>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095e:	4a47      	ldr	r2, [pc, #284]	@ (8000a7c <MX_GPIO_Init+0x174>)
 8000960:	f043 0301 	orr.w	r3, r3, #1
 8000964:	6313      	str	r3, [r2, #48]	@ 0x30
 8000966:	4b45      	ldr	r3, [pc, #276]	@ (8000a7c <MX_GPIO_Init+0x174>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096a:	f003 0301 	and.w	r3, r3, #1
 800096e:	60bb      	str	r3, [r7, #8]
 8000970:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	607b      	str	r3, [r7, #4]
 8000976:	4b41      	ldr	r3, [pc, #260]	@ (8000a7c <MX_GPIO_Init+0x174>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097a:	4a40      	ldr	r2, [pc, #256]	@ (8000a7c <MX_GPIO_Init+0x174>)
 800097c:	f043 0302 	orr.w	r3, r3, #2
 8000980:	6313      	str	r3, [r2, #48]	@ 0x30
 8000982:	4b3e      	ldr	r3, [pc, #248]	@ (8000a7c <MX_GPIO_Init+0x174>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000986:	f003 0302 	and.w	r3, r3, #2
 800098a:	607b      	str	r3, [r7, #4]
 800098c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800098e:	2200      	movs	r2, #0
 8000990:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000994:	483a      	ldr	r0, [pc, #232]	@ (8000a80 <MX_GPIO_Init+0x178>)
 8000996:	f002 fd3f 	bl	8003418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_4_Pin|LED_3_Pin|LED_2_Pin|NRF_CE_Pin, GPIO_PIN_RESET);
 800099a:	2200      	movs	r2, #0
 800099c:	f24e 0140 	movw	r1, #57408	@ 0xe040
 80009a0:	4838      	ldr	r0, [pc, #224]	@ (8000a84 <MX_GPIO_Init+0x17c>)
 80009a2:	f002 fd39 	bl	8003418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_1_Pin|NRF_CSN_Pin, GPIO_PIN_RESET);
 80009a6:	2200      	movs	r2, #0
 80009a8:	f44f 4101 	mov.w	r1, #33024	@ 0x8100
 80009ac:	4836      	ldr	r0, [pc, #216]	@ (8000a88 <MX_GPIO_Init+0x180>)
 80009ae:	f002 fd33 	bl	8003418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80009b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80009b8:	2311      	movs	r3, #17
 80009ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009bc:	2300      	movs	r3, #0
 80009be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c0:	2300      	movs	r3, #0
 80009c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80009c4:	f107 0314 	add.w	r3, r7, #20
 80009c8:	4619      	mov	r1, r3
 80009ca:	482d      	ldr	r0, [pc, #180]	@ (8000a80 <MX_GPIO_Init+0x178>)
 80009cc:	f002 fb88 	bl	80030e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BP_Pin BP_G_Pin */
  GPIO_InitStruct.Pin = BP_Pin|BP_G_Pin;
 80009d0:	2381      	movs	r3, #129	@ 0x81
 80009d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d4:	2300      	movs	r3, #0
 80009d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009d8:	2301      	movs	r3, #1
 80009da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009dc:	f107 0314 	add.w	r3, r7, #20
 80009e0:	4619      	mov	r1, r3
 80009e2:	4829      	ldr	r0, [pc, #164]	@ (8000a88 <MX_GPIO_Init+0x180>)
 80009e4:	f002 fb7c 	bl	80030e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BP_M_Pin BP_D_Pin BP_SEL_Pin BP_JOY_Pin */
  GPIO_InitStruct.Pin = BP_M_Pin|BP_D_Pin|BP_SEL_Pin|BP_JOY_Pin;
 80009e8:	f241 0307 	movw	r3, #4103	@ 0x1007
 80009ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ee:	2300      	movs	r3, #0
 80009f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009f2:	2301      	movs	r3, #1
 80009f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009f6:	f107 0314 	add.w	r3, r7, #20
 80009fa:	4619      	mov	r1, r3
 80009fc:	4821      	ldr	r0, [pc, #132]	@ (8000a84 <MX_GPIO_Init+0x17c>)
 80009fe:	f002 fb6f 	bl	80030e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_4_Pin LED_3_Pin LED_2_Pin */
  GPIO_InitStruct.Pin = LED_4_Pin|LED_3_Pin|LED_2_Pin;
 8000a02:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000a06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000a08:	2311      	movs	r3, #17
 8000a0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a10:	2300      	movs	r3, #0
 8000a12:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a14:	f107 0314 	add.w	r3, r7, #20
 8000a18:	4619      	mov	r1, r3
 8000a1a:	481a      	ldr	r0, [pc, #104]	@ (8000a84 <MX_GPIO_Init+0x17c>)
 8000a1c:	f002 fb60 	bl	80030e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_1_Pin NRF_CSN_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin|NRF_CSN_Pin;
 8000a20:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8000a24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a26:	2301      	movs	r3, #1
 8000a28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a32:	f107 0314 	add.w	r3, r7, #20
 8000a36:	4619      	mov	r1, r3
 8000a38:	4813      	ldr	r0, [pc, #76]	@ (8000a88 <MX_GPIO_Init+0x180>)
 8000a3a:	f002 fb51 	bl	80030e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_CE_Pin */
  GPIO_InitStruct.Pin = NRF_CE_Pin;
 8000a3e:	2340      	movs	r3, #64	@ 0x40
 8000a40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a42:	2301      	movs	r3, #1
 8000a44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	2300      	movs	r3, #0
 8000a48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRF_CE_GPIO_Port, &GPIO_InitStruct);
 8000a4e:	f107 0314 	add.w	r3, r7, #20
 8000a52:	4619      	mov	r1, r3
 8000a54:	480b      	ldr	r0, [pc, #44]	@ (8000a84 <MX_GPIO_Init+0x17c>)
 8000a56:	f002 fb43 	bl	80030e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF_IRQ_Pin;
 8000a5a:	2380      	movs	r3, #128	@ 0x80
 8000a5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a5e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a64:	2300      	movs	r3, #0
 8000a66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000a68:	f107 0314 	add.w	r3, r7, #20
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4805      	ldr	r0, [pc, #20]	@ (8000a84 <MX_GPIO_Init+0x17c>)
 8000a70:	f002 fb36 	bl	80030e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a74:	bf00      	nop
 8000a76:	3728      	adds	r7, #40	@ 0x28
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	40023800 	.word	0x40023800
 8000a80:	40020800 	.word	0x40020800
 8000a84:	40020400 	.word	0x40020400
 8000a88:	40020000 	.word	0x40020000

08000a8c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000a94:	f00b fe88 	bl	800c7a8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)readvalue, 6);
 8000a98:	2206      	movs	r2, #6
 8000a9a:	4905      	ldr	r1, [pc, #20]	@ (8000ab0 <StartDefaultTask+0x24>)
 8000a9c:	4805      	ldr	r0, [pc, #20]	@ (8000ab4 <StartDefaultTask+0x28>)
 8000a9e:	f001 faf7 	bl	8002090 <HAL_ADC_Start_DMA>
  runRadio();
 8000aa2:	f000 fde7 	bl	8001674 <runRadio>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000aa6:	2001      	movs	r0, #1
 8000aa8:	f009 f9a8 	bl	8009dfc <osDelay>
 8000aac:	e7fb      	b.n	8000aa6 <StartDefaultTask+0x1a>
 8000aae:	bf00      	nop
 8000ab0:	20000324 	.word	0x20000324
 8000ab4:	2000016c 	.word	0x2000016c

08000ab8 <send_usb_data_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_send_usb_data_func */
void send_usb_data_func(void *argument)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN send_usb_data_func */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000ac0:	2001      	movs	r0, #1
 8000ac2:	f009 f99b 	bl	8009dfc <osDelay>
 8000ac6:	e7fb      	b.n	8000ac0 <send_usb_data_func+0x8>

08000ac8 <read_nrf_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_read_nrf_func */
void read_nrf_func(void *argument)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN read_nrf_func */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000ad0:	2001      	movs	r0, #1
 8000ad2:	f009 f993 	bl	8009dfc <osDelay>
 8000ad6:	e7fb      	b.n	8000ad0 <read_nrf_func+0x8>

08000ad8 <send_nrf_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_send_nrf_func */
void send_nrf_func(void *argument)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN send_nrf_func */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000ae0:	2001      	movs	r0, #1
 8000ae2:	f009 f98b 	bl	8009dfc <osDelay>
 8000ae6:	e7fb      	b.n	8000ae0 <send_nrf_func+0x8>

08000ae8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000af8:	d101      	bne.n	8000afe <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000afa:	f001 f931 	bl	8001d60 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000afe:	bf00      	nop
 8000b00:	3708      	adds	r7, #8
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}

08000b06 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b06:	b480      	push	{r7}
 8000b08:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b0a:	b672      	cpsid	i
}
 8000b0c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b0e:	bf00      	nop
 8000b10:	e7fd      	b.n	8000b0e <Error_Handler+0x8>
	...

08000b14 <nRF24_CSN_L>:

static inline void nRF24_CE_H() {
    HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_SET);
}

static inline void nRF24_CSN_L() {
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_RESET);
 8000b18:	2200      	movs	r2, #0
 8000b1a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b1e:	4802      	ldr	r0, [pc, #8]	@ (8000b28 <nRF24_CSN_L+0x14>)
 8000b20:	f002 fc7a 	bl	8003418 <HAL_GPIO_WritePin>
}
 8000b24:	bf00      	nop
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	40020000 	.word	0x40020000

08000b2c <nRF24_CSN_H>:

static inline void nRF24_CSN_H() {
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_SET);
 8000b30:	2201      	movs	r2, #1
 8000b32:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b36:	4802      	ldr	r0, [pc, #8]	@ (8000b40 <nRF24_CSN_H+0x14>)
 8000b38:	f002 fc6e 	bl	8003418 <HAL_GPIO_WritePin>
}
 8000b3c:	bf00      	nop
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	40020000 	.word	0x40020000

08000b44 <nRF24_LL_RW>:


static inline uint8_t nRF24_LL_RW(uint8_t data) {
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b086      	sub	sp, #24
 8000b48:	af02      	add	r7, sp, #8
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	71fb      	strb	r3, [r7, #7]
    // Wait until TX buffer is empty
    uint8_t result;
    if(HAL_SPI_TransmitReceive(&hspi1,&data,&result,1,2000)!=HAL_OK) {
 8000b4e:	f107 020f 	add.w	r2, r7, #15
 8000b52:	1df9      	adds	r1, r7, #7
 8000b54:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000b58:	9300      	str	r3, [sp, #0]
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	4806      	ldr	r0, [pc, #24]	@ (8000b78 <nRF24_LL_RW+0x34>)
 8000b5e:	f004 fd38 	bl	80055d2 <HAL_SPI_TransmitReceive>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <nRF24_LL_RW+0x28>
        Error_Handler();
 8000b68:	f7ff ffcd 	bl	8000b06 <Error_Handler>
    };
    return result;
 8000b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3710      	adds	r7, #16
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	20000268 	.word	0x20000268

08000b7c <nRF24_ReadReg>:

// Read a register
// input:
//   reg - number of register to read
// return: value of register
static uint8_t nRF24_ReadReg(uint8_t reg) {
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	nRF24_CSN_L();
 8000b86:	f7ff ffc5 	bl	8000b14 <nRF24_CSN_L>
	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 8000b8a:	79fb      	ldrb	r3, [r7, #7]
 8000b8c:	f003 031f 	and.w	r3, r3, #31
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	4618      	mov	r0, r3
 8000b94:	f7ff ffd6 	bl	8000b44 <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 8000b98:	20ff      	movs	r0, #255	@ 0xff
 8000b9a:	f7ff ffd3 	bl	8000b44 <nRF24_LL_RW>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	73fb      	strb	r3, [r7, #15]
	nRF24_CSN_H();
 8000ba2:	f7ff ffc3 	bl	8000b2c <nRF24_CSN_H>

	return value;
 8000ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3710      	adds	r7, #16
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}

08000bb0 <nRF24_WriteReg>:

// Write a new value to register
// input:
//   reg - number of register to write
//   value - value to write
static void nRF24_WriteReg(uint8_t reg, uint8_t value) {
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	460a      	mov	r2, r1
 8000bba:	71fb      	strb	r3, [r7, #7]
 8000bbc:	4613      	mov	r3, r2
 8000bbe:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8000bc0:	f7ff ffa8 	bl	8000b14 <nRF24_CSN_L>
	if (reg < nRF24_CMD_W_REGISTER) {
 8000bc4:	79fb      	ldrb	r3, [r7, #7]
 8000bc6:	2b1f      	cmp	r3, #31
 8000bc8:	d810      	bhi.n	8000bec <nRF24_WriteReg+0x3c>
		// This is a register access
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP));
 8000bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bce:	f003 031f 	and.w	r3, r3, #31
 8000bd2:	b25b      	sxtb	r3, r3
 8000bd4:	f043 0320 	orr.w	r3, r3, #32
 8000bd8:	b25b      	sxtb	r3, r3
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff ffb1 	bl	8000b44 <nRF24_LL_RW>
		nRF24_LL_RW(value);
 8000be2:	79bb      	ldrb	r3, [r7, #6]
 8000be4:	4618      	mov	r0, r3
 8000be6:	f7ff ffad 	bl	8000b44 <nRF24_LL_RW>
 8000bea:	e013      	b.n	8000c14 <nRF24_WriteReg+0x64>
	} else {
		// This is a single byte command or future command/register
		nRF24_LL_RW(reg);
 8000bec:	79fb      	ldrb	r3, [r7, #7]
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f7ff ffa8 	bl	8000b44 <nRF24_LL_RW>
		if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
 8000bf4:	79fb      	ldrb	r3, [r7, #7]
 8000bf6:	2be1      	cmp	r3, #225	@ 0xe1
 8000bf8:	d00c      	beq.n	8000c14 <nRF24_WriteReg+0x64>
 8000bfa:	79fb      	ldrb	r3, [r7, #7]
 8000bfc:	2be2      	cmp	r3, #226	@ 0xe2
 8000bfe:	d009      	beq.n	8000c14 <nRF24_WriteReg+0x64>
 8000c00:	79fb      	ldrb	r3, [r7, #7]
 8000c02:	2be3      	cmp	r3, #227	@ 0xe3
 8000c04:	d006      	beq.n	8000c14 <nRF24_WriteReg+0x64>
				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
 8000c06:	79fb      	ldrb	r3, [r7, #7]
 8000c08:	2bff      	cmp	r3, #255	@ 0xff
 8000c0a:	d003      	beq.n	8000c14 <nRF24_WriteReg+0x64>
			// Send register value
			nRF24_LL_RW(value);
 8000c0c:	79bb      	ldrb	r3, [r7, #6]
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f7ff ff98 	bl	8000b44 <nRF24_LL_RW>
		}
	}
	nRF24_CSN_H();
 8000c14:	f7ff ff8a 	bl	8000b2c <nRF24_CSN_H>
}
 8000c18:	bf00      	nop
 8000c1a:	3708      	adds	r7, #8
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}

08000c20 <nRF24_ReadMBReg>:
// Read a multi-byte register
// input:
//   reg - number of register to read
//   pBuf - pointer to the buffer for register data
//   count - number of bytes to read
static void nRF24_ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8000c20:	b590      	push	{r4, r7, lr}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	6039      	str	r1, [r7, #0]
 8000c2a:	71fb      	strb	r3, [r7, #7]
 8000c2c:	4613      	mov	r3, r2
 8000c2e:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8000c30:	f7ff ff70 	bl	8000b14 <nRF24_CSN_L>
	nRF24_LL_RW(reg);
 8000c34:	79fb      	ldrb	r3, [r7, #7]
 8000c36:	4618      	mov	r0, r3
 8000c38:	f7ff ff84 	bl	8000b44 <nRF24_LL_RW>
	while (count--) {
 8000c3c:	e007      	b.n	8000c4e <nRF24_ReadMBReg+0x2e>
		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 8000c3e:	683c      	ldr	r4, [r7, #0]
 8000c40:	1c63      	adds	r3, r4, #1
 8000c42:	603b      	str	r3, [r7, #0]
 8000c44:	20ff      	movs	r0, #255	@ 0xff
 8000c46:	f7ff ff7d 	bl	8000b44 <nRF24_LL_RW>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	7023      	strb	r3, [r4, #0]
	while (count--) {
 8000c4e:	79bb      	ldrb	r3, [r7, #6]
 8000c50:	1e5a      	subs	r2, r3, #1
 8000c52:	71ba      	strb	r2, [r7, #6]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d1f2      	bne.n	8000c3e <nRF24_ReadMBReg+0x1e>
	}
	nRF24_CSN_H();
 8000c58:	f7ff ff68 	bl	8000b2c <nRF24_CSN_H>
}
 8000c5c:	bf00      	nop
 8000c5e:	370c      	adds	r7, #12
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd90      	pop	{r4, r7, pc}

08000c64 <nRF24_WriteMBReg>:
// Write a multi-byte register
// input:
//   reg - number of register to write
//   pBuf - pointer to the buffer with data to write
//   count - number of bytes to write
static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	6039      	str	r1, [r7, #0]
 8000c6e:	71fb      	strb	r3, [r7, #7]
 8000c70:	4613      	mov	r3, r2
 8000c72:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8000c74:	f7ff ff4e 	bl	8000b14 <nRF24_CSN_L>
	nRF24_LL_RW(reg);
 8000c78:	79fb      	ldrb	r3, [r7, #7]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff ff62 	bl	8000b44 <nRF24_LL_RW>
	while (count--) {
 8000c80:	e006      	b.n	8000c90 <nRF24_WriteMBReg+0x2c>
		nRF24_LL_RW(*pBuf++);
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	1c5a      	adds	r2, r3, #1
 8000c86:	603a      	str	r2, [r7, #0]
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff ff5a 	bl	8000b44 <nRF24_LL_RW>
	while (count--) {
 8000c90:	79bb      	ldrb	r3, [r7, #6]
 8000c92:	1e5a      	subs	r2, r3, #1
 8000c94:	71ba      	strb	r2, [r7, #6]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d1f3      	bne.n	8000c82 <nRF24_WriteMBReg+0x1e>
	}
	nRF24_CSN_H();
 8000c9a:	f7ff ff47 	bl	8000b2c <nRF24_CSN_H>
}
 8000c9e:	bf00      	nop
 8000ca0:	3708      	adds	r7, #8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}

08000ca6 <nRF24_Init>:

// Set transceiver to it's initial state
// note: RX/TX pipe addresses remains untouched
void nRF24_Init(void) {
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	af00      	add	r7, sp, #0
	// Write to registers their initial values
	nRF24_WriteReg(nRF24_REG_CONFIG, 0x08);
 8000caa:	2108      	movs	r1, #8
 8000cac:	2000      	movs	r0, #0
 8000cae:	f7ff ff7f 	bl	8000bb0 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_AA, 0x3F);
 8000cb2:	213f      	movs	r1, #63	@ 0x3f
 8000cb4:	2001      	movs	r0, #1
 8000cb6:	f7ff ff7b 	bl	8000bb0 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, 0x03);
 8000cba:	2103      	movs	r1, #3
 8000cbc:	2002      	movs	r0, #2
 8000cbe:	f7ff ff77 	bl	8000bb0 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_AW, 0x03);
 8000cc2:	2103      	movs	r1, #3
 8000cc4:	2003      	movs	r0, #3
 8000cc6:	f7ff ff73 	bl	8000bb0 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03);
 8000cca:	2103      	movs	r1, #3
 8000ccc:	2004      	movs	r0, #4
 8000cce:	f7ff ff6f 	bl	8000bb0 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_CH, 0x02);
 8000cd2:	2102      	movs	r1, #2
 8000cd4:	2005      	movs	r0, #5
 8000cd6:	f7ff ff6b 	bl	8000bb0 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_SETUP, 0x0E);
 8000cda:	210e      	movs	r1, #14
 8000cdc:	2006      	movs	r0, #6
 8000cde:	f7ff ff67 	bl	8000bb0 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_STATUS, 0x00);
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	2007      	movs	r0, #7
 8000ce6:	f7ff ff63 	bl	8000bb0 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P0, 0x00);
 8000cea:	2100      	movs	r1, #0
 8000cec:	2011      	movs	r0, #17
 8000cee:	f7ff ff5f 	bl	8000bb0 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P1, 0x00);
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	2012      	movs	r0, #18
 8000cf6:	f7ff ff5b 	bl	8000bb0 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P2, 0x00);
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	2013      	movs	r0, #19
 8000cfe:	f7ff ff57 	bl	8000bb0 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P3, 0x00);
 8000d02:	2100      	movs	r1, #0
 8000d04:	2014      	movs	r0, #20
 8000d06:	f7ff ff53 	bl	8000bb0 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P4, 0x00);
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	2015      	movs	r0, #21
 8000d0e:	f7ff ff4f 	bl	8000bb0 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P5, 0x00);
 8000d12:	2100      	movs	r1, #0
 8000d14:	2016      	movs	r0, #22
 8000d16:	f7ff ff4b 	bl	8000bb0 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_DYNPD, 0x00);
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	201c      	movs	r0, #28
 8000d1e:	f7ff ff47 	bl	8000bb0 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_FEATURE, 0x00);
 8000d22:	2100      	movs	r1, #0
 8000d24:	201d      	movs	r0, #29
 8000d26:	f7ff ff43 	bl	8000bb0 <nRF24_WriteReg>

	// Clear the FIFO's
	nRF24_FlushRX();
 8000d2a:	f000 f9cd 	bl	80010c8 <nRF24_FlushRX>
	nRF24_FlushTX();
 8000d2e:	f000 f9c3 	bl	80010b8 <nRF24_FlushTX>

	// Clear any pending interrupt flags
	nRF24_ClearIRQFlags();
 8000d32:	f000 f9d1 	bl	80010d8 <nRF24_ClearIRQFlags>

	// Deassert CSN pin (chip release)
	nRF24_CSN_H();
 8000d36:	f7ff fef9 	bl	8000b2c <nRF24_CSN_H>
}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
	...

08000d40 <nRF24_Check>:

// Check if the nRF24L01 present
// return:
//   1 - nRF24L01 is online and responding
//   0 - received sequence differs from original
uint8_t nRF24_Check(void) {
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
	uint8_t rxbuf[5];
	uint8_t i;
	uint8_t *ptr = (uint8_t *)nRF24_TEST_ADDR;
 8000d46:	4b14      	ldr	r3, [pc, #80]	@ (8000d98 <nRF24_Check+0x58>)
 8000d48:	60bb      	str	r3, [r7, #8]

	// Write test TX address and read TX_ADDR register
	nRF24_WriteMBReg(nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, ptr, 5);
 8000d4a:	2205      	movs	r2, #5
 8000d4c:	68b9      	ldr	r1, [r7, #8]
 8000d4e:	2030      	movs	r0, #48	@ 0x30
 8000d50:	f7ff ff88 	bl	8000c64 <nRF24_WriteMBReg>
	nRF24_ReadMBReg(nRF24_CMD_R_REGISTER | nRF24_REG_TX_ADDR, rxbuf, 5);
 8000d54:	463b      	mov	r3, r7
 8000d56:	2205      	movs	r2, #5
 8000d58:	4619      	mov	r1, r3
 8000d5a:	2010      	movs	r0, #16
 8000d5c:	f7ff ff60 	bl	8000c20 <nRF24_ReadMBReg>

	// Compare buffers, return error on first mismatch
	for (i = 0; i < 5; i++) {
 8000d60:	2300      	movs	r3, #0
 8000d62:	73fb      	strb	r3, [r7, #15]
 8000d64:	e00f      	b.n	8000d86 <nRF24_Check+0x46>
		if (rxbuf[i] != *ptr++) return 0;
 8000d66:	7bfb      	ldrb	r3, [r7, #15]
 8000d68:	3310      	adds	r3, #16
 8000d6a:	443b      	add	r3, r7
 8000d6c:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	1c59      	adds	r1, r3, #1
 8000d74:	60b9      	str	r1, [r7, #8]
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d001      	beq.n	8000d80 <nRF24_Check+0x40>
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	e006      	b.n	8000d8e <nRF24_Check+0x4e>
	for (i = 0; i < 5; i++) {
 8000d80:	7bfb      	ldrb	r3, [r7, #15]
 8000d82:	3301      	adds	r3, #1
 8000d84:	73fb      	strb	r3, [r7, #15]
 8000d86:	7bfb      	ldrb	r3, [r7, #15]
 8000d88:	2b04      	cmp	r3, #4
 8000d8a:	d9ec      	bls.n	8000d66 <nRF24_Check+0x26>
	}

	return 1;
 8000d8c:	2301      	movs	r3, #1
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3710      	adds	r7, #16
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	0800d3f4 	.word	0x0800d3f4

08000d9c <nRF24_SetPowerMode>:

// Control transceiver power mode
// input:
//   mode - new state of power mode, one of nRF24_PWR_xx values
void nRF24_SetPowerMode(uint8_t mode) {
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b084      	sub	sp, #16
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 8000da6:	2000      	movs	r0, #0
 8000da8:	f7ff fee8 	bl	8000b7c <nRF24_ReadReg>
 8000dac:	4603      	mov	r3, r0
 8000dae:	73fb      	strb	r3, [r7, #15]
	if (mode == nRF24_PWR_UP) {
 8000db0:	79fb      	ldrb	r3, [r7, #7]
 8000db2:	2b02      	cmp	r3, #2
 8000db4:	d104      	bne.n	8000dc0 <nRF24_SetPowerMode+0x24>
		// Set the PWR_UP bit of CONFIG register to wake the transceiver
		// It goes into Stanby-I mode with consumption about 26uA
		reg |= nRF24_CONFIG_PWR_UP;
 8000db6:	7bfb      	ldrb	r3, [r7, #15]
 8000db8:	f043 0302 	orr.w	r3, r3, #2
 8000dbc:	73fb      	strb	r3, [r7, #15]
 8000dbe:	e003      	b.n	8000dc8 <nRF24_SetPowerMode+0x2c>
	} else {
		// Clear the PWR_UP bit of CONFIG register to put the transceiver
		// into power down mode with consumption about 900nA
		reg &= ~nRF24_CONFIG_PWR_UP;
 8000dc0:	7bfb      	ldrb	r3, [r7, #15]
 8000dc2:	f023 0302 	bic.w	r3, r3, #2
 8000dc6:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8000dc8:	7bfb      	ldrb	r3, [r7, #15]
 8000dca:	4619      	mov	r1, r3
 8000dcc:	2000      	movs	r0, #0
 8000dce:	f7ff feef 	bl	8000bb0 <nRF24_WriteReg>
}
 8000dd2:	bf00      	nop
 8000dd4:	3710      	adds	r7, #16
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}

08000dda <nRF24_SetOperationalMode>:

// Set transceiver operational mode
// input:
//   mode - operational mode, one of nRF24_MODE_xx values
void nRF24_SetOperationalMode(uint8_t mode) {
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b084      	sub	sp, #16
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	4603      	mov	r3, r0
 8000de2:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure PRIM_RX bit of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 8000de4:	2000      	movs	r0, #0
 8000de6:	f7ff fec9 	bl	8000b7c <nRF24_ReadReg>
 8000dea:	4603      	mov	r3, r0
 8000dec:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_CONFIG_PRIM_RX;
 8000dee:	7bfb      	ldrb	r3, [r7, #15]
 8000df0:	f023 0301 	bic.w	r3, r3, #1
 8000df4:	73fb      	strb	r3, [r7, #15]
	reg |= (mode & nRF24_CONFIG_PRIM_RX);
 8000df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfa:	f003 0301 	and.w	r3, r3, #1
 8000dfe:	b25a      	sxtb	r2, r3
 8000e00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e04:	4313      	orrs	r3, r2
 8000e06:	b25b      	sxtb	r3, r3
 8000e08:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8000e0a:	7bfb      	ldrb	r3, [r7, #15]
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	2000      	movs	r0, #0
 8000e10:	f7ff fece 	bl	8000bb0 <nRF24_WriteReg>
}
 8000e14:	bf00      	nop
 8000e16:	3710      	adds	r7, #16
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <nRF24_SetCRCScheme>:
// Configure transceiver CRC scheme
// input:
//   scheme - CRC scheme, one of nRF24_CRC_xx values
// note: transceiver will forcibly turn on the CRC in case if auto acknowledgment
//       enabled for at least one RX pipe
void nRF24_SetCRCScheme(uint8_t scheme) {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	4603      	mov	r3, r0
 8000e24:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure EN_CRC[3] and CRCO[2] bits of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 8000e26:	2000      	movs	r0, #0
 8000e28:	f7ff fea8 	bl	8000b7c <nRF24_ReadReg>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_CRC;
 8000e30:	7bfb      	ldrb	r3, [r7, #15]
 8000e32:	f023 030c 	bic.w	r3, r3, #12
 8000e36:	73fb      	strb	r3, [r7, #15]
	reg |= (scheme & nRF24_MASK_CRC);
 8000e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3c:	f003 030c 	and.w	r3, r3, #12
 8000e40:	b25a      	sxtb	r2, r3
 8000e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e46:	4313      	orrs	r3, r2
 8000e48:	b25b      	sxtb	r3, r3
 8000e4a:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8000e4c:	7bfb      	ldrb	r3, [r7, #15]
 8000e4e:	4619      	mov	r1, r3
 8000e50:	2000      	movs	r0, #0
 8000e52:	f7ff fead 	bl	8000bb0 <nRF24_WriteReg>
}
 8000e56:	bf00      	nop
 8000e58:	3710      	adds	r7, #16
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <nRF24_SetRFChannel>:
// Set frequency channel
// input:
//   channel - radio frequency channel, value from 0 to 127
// note: frequency will be (2400 + channel)MHz
// note: PLOS_CNT[7:4] bits of the OBSERVER_TX register will be reset
void nRF24_SetRFChannel(uint8_t channel) {
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	b082      	sub	sp, #8
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	4603      	mov	r3, r0
 8000e66:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_RF_CH, channel);
 8000e68:	79fb      	ldrb	r3, [r7, #7]
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	2005      	movs	r0, #5
 8000e6e:	f7ff fe9f 	bl	8000bb0 <nRF24_WriteReg>
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <nRF24_SetAddrWidth>:

// Set of address widths
// input:
//   addr_width - RX/TX address field width, value from 3 to 5
// note: this setting is common for all pipes
void nRF24_SetAddrWidth(uint8_t addr_width) {
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b082      	sub	sp, #8
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	4603      	mov	r3, r0
 8000e82:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_SETUP_AW, addr_width - 2);
 8000e84:	79fb      	ldrb	r3, [r7, #7]
 8000e86:	3b02      	subs	r3, #2
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	2003      	movs	r0, #3
 8000e8e:	f7ff fe8f 	bl	8000bb0 <nRF24_WriteReg>
}
 8000e92:	bf00      	nop
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
	...

08000e9c <nRF24_SetAddr>:
// note: buffer length must be equal to current address width of transceiver
// note: for pipes[2..5] only first byte of address will be written because
//       other bytes of address equals to pipe1
// note: for pipes[2..5] only first byte of address will be written because
//       pipes 1-5 share the four most significant address bytes
void nRF24_SetAddr(uint8_t pipe, const uint8_t *addr) {
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	6039      	str	r1, [r7, #0]
 8000ea6:	71fb      	strb	r3, [r7, #7]
	uint8_t addr_width;

	// RX_ADDR_Px register
	switch (pipe) {
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	2b06      	cmp	r3, #6
 8000eac:	d00a      	beq.n	8000ec4 <nRF24_SetAddr+0x28>
 8000eae:	2b06      	cmp	r3, #6
 8000eb0:	dc36      	bgt.n	8000f20 <nRF24_SetAddr+0x84>
 8000eb2:	2b01      	cmp	r3, #1
 8000eb4:	dc02      	bgt.n	8000ebc <nRF24_SetAddr+0x20>
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	da04      	bge.n	8000ec4 <nRF24_SetAddr+0x28>
			// Write address LSBbyte (only first byte from the addr buffer)
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
			break;
		default:
			// Incorrect pipe number -> do nothing
			break;
 8000eba:	e031      	b.n	8000f20 <nRF24_SetAddr+0x84>
 8000ebc:	3b02      	subs	r3, #2
	switch (pipe) {
 8000ebe:	2b03      	cmp	r3, #3
 8000ec0:	d82e      	bhi.n	8000f20 <nRF24_SetAddr+0x84>
 8000ec2:	e023      	b.n	8000f0c <nRF24_SetAddr+0x70>
			addr_width = nRF24_ReadReg(nRF24_REG_SETUP_AW) + 1;
 8000ec4:	2003      	movs	r0, #3
 8000ec6:	f7ff fe59 	bl	8000b7c <nRF24_ReadReg>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	3301      	adds	r3, #1
 8000ece:	73fb      	strb	r3, [r7, #15]
			addr += addr_width;
 8000ed0:	7bfb      	ldrb	r3, [r7, #15]
 8000ed2:	683a      	ldr	r2, [r7, #0]
 8000ed4:	4413      	add	r3, r2
 8000ed6:	603b      	str	r3, [r7, #0]
			nRF24_CSN_L();
 8000ed8:	f7ff fe1c 	bl	8000b14 <nRF24_CSN_L>
			nRF24_LL_RW(nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	4a13      	ldr	r2, [pc, #76]	@ (8000f2c <nRF24_SetAddr+0x90>)
 8000ee0:	5cd3      	ldrb	r3, [r2, r3]
 8000ee2:	f043 0320 	orr.w	r3, r3, #32
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f7ff fe2b 	bl	8000b44 <nRF24_LL_RW>
				nRF24_LL_RW(*addr--);
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	1e5a      	subs	r2, r3, #1
 8000ef2:	603a      	str	r2, [r7, #0]
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f7ff fe24 	bl	8000b44 <nRF24_LL_RW>
			} while (addr_width--);
 8000efc:	7bfb      	ldrb	r3, [r7, #15]
 8000efe:	1e5a      	subs	r2, r3, #1
 8000f00:	73fa      	strb	r2, [r7, #15]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d1f3      	bne.n	8000eee <nRF24_SetAddr+0x52>
			nRF24_CSN_H();
 8000f06:	f7ff fe11 	bl	8000b2c <nRF24_CSN_H>
			break;
 8000f0a:	e00a      	b.n	8000f22 <nRF24_SetAddr+0x86>
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
 8000f0c:	79fb      	ldrb	r3, [r7, #7]
 8000f0e:	4a07      	ldr	r2, [pc, #28]	@ (8000f2c <nRF24_SetAddr+0x90>)
 8000f10:	5cd2      	ldrb	r2, [r2, r3]
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	4619      	mov	r1, r3
 8000f18:	4610      	mov	r0, r2
 8000f1a:	f7ff fe49 	bl	8000bb0 <nRF24_WriteReg>
			break;
 8000f1e:	e000      	b.n	8000f22 <nRF24_SetAddr+0x86>
			break;
 8000f20:	bf00      	nop
	}
}
 8000f22:	bf00      	nop
 8000f24:	3710      	adds	r7, #16
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	0800d5d0 	.word	0x0800d5d0

08000f30 <nRF24_SetTXPower>:

// Configure RF output power in TX mode
// input:
//   tx_pwr - RF output power, one of nRF24_TXPWR_xx values
void nRF24_SetTXPower(uint8_t tx_pwr) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_PWR[2:1] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8000f3a:	2006      	movs	r0, #6
 8000f3c:	f7ff fe1e 	bl	8000b7c <nRF24_ReadReg>
 8000f40:	4603      	mov	r3, r0
 8000f42:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_RF_PWR;
 8000f44:	7bfb      	ldrb	r3, [r7, #15]
 8000f46:	f023 0306 	bic.w	r3, r3, #6
 8000f4a:	73fb      	strb	r3, [r7, #15]
	reg |= tx_pwr;
 8000f4c:	7bfa      	ldrb	r2, [r7, #15]
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	4313      	orrs	r3, r2
 8000f52:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 8000f54:	7bfb      	ldrb	r3, [r7, #15]
 8000f56:	4619      	mov	r1, r3
 8000f58:	2006      	movs	r0, #6
 8000f5a:	f7ff fe29 	bl	8000bb0 <nRF24_WriteReg>
}
 8000f5e:	bf00      	nop
 8000f60:	3710      	adds	r7, #16
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <nRF24_SetDataRate>:

// Configure transceiver data rate
// input:
//   data_rate - data rate, one of nRF24_DR_xx values
void nRF24_SetDataRate(uint8_t data_rate) {
 8000f66:	b580      	push	{r7, lr}
 8000f68:	b084      	sub	sp, #16
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_DR_LOW[5] and RF_DR_HIGH[3] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8000f70:	2006      	movs	r0, #6
 8000f72:	f7ff fe03 	bl	8000b7c <nRF24_ReadReg>
 8000f76:	4603      	mov	r3, r0
 8000f78:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_DATARATE;
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
 8000f7c:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8000f80:	73fb      	strb	r3, [r7, #15]
	reg |= data_rate;
 8000f82:	7bfa      	ldrb	r2, [r7, #15]
 8000f84:	79fb      	ldrb	r3, [r7, #7]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 8000f8a:	7bfb      	ldrb	r3, [r7, #15]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	2006      	movs	r0, #6
 8000f90:	f7ff fe0e 	bl	8000bb0 <nRF24_WriteReg>
}
 8000f94:	bf00      	nop
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <nRF24_SetRXPipe>:
// Configure a specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
//   aa_state - state of auto acknowledgment, one of nRF24_AA_xx values
//   payload_len - payload length in bytes
void nRF24_SetRXPipe(uint8_t pipe, uint8_t aa_state, uint8_t payload_len) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	71bb      	strb	r3, [r7, #6]
 8000faa:	4613      	mov	r3, r2
 8000fac:	717b      	strb	r3, [r7, #5]
	uint8_t reg;

	// Enable the specified pipe (EN_RXADDR register)
	reg = (nRF24_ReadReg(nRF24_REG_EN_RXADDR) | (1 << pipe)) & nRF24_MASK_EN_RX;
 8000fae:	2002      	movs	r0, #2
 8000fb0:	f7ff fde4 	bl	8000b7c <nRF24_ReadReg>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	b25a      	sxtb	r2, r3
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	2101      	movs	r1, #1
 8000fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc0:	b25b      	sxtb	r3, r3
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	b25b      	sxtb	r3, r3
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000fcc:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, reg);
 8000fce:	7bfb      	ldrb	r3, [r7, #15]
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	2002      	movs	r0, #2
 8000fd4:	f7ff fdec 	bl	8000bb0 <nRF24_WriteReg>

	// Set RX payload length (RX_PW_Px register)
	nRF24_WriteReg(nRF24_RX_PW_PIPE[pipe], payload_len & nRF24_MASK_RX_PW);
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	4a19      	ldr	r2, [pc, #100]	@ (8001040 <nRF24_SetRXPipe+0xa4>)
 8000fdc:	5cd2      	ldrb	r2, [r2, r3]
 8000fde:	797b      	ldrb	r3, [r7, #5]
 8000fe0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4610      	mov	r0, r2
 8000fea:	f7ff fde1 	bl	8000bb0 <nRF24_WriteReg>

	// Set auto acknowledgment for a specified pipe (EN_AA register)
	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 8000fee:	2001      	movs	r0, #1
 8000ff0:	f7ff fdc4 	bl	8000b7c <nRF24_ReadReg>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	73fb      	strb	r3, [r7, #15]
	if (aa_state == nRF24_AA_ON) {
 8000ff8:	79bb      	ldrb	r3, [r7, #6]
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d10a      	bne.n	8001014 <nRF24_SetRXPipe+0x78>
		reg |=  (1 << pipe);
 8000ffe:	79fb      	ldrb	r3, [r7, #7]
 8001000:	2201      	movs	r2, #1
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	b25a      	sxtb	r2, r3
 8001008:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800100c:	4313      	orrs	r3, r2
 800100e:	b25b      	sxtb	r3, r3
 8001010:	73fb      	strb	r3, [r7, #15]
 8001012:	e00b      	b.n	800102c <nRF24_SetRXPipe+0x90>
	} else {
		reg &= ~(1 << pipe);
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	2201      	movs	r2, #1
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	b25b      	sxtb	r3, r3
 800101e:	43db      	mvns	r3, r3
 8001020:	b25a      	sxtb	r2, r3
 8001022:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001026:	4013      	ands	r3, r2
 8001028:	b25b      	sxtb	r3, r3
 800102a:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 800102c:	7bfb      	ldrb	r3, [r7, #15]
 800102e:	4619      	mov	r1, r3
 8001030:	2001      	movs	r0, #1
 8001032:	f7ff fdbd 	bl	8000bb0 <nRF24_WriteReg>
}
 8001036:	bf00      	nop
 8001038:	3710      	adds	r7, #16
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	0800d5c8 	.word	0x0800d5c8

08001044 <nRF24_DisableAA>:
}

// Disable the auto retransmit (a.k.a. enhanced ShockBurst) for one or all RX pipes
// input:
//   pipe - number of the RX pipe, value from 0 to 5, any other value will disable AA for all RX pipes
void nRF24_DisableAA(uint8_t pipe) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	if (pipe > 5) {
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d904      	bls.n	800105e <nRF24_DisableAA+0x1a>
		// Disable Auto-ACK for ALL pipes
		nRF24_WriteReg(nRF24_REG_EN_AA, 0x00);
 8001054:	2100      	movs	r1, #0
 8001056:	2001      	movs	r0, #1
 8001058:	f7ff fdaa 	bl	8000bb0 <nRF24_WriteReg>
		// Clear bit in the EN_AA register
		reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
		reg &= ~(1 << pipe);
		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
	}
}
 800105c:	e015      	b.n	800108a <nRF24_DisableAA+0x46>
		reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
 800105e:	2001      	movs	r0, #1
 8001060:	f7ff fd8c 	bl	8000b7c <nRF24_ReadReg>
 8001064:	4603      	mov	r3, r0
 8001066:	73fb      	strb	r3, [r7, #15]
		reg &= ~(1 << pipe);
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	2201      	movs	r2, #1
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	b25b      	sxtb	r3, r3
 8001072:	43db      	mvns	r3, r3
 8001074:	b25a      	sxtb	r2, r3
 8001076:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800107a:	4013      	ands	r3, r2
 800107c:	b25b      	sxtb	r3, r3
 800107e:	73fb      	strb	r3, [r7, #15]
		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 8001080:	7bfb      	ldrb	r3, [r7, #15]
 8001082:	4619      	mov	r1, r3
 8001084:	2001      	movs	r0, #1
 8001086:	f7ff fd93 	bl	8000bb0 <nRF24_WriteReg>
}
 800108a:	bf00      	nop
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <nRF24_GetStatus>:

// Get value of the STATUS register
// return: value of STATUS register
uint8_t nRF24_GetStatus(void) {
 8001092:	b580      	push	{r7, lr}
 8001094:	af00      	add	r7, sp, #0
	return nRF24_ReadReg(nRF24_REG_STATUS);
 8001096:	2007      	movs	r0, #7
 8001098:	f7ff fd70 	bl	8000b7c <nRF24_ReadReg>
 800109c:	4603      	mov	r3, r0
}
 800109e:	4618      	mov	r0, r3
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <nRF24_GetStatus_RXFIFO>:
	return (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_STATUS_IRQ);
}

// Get status of the RX FIFO
// return: one of the nRF24_STATUS_RXFIFO_xx values
uint8_t nRF24_GetStatus_RXFIFO(void) {
 80010a2:	b580      	push	{r7, lr}
 80010a4:	af00      	add	r7, sp, #0
	return (nRF24_ReadReg(nRF24_REG_FIFO_STATUS) & nRF24_MASK_RXFIFO);
 80010a6:	2017      	movs	r0, #23
 80010a8:	f7ff fd68 	bl	8000b7c <nRF24_ReadReg>
 80010ac:	4603      	mov	r3, r0
 80010ae:	f003 0303 	and.w	r3, r3, #3
 80010b2:	b2db      	uxtb	r3, r3
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <nRF24_FlushTX>:
	reg = nRF24_ReadReg(nRF24_REG_RF_CH);
	nRF24_WriteReg(nRF24_REG_RF_CH, reg);
}

// Flush the TX FIFO
void nRF24_FlushTX(void) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 80010bc:	21ff      	movs	r1, #255	@ 0xff
 80010be:	20e1      	movs	r0, #225	@ 0xe1
 80010c0:	f7ff fd76 	bl	8000bb0 <nRF24_WriteReg>
}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <nRF24_FlushRX>:

// Flush the RX FIFO
void nRF24_FlushRX(void) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 80010cc:	21ff      	movs	r1, #255	@ 0xff
 80010ce:	20e2      	movs	r0, #226	@ 0xe2
 80010d0:	f7ff fd6e 	bl	8000bb0 <nRF24_WriteReg>
}
 80010d4:	bf00      	nop
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <nRF24_ClearIRQFlags>:

// Clear any pending IRQ flags
void nRF24_ClearIRQFlags(void) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
	uint8_t reg;

	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
	reg  = nRF24_ReadReg(nRF24_REG_STATUS);
 80010de:	2007      	movs	r0, #7
 80010e0:	f7ff fd4c 	bl	8000b7c <nRF24_ReadReg>
 80010e4:	4603      	mov	r3, r0
 80010e6:	71fb      	strb	r3, [r7, #7]
	reg |= nRF24_MASK_STATUS_IRQ;
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80010ee:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	4619      	mov	r1, r3
 80010f4:	2007      	movs	r0, #7
 80010f6:	f7ff fd5b 	bl	8000bb0 <nRF24_WriteReg>
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <nRF24_WritePayload>:

// Write TX payload
// input:
//   pBuf - pointer to the buffer with payload data
//   length - payload length in bytes
void nRF24_WritePayload(uint8_t *pBuf, uint8_t length) {
 8001102:	b580      	push	{r7, lr}
 8001104:	b082      	sub	sp, #8
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
 800110a:	460b      	mov	r3, r1
 800110c:	70fb      	strb	r3, [r7, #3]
	nRF24_WriteMBReg(nRF24_CMD_W_TX_PAYLOAD, pBuf, length);
 800110e:	78fb      	ldrb	r3, [r7, #3]
 8001110:	461a      	mov	r2, r3
 8001112:	6879      	ldr	r1, [r7, #4]
 8001114:	20a0      	movs	r0, #160	@ 0xa0
 8001116:	f7ff fda5 	bl	8000c64 <nRF24_WriteMBReg>
}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <nRF24_GetRxDplPayloadWidth>:

static uint8_t nRF24_GetRxDplPayloadWidth() {
 8001122:	b580      	push	{r7, lr}
 8001124:	b082      	sub	sp, #8
 8001126:	af00      	add	r7, sp, #0
	uint8_t value;

	nRF24_CSN_L();
 8001128:	f7ff fcf4 	bl	8000b14 <nRF24_CSN_L>
	nRF24_LL_RW(nRF24_CMD_R_RX_PL_WID);
 800112c:	2060      	movs	r0, #96	@ 0x60
 800112e:	f7ff fd09 	bl	8000b44 <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 8001132:	20ff      	movs	r0, #255	@ 0xff
 8001134:	f7ff fd06 	bl	8000b44 <nRF24_LL_RW>
 8001138:	4603      	mov	r3, r0
 800113a:	71fb      	strb	r3, [r7, #7]
	nRF24_CSN_H();
 800113c:	f7ff fcf6 	bl	8000b2c <nRF24_CSN_H>

	return value;
 8001140:	79fb      	ldrb	r3, [r7, #7]

}
 8001142:	4618      	mov	r0, r3
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <nRF24_ReadPayloadGeneric>:

static nRF24_RXResult nRF24_ReadPayloadGeneric(uint8_t *pBuf, uint8_t *length, uint8_t dpl) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0
 8001152:	60f8      	str	r0, [r7, #12]
 8001154:	60b9      	str	r1, [r7, #8]
 8001156:	4613      	mov	r3, r2
 8001158:	71fb      	strb	r3, [r7, #7]
	uint8_t pipe;

	// Extract a payload pipe number from the STATUS register
	pipe = (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_RX_P_NO) >> 1;
 800115a:	2007      	movs	r0, #7
 800115c:	f7ff fd0e 	bl	8000b7c <nRF24_ReadReg>
 8001160:	4603      	mov	r3, r0
 8001162:	105b      	asrs	r3, r3, #1
 8001164:	b2db      	uxtb	r3, r3
 8001166:	f003 0307 	and.w	r3, r3, #7
 800116a:	75fb      	strb	r3, [r7, #23]

	// RX FIFO empty?
	if (pipe < 6) {
 800116c:	7dfb      	ldrb	r3, [r7, #23]
 800116e:	2b05      	cmp	r3, #5
 8001170:	d829      	bhi.n	80011c6 <nRF24_ReadPayloadGeneric+0x7a>
		// Get payload length
		if(dpl) {
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d00f      	beq.n	8001198 <nRF24_ReadPayloadGeneric+0x4c>
			*length = nRF24_GetRxDplPayloadWidth();
 8001178:	f7ff ffd3 	bl	8001122 <nRF24_GetRxDplPayloadWidth>
 800117c:	4603      	mov	r3, r0
 800117e:	461a      	mov	r2, r3
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	701a      	strb	r2, [r3, #0]
			if(*length>32) { //broken packet
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	2b20      	cmp	r3, #32
 800118a:	d90f      	bls.n	80011ac <nRF24_ReadPayloadGeneric+0x60>
				*length = 0;
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	2200      	movs	r2, #0
 8001190:	701a      	strb	r2, [r3, #0]
				nRF24_FlushRX();
 8001192:	f7ff ff99 	bl	80010c8 <nRF24_FlushRX>
 8001196:	e009      	b.n	80011ac <nRF24_ReadPayloadGeneric+0x60>
			}
		} else {
			*length = nRF24_ReadReg(nRF24_RX_PW_PIPE[pipe]);
 8001198:	7dfb      	ldrb	r3, [r7, #23]
 800119a:	4a0f      	ldr	r2, [pc, #60]	@ (80011d8 <nRF24_ReadPayloadGeneric+0x8c>)
 800119c:	5cd3      	ldrb	r3, [r2, r3]
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff fcec 	bl	8000b7c <nRF24_ReadReg>
 80011a4:	4603      	mov	r3, r0
 80011a6:	461a      	mov	r2, r3
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	701a      	strb	r2, [r3, #0]
		}

		// Read a payload from the RX FIFO
		if (*length) {
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d006      	beq.n	80011c2 <nRF24_ReadPayloadGeneric+0x76>
			nRF24_ReadMBReg(nRF24_CMD_R_RX_PAYLOAD, pBuf, *length);
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	461a      	mov	r2, r3
 80011ba:	68f9      	ldr	r1, [r7, #12]
 80011bc:	2061      	movs	r0, #97	@ 0x61
 80011be:	f7ff fd2f 	bl	8000c20 <nRF24_ReadMBReg>
		}

		return ((nRF24_RXResult)pipe);
 80011c2:	7dfb      	ldrb	r3, [r7, #23]
 80011c4:	e003      	b.n	80011ce <nRF24_ReadPayloadGeneric+0x82>
	}

	// The RX FIFO is empty
	*length = 0;
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	2200      	movs	r2, #0
 80011ca:	701a      	strb	r2, [r3, #0]

	return nRF24_RX_EMPTY;
 80011cc:	23ff      	movs	r3, #255	@ 0xff
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3718      	adds	r7, #24
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	0800d5c8 	.word	0x0800d5c8

080011dc <nRF24_ReadPayload>:
//   pBuf - pointer to the buffer to store a payload data
//   length - pointer to variable to store a payload length
// return: one of nRF24_RX_xx values
//   nRF24_RX_PIPEX - packet has been received from the pipe number X
//   nRF24_RX_EMPTY - the RX FIFO is empty
nRF24_RXResult nRF24_ReadPayload(uint8_t *pBuf, uint8_t *length) {
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]
	return nRF24_ReadPayloadGeneric(pBuf, length,0);
 80011e6:	2200      	movs	r2, #0
 80011e8:	6839      	ldr	r1, [r7, #0]
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f7ff ffae 	bl	800114c <nRF24_ReadPayloadGeneric>
 80011f0:	4603      	mov	r3, r0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
	...

080011fc <nRF24_CE_L>:
static inline void nRF24_CE_L() {
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_RESET);
 8001200:	2200      	movs	r2, #0
 8001202:	2140      	movs	r1, #64	@ 0x40
 8001204:	4802      	ldr	r0, [pc, #8]	@ (8001210 <nRF24_CE_L+0x14>)
 8001206:	f002 f907 	bl	8003418 <HAL_GPIO_WritePin>
}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40020400 	.word	0x40020400

08001214 <nRF24_CE_H>:
static inline void nRF24_CE_H() {
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_SET);
 8001218:	2201      	movs	r2, #1
 800121a:	2140      	movs	r1, #64	@ 0x40
 800121c:	4802      	ldr	r0, [pc, #8]	@ (8001228 <nRF24_CE_H+0x14>)
 800121e:	f002 f8fb 	bl	8003418 <HAL_GPIO_WritePin>
}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40020400 	.word	0x40020400

0800122c <UART_SendChar>:
extern uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len);



void UART_SendChar(char b)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	71fb      	strb	r3, [r7, #7]
    //HAL_UART_Transmit(&huart2, (uint8_t *) &b, 1, 200);
    CDC_Transmit_FS((uint8_t *) &b, 1);
 8001236:	1dfb      	adds	r3, r7, #7
 8001238:	2101      	movs	r1, #1
 800123a:	4618      	mov	r0, r3
 800123c:	f00b fb72 	bl	800c924 <CDC_Transmit_FS>
}
 8001240:	bf00      	nop
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <UART_SendStr>:

void UART_SendStr(char *string)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
    //HAL_UART_Transmit(&huart2, (uint8_t *) string, (uint16_t) strlen(string), 200);

	CDC_Transmit_FS((uint8_t *) string,sizeof(string));
 8001250:	2104      	movs	r1, #4
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f00b fb66 	bl	800c924 <CDC_Transmit_FS>
}
 8001258:	bf00      	nop
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}

08001260 <Toggle_LED>:

void Toggle_LED()
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 8001264:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001268:	4802      	ldr	r0, [pc, #8]	@ (8001274 <Toggle_LED+0x14>)
 800126a:	f002 f8ee 	bl	800344a <HAL_GPIO_TogglePin>
}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40020800 	.word	0x40020800

08001278 <UART_SendBufHex>:

void UART_SendBufHex(char *buf, uint16_t bufsize) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	460b      	mov	r3, r1
 8001282:	807b      	strh	r3, [r7, #2]
    uint16_t i;
    char ch;
    for (i = 0; i < bufsize; i++) {
 8001284:	2300      	movs	r3, #0
 8001286:	81fb      	strh	r3, [r7, #14]
 8001288:	e018      	b.n	80012bc <UART_SendBufHex+0x44>
        ch = *buf++;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	1c5a      	adds	r2, r3, #1
 800128e:	607a      	str	r2, [r7, #4]
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	737b      	strb	r3, [r7, #13]
        UART_SendChar(HEX_CHARS[(ch >> 4) % 0x10]);
 8001294:	7b7b      	ldrb	r3, [r7, #13]
 8001296:	091b      	lsrs	r3, r3, #4
 8001298:	b2db      	uxtb	r3, r3
 800129a:	461a      	mov	r2, r3
 800129c:	4b0c      	ldr	r3, [pc, #48]	@ (80012d0 <UART_SendBufHex+0x58>)
 800129e:	5c9b      	ldrb	r3, [r3, r2]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff ffc3 	bl	800122c <UART_SendChar>
        UART_SendChar(HEX_CHARS[(ch & 0x0f) % 0x10]);
 80012a6:	7b7b      	ldrb	r3, [r7, #13]
 80012a8:	f003 030f 	and.w	r3, r3, #15
 80012ac:	4a08      	ldr	r2, [pc, #32]	@ (80012d0 <UART_SendBufHex+0x58>)
 80012ae:	5cd3      	ldrb	r3, [r2, r3]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff ffbb 	bl	800122c <UART_SendChar>
    for (i = 0; i < bufsize; i++) {
 80012b6:	89fb      	ldrh	r3, [r7, #14]
 80012b8:	3301      	adds	r3, #1
 80012ba:	81fb      	strh	r3, [r7, #14]
 80012bc:	89fa      	ldrh	r2, [r7, #14]
 80012be:	887b      	ldrh	r3, [r7, #2]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d3e2      	bcc.n	800128a <UART_SendBufHex+0x12>
    }
}
 80012c4:	bf00      	nop
 80012c6:	bf00      	nop
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	0800d3fc 	.word	0x0800d3fc

080012d4 <UART_SendHex8>:

void UART_SendHex8(uint16_t num) {
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	80fb      	strh	r3, [r7, #6]
    UART_SendChar(HEX_CHARS[(num >> 4) % 0x10]);
 80012de:	88fb      	ldrh	r3, [r7, #6]
 80012e0:	091b      	lsrs	r3, r3, #4
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	f003 030f 	and.w	r3, r3, #15
 80012e8:	4a08      	ldr	r2, [pc, #32]	@ (800130c <UART_SendHex8+0x38>)
 80012ea:	5cd3      	ldrb	r3, [r2, r3]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff ff9d 	bl	800122c <UART_SendChar>
    UART_SendChar(HEX_CHARS[(num & 0x0f) % 0x10]);
 80012f2:	88fb      	ldrh	r3, [r7, #6]
 80012f4:	f003 030f 	and.w	r3, r3, #15
 80012f8:	4a04      	ldr	r2, [pc, #16]	@ (800130c <UART_SendHex8+0x38>)
 80012fa:	5cd3      	ldrb	r3, [r2, r3]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff ff95 	bl	800122c <UART_SendChar>
}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	0800d3fc 	.word	0x0800d3fc

08001310 <UART_SendInt>:

void UART_SendInt(int32_t num) {
 8001310:	b580      	push	{r7, lr}
 8001312:	b086      	sub	sp, #24
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
    char str[10]; // 10 chars max for INT32_MAX
    int i = 0;
 8001318:	2300      	movs	r3, #0
 800131a:	617b      	str	r3, [r7, #20]
    if (num < 0) {
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2b00      	cmp	r3, #0
 8001320:	da05      	bge.n	800132e <UART_SendInt+0x1e>
        UART_SendChar('-');
 8001322:	202d      	movs	r0, #45	@ 0x2d
 8001324:	f7ff ff82 	bl	800122c <UART_SendChar>
        num *= -1;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	425b      	negs	r3, r3
 800132c:	607b      	str	r3, [r7, #4]
    }
    do str[i++] = (char) (num % 10 + '0'); while ((num /= 10) > 0);
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	4b1b      	ldr	r3, [pc, #108]	@ (80013a0 <UART_SendInt+0x90>)
 8001332:	fb83 1302 	smull	r1, r3, r3, r2
 8001336:	1099      	asrs	r1, r3, #2
 8001338:	17d3      	asrs	r3, r2, #31
 800133a:	1ac9      	subs	r1, r1, r3
 800133c:	460b      	mov	r3, r1
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	440b      	add	r3, r1
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	1ad1      	subs	r1, r2, r3
 8001346:	b2ca      	uxtb	r2, r1
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	1c59      	adds	r1, r3, #1
 800134c:	6179      	str	r1, [r7, #20]
 800134e:	3230      	adds	r2, #48	@ 0x30
 8001350:	b2d2      	uxtb	r2, r2
 8001352:	3318      	adds	r3, #24
 8001354:	443b      	add	r3, r7
 8001356:	f803 2c10 	strb.w	r2, [r3, #-16]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4a10      	ldr	r2, [pc, #64]	@ (80013a0 <UART_SendInt+0x90>)
 800135e:	fb82 1203 	smull	r1, r2, r2, r3
 8001362:	1092      	asrs	r2, r2, #2
 8001364:	17db      	asrs	r3, r3, #31
 8001366:	1ad3      	subs	r3, r2, r3
 8001368:	607b      	str	r3, [r7, #4]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2b00      	cmp	r3, #0
 800136e:	dcde      	bgt.n	800132e <UART_SendInt+0x1e>
    for (i--; i >= 0; i--) UART_SendChar(str[i]);
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	3b01      	subs	r3, #1
 8001374:	617b      	str	r3, [r7, #20]
 8001376:	e00a      	b.n	800138e <UART_SendInt+0x7e>
 8001378:	f107 0208 	add.w	r2, r7, #8
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	4413      	add	r3, r2
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff ff52 	bl	800122c <UART_SendChar>
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	3b01      	subs	r3, #1
 800138c:	617b      	str	r3, [r7, #20]
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	2b00      	cmp	r3, #0
 8001392:	daf1      	bge.n	8001378 <UART_SendInt+0x68>
}
 8001394:	bf00      	nop
 8001396:	bf00      	nop
 8001398:	3718      	adds	r7, #24
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	66666667 	.word	0x66666667

080013a4 <nRF24_TransmitPacket>:
// input:
//   pBuf - pointer to the buffer with data to transmit
//   length - length of the data buffer in bytes
// return: one of nRF24_TX_xx values
nRF24_TXResult nRF24_TransmitPacket(uint8_t *pBuf, uint8_t length)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	460b      	mov	r3, r1
 80013ae:	70fb      	strb	r3, [r7, #3]
	volatile uint32_t wait = nRF24_WAIT_TIMEOUT;
 80013b0:	4b21      	ldr	r3, [pc, #132]	@ (8001438 <nRF24_TransmitPacket+0x94>)
 80013b2:	60bb      	str	r3, [r7, #8]
	uint8_t status;

	// Deassert the CE pin (in case if it still high)
	nRF24_CE_L();
 80013b4:	f7ff ff22 	bl	80011fc <nRF24_CE_L>

	// Transfer a data from the specified buffer to the TX FIFO
	nRF24_WritePayload(pBuf, length);
 80013b8:	78fb      	ldrb	r3, [r7, #3]
 80013ba:	4619      	mov	r1, r3
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f7ff fea0 	bl	8001102 <nRF24_WritePayload>

	// Start a transmission by asserting CE pin (must be held at least 10us)
	nRF24_CE_H();
 80013c2:	f7ff ff27 	bl	8001214 <nRF24_CE_H>
	// Poll the transceiver status register until one of the following flags will be set:
	//   TX_DS  - means the packet has been transmitted
	//   MAX_RT - means the maximum number of TX retransmits happened
	// note: this solution is far from perfect, better to use IRQ instead of polling the status
	do {
		status = nRF24_GetStatus();
 80013c6:	f7ff fe64 	bl	8001092 <nRF24_GetStatus>
 80013ca:	4603      	mov	r3, r0
 80013cc:	73fb      	strb	r3, [r7, #15]
		if (status & (nRF24_FLAG_TX_DS | nRF24_FLAG_MAX_RT)) {
 80013ce:	7bfb      	ldrb	r3, [r7, #15]
 80013d0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d105      	bne.n	80013e4 <nRF24_TransmitPacket+0x40>
			break;
		}
	} while (wait--);
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	1e5a      	subs	r2, r3, #1
 80013dc:	60ba      	str	r2, [r7, #8]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d1f1      	bne.n	80013c6 <nRF24_TransmitPacket+0x22>
 80013e2:	e000      	b.n	80013e6 <nRF24_TransmitPacket+0x42>
			break;
 80013e4:	bf00      	nop

	// Deassert the CE pin (Standby-II --> Standby-I)
	nRF24_CE_L();
 80013e6:	f7ff ff09 	bl	80011fc <nRF24_CE_L>

	if (!wait) {
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d101      	bne.n	80013f4 <nRF24_TransmitPacket+0x50>
		// Timeout
		return nRF24_TX_TIMEOUT;
 80013f0:	2302      	movs	r3, #2
 80013f2:	e01d      	b.n	8001430 <nRF24_TransmitPacket+0x8c>
	}

	// Check the flags in STATUS register
	UART_SendStr("[");
 80013f4:	4811      	ldr	r0, [pc, #68]	@ (800143c <nRF24_TransmitPacket+0x98>)
 80013f6:	f7ff ff27 	bl	8001248 <UART_SendStr>
	UART_SendHex8(status);
 80013fa:	7bfb      	ldrb	r3, [r7, #15]
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff ff68 	bl	80012d4 <UART_SendHex8>
	UART_SendStr("] ");
 8001404:	480e      	ldr	r0, [pc, #56]	@ (8001440 <nRF24_TransmitPacket+0x9c>)
 8001406:	f7ff ff1f 	bl	8001248 <UART_SendStr>

	// Clear pending IRQ flags
    nRF24_ClearIRQFlags();
 800140a:	f7ff fe65 	bl	80010d8 <nRF24_ClearIRQFlags>

	if (status & nRF24_FLAG_MAX_RT) {
 800140e:	7bfb      	ldrb	r3, [r7, #15]
 8001410:	f003 0310 	and.w	r3, r3, #16
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <nRF24_TransmitPacket+0x78>
		// Auto retransmit counter exceeds the programmed maximum limit (FIFO is not removed)
		return nRF24_TX_MAXRT;
 8001418:	2303      	movs	r3, #3
 800141a:	e009      	b.n	8001430 <nRF24_TransmitPacket+0x8c>
	}

	if (status & nRF24_FLAG_TX_DS) {
 800141c:	7bfb      	ldrb	r3, [r7, #15]
 800141e:	f003 0320 	and.w	r3, r3, #32
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <nRF24_TransmitPacket+0x86>
		// Successful transmission
		return nRF24_TX_SUCCESS;
 8001426:	2301      	movs	r3, #1
 8001428:	e002      	b.n	8001430 <nRF24_TransmitPacket+0x8c>
	}

	// Some banana happens, a payload remains in the TX FIFO, flush it
	nRF24_FlushTX();
 800142a:	f7ff fe45 	bl	80010b8 <nRF24_FlushTX>

	return nRF24_TX_ERROR;
 800142e:	2300      	movs	r3, #0
}
 8001430:	4618      	mov	r0, r3
 8001432:	3710      	adds	r7, #16
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	000fffff 	.word	0x000fffff
 800143c:	0800d410 	.word	0x0800d410
 8001440:	0800d414 	.word	0x0800d414

08001444 <send_payload>:

void send_payload(uint8_t* payload, uint8_t length)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	460b      	mov	r3, r1
 800144e:	70fb      	strb	r3, [r7, #3]

    // Set operational mode (PTX == transmitter)
    nRF24_SetOperationalMode(nRF24_MODE_TX);
 8001450:	2000      	movs	r0, #0
 8001452:	f7ff fcc2 	bl	8000dda <nRF24_SetOperationalMode>

    // Clear any pending IRQ flags
    nRF24_ClearIRQFlags();
 8001456:	f7ff fe3f 	bl	80010d8 <nRF24_ClearIRQFlags>

	UART_SendStr("PAYLOAD:>");
 800145a:	481f      	ldr	r0, [pc, #124]	@ (80014d8 <send_payload+0x94>)
 800145c:	f7ff fef4 	bl	8001248 <UART_SendStr>
	UART_SendBufHex((char *)payload, length);
 8001460:	78fb      	ldrb	r3, [r7, #3]
 8001462:	b29b      	uxth	r3, r3
 8001464:	4619      	mov	r1, r3
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f7ff ff06 	bl	8001278 <UART_SendBufHex>
	UART_SendStr("< ... TX: ");
 800146c:	481b      	ldr	r0, [pc, #108]	@ (80014dc <send_payload+0x98>)
 800146e:	f7ff feeb 	bl	8001248 <UART_SendStr>

	// Transmit a packet
	tx_res = nRF24_TransmitPacket(payload, length);
 8001472:	78fb      	ldrb	r3, [r7, #3]
 8001474:	4619      	mov	r1, r3
 8001476:	6878      	ldr	r0, [r7, #4]
 8001478:	f7ff ff94 	bl	80013a4 <nRF24_TransmitPacket>
 800147c:	4603      	mov	r3, r0
 800147e:	461a      	mov	r2, r3
 8001480:	4b17      	ldr	r3, [pc, #92]	@ (80014e0 <send_payload+0x9c>)
 8001482:	701a      	strb	r2, [r3, #0]
	switch (tx_res) {
 8001484:	4b16      	ldr	r3, [pc, #88]	@ (80014e0 <send_payload+0x9c>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	2b03      	cmp	r3, #3
 800148a:	d00e      	beq.n	80014aa <send_payload+0x66>
 800148c:	2b03      	cmp	r3, #3
 800148e:	dc10      	bgt.n	80014b2 <send_payload+0x6e>
 8001490:	2b01      	cmp	r3, #1
 8001492:	d002      	beq.n	800149a <send_payload+0x56>
 8001494:	2b02      	cmp	r3, #2
 8001496:	d004      	beq.n	80014a2 <send_payload+0x5e>
 8001498:	e00b      	b.n	80014b2 <send_payload+0x6e>
		case nRF24_TX_SUCCESS:
			UART_SendStr("OK");
 800149a:	4812      	ldr	r0, [pc, #72]	@ (80014e4 <send_payload+0xa0>)
 800149c:	f7ff fed4 	bl	8001248 <UART_SendStr>
			break;
 80014a0:	e00b      	b.n	80014ba <send_payload+0x76>
		case nRF24_TX_TIMEOUT:
			UART_SendStr("TIMEOUT");
 80014a2:	4811      	ldr	r0, [pc, #68]	@ (80014e8 <send_payload+0xa4>)
 80014a4:	f7ff fed0 	bl	8001248 <UART_SendStr>
			break;
 80014a8:	e007      	b.n	80014ba <send_payload+0x76>
		case nRF24_TX_MAXRT:
			UART_SendStr("MAX RETRANSMIT");
 80014aa:	4810      	ldr	r0, [pc, #64]	@ (80014ec <send_payload+0xa8>)
 80014ac:	f7ff fecc 	bl	8001248 <UART_SendStr>
			break;
 80014b0:	e003      	b.n	80014ba <send_payload+0x76>
		default:
			UART_SendStr("ERROR");
 80014b2:	480f      	ldr	r0, [pc, #60]	@ (80014f0 <send_payload+0xac>)
 80014b4:	f7ff fec8 	bl	8001248 <UART_SendStr>
			break;
 80014b8:	bf00      	nop
	}
	UART_SendStr("\r\n");
 80014ba:	480e      	ldr	r0, [pc, #56]	@ (80014f4 <send_payload+0xb0>)
 80014bc:	f7ff fec4 	bl	8001248 <UART_SendStr>
	osDelay(5);
 80014c0:	2005      	movs	r0, #5
 80014c2:	f008 fc9b 	bl	8009dfc <osDelay>
    // Set operational mode (PRX == receiver)
    nRF24_SetOperationalMode(nRF24_MODE_RX);
 80014c6:	2001      	movs	r0, #1
 80014c8:	f7ff fc87 	bl	8000dda <nRF24_SetOperationalMode>


    // Put the transceiver to the RX mode
    nRF24_CE_H();
 80014cc:	f7ff fea2 	bl	8001214 <nRF24_CE_H>
}
 80014d0:	bf00      	nop
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	0800d418 	.word	0x0800d418
 80014dc:	0800d424 	.word	0x0800d424
 80014e0:	2000035e 	.word	0x2000035e
 80014e4:	0800d430 	.word	0x0800d430
 80014e8:	0800d434 	.word	0x0800d434
 80014ec:	0800d43c 	.word	0x0800d43c
 80014f0:	0800d44c 	.word	0x0800d44c
 80014f4:	0800d454 	.word	0x0800d454

080014f8 <ecretage_joy>:

void ecretage_joy(uint16_t* val)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
	if 		(2000 < *val && *val < 2400) 	*val = 2048;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	881b      	ldrh	r3, [r3, #0]
 8001504:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001508:	d909      	bls.n	800151e <ecretage_joy+0x26>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	881b      	ldrh	r3, [r3, #0]
 800150e:	f5b3 6f16 	cmp.w	r3, #2400	@ 0x960
 8001512:	d204      	bcs.n	800151e <ecretage_joy+0x26>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800151a:	801a      	strh	r2, [r3, #0]
	else if (3800 < *val)					*val = 3800;
	else if (*val < 200)					*val = 200 ;
}
 800151c:	e011      	b.n	8001542 <ecretage_joy+0x4a>
	else if (3800 < *val)					*val = 3800;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	881b      	ldrh	r3, [r3, #0]
 8001522:	f640 62d8 	movw	r2, #3800	@ 0xed8
 8001526:	4293      	cmp	r3, r2
 8001528:	d904      	bls.n	8001534 <ecretage_joy+0x3c>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	f640 62d8 	movw	r2, #3800	@ 0xed8
 8001530:	801a      	strh	r2, [r3, #0]
}
 8001532:	e006      	b.n	8001542 <ecretage_joy+0x4a>
	else if (*val < 200)					*val = 200 ;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	881b      	ldrh	r3, [r3, #0]
 8001538:	2bc7      	cmp	r3, #199	@ 0xc7
 800153a:	d802      	bhi.n	8001542 <ecretage_joy+0x4a>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	22c8      	movs	r2, #200	@ 0xc8
 8001540:	801a      	strh	r2, [r3, #0]
}
 8001542:	bf00      	nop
 8001544:	370c      	adds	r7, #12
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr

0800154e <ecretage_slide>:

void ecretage_slide(uint16_t* val)
{
 800154e:	b480      	push	{r7}
 8001550:	b083      	sub	sp, #12
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]
	if		(3800 < *val)					*val = 3800;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	881b      	ldrh	r3, [r3, #0]
 800155a:	f640 62d8 	movw	r2, #3800	@ 0xed8
 800155e:	4293      	cmp	r3, r2
 8001560:	d904      	bls.n	800156c <ecretage_slide+0x1e>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f640 62d8 	movw	r2, #3800	@ 0xed8
 8001568:	801a      	strh	r2, [r3, #0]
	else if (*val < 200)					*val = 200 ;
}
 800156a:	e006      	b.n	800157a <ecretage_slide+0x2c>
	else if (*val < 200)					*val = 200 ;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	881b      	ldrh	r3, [r3, #0]
 8001570:	2bc7      	cmp	r3, #199	@ 0xc7
 8001572:	d802      	bhi.n	800157a <ecretage_slide+0x2c>
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	22c8      	movs	r2, #200	@ 0xc8
 8001578:	801a      	strh	r2, [r3, #0]
}
 800157a:	bf00      	nop
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
	...

08001588 <sendCommande>:

void sendCommande(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b08a      	sub	sp, #40	@ 0x28
 800158c:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < hadc1.Init.NbrOfConversion; i++)
 800158e:	2300      	movs	r3, #0
 8001590:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001594:	e022      	b.n	80015dc <sendCommande+0x54>
	{
		pot1 = (uint16_t) readvalue[0];
 8001596:	4b2f      	ldr	r3, [pc, #188]	@ (8001654 <sendCommande+0xcc>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	b29a      	uxth	r2, r3
 800159c:	4b2e      	ldr	r3, [pc, #184]	@ (8001658 <sendCommande+0xd0>)
 800159e:	801a      	strh	r2, [r3, #0]
		pot2 = (uint16_t) readvalue[1];
 80015a0:	4b2c      	ldr	r3, [pc, #176]	@ (8001654 <sendCommande+0xcc>)
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	b29a      	uxth	r2, r3
 80015a6:	4b2d      	ldr	r3, [pc, #180]	@ (800165c <sendCommande+0xd4>)
 80015a8:	801a      	strh	r2, [r3, #0]
		pot3 = (uint16_t) readvalue[2];
 80015aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001654 <sendCommande+0xcc>)
 80015ac:	689b      	ldr	r3, [r3, #8]
 80015ae:	b29a      	uxth	r2, r3
 80015b0:	4b2b      	ldr	r3, [pc, #172]	@ (8001660 <sendCommande+0xd8>)
 80015b2:	801a      	strh	r2, [r3, #0]
		pot4 = (uint16_t) readvalue[3];
 80015b4:	4b27      	ldr	r3, [pc, #156]	@ (8001654 <sendCommande+0xcc>)
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	b29a      	uxth	r2, r3
 80015ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001664 <sendCommande+0xdc>)
 80015bc:	801a      	strh	r2, [r3, #0]
		pot5 = (uint16_t) readvalue[4];
 80015be:	4b25      	ldr	r3, [pc, #148]	@ (8001654 <sendCommande+0xcc>)
 80015c0:	691b      	ldr	r3, [r3, #16]
 80015c2:	b29a      	uxth	r2, r3
 80015c4:	4b28      	ldr	r3, [pc, #160]	@ (8001668 <sendCommande+0xe0>)
 80015c6:	801a      	strh	r2, [r3, #0]
		pot6 = (uint16_t) readvalue[5];
 80015c8:	4b22      	ldr	r3, [pc, #136]	@ (8001654 <sendCommande+0xcc>)
 80015ca:	695b      	ldr	r3, [r3, #20]
 80015cc:	b29a      	uxth	r2, r3
 80015ce:	4b27      	ldr	r3, [pc, #156]	@ (800166c <sendCommande+0xe4>)
 80015d0:	801a      	strh	r2, [r3, #0]
	for (uint8_t i = 0; i < hadc1.Init.NbrOfConversion; i++)
 80015d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015d6:	3301      	adds	r3, #1
 80015d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80015dc:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80015e0:	4b23      	ldr	r3, [pc, #140]	@ (8001670 <sendCommande+0xe8>)
 80015e2:	69db      	ldr	r3, [r3, #28]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d3d6      	bcc.n	8001596 <sendCommande+0xe>
	}
	ecretage_joy(&pot3);
 80015e8:	481d      	ldr	r0, [pc, #116]	@ (8001660 <sendCommande+0xd8>)
 80015ea:	f7ff ff85 	bl	80014f8 <ecretage_joy>
	ecretage_joy(&pot4);
 80015ee:	481d      	ldr	r0, [pc, #116]	@ (8001664 <sendCommande+0xdc>)
 80015f0:	f7ff ff82 	bl	80014f8 <ecretage_joy>
	ecretage_slide(&pot2);
 80015f4:	4819      	ldr	r0, [pc, #100]	@ (800165c <sendCommande+0xd4>)
 80015f6:	f7ff ffaa 	bl	800154e <ecretage_slide>
	uint8_t payload[32] = {(uint8_t)(pot1/16),(uint8_t)(pot2/16),(uint8_t)(pot3/16),(uint8_t)(pot4/16),(uint8_t)(pot5/16)};
 80015fa:	1d3b      	adds	r3, r7, #4
 80015fc:	2220      	movs	r2, #32
 80015fe:	2100      	movs	r1, #0
 8001600:	4618      	mov	r0, r3
 8001602:	f00b fde1 	bl	800d1c8 <memset>
 8001606:	4b14      	ldr	r3, [pc, #80]	@ (8001658 <sendCommande+0xd0>)
 8001608:	881b      	ldrh	r3, [r3, #0]
 800160a:	091b      	lsrs	r3, r3, #4
 800160c:	b29b      	uxth	r3, r3
 800160e:	b2db      	uxtb	r3, r3
 8001610:	713b      	strb	r3, [r7, #4]
 8001612:	4b12      	ldr	r3, [pc, #72]	@ (800165c <sendCommande+0xd4>)
 8001614:	881b      	ldrh	r3, [r3, #0]
 8001616:	091b      	lsrs	r3, r3, #4
 8001618:	b29b      	uxth	r3, r3
 800161a:	b2db      	uxtb	r3, r3
 800161c:	717b      	strb	r3, [r7, #5]
 800161e:	4b10      	ldr	r3, [pc, #64]	@ (8001660 <sendCommande+0xd8>)
 8001620:	881b      	ldrh	r3, [r3, #0]
 8001622:	091b      	lsrs	r3, r3, #4
 8001624:	b29b      	uxth	r3, r3
 8001626:	b2db      	uxtb	r3, r3
 8001628:	71bb      	strb	r3, [r7, #6]
 800162a:	4b0e      	ldr	r3, [pc, #56]	@ (8001664 <sendCommande+0xdc>)
 800162c:	881b      	ldrh	r3, [r3, #0]
 800162e:	091b      	lsrs	r3, r3, #4
 8001630:	b29b      	uxth	r3, r3
 8001632:	b2db      	uxtb	r3, r3
 8001634:	71fb      	strb	r3, [r7, #7]
 8001636:	4b0c      	ldr	r3, [pc, #48]	@ (8001668 <sendCommande+0xe0>)
 8001638:	881b      	ldrh	r3, [r3, #0]
 800163a:	091b      	lsrs	r3, r3, #4
 800163c:	b29b      	uxth	r3, r3
 800163e:	b2db      	uxtb	r3, r3
 8001640:	723b      	strb	r3, [r7, #8]

	send_payload(payload, 5);
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	2105      	movs	r1, #5
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff fefc 	bl	8001444 <send_payload>
}
 800164c:	bf00      	nop
 800164e:	3728      	adds	r7, #40	@ 0x28
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20000324 	.word	0x20000324
 8001658:	20000318 	.word	0x20000318
 800165c:	2000031a 	.word	0x2000031a
 8001660:	2000031c 	.word	0x2000031c
 8001664:	2000031e 	.word	0x2000031e
 8001668:	20000320 	.word	0x20000320
 800166c:	20000322 	.word	0x20000322
 8001670:	2000016c 	.word	0x2000016c

08001674 <runRadio>:



void runRadio(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b08a      	sub	sp, #40	@ 0x28
 8001678:	af00      	add	r7, sp, #0
	UART_SendStr("\r\nSTM32F411CEU6 is online.\r\n");
 800167a:	485a      	ldr	r0, [pc, #360]	@ (80017e4 <runRadio+0x170>)
 800167c:	f7ff fde4 	bl	8001248 <UART_SendStr>
	osDelay(1000);
 8001680:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001684:	f008 fbba 	bl	8009dfc <osDelay>
	// RX/TX disabled
	nRF24_CE_L();
 8001688:	f7ff fdb8 	bl	80011fc <nRF24_CE_L>

	// Configure the nRF24L01+
	UART_SendStr("nRF24L01+ check: ");
 800168c:	4856      	ldr	r0, [pc, #344]	@ (80017e8 <runRadio+0x174>)
 800168e:	f7ff fddb 	bl	8001248 <UART_SendStr>
	osDelay(1000);
 8001692:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001696:	f008 fbb1 	bl	8009dfc <osDelay>
	if (!nRF24_Check())
 800169a:	f7ff fb51 	bl	8000d40 <nRF24_Check>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d10e      	bne.n	80016c2 <runRadio+0x4e>
	{
		UART_SendStr("FAIL\r\n");
 80016a4:	4851      	ldr	r0, [pc, #324]	@ (80017ec <runRadio+0x178>)
 80016a6:	f7ff fdcf 	bl	8001248 <UART_SendStr>
		while (1)
		{
			Toggle_LED();
 80016aa:	f7ff fdd9 	bl	8001260 <Toggle_LED>
			osDelay(100);
 80016ae:	2064      	movs	r0, #100	@ 0x64
 80016b0:	f008 fba4 	bl	8009dfc <osDelay>
			if (nRF24_Check()) break;
 80016b4:	f7ff fb44 	bl	8000d40 <nRF24_Check>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d100      	bne.n	80016c0 <runRadio+0x4c>
			Toggle_LED();
 80016be:	e7f4      	b.n	80016aa <runRadio+0x36>
			if (nRF24_Check()) break;
 80016c0:	bf00      	nop
		}
	}

	UART_SendStr("OK\r\n");
 80016c2:	484b      	ldr	r0, [pc, #300]	@ (80017f0 <runRadio+0x17c>)
 80016c4:	f7ff fdc0 	bl	8001248 <UART_SendStr>


	// Initialize the nRF24L01 to its default state
	nRF24_Init();
 80016c8:	f7ff faed 	bl	8000ca6 <nRF24_Init>
	//   - CRC scheme		: 2 byte

    // The transmitter sends a 5-byte packets to the address '0xE7 0x1C 0xE3' without Auto-ACK (ShockBurst disabled)

    // Disable ShockBurst for all RX pipes
    nRF24_DisableAA(0xFF);
 80016cc:	20ff      	movs	r0, #255	@ 0xff
 80016ce:	f7ff fcb9 	bl	8001044 <nRF24_DisableAA>

    // Set RF channel
    nRF24_SetRFChannel(115);
 80016d2:	2073      	movs	r0, #115	@ 0x73
 80016d4:	f7ff fbc3 	bl	8000e5e <nRF24_SetRFChannel>

    // Set data rate
    nRF24_SetDataRate(nRF24_DR_250kbps);
 80016d8:	2020      	movs	r0, #32
 80016da:	f7ff fc44 	bl	8000f66 <nRF24_SetDataRate>

    // Set CRC scheme
    nRF24_SetCRCScheme(nRF24_CRC_2byte);
 80016de:	200c      	movs	r0, #12
 80016e0:	f7ff fb9c 	bl	8000e1c <nRF24_SetCRCScheme>

    // Set address width, its common for all pipes (RX and TX)
    nRF24_SetAddrWidth(3);
 80016e4:	2003      	movs	r0, #3
 80016e6:	f7ff fbc8 	bl	8000e7a <nRF24_SetAddrWidth>

    // Configure RX PIPE#1
    static const uint8_t nRF24_ADDR_Rx[] = { 0xE7, 0x1C, 0xE4 };
    nRF24_SetAddr(nRF24_PIPE1, nRF24_ADDR_Rx); // program address for RX pipe #1
 80016ea:	4942      	ldr	r1, [pc, #264]	@ (80017f4 <runRadio+0x180>)
 80016ec:	2001      	movs	r0, #1
 80016ee:	f7ff fbd5 	bl	8000e9c <nRF24_SetAddr>
    nRF24_SetRXPipe(nRF24_PIPE1, nRF24_AA_OFF, 5); // Auto-ACK: disabled, payload length: 5 bytes
 80016f2:	2205      	movs	r2, #5
 80016f4:	2100      	movs	r1, #0
 80016f6:	2001      	movs	r0, #1
 80016f8:	f7ff fc50 	bl	8000f9c <nRF24_SetRXPipe>

    // Configure TX PIPE
    static const uint8_t nRF24_ADDR_Tx[] = { 0xE7, 0x1C, 0xE3 };
    nRF24_SetAddr(nRF24_PIPETX, nRF24_ADDR_Tx); // program TX address
 80016fc:	493e      	ldr	r1, [pc, #248]	@ (80017f8 <runRadio+0x184>)
 80016fe:	2006      	movs	r0, #6
 8001700:	f7ff fbcc 	bl	8000e9c <nRF24_SetAddr>

    // Set TX power (maximum)
    nRF24_SetTXPower(nRF24_TXPWR_0dBm);
 8001704:	2006      	movs	r0, #6
 8001706:	f7ff fc13 	bl	8000f30 <nRF24_SetTXPower>

    // Set operational mode (PRX == receiver)
    nRF24_SetOperationalMode(nRF24_MODE_RX);
 800170a:	2001      	movs	r0, #1
 800170c:	f7ff fb65 	bl	8000dda <nRF24_SetOperationalMode>

    // Wake the transceiver
    nRF24_SetPowerMode(nRF24_PWR_UP);
 8001710:	2002      	movs	r0, #2
 8001712:	f7ff fb43 	bl	8000d9c <nRF24_SetPowerMode>

    // Put the transceiver to the RX mode
    nRF24_CE_H();
 8001716:	f7ff fd7d 	bl	8001214 <nRF24_CE_H>

    uint8_t BP_released = 1;
 800171a:	2301      	movs	r3, #1
 800171c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    	//
    	// This is far from best solution, but it's ok for testing purposes
    	// More smart way is to use the IRQ pin :)
    	//

    	sendCommande();
 8001720:	f7ff ff32 	bl	8001588 <sendCommande>


    	if (nRF24_GetStatus_RXFIFO() != nRF24_STATUS_RXFIFO_EMPTY)
 8001724:	f7ff fcbd 	bl	80010a2 <nRF24_GetStatus_RXFIFO>
 8001728:	4603      	mov	r3, r0
 800172a:	2b01      	cmp	r3, #1
 800172c:	d020      	beq.n	8001770 <runRadio+0xfc>
    	{
    		// Get a payload from the transceiver
    		pipe = nRF24_ReadPayload(nRF24_payload, &payload_length);
 800172e:	4933      	ldr	r1, [pc, #204]	@ (80017fc <runRadio+0x188>)
 8001730:	4833      	ldr	r0, [pc, #204]	@ (8001800 <runRadio+0x18c>)
 8001732:	f7ff fd53 	bl	80011dc <nRF24_ReadPayload>
 8001736:	4603      	mov	r3, r0
 8001738:	461a      	mov	r2, r3
 800173a:	4b32      	ldr	r3, [pc, #200]	@ (8001804 <runRadio+0x190>)
 800173c:	701a      	strb	r2, [r3, #0]

    		// Clear all pending IRQ flags
			nRF24_ClearIRQFlags();
 800173e:	f7ff fccb 	bl	80010d8 <nRF24_ClearIRQFlags>

			// Print a payload contents to UART
			UART_SendStr("RCV PIPE#");
 8001742:	4831      	ldr	r0, [pc, #196]	@ (8001808 <runRadio+0x194>)
 8001744:	f7ff fd80 	bl	8001248 <UART_SendStr>
			UART_SendInt(pipe);
 8001748:	4b2e      	ldr	r3, [pc, #184]	@ (8001804 <runRadio+0x190>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff fddf 	bl	8001310 <UART_SendInt>
			UART_SendStr(" PAYLOAD:>");
 8001752:	482e      	ldr	r0, [pc, #184]	@ (800180c <runRadio+0x198>)
 8001754:	f7ff fd78 	bl	8001248 <UART_SendStr>
			UART_SendBufHex((char *)nRF24_payload, payload_length);
 8001758:	4b28      	ldr	r3, [pc, #160]	@ (80017fc <runRadio+0x188>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	4619      	mov	r1, r3
 800175e:	4828      	ldr	r0, [pc, #160]	@ (8001800 <runRadio+0x18c>)
 8001760:	f7ff fd8a 	bl	8001278 <UART_SendBufHex>
			UART_SendStr("<\r\n");
 8001764:	482a      	ldr	r0, [pc, #168]	@ (8001810 <runRadio+0x19c>)
 8001766:	f7ff fd6f 	bl	8001248 <UART_SendStr>
			// send back the payload
//			HAL_Delay(100);
			osDelay(2);
 800176a:	2002      	movs	r0, #2
 800176c:	f008 fb46 	bl	8009dfc <osDelay>
//			uint8_t message[32] = {0xaa,0x44,0x11,0x22,0x55};
//			send_payload(message, 5);
//			send_payload(nRF24_payload, payload_length);
    	}
    	if(!HAL_GPIO_ReadPin(BP_GPIO_Port, BP_Pin)&& BP_released)
 8001770:	2101      	movs	r1, #1
 8001772:	4828      	ldr	r0, [pc, #160]	@ (8001814 <runRadio+0x1a0>)
 8001774:	f001 fe38 	bl	80033e8 <HAL_GPIO_ReadPin>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d11f      	bne.n	80017be <runRadio+0x14a>
 800177e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001782:	2b00      	cmp	r3, #0
 8001784:	d01b      	beq.n	80017be <runRadio+0x14a>
    	{
    		BP_released = 0;
 8001786:	2300      	movs	r3, #0
 8001788:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    		uint8_t payload[32] = {0x01,0x23,0x45,0x67,0x89};
 800178c:	4a22      	ldr	r2, [pc, #136]	@ (8001818 <runRadio+0x1a4>)
 800178e:	1d3b      	adds	r3, r7, #4
 8001790:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001794:	6018      	str	r0, [r3, #0]
 8001796:	3304      	adds	r3, #4
 8001798:	8019      	strh	r1, [r3, #0]
 800179a:	f107 030a 	add.w	r3, r7, #10
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	605a      	str	r2, [r3, #4]
 80017a4:	609a      	str	r2, [r3, #8]
 80017a6:	60da      	str	r2, [r3, #12]
 80017a8:	611a      	str	r2, [r3, #16]
 80017aa:	615a      	str	r2, [r3, #20]
 80017ac:	831a      	strh	r2, [r3, #24]
//        		payload[i] = j++;
//        		if (j > 0x000000FF) j = 0;
//        	}


    		send_payload(payload, 5);
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	2105      	movs	r1, #5
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff fe46 	bl	8001444 <send_payload>
    		osDelay(10);
 80017b8:	200a      	movs	r0, #10
 80017ba:	f008 fb1f 	bl	8009dfc <osDelay>
    	}
    	if(HAL_GPIO_ReadPin(BP_GPIO_Port, BP_Pin) && !BP_released)
 80017be:	2101      	movs	r1, #1
 80017c0:	4814      	ldr	r0, [pc, #80]	@ (8001814 <runRadio+0x1a0>)
 80017c2:	f001 fe11 	bl	80033e8 <HAL_GPIO_ReadPin>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d0a9      	beq.n	8001720 <runRadio+0xac>
 80017cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d1a5      	bne.n	8001720 <runRadio+0xac>
    	{

    		BP_released = 1;
 80017d4:	2301      	movs	r3, #1
 80017d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    		osDelay(10);
 80017da:	200a      	movs	r0, #10
 80017dc:	f008 fb0e 	bl	8009dfc <osDelay>
    	sendCommande();
 80017e0:	e79e      	b.n	8001720 <runRadio+0xac>
 80017e2:	bf00      	nop
 80017e4:	0800d458 	.word	0x0800d458
 80017e8:	0800d478 	.word	0x0800d478
 80017ec:	0800d48c 	.word	0x0800d48c
 80017f0:	0800d494 	.word	0x0800d494
 80017f4:	0800d5d8 	.word	0x0800d5d8
 80017f8:	0800d5dc 	.word	0x0800d5dc
 80017fc:	2000035d 	.word	0x2000035d
 8001800:	2000033c 	.word	0x2000033c
 8001804:	2000035c 	.word	0x2000035c
 8001808:	0800d49c 	.word	0x0800d49c
 800180c:	0800d4a8 	.word	0x0800d4a8
 8001810:	0800d4b4 	.word	0x0800d4b4
 8001814:	40020000 	.word	0x40020000
 8001818:	0800d4b8 	.word	0x0800d4b8

0800181c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001822:	2300      	movs	r3, #0
 8001824:	607b      	str	r3, [r7, #4]
 8001826:	4b12      	ldr	r3, [pc, #72]	@ (8001870 <HAL_MspInit+0x54>)
 8001828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800182a:	4a11      	ldr	r2, [pc, #68]	@ (8001870 <HAL_MspInit+0x54>)
 800182c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001830:	6453      	str	r3, [r2, #68]	@ 0x44
 8001832:	4b0f      	ldr	r3, [pc, #60]	@ (8001870 <HAL_MspInit+0x54>)
 8001834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001836:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800183a:	607b      	str	r3, [r7, #4]
 800183c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	603b      	str	r3, [r7, #0]
 8001842:	4b0b      	ldr	r3, [pc, #44]	@ (8001870 <HAL_MspInit+0x54>)
 8001844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001846:	4a0a      	ldr	r2, [pc, #40]	@ (8001870 <HAL_MspInit+0x54>)
 8001848:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800184c:	6413      	str	r3, [r2, #64]	@ 0x40
 800184e:	4b08      	ldr	r3, [pc, #32]	@ (8001870 <HAL_MspInit+0x54>)
 8001850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001852:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001856:	603b      	str	r3, [r7, #0]
 8001858:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800185a:	2200      	movs	r2, #0
 800185c:	210f      	movs	r1, #15
 800185e:	f06f 0001 	mvn.w	r0, #1
 8001862:	f001 f8a3 	bl	80029ac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40023800 	.word	0x40023800

08001874 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b08a      	sub	sp, #40	@ 0x28
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800187c:	f107 0314 	add.w	r3, r7, #20
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
 8001884:	605a      	str	r2, [r3, #4]
 8001886:	609a      	str	r2, [r3, #8]
 8001888:	60da      	str	r2, [r3, #12]
 800188a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a33      	ldr	r2, [pc, #204]	@ (8001960 <HAL_ADC_MspInit+0xec>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d160      	bne.n	8001958 <HAL_ADC_MspInit+0xe4>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	613b      	str	r3, [r7, #16]
 800189a:	4b32      	ldr	r3, [pc, #200]	@ (8001964 <HAL_ADC_MspInit+0xf0>)
 800189c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800189e:	4a31      	ldr	r2, [pc, #196]	@ (8001964 <HAL_ADC_MspInit+0xf0>)
 80018a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80018a6:	4b2f      	ldr	r3, [pc, #188]	@ (8001964 <HAL_ADC_MspInit+0xf0>)
 80018a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018ae:	613b      	str	r3, [r7, #16]
 80018b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	60fb      	str	r3, [r7, #12]
 80018b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001964 <HAL_ADC_MspInit+0xf0>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ba:	4a2a      	ldr	r2, [pc, #168]	@ (8001964 <HAL_ADC_MspInit+0xf0>)
 80018bc:	f043 0301 	orr.w	r3, r3, #1
 80018c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018c2:	4b28      	ldr	r3, [pc, #160]	@ (8001964 <HAL_ADC_MspInit+0xf0>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c6:	f003 0301 	and.w	r3, r3, #1
 80018ca:	60fb      	str	r3, [r7, #12]
 80018cc:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC1_SPAR_Pin|ADC1_SLIDE_Pin|ADC1_JOY_X_Pin|ADC1_JOY_Y_Pin
 80018ce:	237e      	movs	r3, #126	@ 0x7e
 80018d0:	617b      	str	r3, [r7, #20]
                          |ADC1_POT_A_Pin|ADC1_POT_B_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018d2:	2303      	movs	r3, #3
 80018d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018da:	f107 0314 	add.w	r3, r7, #20
 80018de:	4619      	mov	r1, r3
 80018e0:	4821      	ldr	r0, [pc, #132]	@ (8001968 <HAL_ADC_MspInit+0xf4>)
 80018e2:	f001 fbfd 	bl	80030e0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80018e6:	4b21      	ldr	r3, [pc, #132]	@ (800196c <HAL_ADC_MspInit+0xf8>)
 80018e8:	4a21      	ldr	r2, [pc, #132]	@ (8001970 <HAL_ADC_MspInit+0xfc>)
 80018ea:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80018ec:	4b1f      	ldr	r3, [pc, #124]	@ (800196c <HAL_ADC_MspInit+0xf8>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018f2:	4b1e      	ldr	r3, [pc, #120]	@ (800196c <HAL_ADC_MspInit+0xf8>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80018f8:	4b1c      	ldr	r3, [pc, #112]	@ (800196c <HAL_ADC_MspInit+0xf8>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80018fe:	4b1b      	ldr	r3, [pc, #108]	@ (800196c <HAL_ADC_MspInit+0xf8>)
 8001900:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001904:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001906:	4b19      	ldr	r3, [pc, #100]	@ (800196c <HAL_ADC_MspInit+0xf8>)
 8001908:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800190c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800190e:	4b17      	ldr	r3, [pc, #92]	@ (800196c <HAL_ADC_MspInit+0xf8>)
 8001910:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001914:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001916:	4b15      	ldr	r3, [pc, #84]	@ (800196c <HAL_ADC_MspInit+0xf8>)
 8001918:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800191c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800191e:	4b13      	ldr	r3, [pc, #76]	@ (800196c <HAL_ADC_MspInit+0xf8>)
 8001920:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001924:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001926:	4b11      	ldr	r3, [pc, #68]	@ (800196c <HAL_ADC_MspInit+0xf8>)
 8001928:	2200      	movs	r2, #0
 800192a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800192c:	480f      	ldr	r0, [pc, #60]	@ (800196c <HAL_ADC_MspInit+0xf8>)
 800192e:	f001 f867 	bl	8002a00 <HAL_DMA_Init>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8001938:	f7ff f8e5 	bl	8000b06 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	4a0b      	ldr	r2, [pc, #44]	@ (800196c <HAL_ADC_MspInit+0xf8>)
 8001940:	639a      	str	r2, [r3, #56]	@ 0x38
 8001942:	4a0a      	ldr	r2, [pc, #40]	@ (800196c <HAL_ADC_MspInit+0xf8>)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8001948:	2200      	movs	r2, #0
 800194a:	2105      	movs	r1, #5
 800194c:	2012      	movs	r0, #18
 800194e:	f001 f82d 	bl	80029ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001952:	2012      	movs	r0, #18
 8001954:	f001 f846 	bl	80029e4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001958:	bf00      	nop
 800195a:	3728      	adds	r7, #40	@ 0x28
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40012000 	.word	0x40012000
 8001964:	40023800 	.word	0x40023800
 8001968:	40020000 	.word	0x40020000
 800196c:	200001b4 	.word	0x200001b4
 8001970:	40026410 	.word	0x40026410

08001974 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b08a      	sub	sp, #40	@ 0x28
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800197c:	f107 0314 	add.w	r3, r7, #20
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]
 8001984:	605a      	str	r2, [r3, #4]
 8001986:	609a      	str	r2, [r3, #8]
 8001988:	60da      	str	r2, [r3, #12]
 800198a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a19      	ldr	r2, [pc, #100]	@ (80019f8 <HAL_I2C_MspInit+0x84>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d12c      	bne.n	80019f0 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	613b      	str	r3, [r7, #16]
 800199a:	4b18      	ldr	r3, [pc, #96]	@ (80019fc <HAL_I2C_MspInit+0x88>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199e:	4a17      	ldr	r2, [pc, #92]	@ (80019fc <HAL_I2C_MspInit+0x88>)
 80019a0:	f043 0302 	orr.w	r3, r3, #2
 80019a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019a6:	4b15      	ldr	r3, [pc, #84]	@ (80019fc <HAL_I2C_MspInit+0x88>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	613b      	str	r3, [r7, #16]
 80019b0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80019b2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80019b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019b8:	2312      	movs	r3, #18
 80019ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019bc:	2300      	movs	r3, #0
 80019be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c0:	2303      	movs	r3, #3
 80019c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019c4:	2304      	movs	r3, #4
 80019c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c8:	f107 0314 	add.w	r3, r7, #20
 80019cc:	4619      	mov	r1, r3
 80019ce:	480c      	ldr	r0, [pc, #48]	@ (8001a00 <HAL_I2C_MspInit+0x8c>)
 80019d0:	f001 fb86 	bl	80030e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019d4:	2300      	movs	r3, #0
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	4b08      	ldr	r3, [pc, #32]	@ (80019fc <HAL_I2C_MspInit+0x88>)
 80019da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019dc:	4a07      	ldr	r2, [pc, #28]	@ (80019fc <HAL_I2C_MspInit+0x88>)
 80019de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80019e4:	4b05      	ldr	r3, [pc, #20]	@ (80019fc <HAL_I2C_MspInit+0x88>)
 80019e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019ec:	60fb      	str	r3, [r7, #12]
 80019ee:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80019f0:	bf00      	nop
 80019f2:	3728      	adds	r7, #40	@ 0x28
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	40005400 	.word	0x40005400
 80019fc:	40023800 	.word	0x40023800
 8001a00:	40020400 	.word	0x40020400

08001a04 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b08a      	sub	sp, #40	@ 0x28
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a0c:	f107 0314 	add.w	r3, r7, #20
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]
 8001a1a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a19      	ldr	r2, [pc, #100]	@ (8001a88 <HAL_SPI_MspInit+0x84>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d12b      	bne.n	8001a7e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	613b      	str	r3, [r7, #16]
 8001a2a:	4b18      	ldr	r3, [pc, #96]	@ (8001a8c <HAL_SPI_MspInit+0x88>)
 8001a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a2e:	4a17      	ldr	r2, [pc, #92]	@ (8001a8c <HAL_SPI_MspInit+0x88>)
 8001a30:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a34:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a36:	4b15      	ldr	r3, [pc, #84]	@ (8001a8c <HAL_SPI_MspInit+0x88>)
 8001a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
 8001a46:	4b11      	ldr	r3, [pc, #68]	@ (8001a8c <HAL_SPI_MspInit+0x88>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4a:	4a10      	ldr	r2, [pc, #64]	@ (8001a8c <HAL_SPI_MspInit+0x88>)
 8001a4c:	f043 0302 	orr.w	r3, r3, #2
 8001a50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a52:	4b0e      	ldr	r3, [pc, #56]	@ (8001a8c <HAL_SPI_MspInit+0x88>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a56:	f003 0302 	and.w	r3, r3, #2
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001a5e:	2338      	movs	r3, #56	@ 0x38
 8001a60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a62:	2302      	movs	r3, #2
 8001a64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a66:	2300      	movs	r3, #0
 8001a68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a6e:	2305      	movs	r3, #5
 8001a70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a72:	f107 0314 	add.w	r3, r7, #20
 8001a76:	4619      	mov	r1, r3
 8001a78:	4805      	ldr	r0, [pc, #20]	@ (8001a90 <HAL_SPI_MspInit+0x8c>)
 8001a7a:	f001 fb31 	bl	80030e0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001a7e:	bf00      	nop
 8001a80:	3728      	adds	r7, #40	@ 0x28
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40013000 	.word	0x40013000
 8001a8c:	40023800 	.word	0x40023800
 8001a90:	40020400 	.word	0x40020400

08001a94 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b08a      	sub	sp, #40	@ 0x28
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
 8001aaa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a19      	ldr	r2, [pc, #100]	@ (8001b18 <HAL_UART_MspInit+0x84>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d12c      	bne.n	8001b10 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	613b      	str	r3, [r7, #16]
 8001aba:	4b18      	ldr	r3, [pc, #96]	@ (8001b1c <HAL_UART_MspInit+0x88>)
 8001abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001abe:	4a17      	ldr	r2, [pc, #92]	@ (8001b1c <HAL_UART_MspInit+0x88>)
 8001ac0:	f043 0310 	orr.w	r3, r3, #16
 8001ac4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ac6:	4b15      	ldr	r3, [pc, #84]	@ (8001b1c <HAL_UART_MspInit+0x88>)
 8001ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aca:	f003 0310 	and.w	r3, r3, #16
 8001ace:	613b      	str	r3, [r7, #16]
 8001ad0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
 8001ad6:	4b11      	ldr	r3, [pc, #68]	@ (8001b1c <HAL_UART_MspInit+0x88>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ada:	4a10      	ldr	r2, [pc, #64]	@ (8001b1c <HAL_UART_MspInit+0x88>)
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b1c <HAL_UART_MspInit+0x88>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001aee:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001af2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af4:	2302      	movs	r3, #2
 8001af6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001afc:	2303      	movs	r3, #3
 8001afe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b00:	2307      	movs	r3, #7
 8001b02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b04:	f107 0314 	add.w	r3, r7, #20
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4805      	ldr	r0, [pc, #20]	@ (8001b20 <HAL_UART_MspInit+0x8c>)
 8001b0c:	f001 fae8 	bl	80030e0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001b10:	bf00      	nop
 8001b12:	3728      	adds	r7, #40	@ 0x28
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	40011000 	.word	0x40011000
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	40020000 	.word	0x40020000

08001b24 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b08e      	sub	sp, #56	@ 0x38
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001b30:	2300      	movs	r3, #0
 8001b32:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001b34:	2300      	movs	r3, #0
 8001b36:	60fb      	str	r3, [r7, #12]
 8001b38:	4b34      	ldr	r3, [pc, #208]	@ (8001c0c <HAL_InitTick+0xe8>)
 8001b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b3c:	4a33      	ldr	r2, [pc, #204]	@ (8001c0c <HAL_InitTick+0xe8>)
 8001b3e:	f043 0301 	orr.w	r3, r3, #1
 8001b42:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b44:	4b31      	ldr	r3, [pc, #196]	@ (8001c0c <HAL_InitTick+0xe8>)
 8001b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b48:	f003 0301 	and.w	r3, r3, #1
 8001b4c:	60fb      	str	r3, [r7, #12]
 8001b4e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b50:	f107 0210 	add.w	r2, r7, #16
 8001b54:	f107 0314 	add.w	r3, r7, #20
 8001b58:	4611      	mov	r1, r2
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f003 fc7e 	bl	800545c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001b60:	6a3b      	ldr	r3, [r7, #32]
 8001b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d103      	bne.n	8001b72 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001b6a:	f003 fc4f 	bl	800540c <HAL_RCC_GetPCLK1Freq>
 8001b6e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001b70:	e004      	b.n	8001b7c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001b72:	f003 fc4b 	bl	800540c <HAL_RCC_GetPCLK1Freq>
 8001b76:	4603      	mov	r3, r0
 8001b78:	005b      	lsls	r3, r3, #1
 8001b7a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b7e:	4a24      	ldr	r2, [pc, #144]	@ (8001c10 <HAL_InitTick+0xec>)
 8001b80:	fba2 2303 	umull	r2, r3, r2, r3
 8001b84:	0c9b      	lsrs	r3, r3, #18
 8001b86:	3b01      	subs	r3, #1
 8001b88:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001b8a:	4b22      	ldr	r3, [pc, #136]	@ (8001c14 <HAL_InitTick+0xf0>)
 8001b8c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b90:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001b92:	4b20      	ldr	r3, [pc, #128]	@ (8001c14 <HAL_InitTick+0xf0>)
 8001b94:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b98:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001b9a:	4a1e      	ldr	r2, [pc, #120]	@ (8001c14 <HAL_InitTick+0xf0>)
 8001b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b9e:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001ba0:	4b1c      	ldr	r3, [pc, #112]	@ (8001c14 <HAL_InitTick+0xf0>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c14 <HAL_InitTick+0xf0>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bac:	4b19      	ldr	r3, [pc, #100]	@ (8001c14 <HAL_InitTick+0xf0>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8001bb2:	4818      	ldr	r0, [pc, #96]	@ (8001c14 <HAL_InitTick+0xf0>)
 8001bb4:	f003 ff92 	bl	8005adc <HAL_TIM_Base_Init>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001bbe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d11b      	bne.n	8001bfe <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001bc6:	4813      	ldr	r0, [pc, #76]	@ (8001c14 <HAL_InitTick+0xf0>)
 8001bc8:	f003 ffe2 	bl	8005b90 <HAL_TIM_Base_Start_IT>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001bd2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d111      	bne.n	8001bfe <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001bda:	201c      	movs	r0, #28
 8001bdc:	f000 ff02 	bl	80029e4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2b0f      	cmp	r3, #15
 8001be4:	d808      	bhi.n	8001bf8 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8001be6:	2200      	movs	r2, #0
 8001be8:	6879      	ldr	r1, [r7, #4]
 8001bea:	201c      	movs	r0, #28
 8001bec:	f000 fede 	bl	80029ac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bf0:	4a09      	ldr	r2, [pc, #36]	@ (8001c18 <HAL_InitTick+0xf4>)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6013      	str	r3, [r2, #0]
 8001bf6:	e002      	b.n	8001bfe <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001bfe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3738      	adds	r7, #56	@ 0x38
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40023800 	.word	0x40023800
 8001c10:	431bde83 	.word	0x431bde83
 8001c14:	20000360 	.word	0x20000360
 8001c18:	20000004 	.word	0x20000004

08001c1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c20:	bf00      	nop
 8001c22:	e7fd      	b.n	8001c20 <NMI_Handler+0x4>

08001c24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c28:	bf00      	nop
 8001c2a:	e7fd      	b.n	8001c28 <HardFault_Handler+0x4>

08001c2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c30:	bf00      	nop
 8001c32:	e7fd      	b.n	8001c30 <MemManage_Handler+0x4>

08001c34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c38:	bf00      	nop
 8001c3a:	e7fd      	b.n	8001c38 <BusFault_Handler+0x4>

08001c3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c40:	bf00      	nop
 8001c42:	e7fd      	b.n	8001c40 <UsageFault_Handler+0x4>

08001c44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c48:	bf00      	nop
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
	...

08001c54 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c58:	4802      	ldr	r0, [pc, #8]	@ (8001c64 <ADC_IRQHandler+0x10>)
 8001c5a:	f000 f908 	bl	8001e6e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	2000016c 	.word	0x2000016c

08001c68 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c6c:	4802      	ldr	r0, [pc, #8]	@ (8001c78 <TIM2_IRQHandler+0x10>)
 8001c6e:	f003 fff1 	bl	8005c54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	20000360 	.word	0x20000360

08001c7c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c80:	4802      	ldr	r0, [pc, #8]	@ (8001c8c <DMA2_Stream0_IRQHandler+0x10>)
 8001c82:	f000 ffc3 	bl	8002c0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c86:	bf00      	nop
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	200001b4 	.word	0x200001b4

08001c90 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001c94:	4802      	ldr	r0, [pc, #8]	@ (8001ca0 <OTG_FS_IRQHandler+0x10>)
 8001c96:	f001 fe7b 	bl	8003990 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	20006274 	.word	0x20006274

08001ca4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ca8:	4b06      	ldr	r3, [pc, #24]	@ (8001cc4 <SystemInit+0x20>)
 8001caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cae:	4a05      	ldr	r2, [pc, #20]	@ (8001cc4 <SystemInit+0x20>)
 8001cb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cb8:	bf00      	nop
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	e000ed00 	.word	0xe000ed00

08001cc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001cc8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d00 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ccc:	f7ff ffea 	bl	8001ca4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cd0:	480c      	ldr	r0, [pc, #48]	@ (8001d04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cd2:	490d      	ldr	r1, [pc, #52]	@ (8001d08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cd4:	4a0d      	ldr	r2, [pc, #52]	@ (8001d0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cd8:	e002      	b.n	8001ce0 <LoopCopyDataInit>

08001cda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cde:	3304      	adds	r3, #4

08001ce0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ce0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ce2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ce4:	d3f9      	bcc.n	8001cda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8001d10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ce8:	4c0a      	ldr	r4, [pc, #40]	@ (8001d14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cec:	e001      	b.n	8001cf2 <LoopFillZerobss>

08001cee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cf0:	3204      	adds	r2, #4

08001cf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cf4:	d3fb      	bcc.n	8001cee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cf6:	f00b facd 	bl	800d294 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cfa:	f7fe fc07 	bl	800050c <main>
  bx  lr    
 8001cfe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d08:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 8001d0c:	0800d610 	.word	0x0800d610
  ldr r2, =_sbss
 8001d10:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 8001d14:	20006ab8 	.word	0x20006ab8

08001d18 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d18:	e7fe      	b.n	8001d18 <DMA1_Stream0_IRQHandler>
	...

08001d1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d20:	4b0e      	ldr	r3, [pc, #56]	@ (8001d5c <HAL_Init+0x40>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a0d      	ldr	r2, [pc, #52]	@ (8001d5c <HAL_Init+0x40>)
 8001d26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d5c <HAL_Init+0x40>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a0a      	ldr	r2, [pc, #40]	@ (8001d5c <HAL_Init+0x40>)
 8001d32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d38:	4b08      	ldr	r3, [pc, #32]	@ (8001d5c <HAL_Init+0x40>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a07      	ldr	r2, [pc, #28]	@ (8001d5c <HAL_Init+0x40>)
 8001d3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d44:	2003      	movs	r0, #3
 8001d46:	f000 fe26 	bl	8002996 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d4a:	200f      	movs	r0, #15
 8001d4c:	f7ff feea 	bl	8001b24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d50:	f7ff fd64 	bl	800181c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40023c00 	.word	0x40023c00

08001d60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d64:	4b06      	ldr	r3, [pc, #24]	@ (8001d80 <HAL_IncTick+0x20>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	461a      	mov	r2, r3
 8001d6a:	4b06      	ldr	r3, [pc, #24]	@ (8001d84 <HAL_IncTick+0x24>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4413      	add	r3, r2
 8001d70:	4a04      	ldr	r2, [pc, #16]	@ (8001d84 <HAL_IncTick+0x24>)
 8001d72:	6013      	str	r3, [r2, #0]
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	20000008 	.word	0x20000008
 8001d84:	200003a8 	.word	0x200003a8

08001d88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d8c:	4b03      	ldr	r3, [pc, #12]	@ (8001d9c <HAL_GetTick+0x14>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	200003a8 	.word	0x200003a8

08001da0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001da8:	f7ff ffee 	bl	8001d88 <HAL_GetTick>
 8001dac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001db8:	d005      	beq.n	8001dc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dba:	4b0a      	ldr	r3, [pc, #40]	@ (8001de4 <HAL_Delay+0x44>)
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	4413      	add	r3, r2
 8001dc4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001dc6:	bf00      	nop
 8001dc8:	f7ff ffde 	bl	8001d88 <HAL_GetTick>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	68fa      	ldr	r2, [r7, #12]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d8f7      	bhi.n	8001dc8 <HAL_Delay+0x28>
  {
  }
}
 8001dd8:	bf00      	nop
 8001dda:	bf00      	nop
 8001ddc:	3710      	adds	r7, #16
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	20000008 	.word	0x20000008

08001de8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001df0:	2300      	movs	r3, #0
 8001df2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d101      	bne.n	8001dfe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e033      	b.n	8001e66 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d109      	bne.n	8001e1a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f7ff fd34 	bl	8001874 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2200      	movs	r2, #0
 8001e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1e:	f003 0310 	and.w	r3, r3, #16
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d118      	bne.n	8001e58 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001e2e:	f023 0302 	bic.w	r3, r3, #2
 8001e32:	f043 0202 	orr.w	r2, r3, #2
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f000 fb76 	bl	800252c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2200      	movs	r2, #0
 8001e44:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4a:	f023 0303 	bic.w	r3, r3, #3
 8001e4e:	f043 0201 	orr.w	r2, r3, #1
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e56:	e001      	b.n	8001e5c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}

08001e6e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b086      	sub	sp, #24
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	f003 0302 	and.w	r3, r3, #2
 8001e94:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	f003 0320 	and.w	r3, r3, #32
 8001e9c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d049      	beq.n	8001f38 <HAL_ADC_IRQHandler+0xca>
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d046      	beq.n	8001f38 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eae:	f003 0310 	and.w	r3, r3, #16
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d105      	bne.n	8001ec2 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eba:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d12b      	bne.n	8001f28 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d127      	bne.n	8001f28 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ede:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d006      	beq.n	8001ef4 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d119      	bne.n	8001f28 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	685a      	ldr	r2, [r3, #4]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f022 0220 	bic.w	r2, r2, #32
 8001f02:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d105      	bne.n	8001f28 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f20:	f043 0201 	orr.w	r2, r3, #1
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f000 f9a5 	bl	8002278 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f06f 0212 	mvn.w	r2, #18
 8001f36:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	f003 0304 	and.w	r3, r3, #4
 8001f3e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f46:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d057      	beq.n	8001ffe <HAL_ADC_IRQHandler+0x190>
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d054      	beq.n	8001ffe <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f58:	f003 0310 	and.w	r3, r3, #16
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d105      	bne.n	8001f6c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f64:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d139      	bne.n	8001fee <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f80:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d006      	beq.n	8001f96 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d12b      	bne.n	8001fee <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d124      	bne.n	8001fee <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d11d      	bne.n	8001fee <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d119      	bne.n	8001fee <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	685a      	ldr	r2, [r3, #4]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001fc8:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fce:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d105      	bne.n	8001fee <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe6:	f043 0201 	orr.w	r2, r3, #1
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f000 fc1a 	bl	8002828 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f06f 020c 	mvn.w	r2, #12
 8001ffc:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f003 0301 	and.w	r3, r3, #1
 8002004:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800200c:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d017      	beq.n	8002044 <HAL_ADC_IRQHandler+0x1d6>
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d014      	beq.n	8002044 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0301 	and.w	r3, r3, #1
 8002024:	2b01      	cmp	r3, #1
 8002026:	d10d      	bne.n	8002044 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f000 f933 	bl	80022a0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f06f 0201 	mvn.w	r2, #1
 8002042:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f003 0320 	and.w	r3, r3, #32
 800204a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002052:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d015      	beq.n	8002086 <HAL_ADC_IRQHandler+0x218>
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d012      	beq.n	8002086 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002064:	f043 0202 	orr.w	r2, r3, #2
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f06f 0220 	mvn.w	r2, #32
 8002074:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f000 f91c 	bl	80022b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f06f 0220 	mvn.w	r2, #32
 8002084:	601a      	str	r2, [r3, #0]
  }
}
 8002086:	bf00      	nop
 8002088:	3718      	adds	r7, #24
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
	...

08002090 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b088      	sub	sp, #32
 8002094:	af00      	add	r7, sp, #0
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800209c:	2300      	movs	r3, #0
 800209e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020a0:	2300      	movs	r3, #0
 80020a2:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d101      	bne.n	80020b2 <HAL_ADC_Start_DMA+0x22>
 80020ae:	2302      	movs	r3, #2
 80020b0:	e0d0      	b.n	8002254 <HAL_ADC_Start_DMA+0x1c4>
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	2201      	movs	r2, #1
 80020b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f003 0301 	and.w	r3, r3, #1
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d018      	beq.n	80020fa <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	689a      	ldr	r2, [r3, #8]
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f042 0201 	orr.w	r2, r2, #1
 80020d6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020d8:	4b60      	ldr	r3, [pc, #384]	@ (800225c <HAL_ADC_Start_DMA+0x1cc>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a60      	ldr	r2, [pc, #384]	@ (8002260 <HAL_ADC_Start_DMA+0x1d0>)
 80020de:	fba2 2303 	umull	r2, r3, r2, r3
 80020e2:	0c9a      	lsrs	r2, r3, #18
 80020e4:	4613      	mov	r3, r2
 80020e6:	005b      	lsls	r3, r3, #1
 80020e8:	4413      	add	r3, r2
 80020ea:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80020ec:	e002      	b.n	80020f4 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	3b01      	subs	r3, #1
 80020f2:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d1f9      	bne.n	80020ee <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002104:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002108:	d107      	bne.n	800211a <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689a      	ldr	r2, [r3, #8]
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002118:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f003 0301 	and.w	r3, r3, #1
 8002124:	2b01      	cmp	r3, #1
 8002126:	f040 8088 	bne.w	800223a <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002132:	f023 0301 	bic.w	r3, r3, #1
 8002136:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002148:	2b00      	cmp	r3, #0
 800214a:	d007      	beq.n	800215c <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002150:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002154:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002160:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002164:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002168:	d106      	bne.n	8002178 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800216e:	f023 0206 	bic.w	r2, r3, #6
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	645a      	str	r2, [r3, #68]	@ 0x44
 8002176:	e002      	b.n	800217e <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2200      	movs	r2, #0
 800217c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2200      	movs	r2, #0
 8002182:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002186:	4b37      	ldr	r3, [pc, #220]	@ (8002264 <HAL_ADC_Start_DMA+0x1d4>)
 8002188:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800218e:	4a36      	ldr	r2, [pc, #216]	@ (8002268 <HAL_ADC_Start_DMA+0x1d8>)
 8002190:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002196:	4a35      	ldr	r2, [pc, #212]	@ (800226c <HAL_ADC_Start_DMA+0x1dc>)
 8002198:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800219e:	4a34      	ldr	r2, [pc, #208]	@ (8002270 <HAL_ADC_Start_DMA+0x1e0>)
 80021a0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80021aa:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	685a      	ldr	r2, [r3, #4]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80021ba:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	689a      	ldr	r2, [r3, #8]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80021ca:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	334c      	adds	r3, #76	@ 0x4c
 80021d6:	4619      	mov	r1, r3
 80021d8:	68ba      	ldr	r2, [r7, #8]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f000 fcbe 	bl	8002b5c <HAL_DMA_Start_IT>
 80021e0:	4603      	mov	r3, r0
 80021e2:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f003 031f 	and.w	r3, r3, #31
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d10f      	bne.n	8002210 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d129      	bne.n	8002252 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	689a      	ldr	r2, [r3, #8]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800220c:	609a      	str	r2, [r3, #8]
 800220e:	e020      	b.n	8002252 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a17      	ldr	r2, [pc, #92]	@ (8002274 <HAL_ADC_Start_DMA+0x1e4>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d11b      	bne.n	8002252 <HAL_ADC_Start_DMA+0x1c2>
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d114      	bne.n	8002252 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	689a      	ldr	r2, [r3, #8]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002236:	609a      	str	r2, [r3, #8]
 8002238:	e00b      	b.n	8002252 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223e:	f043 0210 	orr.w	r2, r3, #16
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800224a:	f043 0201 	orr.w	r2, r3, #1
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002252:	7ffb      	ldrb	r3, [r7, #31]
}
 8002254:	4618      	mov	r0, r3
 8002256:	3720      	adds	r7, #32
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	20000000 	.word	0x20000000
 8002260:	431bde83 	.word	0x431bde83
 8002264:	40012300 	.word	0x40012300
 8002268:	08002725 	.word	0x08002725
 800226c:	080027df 	.word	0x080027df
 8002270:	080027fb 	.word	0x080027fb
 8002274:	40012000 	.word	0x40012000

08002278 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002280:	bf00      	nop
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80022a8:	bf00      	nop
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80022d2:	2300      	movs	r3, #0
 80022d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d101      	bne.n	80022e4 <HAL_ADC_ConfigChannel+0x1c>
 80022e0:	2302      	movs	r3, #2
 80022e2:	e113      	b.n	800250c <HAL_ADC_ConfigChannel+0x244>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2b09      	cmp	r3, #9
 80022f2:	d925      	bls.n	8002340 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	68d9      	ldr	r1, [r3, #12]
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	b29b      	uxth	r3, r3
 8002300:	461a      	mov	r2, r3
 8002302:	4613      	mov	r3, r2
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	4413      	add	r3, r2
 8002308:	3b1e      	subs	r3, #30
 800230a:	2207      	movs	r2, #7
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	43da      	mvns	r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	400a      	ands	r2, r1
 8002318:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	68d9      	ldr	r1, [r3, #12]
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	689a      	ldr	r2, [r3, #8]
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	b29b      	uxth	r3, r3
 800232a:	4618      	mov	r0, r3
 800232c:	4603      	mov	r3, r0
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	4403      	add	r3, r0
 8002332:	3b1e      	subs	r3, #30
 8002334:	409a      	lsls	r2, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	430a      	orrs	r2, r1
 800233c:	60da      	str	r2, [r3, #12]
 800233e:	e022      	b.n	8002386 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	6919      	ldr	r1, [r3, #16]
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	b29b      	uxth	r3, r3
 800234c:	461a      	mov	r2, r3
 800234e:	4613      	mov	r3, r2
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	4413      	add	r3, r2
 8002354:	2207      	movs	r2, #7
 8002356:	fa02 f303 	lsl.w	r3, r2, r3
 800235a:	43da      	mvns	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	400a      	ands	r2, r1
 8002362:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	6919      	ldr	r1, [r3, #16]
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	b29b      	uxth	r3, r3
 8002374:	4618      	mov	r0, r3
 8002376:	4603      	mov	r3, r0
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	4403      	add	r3, r0
 800237c:	409a      	lsls	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	430a      	orrs	r2, r1
 8002384:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	2b06      	cmp	r3, #6
 800238c:	d824      	bhi.n	80023d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685a      	ldr	r2, [r3, #4]
 8002398:	4613      	mov	r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	4413      	add	r3, r2
 800239e:	3b05      	subs	r3, #5
 80023a0:	221f      	movs	r2, #31
 80023a2:	fa02 f303 	lsl.w	r3, r2, r3
 80023a6:	43da      	mvns	r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	400a      	ands	r2, r1
 80023ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	4618      	mov	r0, r3
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685a      	ldr	r2, [r3, #4]
 80023c2:	4613      	mov	r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	4413      	add	r3, r2
 80023c8:	3b05      	subs	r3, #5
 80023ca:	fa00 f203 	lsl.w	r2, r0, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	430a      	orrs	r2, r1
 80023d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80023d6:	e04c      	b.n	8002472 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	2b0c      	cmp	r3, #12
 80023de:	d824      	bhi.n	800242a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685a      	ldr	r2, [r3, #4]
 80023ea:	4613      	mov	r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	4413      	add	r3, r2
 80023f0:	3b23      	subs	r3, #35	@ 0x23
 80023f2:	221f      	movs	r2, #31
 80023f4:	fa02 f303 	lsl.w	r3, r2, r3
 80023f8:	43da      	mvns	r2, r3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	400a      	ands	r2, r1
 8002400:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	b29b      	uxth	r3, r3
 800240e:	4618      	mov	r0, r3
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685a      	ldr	r2, [r3, #4]
 8002414:	4613      	mov	r3, r2
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	4413      	add	r3, r2
 800241a:	3b23      	subs	r3, #35	@ 0x23
 800241c:	fa00 f203 	lsl.w	r2, r0, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	430a      	orrs	r2, r1
 8002426:	631a      	str	r2, [r3, #48]	@ 0x30
 8002428:	e023      	b.n	8002472 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685a      	ldr	r2, [r3, #4]
 8002434:	4613      	mov	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	4413      	add	r3, r2
 800243a:	3b41      	subs	r3, #65	@ 0x41
 800243c:	221f      	movs	r2, #31
 800243e:	fa02 f303 	lsl.w	r3, r2, r3
 8002442:	43da      	mvns	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	400a      	ands	r2, r1
 800244a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	b29b      	uxth	r3, r3
 8002458:	4618      	mov	r0, r3
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685a      	ldr	r2, [r3, #4]
 800245e:	4613      	mov	r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	4413      	add	r3, r2
 8002464:	3b41      	subs	r3, #65	@ 0x41
 8002466:	fa00 f203 	lsl.w	r2, r0, r3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	430a      	orrs	r2, r1
 8002470:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002472:	4b29      	ldr	r3, [pc, #164]	@ (8002518 <HAL_ADC_ConfigChannel+0x250>)
 8002474:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a28      	ldr	r2, [pc, #160]	@ (800251c <HAL_ADC_ConfigChannel+0x254>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d10f      	bne.n	80024a0 <HAL_ADC_ConfigChannel+0x1d8>
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2b12      	cmp	r3, #18
 8002486:	d10b      	bne.n	80024a0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a1d      	ldr	r2, [pc, #116]	@ (800251c <HAL_ADC_ConfigChannel+0x254>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d12b      	bne.n	8002502 <HAL_ADC_ConfigChannel+0x23a>
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a1c      	ldr	r2, [pc, #112]	@ (8002520 <HAL_ADC_ConfigChannel+0x258>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d003      	beq.n	80024bc <HAL_ADC_ConfigChannel+0x1f4>
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2b11      	cmp	r3, #17
 80024ba:	d122      	bne.n	8002502 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a11      	ldr	r2, [pc, #68]	@ (8002520 <HAL_ADC_ConfigChannel+0x258>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d111      	bne.n	8002502 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80024de:	4b11      	ldr	r3, [pc, #68]	@ (8002524 <HAL_ADC_ConfigChannel+0x25c>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a11      	ldr	r2, [pc, #68]	@ (8002528 <HAL_ADC_ConfigChannel+0x260>)
 80024e4:	fba2 2303 	umull	r2, r3, r2, r3
 80024e8:	0c9a      	lsrs	r2, r3, #18
 80024ea:	4613      	mov	r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	4413      	add	r3, r2
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80024f4:	e002      	b.n	80024fc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	3b01      	subs	r3, #1
 80024fa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d1f9      	bne.n	80024f6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800250a:	2300      	movs	r3, #0
}
 800250c:	4618      	mov	r0, r3
 800250e:	3714      	adds	r7, #20
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	40012300 	.word	0x40012300
 800251c:	40012000 	.word	0x40012000
 8002520:	10000012 	.word	0x10000012
 8002524:	20000000 	.word	0x20000000
 8002528:	431bde83 	.word	0x431bde83

0800252c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002534:	4b79      	ldr	r3, [pc, #484]	@ (800271c <ADC_Init+0x1f0>)
 8002536:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	685a      	ldr	r2, [r3, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	431a      	orrs	r2, r3
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	685a      	ldr	r2, [r3, #4]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002560:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6859      	ldr	r1, [r3, #4]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	691b      	ldr	r3, [r3, #16]
 800256c:	021a      	lsls	r2, r3, #8
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	430a      	orrs	r2, r1
 8002574:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002584:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	6859      	ldr	r1, [r3, #4]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	689a      	ldr	r2, [r3, #8]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	430a      	orrs	r2, r1
 8002596:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689a      	ldr	r2, [r3, #8]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6899      	ldr	r1, [r3, #8]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	68da      	ldr	r2, [r3, #12]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	430a      	orrs	r2, r1
 80025b8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025be:	4a58      	ldr	r2, [pc, #352]	@ (8002720 <ADC_Init+0x1f4>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d022      	beq.n	800260a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	689a      	ldr	r2, [r3, #8]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80025d2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6899      	ldr	r1, [r3, #8]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	430a      	orrs	r2, r1
 80025e4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80025f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	6899      	ldr	r1, [r3, #8]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	430a      	orrs	r2, r1
 8002606:	609a      	str	r2, [r3, #8]
 8002608:	e00f      	b.n	800262a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	689a      	ldr	r2, [r3, #8]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002618:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	689a      	ldr	r2, [r3, #8]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002628:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	689a      	ldr	r2, [r3, #8]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f022 0202 	bic.w	r2, r2, #2
 8002638:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	6899      	ldr	r1, [r3, #8]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	7e1b      	ldrb	r3, [r3, #24]
 8002644:	005a      	lsls	r2, r3, #1
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	430a      	orrs	r2, r1
 800264c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d01b      	beq.n	8002690 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	685a      	ldr	r2, [r3, #4]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002666:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	685a      	ldr	r2, [r3, #4]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002676:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	6859      	ldr	r1, [r3, #4]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002682:	3b01      	subs	r3, #1
 8002684:	035a      	lsls	r2, r3, #13
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	430a      	orrs	r2, r1
 800268c:	605a      	str	r2, [r3, #4]
 800268e:	e007      	b.n	80026a0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	685a      	ldr	r2, [r3, #4]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800269e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80026ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	69db      	ldr	r3, [r3, #28]
 80026ba:	3b01      	subs	r3, #1
 80026bc:	051a      	lsls	r2, r3, #20
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	430a      	orrs	r2, r1
 80026c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	689a      	ldr	r2, [r3, #8]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80026d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	6899      	ldr	r1, [r3, #8]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80026e2:	025a      	lsls	r2, r3, #9
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	430a      	orrs	r2, r1
 80026ea:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	689a      	ldr	r2, [r3, #8]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	6899      	ldr	r1, [r3, #8]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	695b      	ldr	r3, [r3, #20]
 8002706:	029a      	lsls	r2, r3, #10
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	430a      	orrs	r2, r1
 800270e:	609a      	str	r2, [r3, #8]
}
 8002710:	bf00      	nop
 8002712:	3714      	adds	r7, #20
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	40012300 	.word	0x40012300
 8002720:	0f000001 	.word	0x0f000001

08002724 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b084      	sub	sp, #16
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002730:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002736:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800273a:	2b00      	cmp	r3, #0
 800273c:	d13c      	bne.n	80027b8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002742:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d12b      	bne.n	80027b0 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800275c:	2b00      	cmp	r3, #0
 800275e:	d127      	bne.n	80027b0 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002766:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800276a:	2b00      	cmp	r3, #0
 800276c:	d006      	beq.n	800277c <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002778:	2b00      	cmp	r3, #0
 800277a:	d119      	bne.n	80027b0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	685a      	ldr	r2, [r3, #4]
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f022 0220 	bic.w	r2, r2, #32
 800278a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002790:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d105      	bne.n	80027b0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a8:	f043 0201 	orr.w	r2, r3, #1
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027b0:	68f8      	ldr	r0, [r7, #12]
 80027b2:	f7ff fd61 	bl	8002278 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80027b6:	e00e      	b.n	80027d6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027bc:	f003 0310 	and.w	r3, r3, #16
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d003      	beq.n	80027cc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80027c4:	68f8      	ldr	r0, [r7, #12]
 80027c6:	f7ff fd75 	bl	80022b4 <HAL_ADC_ErrorCallback>
}
 80027ca:	e004      	b.n	80027d6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	4798      	blx	r3
}
 80027d6:	bf00      	nop
 80027d8:	3710      	adds	r7, #16
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80027de:	b580      	push	{r7, lr}
 80027e0:	b084      	sub	sp, #16
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027ea:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80027ec:	68f8      	ldr	r0, [r7, #12]
 80027ee:	f7ff fd4d 	bl	800228c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80027f2:	bf00      	nop
 80027f4:	3710      	adds	r7, #16
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}

080027fa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80027fa:	b580      	push	{r7, lr}
 80027fc:	b084      	sub	sp, #16
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002806:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2240      	movs	r2, #64	@ 0x40
 800280c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002812:	f043 0204 	orr.w	r2, r3, #4
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800281a:	68f8      	ldr	r0, [r7, #12]
 800281c:	f7ff fd4a 	bl	80022b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002820:	bf00      	nop
 8002822:	3710      	adds	r7, #16
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800283c:	b480      	push	{r7}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f003 0307 	and.w	r3, r3, #7
 800284a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800284c:	4b0c      	ldr	r3, [pc, #48]	@ (8002880 <__NVIC_SetPriorityGrouping+0x44>)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002852:	68ba      	ldr	r2, [r7, #8]
 8002854:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002858:	4013      	ands	r3, r2
 800285a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002864:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002868:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800286c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800286e:	4a04      	ldr	r2, [pc, #16]	@ (8002880 <__NVIC_SetPriorityGrouping+0x44>)
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	60d3      	str	r3, [r2, #12]
}
 8002874:	bf00      	nop
 8002876:	3714      	adds	r7, #20
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr
 8002880:	e000ed00 	.word	0xe000ed00

08002884 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002888:	4b04      	ldr	r3, [pc, #16]	@ (800289c <__NVIC_GetPriorityGrouping+0x18>)
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	0a1b      	lsrs	r3, r3, #8
 800288e:	f003 0307 	and.w	r3, r3, #7
}
 8002892:	4618      	mov	r0, r3
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr
 800289c:	e000ed00 	.word	0xe000ed00

080028a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	db0b      	blt.n	80028ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	f003 021f 	and.w	r2, r3, #31
 80028b8:	4907      	ldr	r1, [pc, #28]	@ (80028d8 <__NVIC_EnableIRQ+0x38>)
 80028ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028be:	095b      	lsrs	r3, r3, #5
 80028c0:	2001      	movs	r0, #1
 80028c2:	fa00 f202 	lsl.w	r2, r0, r2
 80028c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028ca:	bf00      	nop
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	e000e100 	.word	0xe000e100

080028dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	6039      	str	r1, [r7, #0]
 80028e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	db0a      	blt.n	8002906 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	b2da      	uxtb	r2, r3
 80028f4:	490c      	ldr	r1, [pc, #48]	@ (8002928 <__NVIC_SetPriority+0x4c>)
 80028f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fa:	0112      	lsls	r2, r2, #4
 80028fc:	b2d2      	uxtb	r2, r2
 80028fe:	440b      	add	r3, r1
 8002900:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002904:	e00a      	b.n	800291c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	b2da      	uxtb	r2, r3
 800290a:	4908      	ldr	r1, [pc, #32]	@ (800292c <__NVIC_SetPriority+0x50>)
 800290c:	79fb      	ldrb	r3, [r7, #7]
 800290e:	f003 030f 	and.w	r3, r3, #15
 8002912:	3b04      	subs	r3, #4
 8002914:	0112      	lsls	r2, r2, #4
 8002916:	b2d2      	uxtb	r2, r2
 8002918:	440b      	add	r3, r1
 800291a:	761a      	strb	r2, [r3, #24]
}
 800291c:	bf00      	nop
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr
 8002928:	e000e100 	.word	0xe000e100
 800292c:	e000ed00 	.word	0xe000ed00

08002930 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002930:	b480      	push	{r7}
 8002932:	b089      	sub	sp, #36	@ 0x24
 8002934:	af00      	add	r7, sp, #0
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f003 0307 	and.w	r3, r3, #7
 8002942:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	f1c3 0307 	rsb	r3, r3, #7
 800294a:	2b04      	cmp	r3, #4
 800294c:	bf28      	it	cs
 800294e:	2304      	movcs	r3, #4
 8002950:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	3304      	adds	r3, #4
 8002956:	2b06      	cmp	r3, #6
 8002958:	d902      	bls.n	8002960 <NVIC_EncodePriority+0x30>
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	3b03      	subs	r3, #3
 800295e:	e000      	b.n	8002962 <NVIC_EncodePriority+0x32>
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002964:	f04f 32ff 	mov.w	r2, #4294967295
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	fa02 f303 	lsl.w	r3, r2, r3
 800296e:	43da      	mvns	r2, r3
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	401a      	ands	r2, r3
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002978:	f04f 31ff 	mov.w	r1, #4294967295
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	fa01 f303 	lsl.w	r3, r1, r3
 8002982:	43d9      	mvns	r1, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002988:	4313      	orrs	r3, r2
         );
}
 800298a:	4618      	mov	r0, r3
 800298c:	3724      	adds	r7, #36	@ 0x24
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002996:	b580      	push	{r7, lr}
 8002998:	b082      	sub	sp, #8
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f7ff ff4c 	bl	800283c <__NVIC_SetPriorityGrouping>
}
 80029a4:	bf00      	nop
 80029a6:	3708      	adds	r7, #8
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]
 80029b8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029ba:	2300      	movs	r3, #0
 80029bc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029be:	f7ff ff61 	bl	8002884 <__NVIC_GetPriorityGrouping>
 80029c2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	68b9      	ldr	r1, [r7, #8]
 80029c8:	6978      	ldr	r0, [r7, #20]
 80029ca:	f7ff ffb1 	bl	8002930 <NVIC_EncodePriority>
 80029ce:	4602      	mov	r2, r0
 80029d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029d4:	4611      	mov	r1, r2
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7ff ff80 	bl	80028dc <__NVIC_SetPriority>
}
 80029dc:	bf00      	nop
 80029de:	3718      	adds	r7, #24
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	4603      	mov	r3, r0
 80029ec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7ff ff54 	bl	80028a0 <__NVIC_EnableIRQ>
}
 80029f8:	bf00      	nop
 80029fa:	3708      	adds	r7, #8
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a0c:	f7ff f9bc 	bl	8001d88 <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d101      	bne.n	8002a1c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e099      	b.n	8002b50 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2202      	movs	r2, #2
 8002a20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f022 0201 	bic.w	r2, r2, #1
 8002a3a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a3c:	e00f      	b.n	8002a5e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a3e:	f7ff f9a3 	bl	8001d88 <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	2b05      	cmp	r3, #5
 8002a4a:	d908      	bls.n	8002a5e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2220      	movs	r2, #32
 8002a50:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2203      	movs	r2, #3
 8002a56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e078      	b.n	8002b50 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0301 	and.w	r3, r3, #1
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d1e8      	bne.n	8002a3e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a74:	697a      	ldr	r2, [r7, #20]
 8002a76:	4b38      	ldr	r3, [pc, #224]	@ (8002b58 <HAL_DMA_Init+0x158>)
 8002a78:	4013      	ands	r3, r2
 8002a7a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	691b      	ldr	r3, [r3, #16]
 8002a90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	699b      	ldr	r3, [r3, #24]
 8002a9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aa2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6a1b      	ldr	r3, [r3, #32]
 8002aa8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aaa:	697a      	ldr	r2, [r7, #20]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab4:	2b04      	cmp	r3, #4
 8002ab6:	d107      	bne.n	8002ac8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	697a      	ldr	r2, [r7, #20]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	697a      	ldr	r2, [r7, #20]
 8002ace:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	695b      	ldr	r3, [r3, #20]
 8002ad6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	f023 0307 	bic.w	r3, r3, #7
 8002ade:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae4:	697a      	ldr	r2, [r7, #20]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aee:	2b04      	cmp	r3, #4
 8002af0:	d117      	bne.n	8002b22 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af6:	697a      	ldr	r2, [r7, #20]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d00e      	beq.n	8002b22 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f000 fa6f 	bl	8002fe8 <DMA_CheckFifoParam>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d008      	beq.n	8002b22 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2240      	movs	r2, #64	@ 0x40
 8002b14:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e016      	b.n	8002b50 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	697a      	ldr	r2, [r7, #20]
 8002b28:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f000 fa26 	bl	8002f7c <DMA_CalcBaseAndBitshift>
 8002b30:	4603      	mov	r3, r0
 8002b32:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b38:	223f      	movs	r2, #63	@ 0x3f
 8002b3a:	409a      	lsls	r2, r3
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2201      	movs	r2, #1
 8002b4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002b4e:	2300      	movs	r3, #0
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3718      	adds	r7, #24
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	f010803f 	.word	0xf010803f

08002b5c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	607a      	str	r2, [r7, #4]
 8002b68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b72:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d101      	bne.n	8002b82 <HAL_DMA_Start_IT+0x26>
 8002b7e:	2302      	movs	r3, #2
 8002b80:	e040      	b.n	8002c04 <HAL_DMA_Start_IT+0xa8>
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d12f      	bne.n	8002bf6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2202      	movs	r2, #2
 8002b9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	68b9      	ldr	r1, [r7, #8]
 8002baa:	68f8      	ldr	r0, [r7, #12]
 8002bac:	f000 f9b8 	bl	8002f20 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bb4:	223f      	movs	r2, #63	@ 0x3f
 8002bb6:	409a      	lsls	r2, r3
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f042 0216 	orr.w	r2, r2, #22
 8002bca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d007      	beq.n	8002be4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f042 0208 	orr.w	r2, r2, #8
 8002be2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f042 0201 	orr.w	r2, r2, #1
 8002bf2:	601a      	str	r2, [r3, #0]
 8002bf4:	e005      	b.n	8002c02 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002bfe:	2302      	movs	r3, #2
 8002c00:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c02:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3718      	adds	r7, #24
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b086      	sub	sp, #24
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c14:	2300      	movs	r3, #0
 8002c16:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c18:	4b8e      	ldr	r3, [pc, #568]	@ (8002e54 <HAL_DMA_IRQHandler+0x248>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a8e      	ldr	r2, [pc, #568]	@ (8002e58 <HAL_DMA_IRQHandler+0x24c>)
 8002c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c22:	0a9b      	lsrs	r3, r3, #10
 8002c24:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c2a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c36:	2208      	movs	r2, #8
 8002c38:	409a      	lsls	r2, r3
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d01a      	beq.n	8002c78 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0304 	and.w	r3, r3, #4
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d013      	beq.n	8002c78 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f022 0204 	bic.w	r2, r2, #4
 8002c5e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c64:	2208      	movs	r2, #8
 8002c66:	409a      	lsls	r2, r3
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c70:	f043 0201 	orr.w	r2, r3, #1
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	409a      	lsls	r2, r3
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	4013      	ands	r3, r2
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d012      	beq.n	8002cae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	695b      	ldr	r3, [r3, #20]
 8002c8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d00b      	beq.n	8002cae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	409a      	lsls	r2, r3
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ca6:	f043 0202 	orr.w	r2, r3, #2
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cb2:	2204      	movs	r2, #4
 8002cb4:	409a      	lsls	r2, r3
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d012      	beq.n	8002ce4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0302 	and.w	r3, r3, #2
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d00b      	beq.n	8002ce4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cd0:	2204      	movs	r2, #4
 8002cd2:	409a      	lsls	r2, r3
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cdc:	f043 0204 	orr.w	r2, r3, #4
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ce8:	2210      	movs	r2, #16
 8002cea:	409a      	lsls	r2, r3
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d043      	beq.n	8002d7c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0308 	and.w	r3, r3, #8
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d03c      	beq.n	8002d7c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d06:	2210      	movs	r2, #16
 8002d08:	409a      	lsls	r2, r3
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d018      	beq.n	8002d4e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d108      	bne.n	8002d3c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d024      	beq.n	8002d7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	4798      	blx	r3
 8002d3a:	e01f      	b.n	8002d7c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d01b      	beq.n	8002d7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	4798      	blx	r3
 8002d4c:	e016      	b.n	8002d7c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d107      	bne.n	8002d6c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f022 0208 	bic.w	r2, r2, #8
 8002d6a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d003      	beq.n	8002d7c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d80:	2220      	movs	r2, #32
 8002d82:	409a      	lsls	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	4013      	ands	r3, r2
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	f000 808f 	beq.w	8002eac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0310 	and.w	r3, r3, #16
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	f000 8087 	beq.w	8002eac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002da2:	2220      	movs	r2, #32
 8002da4:	409a      	lsls	r2, r3
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	2b05      	cmp	r3, #5
 8002db4:	d136      	bne.n	8002e24 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f022 0216 	bic.w	r2, r2, #22
 8002dc4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	695a      	ldr	r2, [r3, #20]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002dd4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d103      	bne.n	8002de6 <HAL_DMA_IRQHandler+0x1da>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d007      	beq.n	8002df6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f022 0208 	bic.w	r2, r2, #8
 8002df4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dfa:	223f      	movs	r2, #63	@ 0x3f
 8002dfc:	409a      	lsls	r2, r3
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2201      	movs	r2, #1
 8002e06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d07e      	beq.n	8002f18 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	4798      	blx	r3
        }
        return;
 8002e22:	e079      	b.n	8002f18 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d01d      	beq.n	8002e6e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d10d      	bne.n	8002e5c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d031      	beq.n	8002eac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	4798      	blx	r3
 8002e50:	e02c      	b.n	8002eac <HAL_DMA_IRQHandler+0x2a0>
 8002e52:	bf00      	nop
 8002e54:	20000000 	.word	0x20000000
 8002e58:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d023      	beq.n	8002eac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	4798      	blx	r3
 8002e6c:	e01e      	b.n	8002eac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d10f      	bne.n	8002e9c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f022 0210 	bic.w	r2, r2, #16
 8002e8a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d003      	beq.n	8002eac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d032      	beq.n	8002f1a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eb8:	f003 0301 	and.w	r3, r3, #1
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d022      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2205      	movs	r2, #5
 8002ec4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f022 0201 	bic.w	r2, r2, #1
 8002ed6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	3301      	adds	r3, #1
 8002edc:	60bb      	str	r3, [r7, #8]
 8002ede:	697a      	ldr	r2, [r7, #20]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d307      	bcc.n	8002ef4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d1f2      	bne.n	8002ed8 <HAL_DMA_IRQHandler+0x2cc>
 8002ef2:	e000      	b.n	8002ef6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ef4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2200      	movs	r2, #0
 8002f02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d005      	beq.n	8002f1a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	4798      	blx	r3
 8002f16:	e000      	b.n	8002f1a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002f18:	bf00      	nop
    }
  }
}
 8002f1a:	3718      	adds	r7, #24
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	60b9      	str	r1, [r7, #8]
 8002f2a:	607a      	str	r2, [r7, #4]
 8002f2c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002f3c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	683a      	ldr	r2, [r7, #0]
 8002f44:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	2b40      	cmp	r3, #64	@ 0x40
 8002f4c:	d108      	bne.n	8002f60 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	68ba      	ldr	r2, [r7, #8]
 8002f5c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f5e:	e007      	b.n	8002f70 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	68ba      	ldr	r2, [r7, #8]
 8002f66:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	60da      	str	r2, [r3, #12]
}
 8002f70:	bf00      	nop
 8002f72:	3714      	adds	r7, #20
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr

08002f7c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b085      	sub	sp, #20
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	3b10      	subs	r3, #16
 8002f8c:	4a14      	ldr	r2, [pc, #80]	@ (8002fe0 <DMA_CalcBaseAndBitshift+0x64>)
 8002f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f92:	091b      	lsrs	r3, r3, #4
 8002f94:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f96:	4a13      	ldr	r2, [pc, #76]	@ (8002fe4 <DMA_CalcBaseAndBitshift+0x68>)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	4413      	add	r3, r2
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2b03      	cmp	r3, #3
 8002fa8:	d909      	bls.n	8002fbe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002fb2:	f023 0303 	bic.w	r3, r3, #3
 8002fb6:	1d1a      	adds	r2, r3, #4
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	659a      	str	r2, [r3, #88]	@ 0x58
 8002fbc:	e007      	b.n	8002fce <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002fc6:	f023 0303 	bic.w	r3, r3, #3
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3714      	adds	r7, #20
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	aaaaaaab 	.word	0xaaaaaaab
 8002fe4:	0800d5f8 	.word	0x0800d5f8

08002fe8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b085      	sub	sp, #20
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d11f      	bne.n	8003042 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	2b03      	cmp	r3, #3
 8003006:	d856      	bhi.n	80030b6 <DMA_CheckFifoParam+0xce>
 8003008:	a201      	add	r2, pc, #4	@ (adr r2, 8003010 <DMA_CheckFifoParam+0x28>)
 800300a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800300e:	bf00      	nop
 8003010:	08003021 	.word	0x08003021
 8003014:	08003033 	.word	0x08003033
 8003018:	08003021 	.word	0x08003021
 800301c:	080030b7 	.word	0x080030b7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003024:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d046      	beq.n	80030ba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003030:	e043      	b.n	80030ba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003036:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800303a:	d140      	bne.n	80030be <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003040:	e03d      	b.n	80030be <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800304a:	d121      	bne.n	8003090 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	2b03      	cmp	r3, #3
 8003050:	d837      	bhi.n	80030c2 <DMA_CheckFifoParam+0xda>
 8003052:	a201      	add	r2, pc, #4	@ (adr r2, 8003058 <DMA_CheckFifoParam+0x70>)
 8003054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003058:	08003069 	.word	0x08003069
 800305c:	0800306f 	.word	0x0800306f
 8003060:	08003069 	.word	0x08003069
 8003064:	08003081 	.word	0x08003081
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	73fb      	strb	r3, [r7, #15]
      break;
 800306c:	e030      	b.n	80030d0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003072:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d025      	beq.n	80030c6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800307e:	e022      	b.n	80030c6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003084:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003088:	d11f      	bne.n	80030ca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800308e:	e01c      	b.n	80030ca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	2b02      	cmp	r3, #2
 8003094:	d903      	bls.n	800309e <DMA_CheckFifoParam+0xb6>
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	2b03      	cmp	r3, #3
 800309a:	d003      	beq.n	80030a4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800309c:	e018      	b.n	80030d0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	73fb      	strb	r3, [r7, #15]
      break;
 80030a2:	e015      	b.n	80030d0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d00e      	beq.n	80030ce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	73fb      	strb	r3, [r7, #15]
      break;
 80030b4:	e00b      	b.n	80030ce <DMA_CheckFifoParam+0xe6>
      break;
 80030b6:	bf00      	nop
 80030b8:	e00a      	b.n	80030d0 <DMA_CheckFifoParam+0xe8>
      break;
 80030ba:	bf00      	nop
 80030bc:	e008      	b.n	80030d0 <DMA_CheckFifoParam+0xe8>
      break;
 80030be:	bf00      	nop
 80030c0:	e006      	b.n	80030d0 <DMA_CheckFifoParam+0xe8>
      break;
 80030c2:	bf00      	nop
 80030c4:	e004      	b.n	80030d0 <DMA_CheckFifoParam+0xe8>
      break;
 80030c6:	bf00      	nop
 80030c8:	e002      	b.n	80030d0 <DMA_CheckFifoParam+0xe8>
      break;   
 80030ca:	bf00      	nop
 80030cc:	e000      	b.n	80030d0 <DMA_CheckFifoParam+0xe8>
      break;
 80030ce:	bf00      	nop
    }
  } 
  
  return status; 
 80030d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3714      	adds	r7, #20
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
 80030de:	bf00      	nop

080030e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b089      	sub	sp, #36	@ 0x24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80030ea:	2300      	movs	r3, #0
 80030ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80030ee:	2300      	movs	r3, #0
 80030f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80030f2:	2300      	movs	r3, #0
 80030f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030f6:	2300      	movs	r3, #0
 80030f8:	61fb      	str	r3, [r7, #28]
 80030fa:	e159      	b.n	80033b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030fc:	2201      	movs	r2, #1
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	fa02 f303 	lsl.w	r3, r2, r3
 8003104:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	697a      	ldr	r2, [r7, #20]
 800310c:	4013      	ands	r3, r2
 800310e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003110:	693a      	ldr	r2, [r7, #16]
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	429a      	cmp	r2, r3
 8003116:	f040 8148 	bne.w	80033aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f003 0303 	and.w	r3, r3, #3
 8003122:	2b01      	cmp	r3, #1
 8003124:	d005      	beq.n	8003132 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800312e:	2b02      	cmp	r3, #2
 8003130:	d130      	bne.n	8003194 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	005b      	lsls	r3, r3, #1
 800313c:	2203      	movs	r2, #3
 800313e:	fa02 f303 	lsl.w	r3, r2, r3
 8003142:	43db      	mvns	r3, r3
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	4013      	ands	r3, r2
 8003148:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	68da      	ldr	r2, [r3, #12]
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	fa02 f303 	lsl.w	r3, r2, r3
 8003156:	69ba      	ldr	r2, [r7, #24]
 8003158:	4313      	orrs	r3, r2
 800315a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	69ba      	ldr	r2, [r7, #24]
 8003160:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003168:	2201      	movs	r2, #1
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	fa02 f303 	lsl.w	r3, r2, r3
 8003170:	43db      	mvns	r3, r3
 8003172:	69ba      	ldr	r2, [r7, #24]
 8003174:	4013      	ands	r3, r2
 8003176:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	091b      	lsrs	r3, r3, #4
 800317e:	f003 0201 	and.w	r2, r3, #1
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	69ba      	ldr	r2, [r7, #24]
 800318a:	4313      	orrs	r3, r2
 800318c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f003 0303 	and.w	r3, r3, #3
 800319c:	2b03      	cmp	r3, #3
 800319e:	d017      	beq.n	80031d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	2203      	movs	r2, #3
 80031ac:	fa02 f303 	lsl.w	r3, r2, r3
 80031b0:	43db      	mvns	r3, r3
 80031b2:	69ba      	ldr	r2, [r7, #24]
 80031b4:	4013      	ands	r3, r2
 80031b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	689a      	ldr	r2, [r3, #8]
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	fa02 f303 	lsl.w	r3, r2, r3
 80031c4:	69ba      	ldr	r2, [r7, #24]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	69ba      	ldr	r2, [r7, #24]
 80031ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f003 0303 	and.w	r3, r3, #3
 80031d8:	2b02      	cmp	r3, #2
 80031da:	d123      	bne.n	8003224 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	08da      	lsrs	r2, r3, #3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	3208      	adds	r2, #8
 80031e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	f003 0307 	and.w	r3, r3, #7
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	220f      	movs	r2, #15
 80031f4:	fa02 f303 	lsl.w	r3, r2, r3
 80031f8:	43db      	mvns	r3, r3
 80031fa:	69ba      	ldr	r2, [r7, #24]
 80031fc:	4013      	ands	r3, r2
 80031fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	691a      	ldr	r2, [r3, #16]
 8003204:	69fb      	ldr	r3, [r7, #28]
 8003206:	f003 0307 	and.w	r3, r3, #7
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	fa02 f303 	lsl.w	r3, r2, r3
 8003210:	69ba      	ldr	r2, [r7, #24]
 8003212:	4313      	orrs	r3, r2
 8003214:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	08da      	lsrs	r2, r3, #3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	3208      	adds	r2, #8
 800321e:	69b9      	ldr	r1, [r7, #24]
 8003220:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	2203      	movs	r2, #3
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	43db      	mvns	r3, r3
 8003236:	69ba      	ldr	r2, [r7, #24]
 8003238:	4013      	ands	r3, r2
 800323a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f003 0203 	and.w	r2, r3, #3
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	005b      	lsls	r3, r3, #1
 8003248:	fa02 f303 	lsl.w	r3, r2, r3
 800324c:	69ba      	ldr	r2, [r7, #24]
 800324e:	4313      	orrs	r3, r2
 8003250:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	69ba      	ldr	r2, [r7, #24]
 8003256:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003260:	2b00      	cmp	r3, #0
 8003262:	f000 80a2 	beq.w	80033aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003266:	2300      	movs	r3, #0
 8003268:	60fb      	str	r3, [r7, #12]
 800326a:	4b57      	ldr	r3, [pc, #348]	@ (80033c8 <HAL_GPIO_Init+0x2e8>)
 800326c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800326e:	4a56      	ldr	r2, [pc, #344]	@ (80033c8 <HAL_GPIO_Init+0x2e8>)
 8003270:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003274:	6453      	str	r3, [r2, #68]	@ 0x44
 8003276:	4b54      	ldr	r3, [pc, #336]	@ (80033c8 <HAL_GPIO_Init+0x2e8>)
 8003278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800327a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800327e:	60fb      	str	r3, [r7, #12]
 8003280:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003282:	4a52      	ldr	r2, [pc, #328]	@ (80033cc <HAL_GPIO_Init+0x2ec>)
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	089b      	lsrs	r3, r3, #2
 8003288:	3302      	adds	r3, #2
 800328a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800328e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	f003 0303 	and.w	r3, r3, #3
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	220f      	movs	r2, #15
 800329a:	fa02 f303 	lsl.w	r3, r2, r3
 800329e:	43db      	mvns	r3, r3
 80032a0:	69ba      	ldr	r2, [r7, #24]
 80032a2:	4013      	ands	r3, r2
 80032a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a49      	ldr	r2, [pc, #292]	@ (80033d0 <HAL_GPIO_Init+0x2f0>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d019      	beq.n	80032e2 <HAL_GPIO_Init+0x202>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a48      	ldr	r2, [pc, #288]	@ (80033d4 <HAL_GPIO_Init+0x2f4>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d013      	beq.n	80032de <HAL_GPIO_Init+0x1fe>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a47      	ldr	r2, [pc, #284]	@ (80033d8 <HAL_GPIO_Init+0x2f8>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d00d      	beq.n	80032da <HAL_GPIO_Init+0x1fa>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a46      	ldr	r2, [pc, #280]	@ (80033dc <HAL_GPIO_Init+0x2fc>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d007      	beq.n	80032d6 <HAL_GPIO_Init+0x1f6>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a45      	ldr	r2, [pc, #276]	@ (80033e0 <HAL_GPIO_Init+0x300>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d101      	bne.n	80032d2 <HAL_GPIO_Init+0x1f2>
 80032ce:	2304      	movs	r3, #4
 80032d0:	e008      	b.n	80032e4 <HAL_GPIO_Init+0x204>
 80032d2:	2307      	movs	r3, #7
 80032d4:	e006      	b.n	80032e4 <HAL_GPIO_Init+0x204>
 80032d6:	2303      	movs	r3, #3
 80032d8:	e004      	b.n	80032e4 <HAL_GPIO_Init+0x204>
 80032da:	2302      	movs	r3, #2
 80032dc:	e002      	b.n	80032e4 <HAL_GPIO_Init+0x204>
 80032de:	2301      	movs	r3, #1
 80032e0:	e000      	b.n	80032e4 <HAL_GPIO_Init+0x204>
 80032e2:	2300      	movs	r3, #0
 80032e4:	69fa      	ldr	r2, [r7, #28]
 80032e6:	f002 0203 	and.w	r2, r2, #3
 80032ea:	0092      	lsls	r2, r2, #2
 80032ec:	4093      	lsls	r3, r2
 80032ee:	69ba      	ldr	r2, [r7, #24]
 80032f0:	4313      	orrs	r3, r2
 80032f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032f4:	4935      	ldr	r1, [pc, #212]	@ (80033cc <HAL_GPIO_Init+0x2ec>)
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	089b      	lsrs	r3, r3, #2
 80032fa:	3302      	adds	r3, #2
 80032fc:	69ba      	ldr	r2, [r7, #24]
 80032fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003302:	4b38      	ldr	r3, [pc, #224]	@ (80033e4 <HAL_GPIO_Init+0x304>)
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	43db      	mvns	r3, r3
 800330c:	69ba      	ldr	r2, [r7, #24]
 800330e:	4013      	ands	r3, r2
 8003310:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d003      	beq.n	8003326 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800331e:	69ba      	ldr	r2, [r7, #24]
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	4313      	orrs	r3, r2
 8003324:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003326:	4a2f      	ldr	r2, [pc, #188]	@ (80033e4 <HAL_GPIO_Init+0x304>)
 8003328:	69bb      	ldr	r3, [r7, #24]
 800332a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800332c:	4b2d      	ldr	r3, [pc, #180]	@ (80033e4 <HAL_GPIO_Init+0x304>)
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	43db      	mvns	r3, r3
 8003336:	69ba      	ldr	r2, [r7, #24]
 8003338:	4013      	ands	r3, r2
 800333a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003344:	2b00      	cmp	r3, #0
 8003346:	d003      	beq.n	8003350 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003348:	69ba      	ldr	r2, [r7, #24]
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	4313      	orrs	r3, r2
 800334e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003350:	4a24      	ldr	r2, [pc, #144]	@ (80033e4 <HAL_GPIO_Init+0x304>)
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003356:	4b23      	ldr	r3, [pc, #140]	@ (80033e4 <HAL_GPIO_Init+0x304>)
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	43db      	mvns	r3, r3
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	4013      	ands	r3, r2
 8003364:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d003      	beq.n	800337a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003372:	69ba      	ldr	r2, [r7, #24]
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	4313      	orrs	r3, r2
 8003378:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800337a:	4a1a      	ldr	r2, [pc, #104]	@ (80033e4 <HAL_GPIO_Init+0x304>)
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003380:	4b18      	ldr	r3, [pc, #96]	@ (80033e4 <HAL_GPIO_Init+0x304>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	43db      	mvns	r3, r3
 800338a:	69ba      	ldr	r2, [r7, #24]
 800338c:	4013      	ands	r3, r2
 800338e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d003      	beq.n	80033a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800339c:	69ba      	ldr	r2, [r7, #24]
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033a4:	4a0f      	ldr	r2, [pc, #60]	@ (80033e4 <HAL_GPIO_Init+0x304>)
 80033a6:	69bb      	ldr	r3, [r7, #24]
 80033a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	3301      	adds	r3, #1
 80033ae:	61fb      	str	r3, [r7, #28]
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	2b0f      	cmp	r3, #15
 80033b4:	f67f aea2 	bls.w	80030fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80033b8:	bf00      	nop
 80033ba:	bf00      	nop
 80033bc:	3724      	adds	r7, #36	@ 0x24
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr
 80033c6:	bf00      	nop
 80033c8:	40023800 	.word	0x40023800
 80033cc:	40013800 	.word	0x40013800
 80033d0:	40020000 	.word	0x40020000
 80033d4:	40020400 	.word	0x40020400
 80033d8:	40020800 	.word	0x40020800
 80033dc:	40020c00 	.word	0x40020c00
 80033e0:	40021000 	.word	0x40021000
 80033e4:	40013c00 	.word	0x40013c00

080033e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b085      	sub	sp, #20
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	460b      	mov	r3, r1
 80033f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	691a      	ldr	r2, [r3, #16]
 80033f8:	887b      	ldrh	r3, [r7, #2]
 80033fa:	4013      	ands	r3, r2
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d002      	beq.n	8003406 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003400:	2301      	movs	r3, #1
 8003402:	73fb      	strb	r3, [r7, #15]
 8003404:	e001      	b.n	800340a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003406:	2300      	movs	r3, #0
 8003408:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800340a:	7bfb      	ldrb	r3, [r7, #15]
}
 800340c:	4618      	mov	r0, r3
 800340e:	3714      	adds	r7, #20
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr

08003418 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	460b      	mov	r3, r1
 8003422:	807b      	strh	r3, [r7, #2]
 8003424:	4613      	mov	r3, r2
 8003426:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003428:	787b      	ldrb	r3, [r7, #1]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d003      	beq.n	8003436 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800342e:	887a      	ldrh	r2, [r7, #2]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003434:	e003      	b.n	800343e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003436:	887b      	ldrh	r3, [r7, #2]
 8003438:	041a      	lsls	r2, r3, #16
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	619a      	str	r2, [r3, #24]
}
 800343e:	bf00      	nop
 8003440:	370c      	adds	r7, #12
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr

0800344a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800344a:	b480      	push	{r7}
 800344c:	b085      	sub	sp, #20
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
 8003452:	460b      	mov	r3, r1
 8003454:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	695b      	ldr	r3, [r3, #20]
 800345a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800345c:	887a      	ldrh	r2, [r7, #2]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	4013      	ands	r3, r2
 8003462:	041a      	lsls	r2, r3, #16
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	43d9      	mvns	r1, r3
 8003468:	887b      	ldrh	r3, [r7, #2]
 800346a:	400b      	ands	r3, r1
 800346c:	431a      	orrs	r2, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	619a      	str	r2, [r3, #24]
}
 8003472:	bf00      	nop
 8003474:	3714      	adds	r7, #20
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
	...

08003480 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e12b      	b.n	80036ea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b00      	cmp	r3, #0
 800349c:	d106      	bne.n	80034ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	f7fe fa64 	bl	8001974 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2224      	movs	r2, #36	@ 0x24
 80034b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f022 0201 	bic.w	r2, r2, #1
 80034c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80034d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80034e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80034e4:	f001 ff92 	bl	800540c <HAL_RCC_GetPCLK1Freq>
 80034e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	4a81      	ldr	r2, [pc, #516]	@ (80036f4 <HAL_I2C_Init+0x274>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d807      	bhi.n	8003504 <HAL_I2C_Init+0x84>
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	4a80      	ldr	r2, [pc, #512]	@ (80036f8 <HAL_I2C_Init+0x278>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	bf94      	ite	ls
 80034fc:	2301      	movls	r3, #1
 80034fe:	2300      	movhi	r3, #0
 8003500:	b2db      	uxtb	r3, r3
 8003502:	e006      	b.n	8003512 <HAL_I2C_Init+0x92>
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	4a7d      	ldr	r2, [pc, #500]	@ (80036fc <HAL_I2C_Init+0x27c>)
 8003508:	4293      	cmp	r3, r2
 800350a:	bf94      	ite	ls
 800350c:	2301      	movls	r3, #1
 800350e:	2300      	movhi	r3, #0
 8003510:	b2db      	uxtb	r3, r3
 8003512:	2b00      	cmp	r3, #0
 8003514:	d001      	beq.n	800351a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e0e7      	b.n	80036ea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	4a78      	ldr	r2, [pc, #480]	@ (8003700 <HAL_I2C_Init+0x280>)
 800351e:	fba2 2303 	umull	r2, r3, r2, r3
 8003522:	0c9b      	lsrs	r3, r3, #18
 8003524:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	68ba      	ldr	r2, [r7, #8]
 8003536:	430a      	orrs	r2, r1
 8003538:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	6a1b      	ldr	r3, [r3, #32]
 8003540:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	4a6a      	ldr	r2, [pc, #424]	@ (80036f4 <HAL_I2C_Init+0x274>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d802      	bhi.n	8003554 <HAL_I2C_Init+0xd4>
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	3301      	adds	r3, #1
 8003552:	e009      	b.n	8003568 <HAL_I2C_Init+0xe8>
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800355a:	fb02 f303 	mul.w	r3, r2, r3
 800355e:	4a69      	ldr	r2, [pc, #420]	@ (8003704 <HAL_I2C_Init+0x284>)
 8003560:	fba2 2303 	umull	r2, r3, r2, r3
 8003564:	099b      	lsrs	r3, r3, #6
 8003566:	3301      	adds	r3, #1
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	6812      	ldr	r2, [r2, #0]
 800356c:	430b      	orrs	r3, r1
 800356e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	69db      	ldr	r3, [r3, #28]
 8003576:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800357a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	495c      	ldr	r1, [pc, #368]	@ (80036f4 <HAL_I2C_Init+0x274>)
 8003584:	428b      	cmp	r3, r1
 8003586:	d819      	bhi.n	80035bc <HAL_I2C_Init+0x13c>
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	1e59      	subs	r1, r3, #1
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	fbb1 f3f3 	udiv	r3, r1, r3
 8003596:	1c59      	adds	r1, r3, #1
 8003598:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800359c:	400b      	ands	r3, r1
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d00a      	beq.n	80035b8 <HAL_I2C_Init+0x138>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	1e59      	subs	r1, r3, #1
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	005b      	lsls	r3, r3, #1
 80035ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80035b0:	3301      	adds	r3, #1
 80035b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035b6:	e051      	b.n	800365c <HAL_I2C_Init+0x1dc>
 80035b8:	2304      	movs	r3, #4
 80035ba:	e04f      	b.n	800365c <HAL_I2C_Init+0x1dc>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d111      	bne.n	80035e8 <HAL_I2C_Init+0x168>
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	1e58      	subs	r0, r3, #1
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6859      	ldr	r1, [r3, #4]
 80035cc:	460b      	mov	r3, r1
 80035ce:	005b      	lsls	r3, r3, #1
 80035d0:	440b      	add	r3, r1
 80035d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80035d6:	3301      	adds	r3, #1
 80035d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035dc:	2b00      	cmp	r3, #0
 80035de:	bf0c      	ite	eq
 80035e0:	2301      	moveq	r3, #1
 80035e2:	2300      	movne	r3, #0
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	e012      	b.n	800360e <HAL_I2C_Init+0x18e>
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	1e58      	subs	r0, r3, #1
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6859      	ldr	r1, [r3, #4]
 80035f0:	460b      	mov	r3, r1
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	440b      	add	r3, r1
 80035f6:	0099      	lsls	r1, r3, #2
 80035f8:	440b      	add	r3, r1
 80035fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80035fe:	3301      	adds	r3, #1
 8003600:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003604:	2b00      	cmp	r3, #0
 8003606:	bf0c      	ite	eq
 8003608:	2301      	moveq	r3, #1
 800360a:	2300      	movne	r3, #0
 800360c:	b2db      	uxtb	r3, r3
 800360e:	2b00      	cmp	r3, #0
 8003610:	d001      	beq.n	8003616 <HAL_I2C_Init+0x196>
 8003612:	2301      	movs	r3, #1
 8003614:	e022      	b.n	800365c <HAL_I2C_Init+0x1dc>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d10e      	bne.n	800363c <HAL_I2C_Init+0x1bc>
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	1e58      	subs	r0, r3, #1
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6859      	ldr	r1, [r3, #4]
 8003626:	460b      	mov	r3, r1
 8003628:	005b      	lsls	r3, r3, #1
 800362a:	440b      	add	r3, r1
 800362c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003630:	3301      	adds	r3, #1
 8003632:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003636:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800363a:	e00f      	b.n	800365c <HAL_I2C_Init+0x1dc>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	1e58      	subs	r0, r3, #1
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6859      	ldr	r1, [r3, #4]
 8003644:	460b      	mov	r3, r1
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	440b      	add	r3, r1
 800364a:	0099      	lsls	r1, r3, #2
 800364c:	440b      	add	r3, r1
 800364e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003652:	3301      	adds	r3, #1
 8003654:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003658:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800365c:	6879      	ldr	r1, [r7, #4]
 800365e:	6809      	ldr	r1, [r1, #0]
 8003660:	4313      	orrs	r3, r2
 8003662:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	69da      	ldr	r2, [r3, #28]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a1b      	ldr	r3, [r3, #32]
 8003676:	431a      	orrs	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	430a      	orrs	r2, r1
 800367e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800368a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	6911      	ldr	r1, [r2, #16]
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	68d2      	ldr	r2, [r2, #12]
 8003696:	4311      	orrs	r1, r2
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	6812      	ldr	r2, [r2, #0]
 800369c:	430b      	orrs	r3, r1
 800369e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	695a      	ldr	r2, [r3, #20]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	699b      	ldr	r3, [r3, #24]
 80036b2:	431a      	orrs	r2, r3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	430a      	orrs	r2, r1
 80036ba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f042 0201 	orr.w	r2, r2, #1
 80036ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2220      	movs	r2, #32
 80036d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80036e8:	2300      	movs	r3, #0
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3710      	adds	r7, #16
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	000186a0 	.word	0x000186a0
 80036f8:	001e847f 	.word	0x001e847f
 80036fc:	003d08ff 	.word	0x003d08ff
 8003700:	431bde83 	.word	0x431bde83
 8003704:	10624dd3 	.word	0x10624dd3

08003708 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af02      	add	r7, sp, #8
 800370e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d101      	bne.n	800371a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e101      	b.n	800391e <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003726:	b2db      	uxtb	r3, r3
 8003728:	2b00      	cmp	r3, #0
 800372a:	d106      	bne.n	800373a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003734:	6878      	ldr	r0, [r7, #4]
 8003736:	f009 fa3d 	bl	800cbb4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2203      	movs	r2, #3
 800373e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003748:	d102      	bne.n	8003750 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4618      	mov	r0, r3
 8003756:	f003 f80a 	bl	800676e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6818      	ldr	r0, [r3, #0]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	7c1a      	ldrb	r2, [r3, #16]
 8003762:	f88d 2000 	strb.w	r2, [sp]
 8003766:	3304      	adds	r3, #4
 8003768:	cb0e      	ldmia	r3, {r1, r2, r3}
 800376a:	f002 fee9 	bl	8006540 <USB_CoreInit>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d005      	beq.n	8003780 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2202      	movs	r2, #2
 8003778:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e0ce      	b.n	800391e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2100      	movs	r1, #0
 8003786:	4618      	mov	r0, r3
 8003788:	f003 f802 	bl	8006790 <USB_SetCurrentMode>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d005      	beq.n	800379e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2202      	movs	r2, #2
 8003796:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e0bf      	b.n	800391e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800379e:	2300      	movs	r3, #0
 80037a0:	73fb      	strb	r3, [r7, #15]
 80037a2:	e04a      	b.n	800383a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80037a4:	7bfa      	ldrb	r2, [r7, #15]
 80037a6:	6879      	ldr	r1, [r7, #4]
 80037a8:	4613      	mov	r3, r2
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	4413      	add	r3, r2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	440b      	add	r3, r1
 80037b2:	3315      	adds	r3, #21
 80037b4:	2201      	movs	r2, #1
 80037b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80037b8:	7bfa      	ldrb	r2, [r7, #15]
 80037ba:	6879      	ldr	r1, [r7, #4]
 80037bc:	4613      	mov	r3, r2
 80037be:	00db      	lsls	r3, r3, #3
 80037c0:	4413      	add	r3, r2
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	440b      	add	r3, r1
 80037c6:	3314      	adds	r3, #20
 80037c8:	7bfa      	ldrb	r2, [r7, #15]
 80037ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80037cc:	7bfa      	ldrb	r2, [r7, #15]
 80037ce:	7bfb      	ldrb	r3, [r7, #15]
 80037d0:	b298      	uxth	r0, r3
 80037d2:	6879      	ldr	r1, [r7, #4]
 80037d4:	4613      	mov	r3, r2
 80037d6:	00db      	lsls	r3, r3, #3
 80037d8:	4413      	add	r3, r2
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	440b      	add	r3, r1
 80037de:	332e      	adds	r3, #46	@ 0x2e
 80037e0:	4602      	mov	r2, r0
 80037e2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80037e4:	7bfa      	ldrb	r2, [r7, #15]
 80037e6:	6879      	ldr	r1, [r7, #4]
 80037e8:	4613      	mov	r3, r2
 80037ea:	00db      	lsls	r3, r3, #3
 80037ec:	4413      	add	r3, r2
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	440b      	add	r3, r1
 80037f2:	3318      	adds	r3, #24
 80037f4:	2200      	movs	r2, #0
 80037f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80037f8:	7bfa      	ldrb	r2, [r7, #15]
 80037fa:	6879      	ldr	r1, [r7, #4]
 80037fc:	4613      	mov	r3, r2
 80037fe:	00db      	lsls	r3, r3, #3
 8003800:	4413      	add	r3, r2
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	440b      	add	r3, r1
 8003806:	331c      	adds	r3, #28
 8003808:	2200      	movs	r2, #0
 800380a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800380c:	7bfa      	ldrb	r2, [r7, #15]
 800380e:	6879      	ldr	r1, [r7, #4]
 8003810:	4613      	mov	r3, r2
 8003812:	00db      	lsls	r3, r3, #3
 8003814:	4413      	add	r3, r2
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	440b      	add	r3, r1
 800381a:	3320      	adds	r3, #32
 800381c:	2200      	movs	r2, #0
 800381e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003820:	7bfa      	ldrb	r2, [r7, #15]
 8003822:	6879      	ldr	r1, [r7, #4]
 8003824:	4613      	mov	r3, r2
 8003826:	00db      	lsls	r3, r3, #3
 8003828:	4413      	add	r3, r2
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	440b      	add	r3, r1
 800382e:	3324      	adds	r3, #36	@ 0x24
 8003830:	2200      	movs	r2, #0
 8003832:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003834:	7bfb      	ldrb	r3, [r7, #15]
 8003836:	3301      	adds	r3, #1
 8003838:	73fb      	strb	r3, [r7, #15]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	791b      	ldrb	r3, [r3, #4]
 800383e:	7bfa      	ldrb	r2, [r7, #15]
 8003840:	429a      	cmp	r2, r3
 8003842:	d3af      	bcc.n	80037a4 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003844:	2300      	movs	r3, #0
 8003846:	73fb      	strb	r3, [r7, #15]
 8003848:	e044      	b.n	80038d4 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800384a:	7bfa      	ldrb	r2, [r7, #15]
 800384c:	6879      	ldr	r1, [r7, #4]
 800384e:	4613      	mov	r3, r2
 8003850:	00db      	lsls	r3, r3, #3
 8003852:	4413      	add	r3, r2
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	440b      	add	r3, r1
 8003858:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800385c:	2200      	movs	r2, #0
 800385e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003860:	7bfa      	ldrb	r2, [r7, #15]
 8003862:	6879      	ldr	r1, [r7, #4]
 8003864:	4613      	mov	r3, r2
 8003866:	00db      	lsls	r3, r3, #3
 8003868:	4413      	add	r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	440b      	add	r3, r1
 800386e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003872:	7bfa      	ldrb	r2, [r7, #15]
 8003874:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003876:	7bfa      	ldrb	r2, [r7, #15]
 8003878:	6879      	ldr	r1, [r7, #4]
 800387a:	4613      	mov	r3, r2
 800387c:	00db      	lsls	r3, r3, #3
 800387e:	4413      	add	r3, r2
 8003880:	009b      	lsls	r3, r3, #2
 8003882:	440b      	add	r3, r1
 8003884:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003888:	2200      	movs	r2, #0
 800388a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800388c:	7bfa      	ldrb	r2, [r7, #15]
 800388e:	6879      	ldr	r1, [r7, #4]
 8003890:	4613      	mov	r3, r2
 8003892:	00db      	lsls	r3, r3, #3
 8003894:	4413      	add	r3, r2
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	440b      	add	r3, r1
 800389a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800389e:	2200      	movs	r2, #0
 80038a0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80038a2:	7bfa      	ldrb	r2, [r7, #15]
 80038a4:	6879      	ldr	r1, [r7, #4]
 80038a6:	4613      	mov	r3, r2
 80038a8:	00db      	lsls	r3, r3, #3
 80038aa:	4413      	add	r3, r2
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	440b      	add	r3, r1
 80038b0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80038b4:	2200      	movs	r2, #0
 80038b6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80038b8:	7bfa      	ldrb	r2, [r7, #15]
 80038ba:	6879      	ldr	r1, [r7, #4]
 80038bc:	4613      	mov	r3, r2
 80038be:	00db      	lsls	r3, r3, #3
 80038c0:	4413      	add	r3, r2
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	440b      	add	r3, r1
 80038c6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80038ca:	2200      	movs	r2, #0
 80038cc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038ce:	7bfb      	ldrb	r3, [r7, #15]
 80038d0:	3301      	adds	r3, #1
 80038d2:	73fb      	strb	r3, [r7, #15]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	791b      	ldrb	r3, [r3, #4]
 80038d8:	7bfa      	ldrb	r2, [r7, #15]
 80038da:	429a      	cmp	r2, r3
 80038dc:	d3b5      	bcc.n	800384a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6818      	ldr	r0, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	7c1a      	ldrb	r2, [r3, #16]
 80038e6:	f88d 2000 	strb.w	r2, [sp]
 80038ea:	3304      	adds	r3, #4
 80038ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038ee:	f002 ff9b 	bl	8006828 <USB_DevInit>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d005      	beq.n	8003904 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2202      	movs	r2, #2
 80038fc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e00c      	b.n	800391e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2201      	movs	r2, #1
 800390e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4618      	mov	r0, r3
 8003918:	f003 ffe5 	bl	80078e6 <USB_DevDisconnect>

  return HAL_OK;
 800391c:	2300      	movs	r3, #0
}
 800391e:	4618      	mov	r0, r3
 8003920:	3710      	adds	r7, #16
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}

08003926 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003926:	b580      	push	{r7, lr}
 8003928:	b084      	sub	sp, #16
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800393a:	2b01      	cmp	r3, #1
 800393c:	d101      	bne.n	8003942 <HAL_PCD_Start+0x1c>
 800393e:	2302      	movs	r3, #2
 8003940:	e022      	b.n	8003988 <HAL_PCD_Start+0x62>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2201      	movs	r2, #1
 8003946:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003952:	2b00      	cmp	r3, #0
 8003954:	d009      	beq.n	800396a <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800395a:	2b01      	cmp	r3, #1
 800395c:	d105      	bne.n	800396a <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003962:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4618      	mov	r0, r3
 8003970:	f002 feec 	bl	800674c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4618      	mov	r0, r3
 800397a:	f003 ff93 	bl	80078a4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003986:	2300      	movs	r3, #0
}
 8003988:	4618      	mov	r0, r3
 800398a:	3710      	adds	r7, #16
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003990:	b590      	push	{r4, r7, lr}
 8003992:	b08d      	sub	sp, #52	@ 0x34
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800399e:	6a3b      	ldr	r3, [r7, #32]
 80039a0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4618      	mov	r0, r3
 80039a8:	f004 f851 	bl	8007a4e <USB_GetMode>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	f040 848c 	bne.w	80042cc <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4618      	mov	r0, r3
 80039ba:	f003 ffb5 	bl	8007928 <USB_ReadInterrupts>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	f000 8482 	beq.w	80042ca <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	0a1b      	lsrs	r3, r3, #8
 80039d0:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4618      	mov	r0, r3
 80039e0:	f003 ffa2 	bl	8007928 <USB_ReadInterrupts>
 80039e4:	4603      	mov	r3, r0
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d107      	bne.n	80039fe <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	695a      	ldr	r2, [r3, #20]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f002 0202 	and.w	r2, r2, #2
 80039fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4618      	mov	r0, r3
 8003a04:	f003 ff90 	bl	8007928 <USB_ReadInterrupts>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	f003 0310 	and.w	r3, r3, #16
 8003a0e:	2b10      	cmp	r3, #16
 8003a10:	d161      	bne.n	8003ad6 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	699a      	ldr	r2, [r3, #24]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f022 0210 	bic.w	r2, r2, #16
 8003a20:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003a22:	6a3b      	ldr	r3, [r7, #32]
 8003a24:	6a1b      	ldr	r3, [r3, #32]
 8003a26:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	f003 020f 	and.w	r2, r3, #15
 8003a2e:	4613      	mov	r3, r2
 8003a30:	00db      	lsls	r3, r3, #3
 8003a32:	4413      	add	r3, r2
 8003a34:	009b      	lsls	r3, r3, #2
 8003a36:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	3304      	adds	r3, #4
 8003a40:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003a42:	69bb      	ldr	r3, [r7, #24]
 8003a44:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003a48:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a4c:	d124      	bne.n	8003a98 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003a4e:	69ba      	ldr	r2, [r7, #24]
 8003a50:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003a54:	4013      	ands	r3, r2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d035      	beq.n	8003ac6 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003a5e:	69bb      	ldr	r3, [r7, #24]
 8003a60:	091b      	lsrs	r3, r3, #4
 8003a62:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003a64:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	6a38      	ldr	r0, [r7, #32]
 8003a6e:	f003 fdc7 	bl	8007600 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	68da      	ldr	r2, [r3, #12]
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	091b      	lsrs	r3, r3, #4
 8003a7a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a7e:	441a      	add	r2, r3
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	695a      	ldr	r2, [r3, #20]
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	091b      	lsrs	r3, r3, #4
 8003a8c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a90:	441a      	add	r2, r3
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	615a      	str	r2, [r3, #20]
 8003a96:	e016      	b.n	8003ac6 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003a9e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003aa2:	d110      	bne.n	8003ac6 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003aaa:	2208      	movs	r2, #8
 8003aac:	4619      	mov	r1, r3
 8003aae:	6a38      	ldr	r0, [r7, #32]
 8003ab0:	f003 fda6 	bl	8007600 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	695a      	ldr	r2, [r3, #20]
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	091b      	lsrs	r3, r3, #4
 8003abc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ac0:	441a      	add	r2, r3
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	699a      	ldr	r2, [r3, #24]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f042 0210 	orr.w	r2, r2, #16
 8003ad4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4618      	mov	r0, r3
 8003adc:	f003 ff24 	bl	8007928 <USB_ReadInterrupts>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ae6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003aea:	f040 80a7 	bne.w	8003c3c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003aee:	2300      	movs	r3, #0
 8003af0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4618      	mov	r0, r3
 8003af8:	f003 ff29 	bl	800794e <USB_ReadDevAllOutEpInterrupt>
 8003afc:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003afe:	e099      	b.n	8003c34 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	f000 808e 	beq.w	8003c28 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b12:	b2d2      	uxtb	r2, r2
 8003b14:	4611      	mov	r1, r2
 8003b16:	4618      	mov	r0, r3
 8003b18:	f003 ff4d 	bl	80079b6 <USB_ReadDevOutEPInterrupt>
 8003b1c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	f003 0301 	and.w	r3, r3, #1
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00c      	beq.n	8003b42 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b2a:	015a      	lsls	r2, r3, #5
 8003b2c:	69fb      	ldr	r3, [r7, #28]
 8003b2e:	4413      	add	r3, r2
 8003b30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b34:	461a      	mov	r2, r3
 8003b36:	2301      	movs	r3, #1
 8003b38:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003b3a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f000 fea3 	bl	8004888 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	f003 0308 	and.w	r3, r3, #8
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d00c      	beq.n	8003b66 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b4e:	015a      	lsls	r2, r3, #5
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	4413      	add	r3, r2
 8003b54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b58:	461a      	mov	r2, r3
 8003b5a:	2308      	movs	r3, #8
 8003b5c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003b5e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f000 ff79 	bl	8004a58 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	f003 0310 	and.w	r3, r3, #16
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d008      	beq.n	8003b82 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b72:	015a      	lsls	r2, r3, #5
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	4413      	add	r3, r2
 8003b78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	2310      	movs	r3, #16
 8003b80:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	f003 0302 	and.w	r3, r3, #2
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d030      	beq.n	8003bee <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003b8c:	6a3b      	ldr	r3, [r7, #32]
 8003b8e:	695b      	ldr	r3, [r3, #20]
 8003b90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b94:	2b80      	cmp	r3, #128	@ 0x80
 8003b96:	d109      	bne.n	8003bac <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	69fa      	ldr	r2, [r7, #28]
 8003ba2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ba6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003baa:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003bac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bae:	4613      	mov	r3, r2
 8003bb0:	00db      	lsls	r3, r3, #3
 8003bb2:	4413      	add	r3, r2
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	4413      	add	r3, r2
 8003bbe:	3304      	adds	r3, #4
 8003bc0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	78db      	ldrb	r3, [r3, #3]
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d108      	bne.n	8003bdc <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f009 f8e8 	bl	800cdac <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bde:	015a      	lsls	r2, r3, #5
 8003be0:	69fb      	ldr	r3, [r7, #28]
 8003be2:	4413      	add	r3, r2
 8003be4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003be8:	461a      	mov	r2, r3
 8003bea:	2302      	movs	r3, #2
 8003bec:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	f003 0320 	and.w	r3, r3, #32
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d008      	beq.n	8003c0a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfa:	015a      	lsls	r2, r3, #5
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	4413      	add	r3, r2
 8003c00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c04:	461a      	mov	r2, r3
 8003c06:	2320      	movs	r3, #32
 8003c08:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d009      	beq.n	8003c28 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c16:	015a      	lsls	r2, r3, #5
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	4413      	add	r3, r2
 8003c1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c20:	461a      	mov	r2, r3
 8003c22:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003c26:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2a:	3301      	adds	r3, #1
 8003c2c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c30:	085b      	lsrs	r3, r3, #1
 8003c32:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	f47f af62 	bne.w	8003b00 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4618      	mov	r0, r3
 8003c42:	f003 fe71 	bl	8007928 <USB_ReadInterrupts>
 8003c46:	4603      	mov	r3, r0
 8003c48:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c4c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c50:	f040 80db 	bne.w	8003e0a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f003 fe92 	bl	8007982 <USB_ReadDevAllInEpInterrupt>
 8003c5e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003c60:	2300      	movs	r3, #0
 8003c62:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003c64:	e0cd      	b.n	8003e02 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c68:	f003 0301 	and.w	r3, r3, #1
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	f000 80c2 	beq.w	8003df6 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c78:	b2d2      	uxtb	r2, r2
 8003c7a:	4611      	mov	r1, r2
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f003 feb8 	bl	80079f2 <USB_ReadDevInEPInterrupt>
 8003c82:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	f003 0301 	and.w	r3, r3, #1
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d057      	beq.n	8003d3e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c90:	f003 030f 	and.w	r3, r3, #15
 8003c94:	2201      	movs	r2, #1
 8003c96:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ca2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	43db      	mvns	r3, r3
 8003ca8:	69f9      	ldr	r1, [r7, #28]
 8003caa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003cae:	4013      	ands	r3, r2
 8003cb0:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb4:	015a      	lsls	r2, r3, #5
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	4413      	add	r3, r2
 8003cba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	799b      	ldrb	r3, [r3, #6]
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d132      	bne.n	8003d32 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003ccc:	6879      	ldr	r1, [r7, #4]
 8003cce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	00db      	lsls	r3, r3, #3
 8003cd4:	4413      	add	r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	440b      	add	r3, r1
 8003cda:	3320      	adds	r3, #32
 8003cdc:	6819      	ldr	r1, [r3, #0]
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	00db      	lsls	r3, r3, #3
 8003ce6:	4413      	add	r3, r2
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	4403      	add	r3, r0
 8003cec:	331c      	adds	r3, #28
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4419      	add	r1, r3
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	00db      	lsls	r3, r3, #3
 8003cfa:	4413      	add	r3, r2
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	4403      	add	r3, r0
 8003d00:	3320      	adds	r3, #32
 8003d02:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d113      	bne.n	8003d32 <HAL_PCD_IRQHandler+0x3a2>
 8003d0a:	6879      	ldr	r1, [r7, #4]
 8003d0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d0e:	4613      	mov	r3, r2
 8003d10:	00db      	lsls	r3, r3, #3
 8003d12:	4413      	add	r3, r2
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	440b      	add	r3, r1
 8003d18:	3324      	adds	r3, #36	@ 0x24
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d108      	bne.n	8003d32 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6818      	ldr	r0, [r3, #0]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	2101      	movs	r1, #1
 8003d2e:	f003 febf 	bl	8007ab0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	4619      	mov	r1, r3
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f008 ffbc 	bl	800ccb6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	f003 0308 	and.w	r3, r3, #8
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d008      	beq.n	8003d5a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4a:	015a      	lsls	r2, r3, #5
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	4413      	add	r3, r2
 8003d50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003d54:	461a      	mov	r2, r3
 8003d56:	2308      	movs	r3, #8
 8003d58:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	f003 0310 	and.w	r3, r3, #16
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d008      	beq.n	8003d76 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d66:	015a      	lsls	r2, r3, #5
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	4413      	add	r3, r2
 8003d6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003d70:	461a      	mov	r2, r3
 8003d72:	2310      	movs	r3, #16
 8003d74:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d008      	beq.n	8003d92 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d82:	015a      	lsls	r2, r3, #5
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	4413      	add	r3, r2
 8003d88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	2340      	movs	r3, #64	@ 0x40
 8003d90:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	f003 0302 	and.w	r3, r3, #2
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d023      	beq.n	8003de4 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003d9c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003d9e:	6a38      	ldr	r0, [r7, #32]
 8003da0:	f002 fea6 	bl	8006af0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003da4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003da6:	4613      	mov	r3, r2
 8003da8:	00db      	lsls	r3, r3, #3
 8003daa:	4413      	add	r3, r2
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	3310      	adds	r3, #16
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	4413      	add	r3, r2
 8003db4:	3304      	adds	r3, #4
 8003db6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	78db      	ldrb	r3, [r3, #3]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d108      	bne.n	8003dd2 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	4619      	mov	r1, r3
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f008 ffff 	bl	800cdd0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd4:	015a      	lsls	r2, r3, #5
 8003dd6:	69fb      	ldr	r3, [r7, #28]
 8003dd8:	4413      	add	r3, r2
 8003dda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003dde:	461a      	mov	r2, r3
 8003de0:	2302      	movs	r3, #2
 8003de2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d003      	beq.n	8003df6 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003dee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f000 fcbd 	bl	8004770 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df8:	3301      	adds	r3, #1
 8003dfa:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dfe:	085b      	lsrs	r3, r3, #1
 8003e00:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	f47f af2e 	bne.w	8003c66 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f003 fd8a 	bl	8007928 <USB_ReadInterrupts>
 8003e14:	4603      	mov	r3, r0
 8003e16:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003e1a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003e1e:	d122      	bne.n	8003e66 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	69fa      	ldr	r2, [r7, #28]
 8003e2a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e2e:	f023 0301 	bic.w	r3, r3, #1
 8003e32:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d108      	bne.n	8003e50 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003e46:	2100      	movs	r1, #0
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f000 fea3 	bl	8004b94 <HAL_PCDEx_LPM_Callback>
 8003e4e:	e002      	b.n	8003e56 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	f008 ff9d 	bl	800cd90 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	695a      	ldr	r2, [r3, #20]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003e64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f003 fd5c 	bl	8007928 <USB_ReadInterrupts>
 8003e70:	4603      	mov	r3, r0
 8003e72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e7a:	d112      	bne.n	8003ea2 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	f003 0301 	and.w	r3, r3, #1
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d102      	bne.n	8003e92 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f008 ff59 	bl	800cd44 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	695a      	ldr	r2, [r3, #20]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003ea0:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f003 fd3e 	bl	8007928 <USB_ReadInterrupts>
 8003eac:	4603      	mov	r3, r0
 8003eae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003eb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003eb6:	f040 80b7 	bne.w	8004028 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	69fa      	ldr	r2, [r7, #28]
 8003ec4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ec8:	f023 0301 	bic.w	r3, r3, #1
 8003ecc:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	2110      	movs	r1, #16
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f002 fe0b 	bl	8006af0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003eda:	2300      	movs	r3, #0
 8003edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ede:	e046      	b.n	8003f6e <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ee2:	015a      	lsls	r2, r3, #5
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	4413      	add	r3, r2
 8003ee8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003eec:	461a      	mov	r2, r3
 8003eee:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003ef2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ef6:	015a      	lsls	r2, r3, #5
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	4413      	add	r3, r2
 8003efc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f04:	0151      	lsls	r1, r2, #5
 8003f06:	69fa      	ldr	r2, [r7, #28]
 8003f08:	440a      	add	r2, r1
 8003f0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003f0e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003f12:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f16:	015a      	lsls	r2, r3, #5
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f20:	461a      	mov	r2, r3
 8003f22:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003f26:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003f28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f2a:	015a      	lsls	r2, r3, #5
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	4413      	add	r3, r2
 8003f30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f38:	0151      	lsls	r1, r2, #5
 8003f3a:	69fa      	ldr	r2, [r7, #28]
 8003f3c:	440a      	add	r2, r1
 8003f3e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003f42:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003f46:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f4a:	015a      	lsls	r2, r3, #5
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	4413      	add	r3, r2
 8003f50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f58:	0151      	lsls	r1, r2, #5
 8003f5a:	69fa      	ldr	r2, [r7, #28]
 8003f5c:	440a      	add	r2, r1
 8003f5e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003f62:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003f66:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f6a:	3301      	adds	r3, #1
 8003f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	791b      	ldrb	r3, [r3, #4]
 8003f72:	461a      	mov	r2, r3
 8003f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d3b2      	bcc.n	8003ee0 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	69fa      	ldr	r2, [r7, #28]
 8003f84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f88:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003f8c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	7bdb      	ldrb	r3, [r3, #15]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d016      	beq.n	8003fc4 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fa0:	69fa      	ldr	r2, [r7, #28]
 8003fa2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003fa6:	f043 030b 	orr.w	r3, r3, #11
 8003faa:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fb6:	69fa      	ldr	r2, [r7, #28]
 8003fb8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003fbc:	f043 030b 	orr.w	r3, r3, #11
 8003fc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003fc2:	e015      	b.n	8003ff0 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003fc4:	69fb      	ldr	r3, [r7, #28]
 8003fc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	69fa      	ldr	r2, [r7, #28]
 8003fce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003fd2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003fd6:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003fda:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fe2:	691b      	ldr	r3, [r3, #16]
 8003fe4:	69fa      	ldr	r2, [r7, #28]
 8003fe6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003fea:	f043 030b 	orr.w	r3, r3, #11
 8003fee:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	69fa      	ldr	r2, [r7, #28]
 8003ffa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ffe:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004002:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6818      	ldr	r0, [r3, #0]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004012:	461a      	mov	r2, r3
 8004014:	f003 fd4c 	bl	8007ab0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	695a      	ldr	r2, [r3, #20]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004026:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4618      	mov	r0, r3
 800402e:	f003 fc7b 	bl	8007928 <USB_ReadInterrupts>
 8004032:	4603      	mov	r3, r0
 8004034:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004038:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800403c:	d123      	bne.n	8004086 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4618      	mov	r0, r3
 8004044:	f003 fd11 	bl	8007a6a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4618      	mov	r0, r3
 800404e:	f002 fdc8 	bl	8006be2 <USB_GetDevSpeed>
 8004052:	4603      	mov	r3, r0
 8004054:	461a      	mov	r2, r3
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681c      	ldr	r4, [r3, #0]
 800405e:	f001 f9c9 	bl	80053f4 <HAL_RCC_GetHCLKFreq>
 8004062:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004068:	461a      	mov	r2, r3
 800406a:	4620      	mov	r0, r4
 800406c:	f002 facc 	bl	8006608 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f008 fe48 	bl	800cd06 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	695a      	ldr	r2, [r3, #20]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004084:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4618      	mov	r0, r3
 800408c:	f003 fc4c 	bl	8007928 <USB_ReadInterrupts>
 8004090:	4603      	mov	r3, r0
 8004092:	f003 0308 	and.w	r3, r3, #8
 8004096:	2b08      	cmp	r3, #8
 8004098:	d10a      	bne.n	80040b0 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f008 fe25 	bl	800ccea <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	695a      	ldr	r2, [r3, #20]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f002 0208 	and.w	r2, r2, #8
 80040ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4618      	mov	r0, r3
 80040b6:	f003 fc37 	bl	8007928 <USB_ReadInterrupts>
 80040ba:	4603      	mov	r3, r0
 80040bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040c0:	2b80      	cmp	r3, #128	@ 0x80
 80040c2:	d123      	bne.n	800410c <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80040c4:	6a3b      	ldr	r3, [r7, #32]
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80040cc:	6a3b      	ldr	r3, [r7, #32]
 80040ce:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80040d0:	2301      	movs	r3, #1
 80040d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80040d4:	e014      	b.n	8004100 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80040d6:	6879      	ldr	r1, [r7, #4]
 80040d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040da:	4613      	mov	r3, r2
 80040dc:	00db      	lsls	r3, r3, #3
 80040de:	4413      	add	r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	440b      	add	r3, r1
 80040e4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d105      	bne.n	80040fa <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80040ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	4619      	mov	r1, r3
 80040f4:	6878      	ldr	r0, [r7, #4]
 80040f6:	f000 fb0a 	bl	800470e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80040fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fc:	3301      	adds	r3, #1
 80040fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	791b      	ldrb	r3, [r3, #4]
 8004104:	461a      	mov	r2, r3
 8004106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004108:	4293      	cmp	r3, r2
 800410a:	d3e4      	bcc.n	80040d6 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4618      	mov	r0, r3
 8004112:	f003 fc09 	bl	8007928 <USB_ReadInterrupts>
 8004116:	4603      	mov	r3, r0
 8004118:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800411c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004120:	d13c      	bne.n	800419c <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004122:	2301      	movs	r3, #1
 8004124:	627b      	str	r3, [r7, #36]	@ 0x24
 8004126:	e02b      	b.n	8004180 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412a:	015a      	lsls	r2, r3, #5
 800412c:	69fb      	ldr	r3, [r7, #28]
 800412e:	4413      	add	r3, r2
 8004130:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004138:	6879      	ldr	r1, [r7, #4]
 800413a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800413c:	4613      	mov	r3, r2
 800413e:	00db      	lsls	r3, r3, #3
 8004140:	4413      	add	r3, r2
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	440b      	add	r3, r1
 8004146:	3318      	adds	r3, #24
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	2b01      	cmp	r3, #1
 800414c:	d115      	bne.n	800417a <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800414e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004150:	2b00      	cmp	r3, #0
 8004152:	da12      	bge.n	800417a <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004154:	6879      	ldr	r1, [r7, #4]
 8004156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004158:	4613      	mov	r3, r2
 800415a:	00db      	lsls	r3, r3, #3
 800415c:	4413      	add	r3, r2
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	440b      	add	r3, r1
 8004162:	3317      	adds	r3, #23
 8004164:	2201      	movs	r2, #1
 8004166:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800416a:	b2db      	uxtb	r3, r3
 800416c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004170:	b2db      	uxtb	r3, r3
 8004172:	4619      	mov	r1, r3
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f000 faca 	bl	800470e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800417a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417c:	3301      	adds	r3, #1
 800417e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	791b      	ldrb	r3, [r3, #4]
 8004184:	461a      	mov	r2, r3
 8004186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004188:	4293      	cmp	r3, r2
 800418a:	d3cd      	bcc.n	8004128 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	695a      	ldr	r2, [r3, #20]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800419a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4618      	mov	r0, r3
 80041a2:	f003 fbc1 	bl	8007928 <USB_ReadInterrupts>
 80041a6:	4603      	mov	r3, r0
 80041a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80041b0:	d156      	bne.n	8004260 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80041b2:	2301      	movs	r3, #1
 80041b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80041b6:	e045      	b.n	8004244 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80041b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ba:	015a      	lsls	r2, r3, #5
 80041bc:	69fb      	ldr	r3, [r7, #28]
 80041be:	4413      	add	r3, r2
 80041c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80041c8:	6879      	ldr	r1, [r7, #4]
 80041ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041cc:	4613      	mov	r3, r2
 80041ce:	00db      	lsls	r3, r3, #3
 80041d0:	4413      	add	r3, r2
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	440b      	add	r3, r1
 80041d6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80041da:	781b      	ldrb	r3, [r3, #0]
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d12e      	bne.n	800423e <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80041e0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	da2b      	bge.n	800423e <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80041e6:	69bb      	ldr	r3, [r7, #24]
 80041e8:	0c1a      	lsrs	r2, r3, #16
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80041f0:	4053      	eors	r3, r2
 80041f2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d121      	bne.n	800423e <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80041fa:	6879      	ldr	r1, [r7, #4]
 80041fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041fe:	4613      	mov	r3, r2
 8004200:	00db      	lsls	r3, r3, #3
 8004202:	4413      	add	r3, r2
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	440b      	add	r3, r1
 8004208:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800420c:	2201      	movs	r2, #1
 800420e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004210:	6a3b      	ldr	r3, [r7, #32]
 8004212:	699b      	ldr	r3, [r3, #24]
 8004214:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004218:	6a3b      	ldr	r3, [r7, #32]
 800421a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800421c:	6a3b      	ldr	r3, [r7, #32]
 800421e:	695b      	ldr	r3, [r3, #20]
 8004220:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004224:	2b00      	cmp	r3, #0
 8004226:	d10a      	bne.n	800423e <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	69fa      	ldr	r2, [r7, #28]
 8004232:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004236:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800423a:	6053      	str	r3, [r2, #4]
            break;
 800423c:	e008      	b.n	8004250 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800423e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004240:	3301      	adds	r3, #1
 8004242:	627b      	str	r3, [r7, #36]	@ 0x24
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	791b      	ldrb	r3, [r3, #4]
 8004248:	461a      	mov	r2, r3
 800424a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800424c:	4293      	cmp	r3, r2
 800424e:	d3b3      	bcc.n	80041b8 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	695a      	ldr	r2, [r3, #20]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800425e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4618      	mov	r0, r3
 8004266:	f003 fb5f 	bl	8007928 <USB_ReadInterrupts>
 800426a:	4603      	mov	r3, r0
 800426c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004270:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004274:	d10a      	bne.n	800428c <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f008 fdbc 	bl	800cdf4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	695a      	ldr	r2, [r3, #20]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800428a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4618      	mov	r0, r3
 8004292:	f003 fb49 	bl	8007928 <USB_ReadInterrupts>
 8004296:	4603      	mov	r3, r0
 8004298:	f003 0304 	and.w	r3, r3, #4
 800429c:	2b04      	cmp	r3, #4
 800429e:	d115      	bne.n	80042cc <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80042a8:	69bb      	ldr	r3, [r7, #24]
 80042aa:	f003 0304 	and.w	r3, r3, #4
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d002      	beq.n	80042b8 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f008 fdac 	bl	800ce10 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	6859      	ldr	r1, [r3, #4]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	69ba      	ldr	r2, [r7, #24]
 80042c4:	430a      	orrs	r2, r1
 80042c6:	605a      	str	r2, [r3, #4]
 80042c8:	e000      	b.n	80042cc <HAL_PCD_IRQHandler+0x93c>
      return;
 80042ca:	bf00      	nop
    }
  }
}
 80042cc:	3734      	adds	r7, #52	@ 0x34
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd90      	pop	{r4, r7, pc}

080042d2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80042d2:	b580      	push	{r7, lr}
 80042d4:	b082      	sub	sp, #8
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
 80042da:	460b      	mov	r3, r1
 80042dc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d101      	bne.n	80042ec <HAL_PCD_SetAddress+0x1a>
 80042e8:	2302      	movs	r3, #2
 80042ea:	e012      	b.n	8004312 <HAL_PCD_SetAddress+0x40>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	78fa      	ldrb	r2, [r7, #3]
 80042f8:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	78fa      	ldrb	r2, [r7, #3]
 8004300:	4611      	mov	r1, r2
 8004302:	4618      	mov	r0, r3
 8004304:	f003 faa8 	bl	8007858 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004310:	2300      	movs	r3, #0
}
 8004312:	4618      	mov	r0, r3
 8004314:	3708      	adds	r7, #8
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}

0800431a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800431a:	b580      	push	{r7, lr}
 800431c:	b084      	sub	sp, #16
 800431e:	af00      	add	r7, sp, #0
 8004320:	6078      	str	r0, [r7, #4]
 8004322:	4608      	mov	r0, r1
 8004324:	4611      	mov	r1, r2
 8004326:	461a      	mov	r2, r3
 8004328:	4603      	mov	r3, r0
 800432a:	70fb      	strb	r3, [r7, #3]
 800432c:	460b      	mov	r3, r1
 800432e:	803b      	strh	r3, [r7, #0]
 8004330:	4613      	mov	r3, r2
 8004332:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004334:	2300      	movs	r3, #0
 8004336:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004338:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800433c:	2b00      	cmp	r3, #0
 800433e:	da0f      	bge.n	8004360 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004340:	78fb      	ldrb	r3, [r7, #3]
 8004342:	f003 020f 	and.w	r2, r3, #15
 8004346:	4613      	mov	r3, r2
 8004348:	00db      	lsls	r3, r3, #3
 800434a:	4413      	add	r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	3310      	adds	r3, #16
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	4413      	add	r3, r2
 8004354:	3304      	adds	r3, #4
 8004356:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2201      	movs	r2, #1
 800435c:	705a      	strb	r2, [r3, #1]
 800435e:	e00f      	b.n	8004380 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004360:	78fb      	ldrb	r3, [r7, #3]
 8004362:	f003 020f 	and.w	r2, r3, #15
 8004366:	4613      	mov	r3, r2
 8004368:	00db      	lsls	r3, r3, #3
 800436a:	4413      	add	r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	4413      	add	r3, r2
 8004376:	3304      	adds	r3, #4
 8004378:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2200      	movs	r2, #0
 800437e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004380:	78fb      	ldrb	r3, [r7, #3]
 8004382:	f003 030f 	and.w	r3, r3, #15
 8004386:	b2da      	uxtb	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800438c:	883b      	ldrh	r3, [r7, #0]
 800438e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	78ba      	ldrb	r2, [r7, #2]
 800439a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	785b      	ldrb	r3, [r3, #1]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d004      	beq.n	80043ae <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	781b      	ldrb	r3, [r3, #0]
 80043a8:	461a      	mov	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80043ae:	78bb      	ldrb	r3, [r7, #2]
 80043b0:	2b02      	cmp	r3, #2
 80043b2:	d102      	bne.n	80043ba <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d101      	bne.n	80043c8 <HAL_PCD_EP_Open+0xae>
 80043c4:	2302      	movs	r3, #2
 80043c6:	e00e      	b.n	80043e6 <HAL_PCD_EP_Open+0xcc>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68f9      	ldr	r1, [r7, #12]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f002 fc28 	bl	8006c2c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80043e4:	7afb      	ldrb	r3, [r7, #11]
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3710      	adds	r7, #16
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}

080043ee <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80043ee:	b580      	push	{r7, lr}
 80043f0:	b084      	sub	sp, #16
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	6078      	str	r0, [r7, #4]
 80043f6:	460b      	mov	r3, r1
 80043f8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80043fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	da0f      	bge.n	8004422 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004402:	78fb      	ldrb	r3, [r7, #3]
 8004404:	f003 020f 	and.w	r2, r3, #15
 8004408:	4613      	mov	r3, r2
 800440a:	00db      	lsls	r3, r3, #3
 800440c:	4413      	add	r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	3310      	adds	r3, #16
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	4413      	add	r3, r2
 8004416:	3304      	adds	r3, #4
 8004418:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2201      	movs	r2, #1
 800441e:	705a      	strb	r2, [r3, #1]
 8004420:	e00f      	b.n	8004442 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004422:	78fb      	ldrb	r3, [r7, #3]
 8004424:	f003 020f 	and.w	r2, r3, #15
 8004428:	4613      	mov	r3, r2
 800442a:	00db      	lsls	r3, r3, #3
 800442c:	4413      	add	r3, r2
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	4413      	add	r3, r2
 8004438:	3304      	adds	r3, #4
 800443a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2200      	movs	r2, #0
 8004440:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004442:	78fb      	ldrb	r3, [r7, #3]
 8004444:	f003 030f 	and.w	r3, r3, #15
 8004448:	b2da      	uxtb	r2, r3
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004454:	2b01      	cmp	r3, #1
 8004456:	d101      	bne.n	800445c <HAL_PCD_EP_Close+0x6e>
 8004458:	2302      	movs	r3, #2
 800445a:	e00e      	b.n	800447a <HAL_PCD_EP_Close+0x8c>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68f9      	ldr	r1, [r7, #12]
 800446a:	4618      	mov	r0, r3
 800446c:	f002 fc66 	bl	8006d3c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3710      	adds	r7, #16
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}

08004482 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004482:	b580      	push	{r7, lr}
 8004484:	b086      	sub	sp, #24
 8004486:	af00      	add	r7, sp, #0
 8004488:	60f8      	str	r0, [r7, #12]
 800448a:	607a      	str	r2, [r7, #4]
 800448c:	603b      	str	r3, [r7, #0]
 800448e:	460b      	mov	r3, r1
 8004490:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004492:	7afb      	ldrb	r3, [r7, #11]
 8004494:	f003 020f 	and.w	r2, r3, #15
 8004498:	4613      	mov	r3, r2
 800449a:	00db      	lsls	r3, r3, #3
 800449c:	4413      	add	r3, r2
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80044a4:	68fa      	ldr	r2, [r7, #12]
 80044a6:	4413      	add	r3, r2
 80044a8:	3304      	adds	r3, #4
 80044aa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	683a      	ldr	r2, [r7, #0]
 80044b6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	2200      	movs	r2, #0
 80044bc:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	2200      	movs	r2, #0
 80044c2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80044c4:	7afb      	ldrb	r3, [r7, #11]
 80044c6:	f003 030f 	and.w	r3, r3, #15
 80044ca:	b2da      	uxtb	r2, r3
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	799b      	ldrb	r3, [r3, #6]
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d102      	bne.n	80044de <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6818      	ldr	r0, [r3, #0]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	799b      	ldrb	r3, [r3, #6]
 80044e6:	461a      	mov	r2, r3
 80044e8:	6979      	ldr	r1, [r7, #20]
 80044ea:	f002 fd03 	bl	8006ef4 <USB_EPStartXfer>

  return HAL_OK;
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3718      	adds	r7, #24
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b083      	sub	sp, #12
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	460b      	mov	r3, r1
 8004502:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004504:	78fb      	ldrb	r3, [r7, #3]
 8004506:	f003 020f 	and.w	r2, r3, #15
 800450a:	6879      	ldr	r1, [r7, #4]
 800450c:	4613      	mov	r3, r2
 800450e:	00db      	lsls	r3, r3, #3
 8004510:	4413      	add	r3, r2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	440b      	add	r3, r1
 8004516:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800451a:	681b      	ldr	r3, [r3, #0]
}
 800451c:	4618      	mov	r0, r3
 800451e:	370c      	adds	r7, #12
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr

08004528 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b086      	sub	sp, #24
 800452c:	af00      	add	r7, sp, #0
 800452e:	60f8      	str	r0, [r7, #12]
 8004530:	607a      	str	r2, [r7, #4]
 8004532:	603b      	str	r3, [r7, #0]
 8004534:	460b      	mov	r3, r1
 8004536:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004538:	7afb      	ldrb	r3, [r7, #11]
 800453a:	f003 020f 	and.w	r2, r3, #15
 800453e:	4613      	mov	r3, r2
 8004540:	00db      	lsls	r3, r3, #3
 8004542:	4413      	add	r3, r2
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	3310      	adds	r3, #16
 8004548:	68fa      	ldr	r2, [r7, #12]
 800454a:	4413      	add	r3, r2
 800454c:	3304      	adds	r3, #4
 800454e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	683a      	ldr	r2, [r7, #0]
 800455a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	2200      	movs	r2, #0
 8004560:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	2201      	movs	r2, #1
 8004566:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004568:	7afb      	ldrb	r3, [r7, #11]
 800456a:	f003 030f 	and.w	r3, r3, #15
 800456e:	b2da      	uxtb	r2, r3
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	799b      	ldrb	r3, [r3, #6]
 8004578:	2b01      	cmp	r3, #1
 800457a:	d102      	bne.n	8004582 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6818      	ldr	r0, [r3, #0]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	799b      	ldrb	r3, [r3, #6]
 800458a:	461a      	mov	r2, r3
 800458c:	6979      	ldr	r1, [r7, #20]
 800458e:	f002 fcb1 	bl	8006ef4 <USB_EPStartXfer>

  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3718      	adds	r7, #24
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	460b      	mov	r3, r1
 80045a6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80045a8:	78fb      	ldrb	r3, [r7, #3]
 80045aa:	f003 030f 	and.w	r3, r3, #15
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	7912      	ldrb	r2, [r2, #4]
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d901      	bls.n	80045ba <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e04f      	b.n	800465a <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80045ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	da0f      	bge.n	80045e2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045c2:	78fb      	ldrb	r3, [r7, #3]
 80045c4:	f003 020f 	and.w	r2, r3, #15
 80045c8:	4613      	mov	r3, r2
 80045ca:	00db      	lsls	r3, r3, #3
 80045cc:	4413      	add	r3, r2
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	3310      	adds	r3, #16
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	4413      	add	r3, r2
 80045d6:	3304      	adds	r3, #4
 80045d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2201      	movs	r2, #1
 80045de:	705a      	strb	r2, [r3, #1]
 80045e0:	e00d      	b.n	80045fe <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80045e2:	78fa      	ldrb	r2, [r7, #3]
 80045e4:	4613      	mov	r3, r2
 80045e6:	00db      	lsls	r3, r3, #3
 80045e8:	4413      	add	r3, r2
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	4413      	add	r3, r2
 80045f4:	3304      	adds	r3, #4
 80045f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2200      	movs	r2, #0
 80045fc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2201      	movs	r2, #1
 8004602:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004604:	78fb      	ldrb	r3, [r7, #3]
 8004606:	f003 030f 	and.w	r3, r3, #15
 800460a:	b2da      	uxtb	r2, r3
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004616:	2b01      	cmp	r3, #1
 8004618:	d101      	bne.n	800461e <HAL_PCD_EP_SetStall+0x82>
 800461a:	2302      	movs	r3, #2
 800461c:	e01d      	b.n	800465a <HAL_PCD_EP_SetStall+0xbe>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2201      	movs	r2, #1
 8004622:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	68f9      	ldr	r1, [r7, #12]
 800462c:	4618      	mov	r0, r3
 800462e:	f003 f83f 	bl	80076b0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004632:	78fb      	ldrb	r3, [r7, #3]
 8004634:	f003 030f 	and.w	r3, r3, #15
 8004638:	2b00      	cmp	r3, #0
 800463a:	d109      	bne.n	8004650 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6818      	ldr	r0, [r3, #0]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	7999      	ldrb	r1, [r3, #6]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800464a:	461a      	mov	r2, r3
 800464c:	f003 fa30 	bl	8007ab0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004658:	2300      	movs	r3, #0
}
 800465a:	4618      	mov	r0, r3
 800465c:	3710      	adds	r7, #16
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}

08004662 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004662:	b580      	push	{r7, lr}
 8004664:	b084      	sub	sp, #16
 8004666:	af00      	add	r7, sp, #0
 8004668:	6078      	str	r0, [r7, #4]
 800466a:	460b      	mov	r3, r1
 800466c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800466e:	78fb      	ldrb	r3, [r7, #3]
 8004670:	f003 030f 	and.w	r3, r3, #15
 8004674:	687a      	ldr	r2, [r7, #4]
 8004676:	7912      	ldrb	r2, [r2, #4]
 8004678:	4293      	cmp	r3, r2
 800467a:	d901      	bls.n	8004680 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	e042      	b.n	8004706 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004680:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004684:	2b00      	cmp	r3, #0
 8004686:	da0f      	bge.n	80046a8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004688:	78fb      	ldrb	r3, [r7, #3]
 800468a:	f003 020f 	and.w	r2, r3, #15
 800468e:	4613      	mov	r3, r2
 8004690:	00db      	lsls	r3, r3, #3
 8004692:	4413      	add	r3, r2
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	3310      	adds	r3, #16
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	4413      	add	r3, r2
 800469c:	3304      	adds	r3, #4
 800469e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2201      	movs	r2, #1
 80046a4:	705a      	strb	r2, [r3, #1]
 80046a6:	e00f      	b.n	80046c8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80046a8:	78fb      	ldrb	r3, [r7, #3]
 80046aa:	f003 020f 	and.w	r2, r3, #15
 80046ae:	4613      	mov	r3, r2
 80046b0:	00db      	lsls	r3, r3, #3
 80046b2:	4413      	add	r3, r2
 80046b4:	009b      	lsls	r3, r3, #2
 80046b6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	4413      	add	r3, r2
 80046be:	3304      	adds	r3, #4
 80046c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2200      	movs	r2, #0
 80046c6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80046ce:	78fb      	ldrb	r3, [r7, #3]
 80046d0:	f003 030f 	and.w	r3, r3, #15
 80046d4:	b2da      	uxtb	r2, r3
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d101      	bne.n	80046e8 <HAL_PCD_EP_ClrStall+0x86>
 80046e4:	2302      	movs	r3, #2
 80046e6:	e00e      	b.n	8004706 <HAL_PCD_EP_ClrStall+0xa4>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	68f9      	ldr	r1, [r7, #12]
 80046f6:	4618      	mov	r0, r3
 80046f8:	f003 f848 	bl	800778c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004704:	2300      	movs	r3, #0
}
 8004706:	4618      	mov	r0, r3
 8004708:	3710      	adds	r7, #16
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}

0800470e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b084      	sub	sp, #16
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]
 8004716:	460b      	mov	r3, r1
 8004718:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800471a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800471e:	2b00      	cmp	r3, #0
 8004720:	da0c      	bge.n	800473c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004722:	78fb      	ldrb	r3, [r7, #3]
 8004724:	f003 020f 	and.w	r2, r3, #15
 8004728:	4613      	mov	r3, r2
 800472a:	00db      	lsls	r3, r3, #3
 800472c:	4413      	add	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	3310      	adds	r3, #16
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	4413      	add	r3, r2
 8004736:	3304      	adds	r3, #4
 8004738:	60fb      	str	r3, [r7, #12]
 800473a:	e00c      	b.n	8004756 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800473c:	78fb      	ldrb	r3, [r7, #3]
 800473e:	f003 020f 	and.w	r2, r3, #15
 8004742:	4613      	mov	r3, r2
 8004744:	00db      	lsls	r3, r3, #3
 8004746:	4413      	add	r3, r2
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	4413      	add	r3, r2
 8004752:	3304      	adds	r3, #4
 8004754:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68f9      	ldr	r1, [r7, #12]
 800475c:	4618      	mov	r0, r3
 800475e:	f002 fe67 	bl	8007430 <USB_EPStopXfer>
 8004762:	4603      	mov	r3, r0
 8004764:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004766:	7afb      	ldrb	r3, [r7, #11]
}
 8004768:	4618      	mov	r0, r3
 800476a:	3710      	adds	r7, #16
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}

08004770 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b08a      	sub	sp, #40	@ 0x28
 8004774:	af02      	add	r7, sp, #8
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004784:	683a      	ldr	r2, [r7, #0]
 8004786:	4613      	mov	r3, r2
 8004788:	00db      	lsls	r3, r3, #3
 800478a:	4413      	add	r3, r2
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	3310      	adds	r3, #16
 8004790:	687a      	ldr	r2, [r7, #4]
 8004792:	4413      	add	r3, r2
 8004794:	3304      	adds	r3, #4
 8004796:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	695a      	ldr	r2, [r3, #20]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	691b      	ldr	r3, [r3, #16]
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d901      	bls.n	80047a8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e06b      	b.n	8004880 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	691a      	ldr	r2, [r3, #16]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	695b      	ldr	r3, [r3, #20]
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	69fa      	ldr	r2, [r7, #28]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d902      	bls.n	80047c4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	3303      	adds	r3, #3
 80047c8:	089b      	lsrs	r3, r3, #2
 80047ca:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80047cc:	e02a      	b.n	8004824 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	691a      	ldr	r2, [r3, #16]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	695b      	ldr	r3, [r3, #20]
 80047d6:	1ad3      	subs	r3, r2, r3
 80047d8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	69fa      	ldr	r2, [r7, #28]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d902      	bls.n	80047ea <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	3303      	adds	r3, #3
 80047ee:	089b      	lsrs	r3, r3, #2
 80047f0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	68d9      	ldr	r1, [r3, #12]
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	b2da      	uxtb	r2, r3
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004802:	9300      	str	r3, [sp, #0]
 8004804:	4603      	mov	r3, r0
 8004806:	6978      	ldr	r0, [r7, #20]
 8004808:	f002 febc 	bl	8007584 <USB_WritePacket>

    ep->xfer_buff  += len;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	68da      	ldr	r2, [r3, #12]
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	441a      	add	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	695a      	ldr	r2, [r3, #20]
 800481c:	69fb      	ldr	r3, [r7, #28]
 800481e:	441a      	add	r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	015a      	lsls	r2, r3, #5
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	4413      	add	r3, r2
 800482c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004830:	699b      	ldr	r3, [r3, #24]
 8004832:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004834:	69ba      	ldr	r2, [r7, #24]
 8004836:	429a      	cmp	r2, r3
 8004838:	d809      	bhi.n	800484e <PCD_WriteEmptyTxFifo+0xde>
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	695a      	ldr	r2, [r3, #20]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004842:	429a      	cmp	r2, r3
 8004844:	d203      	bcs.n	800484e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d1bf      	bne.n	80047ce <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	691a      	ldr	r2, [r3, #16]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	695b      	ldr	r3, [r3, #20]
 8004856:	429a      	cmp	r2, r3
 8004858:	d811      	bhi.n	800487e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	f003 030f 	and.w	r3, r3, #15
 8004860:	2201      	movs	r2, #1
 8004862:	fa02 f303 	lsl.w	r3, r2, r3
 8004866:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800486e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	43db      	mvns	r3, r3
 8004874:	6939      	ldr	r1, [r7, #16]
 8004876:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800487a:	4013      	ands	r3, r2
 800487c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800487e:	2300      	movs	r3, #0
}
 8004880:	4618      	mov	r0, r3
 8004882:	3720      	adds	r7, #32
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}

08004888 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b088      	sub	sp, #32
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	333c      	adds	r3, #60	@ 0x3c
 80048a0:	3304      	adds	r3, #4
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	015a      	lsls	r2, r3, #5
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	4413      	add	r3, r2
 80048ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	799b      	ldrb	r3, [r3, #6]
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d17b      	bne.n	80049b6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	f003 0308 	and.w	r3, r3, #8
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d015      	beq.n	80048f4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	4a61      	ldr	r2, [pc, #388]	@ (8004a50 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	f240 80b9 	bls.w	8004a44 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048d8:	2b00      	cmp	r3, #0
 80048da:	f000 80b3 	beq.w	8004a44 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	015a      	lsls	r2, r3, #5
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	4413      	add	r3, r2
 80048e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048ea:	461a      	mov	r2, r3
 80048ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048f0:	6093      	str	r3, [r2, #8]
 80048f2:	e0a7      	b.n	8004a44 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	f003 0320 	and.w	r3, r3, #32
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d009      	beq.n	8004912 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	015a      	lsls	r2, r3, #5
 8004902:	69bb      	ldr	r3, [r7, #24]
 8004904:	4413      	add	r3, r2
 8004906:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800490a:	461a      	mov	r2, r3
 800490c:	2320      	movs	r3, #32
 800490e:	6093      	str	r3, [r2, #8]
 8004910:	e098      	b.n	8004a44 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004918:	2b00      	cmp	r3, #0
 800491a:	f040 8093 	bne.w	8004a44 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	4a4b      	ldr	r2, [pc, #300]	@ (8004a50 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d90f      	bls.n	8004946 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800492c:	2b00      	cmp	r3, #0
 800492e:	d00a      	beq.n	8004946 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	015a      	lsls	r2, r3, #5
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	4413      	add	r3, r2
 8004938:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800493c:	461a      	mov	r2, r3
 800493e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004942:	6093      	str	r3, [r2, #8]
 8004944:	e07e      	b.n	8004a44 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004946:	683a      	ldr	r2, [r7, #0]
 8004948:	4613      	mov	r3, r2
 800494a:	00db      	lsls	r3, r3, #3
 800494c:	4413      	add	r3, r2
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	4413      	add	r3, r2
 8004958:	3304      	adds	r3, #4
 800495a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6a1a      	ldr	r2, [r3, #32]
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	0159      	lsls	r1, r3, #5
 8004964:	69bb      	ldr	r3, [r7, #24]
 8004966:	440b      	add	r3, r1
 8004968:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004972:	1ad2      	subs	r2, r2, r3
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d114      	bne.n	80049a8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d109      	bne.n	800499a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6818      	ldr	r0, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004990:	461a      	mov	r2, r3
 8004992:	2101      	movs	r1, #1
 8004994:	f003 f88c 	bl	8007ab0 <USB_EP0_OutStart>
 8004998:	e006      	b.n	80049a8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	68da      	ldr	r2, [r3, #12]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	695b      	ldr	r3, [r3, #20]
 80049a2:	441a      	add	r2, r3
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	4619      	mov	r1, r3
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f008 f966 	bl	800cc80 <HAL_PCD_DataOutStageCallback>
 80049b4:	e046      	b.n	8004a44 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	4a26      	ldr	r2, [pc, #152]	@ (8004a54 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d124      	bne.n	8004a08 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d00a      	beq.n	80049de <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	015a      	lsls	r2, r3, #5
 80049cc:	69bb      	ldr	r3, [r7, #24]
 80049ce:	4413      	add	r3, r2
 80049d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049d4:	461a      	mov	r2, r3
 80049d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049da:	6093      	str	r3, [r2, #8]
 80049dc:	e032      	b.n	8004a44 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	f003 0320 	and.w	r3, r3, #32
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d008      	beq.n	80049fa <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	015a      	lsls	r2, r3, #5
 80049ec:	69bb      	ldr	r3, [r7, #24]
 80049ee:	4413      	add	r3, r2
 80049f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049f4:	461a      	mov	r2, r3
 80049f6:	2320      	movs	r3, #32
 80049f8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	4619      	mov	r1, r3
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	f008 f93d 	bl	800cc80 <HAL_PCD_DataOutStageCallback>
 8004a06:	e01d      	b.n	8004a44 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d114      	bne.n	8004a38 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004a0e:	6879      	ldr	r1, [r7, #4]
 8004a10:	683a      	ldr	r2, [r7, #0]
 8004a12:	4613      	mov	r3, r2
 8004a14:	00db      	lsls	r3, r3, #3
 8004a16:	4413      	add	r3, r2
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	440b      	add	r3, r1
 8004a1c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d108      	bne.n	8004a38 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6818      	ldr	r0, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004a30:	461a      	mov	r2, r3
 8004a32:	2100      	movs	r1, #0
 8004a34:	f003 f83c 	bl	8007ab0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f008 f91e 	bl	800cc80 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004a44:	2300      	movs	r3, #0
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3720      	adds	r7, #32
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	4f54300a 	.word	0x4f54300a
 8004a54:	4f54310a 	.word	0x4f54310a

08004a58 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b086      	sub	sp, #24
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
 8004a60:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	333c      	adds	r3, #60	@ 0x3c
 8004a70:	3304      	adds	r3, #4
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	015a      	lsls	r2, r3, #5
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	4413      	add	r3, r2
 8004a7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	4a15      	ldr	r2, [pc, #84]	@ (8004ae0 <PCD_EP_OutSetupPacket_int+0x88>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d90e      	bls.n	8004aac <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d009      	beq.n	8004aac <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	015a      	lsls	r2, r3, #5
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	4413      	add	r3, r2
 8004aa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004aaa:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f008 f8d5 	bl	800cc5c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	4a0a      	ldr	r2, [pc, #40]	@ (8004ae0 <PCD_EP_OutSetupPacket_int+0x88>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d90c      	bls.n	8004ad4 <PCD_EP_OutSetupPacket_int+0x7c>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	799b      	ldrb	r3, [r3, #6]
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d108      	bne.n	8004ad4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6818      	ldr	r0, [r3, #0]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004acc:	461a      	mov	r2, r3
 8004ace:	2101      	movs	r1, #1
 8004ad0:	f002 ffee 	bl	8007ab0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3718      	adds	r7, #24
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	4f54300a 	.word	0x4f54300a

08004ae4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b085      	sub	sp, #20
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	460b      	mov	r3, r1
 8004aee:	70fb      	strb	r3, [r7, #3]
 8004af0:	4613      	mov	r3, r2
 8004af2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004afa:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004afc:	78fb      	ldrb	r3, [r7, #3]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d107      	bne.n	8004b12 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004b02:	883b      	ldrh	r3, [r7, #0]
 8004b04:	0419      	lsls	r1, r3, #16
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	68ba      	ldr	r2, [r7, #8]
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004b10:	e028      	b.n	8004b64 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b18:	0c1b      	lsrs	r3, r3, #16
 8004b1a:	68ba      	ldr	r2, [r7, #8]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004b20:	2300      	movs	r3, #0
 8004b22:	73fb      	strb	r3, [r7, #15]
 8004b24:	e00d      	b.n	8004b42 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	7bfb      	ldrb	r3, [r7, #15]
 8004b2c:	3340      	adds	r3, #64	@ 0x40
 8004b2e:	009b      	lsls	r3, r3, #2
 8004b30:	4413      	add	r3, r2
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	0c1b      	lsrs	r3, r3, #16
 8004b36:	68ba      	ldr	r2, [r7, #8]
 8004b38:	4413      	add	r3, r2
 8004b3a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004b3c:	7bfb      	ldrb	r3, [r7, #15]
 8004b3e:	3301      	adds	r3, #1
 8004b40:	73fb      	strb	r3, [r7, #15]
 8004b42:	7bfa      	ldrb	r2, [r7, #15]
 8004b44:	78fb      	ldrb	r3, [r7, #3]
 8004b46:	3b01      	subs	r3, #1
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d3ec      	bcc.n	8004b26 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004b4c:	883b      	ldrh	r3, [r7, #0]
 8004b4e:	0418      	lsls	r0, r3, #16
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6819      	ldr	r1, [r3, #0]
 8004b54:	78fb      	ldrb	r3, [r7, #3]
 8004b56:	3b01      	subs	r3, #1
 8004b58:	68ba      	ldr	r2, [r7, #8]
 8004b5a:	4302      	orrs	r2, r0
 8004b5c:	3340      	adds	r3, #64	@ 0x40
 8004b5e:	009b      	lsls	r3, r3, #2
 8004b60:	440b      	add	r3, r1
 8004b62:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3714      	adds	r7, #20
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr

08004b72 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004b72:	b480      	push	{r7}
 8004b74:	b083      	sub	sp, #12
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
 8004b7a:	460b      	mov	r3, r1
 8004b7c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	887a      	ldrh	r2, [r7, #2]
 8004b84:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004b86:	2300      	movs	r3, #0
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	370c      	adds	r7, #12
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
 8004b9c:	460b      	mov	r3, r1
 8004b9e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr

08004bac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b086      	sub	sp, #24
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d101      	bne.n	8004bbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e267      	b.n	800508e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 0301 	and.w	r3, r3, #1
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d075      	beq.n	8004cb6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004bca:	4b88      	ldr	r3, [pc, #544]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	f003 030c 	and.w	r3, r3, #12
 8004bd2:	2b04      	cmp	r3, #4
 8004bd4:	d00c      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bd6:	4b85      	ldr	r3, [pc, #532]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004bde:	2b08      	cmp	r3, #8
 8004be0:	d112      	bne.n	8004c08 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004be2:	4b82      	ldr	r3, [pc, #520]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004bee:	d10b      	bne.n	8004c08 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bf0:	4b7e      	ldr	r3, [pc, #504]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d05b      	beq.n	8004cb4 <HAL_RCC_OscConfig+0x108>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d157      	bne.n	8004cb4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e242      	b.n	800508e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c10:	d106      	bne.n	8004c20 <HAL_RCC_OscConfig+0x74>
 8004c12:	4b76      	ldr	r3, [pc, #472]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a75      	ldr	r2, [pc, #468]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004c18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c1c:	6013      	str	r3, [r2, #0]
 8004c1e:	e01d      	b.n	8004c5c <HAL_RCC_OscConfig+0xb0>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c28:	d10c      	bne.n	8004c44 <HAL_RCC_OscConfig+0x98>
 8004c2a:	4b70      	ldr	r3, [pc, #448]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a6f      	ldr	r2, [pc, #444]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004c30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c34:	6013      	str	r3, [r2, #0]
 8004c36:	4b6d      	ldr	r3, [pc, #436]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a6c      	ldr	r2, [pc, #432]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004c3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c40:	6013      	str	r3, [r2, #0]
 8004c42:	e00b      	b.n	8004c5c <HAL_RCC_OscConfig+0xb0>
 8004c44:	4b69      	ldr	r3, [pc, #420]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a68      	ldr	r2, [pc, #416]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004c4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c4e:	6013      	str	r3, [r2, #0]
 8004c50:	4b66      	ldr	r3, [pc, #408]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a65      	ldr	r2, [pc, #404]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004c56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d013      	beq.n	8004c8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c64:	f7fd f890 	bl	8001d88 <HAL_GetTick>
 8004c68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c6a:	e008      	b.n	8004c7e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c6c:	f7fd f88c 	bl	8001d88 <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b64      	cmp	r3, #100	@ 0x64
 8004c78:	d901      	bls.n	8004c7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e207      	b.n	800508e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c7e:	4b5b      	ldr	r3, [pc, #364]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d0f0      	beq.n	8004c6c <HAL_RCC_OscConfig+0xc0>
 8004c8a:	e014      	b.n	8004cb6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c8c:	f7fd f87c 	bl	8001d88 <HAL_GetTick>
 8004c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c92:	e008      	b.n	8004ca6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c94:	f7fd f878 	bl	8001d88 <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	2b64      	cmp	r3, #100	@ 0x64
 8004ca0:	d901      	bls.n	8004ca6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e1f3      	b.n	800508e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ca6:	4b51      	ldr	r3, [pc, #324]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d1f0      	bne.n	8004c94 <HAL_RCC_OscConfig+0xe8>
 8004cb2:	e000      	b.n	8004cb6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 0302 	and.w	r3, r3, #2
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d063      	beq.n	8004d8a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004cc2:	4b4a      	ldr	r3, [pc, #296]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	f003 030c 	and.w	r3, r3, #12
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00b      	beq.n	8004ce6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cce:	4b47      	ldr	r3, [pc, #284]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004cd6:	2b08      	cmp	r3, #8
 8004cd8:	d11c      	bne.n	8004d14 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cda:	4b44      	ldr	r3, [pc, #272]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d116      	bne.n	8004d14 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ce6:	4b41      	ldr	r3, [pc, #260]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 0302 	and.w	r3, r3, #2
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d005      	beq.n	8004cfe <HAL_RCC_OscConfig+0x152>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	68db      	ldr	r3, [r3, #12]
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d001      	beq.n	8004cfe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e1c7      	b.n	800508e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cfe:	4b3b      	ldr	r3, [pc, #236]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	691b      	ldr	r3, [r3, #16]
 8004d0a:	00db      	lsls	r3, r3, #3
 8004d0c:	4937      	ldr	r1, [pc, #220]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d12:	e03a      	b.n	8004d8a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d020      	beq.n	8004d5e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d1c:	4b34      	ldr	r3, [pc, #208]	@ (8004df0 <HAL_RCC_OscConfig+0x244>)
 8004d1e:	2201      	movs	r2, #1
 8004d20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d22:	f7fd f831 	bl	8001d88 <HAL_GetTick>
 8004d26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d28:	e008      	b.n	8004d3c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d2a:	f7fd f82d 	bl	8001d88 <HAL_GetTick>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d901      	bls.n	8004d3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004d38:	2303      	movs	r3, #3
 8004d3a:	e1a8      	b.n	800508e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d3c:	4b2b      	ldr	r3, [pc, #172]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 0302 	and.w	r3, r3, #2
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d0f0      	beq.n	8004d2a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d48:	4b28      	ldr	r3, [pc, #160]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	691b      	ldr	r3, [r3, #16]
 8004d54:	00db      	lsls	r3, r3, #3
 8004d56:	4925      	ldr	r1, [pc, #148]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	600b      	str	r3, [r1, #0]
 8004d5c:	e015      	b.n	8004d8a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d5e:	4b24      	ldr	r3, [pc, #144]	@ (8004df0 <HAL_RCC_OscConfig+0x244>)
 8004d60:	2200      	movs	r2, #0
 8004d62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d64:	f7fd f810 	bl	8001d88 <HAL_GetTick>
 8004d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d6a:	e008      	b.n	8004d7e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d6c:	f7fd f80c 	bl	8001d88 <HAL_GetTick>
 8004d70:	4602      	mov	r2, r0
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	2b02      	cmp	r3, #2
 8004d78:	d901      	bls.n	8004d7e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	e187      	b.n	800508e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d7e:	4b1b      	ldr	r3, [pc, #108]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0302 	and.w	r3, r3, #2
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d1f0      	bne.n	8004d6c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f003 0308 	and.w	r3, r3, #8
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d036      	beq.n	8004e04 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	695b      	ldr	r3, [r3, #20]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d016      	beq.n	8004dcc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d9e:	4b15      	ldr	r3, [pc, #84]	@ (8004df4 <HAL_RCC_OscConfig+0x248>)
 8004da0:	2201      	movs	r2, #1
 8004da2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004da4:	f7fc fff0 	bl	8001d88 <HAL_GetTick>
 8004da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004daa:	e008      	b.n	8004dbe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dac:	f7fc ffec 	bl	8001d88 <HAL_GetTick>
 8004db0:	4602      	mov	r2, r0
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d901      	bls.n	8004dbe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e167      	b.n	800508e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8004dec <HAL_RCC_OscConfig+0x240>)
 8004dc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dc2:	f003 0302 	and.w	r3, r3, #2
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d0f0      	beq.n	8004dac <HAL_RCC_OscConfig+0x200>
 8004dca:	e01b      	b.n	8004e04 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dcc:	4b09      	ldr	r3, [pc, #36]	@ (8004df4 <HAL_RCC_OscConfig+0x248>)
 8004dce:	2200      	movs	r2, #0
 8004dd0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dd2:	f7fc ffd9 	bl	8001d88 <HAL_GetTick>
 8004dd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004dd8:	e00e      	b.n	8004df8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dda:	f7fc ffd5 	bl	8001d88 <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	2b02      	cmp	r3, #2
 8004de6:	d907      	bls.n	8004df8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004de8:	2303      	movs	r3, #3
 8004dea:	e150      	b.n	800508e <HAL_RCC_OscConfig+0x4e2>
 8004dec:	40023800 	.word	0x40023800
 8004df0:	42470000 	.word	0x42470000
 8004df4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004df8:	4b88      	ldr	r3, [pc, #544]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004dfa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dfc:	f003 0302 	and.w	r3, r3, #2
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d1ea      	bne.n	8004dda <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 0304 	and.w	r3, r3, #4
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	f000 8097 	beq.w	8004f40 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e12:	2300      	movs	r3, #0
 8004e14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e16:	4b81      	ldr	r3, [pc, #516]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d10f      	bne.n	8004e42 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e22:	2300      	movs	r3, #0
 8004e24:	60bb      	str	r3, [r7, #8]
 8004e26:	4b7d      	ldr	r3, [pc, #500]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2a:	4a7c      	ldr	r2, [pc, #496]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004e2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e30:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e32:	4b7a      	ldr	r3, [pc, #488]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e3a:	60bb      	str	r3, [r7, #8]
 8004e3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e42:	4b77      	ldr	r3, [pc, #476]	@ (8005020 <HAL_RCC_OscConfig+0x474>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d118      	bne.n	8004e80 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e4e:	4b74      	ldr	r3, [pc, #464]	@ (8005020 <HAL_RCC_OscConfig+0x474>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a73      	ldr	r2, [pc, #460]	@ (8005020 <HAL_RCC_OscConfig+0x474>)
 8004e54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e5a:	f7fc ff95 	bl	8001d88 <HAL_GetTick>
 8004e5e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e60:	e008      	b.n	8004e74 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e62:	f7fc ff91 	bl	8001d88 <HAL_GetTick>
 8004e66:	4602      	mov	r2, r0
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	2b02      	cmp	r3, #2
 8004e6e:	d901      	bls.n	8004e74 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004e70:	2303      	movs	r3, #3
 8004e72:	e10c      	b.n	800508e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e74:	4b6a      	ldr	r3, [pc, #424]	@ (8005020 <HAL_RCC_OscConfig+0x474>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d0f0      	beq.n	8004e62 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d106      	bne.n	8004e96 <HAL_RCC_OscConfig+0x2ea>
 8004e88:	4b64      	ldr	r3, [pc, #400]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004e8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e8c:	4a63      	ldr	r2, [pc, #396]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004e8e:	f043 0301 	orr.w	r3, r3, #1
 8004e92:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e94:	e01c      	b.n	8004ed0 <HAL_RCC_OscConfig+0x324>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	2b05      	cmp	r3, #5
 8004e9c:	d10c      	bne.n	8004eb8 <HAL_RCC_OscConfig+0x30c>
 8004e9e:	4b5f      	ldr	r3, [pc, #380]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004ea0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ea2:	4a5e      	ldr	r2, [pc, #376]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004ea4:	f043 0304 	orr.w	r3, r3, #4
 8004ea8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004eaa:	4b5c      	ldr	r3, [pc, #368]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004eac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eae:	4a5b      	ldr	r2, [pc, #364]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004eb0:	f043 0301 	orr.w	r3, r3, #1
 8004eb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004eb6:	e00b      	b.n	8004ed0 <HAL_RCC_OscConfig+0x324>
 8004eb8:	4b58      	ldr	r3, [pc, #352]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004eba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ebc:	4a57      	ldr	r2, [pc, #348]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004ebe:	f023 0301 	bic.w	r3, r3, #1
 8004ec2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ec4:	4b55      	ldr	r3, [pc, #340]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004ec6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ec8:	4a54      	ldr	r2, [pc, #336]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004eca:	f023 0304 	bic.w	r3, r3, #4
 8004ece:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d015      	beq.n	8004f04 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ed8:	f7fc ff56 	bl	8001d88 <HAL_GetTick>
 8004edc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ede:	e00a      	b.n	8004ef6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ee0:	f7fc ff52 	bl	8001d88 <HAL_GetTick>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	1ad3      	subs	r3, r2, r3
 8004eea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d901      	bls.n	8004ef6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004ef2:	2303      	movs	r3, #3
 8004ef4:	e0cb      	b.n	800508e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ef6:	4b49      	ldr	r3, [pc, #292]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004ef8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004efa:	f003 0302 	and.w	r3, r3, #2
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d0ee      	beq.n	8004ee0 <HAL_RCC_OscConfig+0x334>
 8004f02:	e014      	b.n	8004f2e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f04:	f7fc ff40 	bl	8001d88 <HAL_GetTick>
 8004f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f0a:	e00a      	b.n	8004f22 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f0c:	f7fc ff3c 	bl	8001d88 <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d901      	bls.n	8004f22 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	e0b5      	b.n	800508e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f22:	4b3e      	ldr	r3, [pc, #248]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004f24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f26:	f003 0302 	and.w	r3, r3, #2
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d1ee      	bne.n	8004f0c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004f2e:	7dfb      	ldrb	r3, [r7, #23]
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d105      	bne.n	8004f40 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f34:	4b39      	ldr	r3, [pc, #228]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f38:	4a38      	ldr	r2, [pc, #224]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004f3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f3e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	699b      	ldr	r3, [r3, #24]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	f000 80a1 	beq.w	800508c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f4a:	4b34      	ldr	r3, [pc, #208]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	f003 030c 	and.w	r3, r3, #12
 8004f52:	2b08      	cmp	r3, #8
 8004f54:	d05c      	beq.n	8005010 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	699b      	ldr	r3, [r3, #24]
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	d141      	bne.n	8004fe2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f5e:	4b31      	ldr	r3, [pc, #196]	@ (8005024 <HAL_RCC_OscConfig+0x478>)
 8004f60:	2200      	movs	r2, #0
 8004f62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f64:	f7fc ff10 	bl	8001d88 <HAL_GetTick>
 8004f68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f6a:	e008      	b.n	8004f7e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f6c:	f7fc ff0c 	bl	8001d88 <HAL_GetTick>
 8004f70:	4602      	mov	r2, r0
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	1ad3      	subs	r3, r2, r3
 8004f76:	2b02      	cmp	r3, #2
 8004f78:	d901      	bls.n	8004f7e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	e087      	b.n	800508e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f7e:	4b27      	ldr	r3, [pc, #156]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1f0      	bne.n	8004f6c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	69da      	ldr	r2, [r3, #28]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6a1b      	ldr	r3, [r3, #32]
 8004f92:	431a      	orrs	r2, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f98:	019b      	lsls	r3, r3, #6
 8004f9a:	431a      	orrs	r2, r3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa0:	085b      	lsrs	r3, r3, #1
 8004fa2:	3b01      	subs	r3, #1
 8004fa4:	041b      	lsls	r3, r3, #16
 8004fa6:	431a      	orrs	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fac:	061b      	lsls	r3, r3, #24
 8004fae:	491b      	ldr	r1, [pc, #108]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8005024 <HAL_RCC_OscConfig+0x478>)
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fba:	f7fc fee5 	bl	8001d88 <HAL_GetTick>
 8004fbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fc0:	e008      	b.n	8004fd4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fc2:	f7fc fee1 	bl	8001d88 <HAL_GetTick>
 8004fc6:	4602      	mov	r2, r0
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	1ad3      	subs	r3, r2, r3
 8004fcc:	2b02      	cmp	r3, #2
 8004fce:	d901      	bls.n	8004fd4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	e05c      	b.n	800508e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fd4:	4b11      	ldr	r3, [pc, #68]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d0f0      	beq.n	8004fc2 <HAL_RCC_OscConfig+0x416>
 8004fe0:	e054      	b.n	800508c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fe2:	4b10      	ldr	r3, [pc, #64]	@ (8005024 <HAL_RCC_OscConfig+0x478>)
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fe8:	f7fc fece 	bl	8001d88 <HAL_GetTick>
 8004fec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fee:	e008      	b.n	8005002 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ff0:	f7fc feca 	bl	8001d88 <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d901      	bls.n	8005002 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e045      	b.n	800508e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005002:	4b06      	ldr	r3, [pc, #24]	@ (800501c <HAL_RCC_OscConfig+0x470>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1f0      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x444>
 800500e:	e03d      	b.n	800508c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	699b      	ldr	r3, [r3, #24]
 8005014:	2b01      	cmp	r3, #1
 8005016:	d107      	bne.n	8005028 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e038      	b.n	800508e <HAL_RCC_OscConfig+0x4e2>
 800501c:	40023800 	.word	0x40023800
 8005020:	40007000 	.word	0x40007000
 8005024:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005028:	4b1b      	ldr	r3, [pc, #108]	@ (8005098 <HAL_RCC_OscConfig+0x4ec>)
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	2b01      	cmp	r3, #1
 8005034:	d028      	beq.n	8005088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005040:	429a      	cmp	r2, r3
 8005042:	d121      	bne.n	8005088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800504e:	429a      	cmp	r2, r3
 8005050:	d11a      	bne.n	8005088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005052:	68fa      	ldr	r2, [r7, #12]
 8005054:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005058:	4013      	ands	r3, r2
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800505e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005060:	4293      	cmp	r3, r2
 8005062:	d111      	bne.n	8005088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800506e:	085b      	lsrs	r3, r3, #1
 8005070:	3b01      	subs	r3, #1
 8005072:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005074:	429a      	cmp	r2, r3
 8005076:	d107      	bne.n	8005088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005082:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005084:	429a      	cmp	r2, r3
 8005086:	d001      	beq.n	800508c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	e000      	b.n	800508e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800508c:	2300      	movs	r3, #0
}
 800508e:	4618      	mov	r0, r3
 8005090:	3718      	adds	r7, #24
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
 8005096:	bf00      	nop
 8005098:	40023800 	.word	0x40023800

0800509c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d101      	bne.n	80050b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e0cc      	b.n	800524a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80050b0:	4b68      	ldr	r3, [pc, #416]	@ (8005254 <HAL_RCC_ClockConfig+0x1b8>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f003 0307 	and.w	r3, r3, #7
 80050b8:	683a      	ldr	r2, [r7, #0]
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d90c      	bls.n	80050d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050be:	4b65      	ldr	r3, [pc, #404]	@ (8005254 <HAL_RCC_ClockConfig+0x1b8>)
 80050c0:	683a      	ldr	r2, [r7, #0]
 80050c2:	b2d2      	uxtb	r2, r2
 80050c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050c6:	4b63      	ldr	r3, [pc, #396]	@ (8005254 <HAL_RCC_ClockConfig+0x1b8>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0307 	and.w	r3, r3, #7
 80050ce:	683a      	ldr	r2, [r7, #0]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d001      	beq.n	80050d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e0b8      	b.n	800524a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0302 	and.w	r3, r3, #2
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d020      	beq.n	8005126 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0304 	and.w	r3, r3, #4
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d005      	beq.n	80050fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050f0:	4b59      	ldr	r3, [pc, #356]	@ (8005258 <HAL_RCC_ClockConfig+0x1bc>)
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	4a58      	ldr	r2, [pc, #352]	@ (8005258 <HAL_RCC_ClockConfig+0x1bc>)
 80050f6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80050fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f003 0308 	and.w	r3, r3, #8
 8005104:	2b00      	cmp	r3, #0
 8005106:	d005      	beq.n	8005114 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005108:	4b53      	ldr	r3, [pc, #332]	@ (8005258 <HAL_RCC_ClockConfig+0x1bc>)
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	4a52      	ldr	r2, [pc, #328]	@ (8005258 <HAL_RCC_ClockConfig+0x1bc>)
 800510e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005112:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005114:	4b50      	ldr	r3, [pc, #320]	@ (8005258 <HAL_RCC_ClockConfig+0x1bc>)
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	494d      	ldr	r1, [pc, #308]	@ (8005258 <HAL_RCC_ClockConfig+0x1bc>)
 8005122:	4313      	orrs	r3, r2
 8005124:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0301 	and.w	r3, r3, #1
 800512e:	2b00      	cmp	r3, #0
 8005130:	d044      	beq.n	80051bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	2b01      	cmp	r3, #1
 8005138:	d107      	bne.n	800514a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800513a:	4b47      	ldr	r3, [pc, #284]	@ (8005258 <HAL_RCC_ClockConfig+0x1bc>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005142:	2b00      	cmp	r3, #0
 8005144:	d119      	bne.n	800517a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e07f      	b.n	800524a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	2b02      	cmp	r3, #2
 8005150:	d003      	beq.n	800515a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005156:	2b03      	cmp	r3, #3
 8005158:	d107      	bne.n	800516a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800515a:	4b3f      	ldr	r3, [pc, #252]	@ (8005258 <HAL_RCC_ClockConfig+0x1bc>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d109      	bne.n	800517a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e06f      	b.n	800524a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800516a:	4b3b      	ldr	r3, [pc, #236]	@ (8005258 <HAL_RCC_ClockConfig+0x1bc>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 0302 	and.w	r3, r3, #2
 8005172:	2b00      	cmp	r3, #0
 8005174:	d101      	bne.n	800517a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e067      	b.n	800524a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800517a:	4b37      	ldr	r3, [pc, #220]	@ (8005258 <HAL_RCC_ClockConfig+0x1bc>)
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f023 0203 	bic.w	r2, r3, #3
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	4934      	ldr	r1, [pc, #208]	@ (8005258 <HAL_RCC_ClockConfig+0x1bc>)
 8005188:	4313      	orrs	r3, r2
 800518a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800518c:	f7fc fdfc 	bl	8001d88 <HAL_GetTick>
 8005190:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005192:	e00a      	b.n	80051aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005194:	f7fc fdf8 	bl	8001d88 <HAL_GetTick>
 8005198:	4602      	mov	r2, r0
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d901      	bls.n	80051aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80051a6:	2303      	movs	r3, #3
 80051a8:	e04f      	b.n	800524a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051aa:	4b2b      	ldr	r3, [pc, #172]	@ (8005258 <HAL_RCC_ClockConfig+0x1bc>)
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	f003 020c 	and.w	r2, r3, #12
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	429a      	cmp	r2, r3
 80051ba:	d1eb      	bne.n	8005194 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80051bc:	4b25      	ldr	r3, [pc, #148]	@ (8005254 <HAL_RCC_ClockConfig+0x1b8>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0307 	and.w	r3, r3, #7
 80051c4:	683a      	ldr	r2, [r7, #0]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d20c      	bcs.n	80051e4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051ca:	4b22      	ldr	r3, [pc, #136]	@ (8005254 <HAL_RCC_ClockConfig+0x1b8>)
 80051cc:	683a      	ldr	r2, [r7, #0]
 80051ce:	b2d2      	uxtb	r2, r2
 80051d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051d2:	4b20      	ldr	r3, [pc, #128]	@ (8005254 <HAL_RCC_ClockConfig+0x1b8>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 0307 	and.w	r3, r3, #7
 80051da:	683a      	ldr	r2, [r7, #0]
 80051dc:	429a      	cmp	r2, r3
 80051de:	d001      	beq.n	80051e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e032      	b.n	800524a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 0304 	and.w	r3, r3, #4
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d008      	beq.n	8005202 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051f0:	4b19      	ldr	r3, [pc, #100]	@ (8005258 <HAL_RCC_ClockConfig+0x1bc>)
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	4916      	ldr	r1, [pc, #88]	@ (8005258 <HAL_RCC_ClockConfig+0x1bc>)
 80051fe:	4313      	orrs	r3, r2
 8005200:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0308 	and.w	r3, r3, #8
 800520a:	2b00      	cmp	r3, #0
 800520c:	d009      	beq.n	8005222 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800520e:	4b12      	ldr	r3, [pc, #72]	@ (8005258 <HAL_RCC_ClockConfig+0x1bc>)
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	691b      	ldr	r3, [r3, #16]
 800521a:	00db      	lsls	r3, r3, #3
 800521c:	490e      	ldr	r1, [pc, #56]	@ (8005258 <HAL_RCC_ClockConfig+0x1bc>)
 800521e:	4313      	orrs	r3, r2
 8005220:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005222:	f000 f821 	bl	8005268 <HAL_RCC_GetSysClockFreq>
 8005226:	4602      	mov	r2, r0
 8005228:	4b0b      	ldr	r3, [pc, #44]	@ (8005258 <HAL_RCC_ClockConfig+0x1bc>)
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	091b      	lsrs	r3, r3, #4
 800522e:	f003 030f 	and.w	r3, r3, #15
 8005232:	490a      	ldr	r1, [pc, #40]	@ (800525c <HAL_RCC_ClockConfig+0x1c0>)
 8005234:	5ccb      	ldrb	r3, [r1, r3]
 8005236:	fa22 f303 	lsr.w	r3, r2, r3
 800523a:	4a09      	ldr	r2, [pc, #36]	@ (8005260 <HAL_RCC_ClockConfig+0x1c4>)
 800523c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800523e:	4b09      	ldr	r3, [pc, #36]	@ (8005264 <HAL_RCC_ClockConfig+0x1c8>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4618      	mov	r0, r3
 8005244:	f7fc fc6e 	bl	8001b24 <HAL_InitTick>

  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3710      	adds	r7, #16
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	40023c00 	.word	0x40023c00
 8005258:	40023800 	.word	0x40023800
 800525c:	0800d5e0 	.word	0x0800d5e0
 8005260:	20000000 	.word	0x20000000
 8005264:	20000004 	.word	0x20000004

08005268 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005268:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800526c:	b090      	sub	sp, #64	@ 0x40
 800526e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005270:	2300      	movs	r3, #0
 8005272:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005274:	2300      	movs	r3, #0
 8005276:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005278:	2300      	movs	r3, #0
 800527a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800527c:	2300      	movs	r3, #0
 800527e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005280:	4b59      	ldr	r3, [pc, #356]	@ (80053e8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	f003 030c 	and.w	r3, r3, #12
 8005288:	2b08      	cmp	r3, #8
 800528a:	d00d      	beq.n	80052a8 <HAL_RCC_GetSysClockFreq+0x40>
 800528c:	2b08      	cmp	r3, #8
 800528e:	f200 80a1 	bhi.w	80053d4 <HAL_RCC_GetSysClockFreq+0x16c>
 8005292:	2b00      	cmp	r3, #0
 8005294:	d002      	beq.n	800529c <HAL_RCC_GetSysClockFreq+0x34>
 8005296:	2b04      	cmp	r3, #4
 8005298:	d003      	beq.n	80052a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800529a:	e09b      	b.n	80053d4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800529c:	4b53      	ldr	r3, [pc, #332]	@ (80053ec <HAL_RCC_GetSysClockFreq+0x184>)
 800529e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80052a0:	e09b      	b.n	80053da <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80052a2:	4b53      	ldr	r3, [pc, #332]	@ (80053f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80052a4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80052a6:	e098      	b.n	80053da <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80052a8:	4b4f      	ldr	r3, [pc, #316]	@ (80053e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052b0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052b2:	4b4d      	ldr	r3, [pc, #308]	@ (80053e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d028      	beq.n	8005310 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052be:	4b4a      	ldr	r3, [pc, #296]	@ (80053e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	099b      	lsrs	r3, r3, #6
 80052c4:	2200      	movs	r2, #0
 80052c6:	623b      	str	r3, [r7, #32]
 80052c8:	627a      	str	r2, [r7, #36]	@ 0x24
 80052ca:	6a3b      	ldr	r3, [r7, #32]
 80052cc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80052d0:	2100      	movs	r1, #0
 80052d2:	4b47      	ldr	r3, [pc, #284]	@ (80053f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80052d4:	fb03 f201 	mul.w	r2, r3, r1
 80052d8:	2300      	movs	r3, #0
 80052da:	fb00 f303 	mul.w	r3, r0, r3
 80052de:	4413      	add	r3, r2
 80052e0:	4a43      	ldr	r2, [pc, #268]	@ (80053f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80052e2:	fba0 1202 	umull	r1, r2, r0, r2
 80052e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052e8:	460a      	mov	r2, r1
 80052ea:	62ba      	str	r2, [r7, #40]	@ 0x28
 80052ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052ee:	4413      	add	r3, r2
 80052f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052f4:	2200      	movs	r2, #0
 80052f6:	61bb      	str	r3, [r7, #24]
 80052f8:	61fa      	str	r2, [r7, #28]
 80052fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052fe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005302:	f7fa ff6d 	bl	80001e0 <__aeabi_uldivmod>
 8005306:	4602      	mov	r2, r0
 8005308:	460b      	mov	r3, r1
 800530a:	4613      	mov	r3, r2
 800530c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800530e:	e053      	b.n	80053b8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005310:	4b35      	ldr	r3, [pc, #212]	@ (80053e8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	099b      	lsrs	r3, r3, #6
 8005316:	2200      	movs	r2, #0
 8005318:	613b      	str	r3, [r7, #16]
 800531a:	617a      	str	r2, [r7, #20]
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005322:	f04f 0b00 	mov.w	fp, #0
 8005326:	4652      	mov	r2, sl
 8005328:	465b      	mov	r3, fp
 800532a:	f04f 0000 	mov.w	r0, #0
 800532e:	f04f 0100 	mov.w	r1, #0
 8005332:	0159      	lsls	r1, r3, #5
 8005334:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005338:	0150      	lsls	r0, r2, #5
 800533a:	4602      	mov	r2, r0
 800533c:	460b      	mov	r3, r1
 800533e:	ebb2 080a 	subs.w	r8, r2, sl
 8005342:	eb63 090b 	sbc.w	r9, r3, fp
 8005346:	f04f 0200 	mov.w	r2, #0
 800534a:	f04f 0300 	mov.w	r3, #0
 800534e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005352:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005356:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800535a:	ebb2 0408 	subs.w	r4, r2, r8
 800535e:	eb63 0509 	sbc.w	r5, r3, r9
 8005362:	f04f 0200 	mov.w	r2, #0
 8005366:	f04f 0300 	mov.w	r3, #0
 800536a:	00eb      	lsls	r3, r5, #3
 800536c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005370:	00e2      	lsls	r2, r4, #3
 8005372:	4614      	mov	r4, r2
 8005374:	461d      	mov	r5, r3
 8005376:	eb14 030a 	adds.w	r3, r4, sl
 800537a:	603b      	str	r3, [r7, #0]
 800537c:	eb45 030b 	adc.w	r3, r5, fp
 8005380:	607b      	str	r3, [r7, #4]
 8005382:	f04f 0200 	mov.w	r2, #0
 8005386:	f04f 0300 	mov.w	r3, #0
 800538a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800538e:	4629      	mov	r1, r5
 8005390:	028b      	lsls	r3, r1, #10
 8005392:	4621      	mov	r1, r4
 8005394:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005398:	4621      	mov	r1, r4
 800539a:	028a      	lsls	r2, r1, #10
 800539c:	4610      	mov	r0, r2
 800539e:	4619      	mov	r1, r3
 80053a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053a2:	2200      	movs	r2, #0
 80053a4:	60bb      	str	r3, [r7, #8]
 80053a6:	60fa      	str	r2, [r7, #12]
 80053a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80053ac:	f7fa ff18 	bl	80001e0 <__aeabi_uldivmod>
 80053b0:	4602      	mov	r2, r0
 80053b2:	460b      	mov	r3, r1
 80053b4:	4613      	mov	r3, r2
 80053b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80053b8:	4b0b      	ldr	r3, [pc, #44]	@ (80053e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	0c1b      	lsrs	r3, r3, #16
 80053be:	f003 0303 	and.w	r3, r3, #3
 80053c2:	3301      	adds	r3, #1
 80053c4:	005b      	lsls	r3, r3, #1
 80053c6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80053c8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80053ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80053d0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80053d2:	e002      	b.n	80053da <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80053d4:	4b05      	ldr	r3, [pc, #20]	@ (80053ec <HAL_RCC_GetSysClockFreq+0x184>)
 80053d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80053d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3740      	adds	r7, #64	@ 0x40
 80053e0:	46bd      	mov	sp, r7
 80053e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053e6:	bf00      	nop
 80053e8:	40023800 	.word	0x40023800
 80053ec:	00f42400 	.word	0x00f42400
 80053f0:	017d7840 	.word	0x017d7840

080053f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053f4:	b480      	push	{r7}
 80053f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053f8:	4b03      	ldr	r3, [pc, #12]	@ (8005408 <HAL_RCC_GetHCLKFreq+0x14>)
 80053fa:	681b      	ldr	r3, [r3, #0]
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	46bd      	mov	sp, r7
 8005400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005404:	4770      	bx	lr
 8005406:	bf00      	nop
 8005408:	20000000 	.word	0x20000000

0800540c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005410:	f7ff fff0 	bl	80053f4 <HAL_RCC_GetHCLKFreq>
 8005414:	4602      	mov	r2, r0
 8005416:	4b05      	ldr	r3, [pc, #20]	@ (800542c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	0a9b      	lsrs	r3, r3, #10
 800541c:	f003 0307 	and.w	r3, r3, #7
 8005420:	4903      	ldr	r1, [pc, #12]	@ (8005430 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005422:	5ccb      	ldrb	r3, [r1, r3]
 8005424:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005428:	4618      	mov	r0, r3
 800542a:	bd80      	pop	{r7, pc}
 800542c:	40023800 	.word	0x40023800
 8005430:	0800d5f0 	.word	0x0800d5f0

08005434 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005438:	f7ff ffdc 	bl	80053f4 <HAL_RCC_GetHCLKFreq>
 800543c:	4602      	mov	r2, r0
 800543e:	4b05      	ldr	r3, [pc, #20]	@ (8005454 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	0b5b      	lsrs	r3, r3, #13
 8005444:	f003 0307 	and.w	r3, r3, #7
 8005448:	4903      	ldr	r1, [pc, #12]	@ (8005458 <HAL_RCC_GetPCLK2Freq+0x24>)
 800544a:	5ccb      	ldrb	r3, [r1, r3]
 800544c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005450:	4618      	mov	r0, r3
 8005452:	bd80      	pop	{r7, pc}
 8005454:	40023800 	.word	0x40023800
 8005458:	0800d5f0 	.word	0x0800d5f0

0800545c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800545c:	b480      	push	{r7}
 800545e:	b083      	sub	sp, #12
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
 8005464:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	220f      	movs	r2, #15
 800546a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800546c:	4b12      	ldr	r3, [pc, #72]	@ (80054b8 <HAL_RCC_GetClockConfig+0x5c>)
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	f003 0203 	and.w	r2, r3, #3
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005478:	4b0f      	ldr	r3, [pc, #60]	@ (80054b8 <HAL_RCC_GetClockConfig+0x5c>)
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005484:	4b0c      	ldr	r3, [pc, #48]	@ (80054b8 <HAL_RCC_GetClockConfig+0x5c>)
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005490:	4b09      	ldr	r3, [pc, #36]	@ (80054b8 <HAL_RCC_GetClockConfig+0x5c>)
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	08db      	lsrs	r3, r3, #3
 8005496:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800549e:	4b07      	ldr	r3, [pc, #28]	@ (80054bc <HAL_RCC_GetClockConfig+0x60>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f003 0207 	and.w	r2, r3, #7
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	601a      	str	r2, [r3, #0]
}
 80054aa:	bf00      	nop
 80054ac:	370c      	adds	r7, #12
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr
 80054b6:	bf00      	nop
 80054b8:	40023800 	.word	0x40023800
 80054bc:	40023c00 	.word	0x40023c00

080054c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b082      	sub	sp, #8
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d101      	bne.n	80054d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e07b      	b.n	80055ca <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d108      	bne.n	80054ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054e2:	d009      	beq.n	80054f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	61da      	str	r2, [r3, #28]
 80054ea:	e005      	b.n	80054f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2200      	movs	r2, #0
 80054f6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005504:	b2db      	uxtb	r3, r3
 8005506:	2b00      	cmp	r3, #0
 8005508:	d106      	bne.n	8005518 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2200      	movs	r2, #0
 800550e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f7fc fa76 	bl	8001a04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2202      	movs	r2, #2
 800551c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800552e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005540:	431a      	orrs	r2, r3
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800554a:	431a      	orrs	r2, r3
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	691b      	ldr	r3, [r3, #16]
 8005550:	f003 0302 	and.w	r3, r3, #2
 8005554:	431a      	orrs	r2, r3
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	695b      	ldr	r3, [r3, #20]
 800555a:	f003 0301 	and.w	r3, r3, #1
 800555e:	431a      	orrs	r2, r3
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	699b      	ldr	r3, [r3, #24]
 8005564:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005568:	431a      	orrs	r2, r3
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	69db      	ldr	r3, [r3, #28]
 800556e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005572:	431a      	orrs	r2, r3
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6a1b      	ldr	r3, [r3, #32]
 8005578:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800557c:	ea42 0103 	orr.w	r1, r2, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005584:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	430a      	orrs	r2, r1
 800558e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	699b      	ldr	r3, [r3, #24]
 8005594:	0c1b      	lsrs	r3, r3, #16
 8005596:	f003 0104 	and.w	r1, r3, #4
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800559e:	f003 0210 	and.w	r2, r3, #16
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	430a      	orrs	r2, r1
 80055a8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	69da      	ldr	r2, [r3, #28]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80055b8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80055c8:	2300      	movs	r3, #0
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3708      	adds	r7, #8
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}

080055d2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80055d2:	b580      	push	{r7, lr}
 80055d4:	b08a      	sub	sp, #40	@ 0x28
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	60f8      	str	r0, [r7, #12]
 80055da:	60b9      	str	r1, [r7, #8]
 80055dc:	607a      	str	r2, [r7, #4]
 80055de:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80055e0:	2301      	movs	r3, #1
 80055e2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055e4:	f7fc fbd0 	bl	8001d88 <HAL_GetTick>
 80055e8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80055f0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80055f8:	887b      	ldrh	r3, [r7, #2]
 80055fa:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80055fc:	7ffb      	ldrb	r3, [r7, #31]
 80055fe:	2b01      	cmp	r3, #1
 8005600:	d00c      	beq.n	800561c <HAL_SPI_TransmitReceive+0x4a>
 8005602:	69bb      	ldr	r3, [r7, #24]
 8005604:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005608:	d106      	bne.n	8005618 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d102      	bne.n	8005618 <HAL_SPI_TransmitReceive+0x46>
 8005612:	7ffb      	ldrb	r3, [r7, #31]
 8005614:	2b04      	cmp	r3, #4
 8005616:	d001      	beq.n	800561c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005618:	2302      	movs	r3, #2
 800561a:	e17f      	b.n	800591c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d005      	beq.n	800562e <HAL_SPI_TransmitReceive+0x5c>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d002      	beq.n	800562e <HAL_SPI_TransmitReceive+0x5c>
 8005628:	887b      	ldrh	r3, [r7, #2]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d101      	bne.n	8005632 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e174      	b.n	800591c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005638:	2b01      	cmp	r3, #1
 800563a:	d101      	bne.n	8005640 <HAL_SPI_TransmitReceive+0x6e>
 800563c:	2302      	movs	r3, #2
 800563e:	e16d      	b.n	800591c <HAL_SPI_TransmitReceive+0x34a>
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800564e:	b2db      	uxtb	r3, r3
 8005650:	2b04      	cmp	r3, #4
 8005652:	d003      	beq.n	800565c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2205      	movs	r2, #5
 8005658:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2200      	movs	r2, #0
 8005660:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	887a      	ldrh	r2, [r7, #2]
 800566c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	887a      	ldrh	r2, [r7, #2]
 8005672:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	68ba      	ldr	r2, [r7, #8]
 8005678:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	887a      	ldrh	r2, [r7, #2]
 800567e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	887a      	ldrh	r2, [r7, #2]
 8005684:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2200      	movs	r2, #0
 800568a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2200      	movs	r2, #0
 8005690:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800569c:	2b40      	cmp	r3, #64	@ 0x40
 800569e:	d007      	beq.n	80056b0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80056ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056b8:	d17e      	bne.n	80057b8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d002      	beq.n	80056c8 <HAL_SPI_TransmitReceive+0xf6>
 80056c2:	8afb      	ldrh	r3, [r7, #22]
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d16c      	bne.n	80057a2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056cc:	881a      	ldrh	r2, [r3, #0]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056d8:	1c9a      	adds	r2, r3, #2
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	3b01      	subs	r3, #1
 80056e6:	b29a      	uxth	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056ec:	e059      	b.n	80057a2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	f003 0302 	and.w	r3, r3, #2
 80056f8:	2b02      	cmp	r3, #2
 80056fa:	d11b      	bne.n	8005734 <HAL_SPI_TransmitReceive+0x162>
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005700:	b29b      	uxth	r3, r3
 8005702:	2b00      	cmp	r3, #0
 8005704:	d016      	beq.n	8005734 <HAL_SPI_TransmitReceive+0x162>
 8005706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005708:	2b01      	cmp	r3, #1
 800570a:	d113      	bne.n	8005734 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005710:	881a      	ldrh	r2, [r3, #0]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800571c:	1c9a      	adds	r2, r3, #2
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005726:	b29b      	uxth	r3, r3
 8005728:	3b01      	subs	r3, #1
 800572a:	b29a      	uxth	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005730:	2300      	movs	r3, #0
 8005732:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f003 0301 	and.w	r3, r3, #1
 800573e:	2b01      	cmp	r3, #1
 8005740:	d119      	bne.n	8005776 <HAL_SPI_TransmitReceive+0x1a4>
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005746:	b29b      	uxth	r3, r3
 8005748:	2b00      	cmp	r3, #0
 800574a:	d014      	beq.n	8005776 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	68da      	ldr	r2, [r3, #12]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005756:	b292      	uxth	r2, r2
 8005758:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800575e:	1c9a      	adds	r2, r3, #2
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005768:	b29b      	uxth	r3, r3
 800576a:	3b01      	subs	r3, #1
 800576c:	b29a      	uxth	r2, r3
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005772:	2301      	movs	r3, #1
 8005774:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005776:	f7fc fb07 	bl	8001d88 <HAL_GetTick>
 800577a:	4602      	mov	r2, r0
 800577c:	6a3b      	ldr	r3, [r7, #32]
 800577e:	1ad3      	subs	r3, r2, r3
 8005780:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005782:	429a      	cmp	r2, r3
 8005784:	d80d      	bhi.n	80057a2 <HAL_SPI_TransmitReceive+0x1d0>
 8005786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800578c:	d009      	beq.n	80057a2 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2201      	movs	r2, #1
 8005792:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	e0bc      	b.n	800591c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d1a0      	bne.n	80056ee <HAL_SPI_TransmitReceive+0x11c>
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d19b      	bne.n	80056ee <HAL_SPI_TransmitReceive+0x11c>
 80057b6:	e082      	b.n	80058be <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d002      	beq.n	80057c6 <HAL_SPI_TransmitReceive+0x1f4>
 80057c0:	8afb      	ldrh	r3, [r7, #22]
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d171      	bne.n	80058aa <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	330c      	adds	r3, #12
 80057d0:	7812      	ldrb	r2, [r2, #0]
 80057d2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057d8:	1c5a      	adds	r2, r3, #1
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	3b01      	subs	r3, #1
 80057e6:	b29a      	uxth	r2, r3
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057ec:	e05d      	b.n	80058aa <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	f003 0302 	and.w	r3, r3, #2
 80057f8:	2b02      	cmp	r3, #2
 80057fa:	d11c      	bne.n	8005836 <HAL_SPI_TransmitReceive+0x264>
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005800:	b29b      	uxth	r3, r3
 8005802:	2b00      	cmp	r3, #0
 8005804:	d017      	beq.n	8005836 <HAL_SPI_TransmitReceive+0x264>
 8005806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005808:	2b01      	cmp	r3, #1
 800580a:	d114      	bne.n	8005836 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	330c      	adds	r3, #12
 8005816:	7812      	ldrb	r2, [r2, #0]
 8005818:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800581e:	1c5a      	adds	r2, r3, #1
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005828:	b29b      	uxth	r3, r3
 800582a:	3b01      	subs	r3, #1
 800582c:	b29a      	uxth	r2, r3
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005832:	2300      	movs	r3, #0
 8005834:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	f003 0301 	and.w	r3, r3, #1
 8005840:	2b01      	cmp	r3, #1
 8005842:	d119      	bne.n	8005878 <HAL_SPI_TransmitReceive+0x2a6>
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005848:	b29b      	uxth	r3, r3
 800584a:	2b00      	cmp	r3, #0
 800584c:	d014      	beq.n	8005878 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	68da      	ldr	r2, [r3, #12]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005858:	b2d2      	uxtb	r2, r2
 800585a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005860:	1c5a      	adds	r2, r3, #1
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800586a:	b29b      	uxth	r3, r3
 800586c:	3b01      	subs	r3, #1
 800586e:	b29a      	uxth	r2, r3
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005874:	2301      	movs	r3, #1
 8005876:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005878:	f7fc fa86 	bl	8001d88 <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	6a3b      	ldr	r3, [r7, #32]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005884:	429a      	cmp	r2, r3
 8005886:	d803      	bhi.n	8005890 <HAL_SPI_TransmitReceive+0x2be>
 8005888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800588a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800588e:	d102      	bne.n	8005896 <HAL_SPI_TransmitReceive+0x2c4>
 8005890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005892:	2b00      	cmp	r3, #0
 8005894:	d109      	bne.n	80058aa <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2201      	movs	r2, #1
 800589a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80058a6:	2303      	movs	r3, #3
 80058a8:	e038      	b.n	800591c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d19c      	bne.n	80057ee <HAL_SPI_TransmitReceive+0x21c>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d197      	bne.n	80057ee <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058be:	6a3a      	ldr	r2, [r7, #32]
 80058c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80058c2:	68f8      	ldr	r0, [r7, #12]
 80058c4:	f000 f8b6 	bl	8005a34 <SPI_EndRxTxTransaction>
 80058c8:	4603      	mov	r3, r0
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d008      	beq.n	80058e0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2220      	movs	r2, #32
 80058d2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	e01d      	b.n	800591c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d10a      	bne.n	80058fe <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80058e8:	2300      	movs	r3, #0
 80058ea:	613b      	str	r3, [r7, #16]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	613b      	str	r3, [r7, #16]
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	613b      	str	r3, [r7, #16]
 80058fc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2201      	movs	r2, #1
 8005902:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2200      	movs	r2, #0
 800590a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005912:	2b00      	cmp	r3, #0
 8005914:	d001      	beq.n	800591a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e000      	b.n	800591c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800591a:	2300      	movs	r3, #0
  }
}
 800591c:	4618      	mov	r0, r3
 800591e:	3728      	adds	r7, #40	@ 0x28
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b088      	sub	sp, #32
 8005928:	af00      	add	r7, sp, #0
 800592a:	60f8      	str	r0, [r7, #12]
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	603b      	str	r3, [r7, #0]
 8005930:	4613      	mov	r3, r2
 8005932:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005934:	f7fc fa28 	bl	8001d88 <HAL_GetTick>
 8005938:	4602      	mov	r2, r0
 800593a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593c:	1a9b      	subs	r3, r3, r2
 800593e:	683a      	ldr	r2, [r7, #0]
 8005940:	4413      	add	r3, r2
 8005942:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005944:	f7fc fa20 	bl	8001d88 <HAL_GetTick>
 8005948:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800594a:	4b39      	ldr	r3, [pc, #228]	@ (8005a30 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	015b      	lsls	r3, r3, #5
 8005950:	0d1b      	lsrs	r3, r3, #20
 8005952:	69fa      	ldr	r2, [r7, #28]
 8005954:	fb02 f303 	mul.w	r3, r2, r3
 8005958:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800595a:	e055      	b.n	8005a08 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005962:	d051      	beq.n	8005a08 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005964:	f7fc fa10 	bl	8001d88 <HAL_GetTick>
 8005968:	4602      	mov	r2, r0
 800596a:	69bb      	ldr	r3, [r7, #24]
 800596c:	1ad3      	subs	r3, r2, r3
 800596e:	69fa      	ldr	r2, [r7, #28]
 8005970:	429a      	cmp	r2, r3
 8005972:	d902      	bls.n	800597a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005974:	69fb      	ldr	r3, [r7, #28]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d13d      	bne.n	80059f6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	685a      	ldr	r2, [r3, #4]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005988:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005992:	d111      	bne.n	80059b8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800599c:	d004      	beq.n	80059a8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059a6:	d107      	bne.n	80059b8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059c0:	d10f      	bne.n	80059e2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80059d0:	601a      	str	r2, [r3, #0]
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80059e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2201      	movs	r2, #1
 80059e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2200      	movs	r2, #0
 80059ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80059f2:	2303      	movs	r3, #3
 80059f4:	e018      	b.n	8005a28 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d102      	bne.n	8005a02 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80059fc:	2300      	movs	r3, #0
 80059fe:	61fb      	str	r3, [r7, #28]
 8005a00:	e002      	b.n	8005a08 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	3b01      	subs	r3, #1
 8005a06:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	689a      	ldr	r2, [r3, #8]
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	4013      	ands	r3, r2
 8005a12:	68ba      	ldr	r2, [r7, #8]
 8005a14:	429a      	cmp	r2, r3
 8005a16:	bf0c      	ite	eq
 8005a18:	2301      	moveq	r3, #1
 8005a1a:	2300      	movne	r3, #0
 8005a1c:	b2db      	uxtb	r3, r3
 8005a1e:	461a      	mov	r2, r3
 8005a20:	79fb      	ldrb	r3, [r7, #7]
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d19a      	bne.n	800595c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005a26:	2300      	movs	r3, #0
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3720      	adds	r7, #32
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}
 8005a30:	20000000 	.word	0x20000000

08005a34 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b088      	sub	sp, #32
 8005a38:	af02      	add	r7, sp, #8
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	9300      	str	r3, [sp, #0]
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	2201      	movs	r2, #1
 8005a48:	2102      	movs	r1, #2
 8005a4a:	68f8      	ldr	r0, [r7, #12]
 8005a4c:	f7ff ff6a 	bl	8005924 <SPI_WaitFlagStateUntilTimeout>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d007      	beq.n	8005a66 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a5a:	f043 0220 	orr.w	r2, r3, #32
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005a62:	2303      	movs	r3, #3
 8005a64:	e032      	b.n	8005acc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005a66:	4b1b      	ldr	r3, [pc, #108]	@ (8005ad4 <SPI_EndRxTxTransaction+0xa0>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a1b      	ldr	r2, [pc, #108]	@ (8005ad8 <SPI_EndRxTxTransaction+0xa4>)
 8005a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8005a70:	0d5b      	lsrs	r3, r3, #21
 8005a72:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005a76:	fb02 f303 	mul.w	r3, r2, r3
 8005a7a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a84:	d112      	bne.n	8005aac <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	9300      	str	r3, [sp, #0]
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	2180      	movs	r1, #128	@ 0x80
 8005a90:	68f8      	ldr	r0, [r7, #12]
 8005a92:	f7ff ff47 	bl	8005924 <SPI_WaitFlagStateUntilTimeout>
 8005a96:	4603      	mov	r3, r0
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d016      	beq.n	8005aca <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005aa0:	f043 0220 	orr.w	r2, r3, #32
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005aa8:	2303      	movs	r3, #3
 8005aaa:	e00f      	b.n	8005acc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d00a      	beq.n	8005ac8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	3b01      	subs	r3, #1
 8005ab6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ac2:	2b80      	cmp	r3, #128	@ 0x80
 8005ac4:	d0f2      	beq.n	8005aac <SPI_EndRxTxTransaction+0x78>
 8005ac6:	e000      	b.n	8005aca <SPI_EndRxTxTransaction+0x96>
        break;
 8005ac8:	bf00      	nop
  }

  return HAL_OK;
 8005aca:	2300      	movs	r3, #0
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3718      	adds	r7, #24
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	20000000 	.word	0x20000000
 8005ad8:	165e9f81 	.word	0x165e9f81

08005adc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b082      	sub	sp, #8
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d101      	bne.n	8005aee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	e041      	b.n	8005b72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d106      	bne.n	8005b08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 f839 	bl	8005b7a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2202      	movs	r2, #2
 8005b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	3304      	adds	r3, #4
 8005b18:	4619      	mov	r1, r3
 8005b1a:	4610      	mov	r0, r2
 8005b1c:	f000 f9b2 	bl	8005e84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2201      	movs	r2, #1
 8005b34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b70:	2300      	movs	r3, #0
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3708      	adds	r7, #8
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}

08005b7a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005b7a:	b480      	push	{r7}
 8005b7c:	b083      	sub	sp, #12
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005b82:	bf00      	nop
 8005b84:	370c      	adds	r7, #12
 8005b86:	46bd      	mov	sp, r7
 8005b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8c:	4770      	bx	lr
	...

08005b90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b085      	sub	sp, #20
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d001      	beq.n	8005ba8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	e044      	b.n	8005c32 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2202      	movs	r2, #2
 8005bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	68da      	ldr	r2, [r3, #12]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f042 0201 	orr.w	r2, r2, #1
 8005bbe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a1e      	ldr	r2, [pc, #120]	@ (8005c40 <HAL_TIM_Base_Start_IT+0xb0>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d018      	beq.n	8005bfc <HAL_TIM_Base_Start_IT+0x6c>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bd2:	d013      	beq.n	8005bfc <HAL_TIM_Base_Start_IT+0x6c>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a1a      	ldr	r2, [pc, #104]	@ (8005c44 <HAL_TIM_Base_Start_IT+0xb4>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d00e      	beq.n	8005bfc <HAL_TIM_Base_Start_IT+0x6c>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a19      	ldr	r2, [pc, #100]	@ (8005c48 <HAL_TIM_Base_Start_IT+0xb8>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d009      	beq.n	8005bfc <HAL_TIM_Base_Start_IT+0x6c>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a17      	ldr	r2, [pc, #92]	@ (8005c4c <HAL_TIM_Base_Start_IT+0xbc>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d004      	beq.n	8005bfc <HAL_TIM_Base_Start_IT+0x6c>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a16      	ldr	r2, [pc, #88]	@ (8005c50 <HAL_TIM_Base_Start_IT+0xc0>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d111      	bne.n	8005c20 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	f003 0307 	and.w	r3, r3, #7
 8005c06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2b06      	cmp	r3, #6
 8005c0c:	d010      	beq.n	8005c30 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f042 0201 	orr.w	r2, r2, #1
 8005c1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c1e:	e007      	b.n	8005c30 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f042 0201 	orr.w	r2, r2, #1
 8005c2e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c30:	2300      	movs	r3, #0
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	3714      	adds	r7, #20
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr
 8005c3e:	bf00      	nop
 8005c40:	40010000 	.word	0x40010000
 8005c44:	40000400 	.word	0x40000400
 8005c48:	40000800 	.word	0x40000800
 8005c4c:	40000c00 	.word	0x40000c00
 8005c50:	40014000 	.word	0x40014000

08005c54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b084      	sub	sp, #16
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	691b      	ldr	r3, [r3, #16]
 8005c6a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	f003 0302 	and.w	r3, r3, #2
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d020      	beq.n	8005cb8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f003 0302 	and.w	r3, r3, #2
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d01b      	beq.n	8005cb8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f06f 0202 	mvn.w	r2, #2
 8005c88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	699b      	ldr	r3, [r3, #24]
 8005c96:	f003 0303 	and.w	r3, r3, #3
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d003      	beq.n	8005ca6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f000 f8d2 	bl	8005e48 <HAL_TIM_IC_CaptureCallback>
 8005ca4:	e005      	b.n	8005cb2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f000 f8c4 	bl	8005e34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cac:	6878      	ldr	r0, [r7, #4]
 8005cae:	f000 f8d5 	bl	8005e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	f003 0304 	and.w	r3, r3, #4
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d020      	beq.n	8005d04 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f003 0304 	and.w	r3, r3, #4
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d01b      	beq.n	8005d04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f06f 0204 	mvn.w	r2, #4
 8005cd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2202      	movs	r2, #2
 8005cda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	699b      	ldr	r3, [r3, #24]
 8005ce2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d003      	beq.n	8005cf2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f000 f8ac 	bl	8005e48 <HAL_TIM_IC_CaptureCallback>
 8005cf0:	e005      	b.n	8005cfe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 f89e 	bl	8005e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f000 f8af 	bl	8005e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	f003 0308 	and.w	r3, r3, #8
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d020      	beq.n	8005d50 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	f003 0308 	and.w	r3, r3, #8
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d01b      	beq.n	8005d50 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f06f 0208 	mvn.w	r2, #8
 8005d20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2204      	movs	r2, #4
 8005d26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	69db      	ldr	r3, [r3, #28]
 8005d2e:	f003 0303 	and.w	r3, r3, #3
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d003      	beq.n	8005d3e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f000 f886 	bl	8005e48 <HAL_TIM_IC_CaptureCallback>
 8005d3c:	e005      	b.n	8005d4a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 f878 	bl	8005e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	f000 f889 	bl	8005e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	f003 0310 	and.w	r3, r3, #16
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d020      	beq.n	8005d9c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	f003 0310 	and.w	r3, r3, #16
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d01b      	beq.n	8005d9c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f06f 0210 	mvn.w	r2, #16
 8005d6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2208      	movs	r2, #8
 8005d72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	69db      	ldr	r3, [r3, #28]
 8005d7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d003      	beq.n	8005d8a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f000 f860 	bl	8005e48 <HAL_TIM_IC_CaptureCallback>
 8005d88:	e005      	b.n	8005d96 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f000 f852 	bl	8005e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	f000 f863 	bl	8005e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	f003 0301 	and.w	r3, r3, #1
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d00c      	beq.n	8005dc0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	f003 0301 	and.w	r3, r3, #1
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d007      	beq.n	8005dc0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f06f 0201 	mvn.w	r2, #1
 8005db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f7fa fe94 	bl	8000ae8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d00c      	beq.n	8005de4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d007      	beq.n	8005de4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005ddc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f000 f8e0 	bl	8005fa4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d00c      	beq.n	8005e08 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d007      	beq.n	8005e08 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f000 f834 	bl	8005e70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	f003 0320 	and.w	r3, r3, #32
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d00c      	beq.n	8005e2c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f003 0320 	and.w	r3, r3, #32
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d007      	beq.n	8005e2c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f06f 0220 	mvn.w	r2, #32
 8005e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 f8b2 	bl	8005f90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e2c:	bf00      	nop
 8005e2e:	3710      	adds	r7, #16
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}

08005e34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b083      	sub	sp, #12
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e3c:	bf00      	nop
 8005e3e:	370c      	adds	r7, #12
 8005e40:	46bd      	mov	sp, r7
 8005e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e46:	4770      	bx	lr

08005e48 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e50:	bf00      	nop
 8005e52:	370c      	adds	r7, #12
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr

08005e5c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e64:	bf00      	nop
 8005e66:	370c      	adds	r7, #12
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr

08005e70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b083      	sub	sp, #12
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e78:	bf00      	nop
 8005e7a:	370c      	adds	r7, #12
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b085      	sub	sp, #20
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	4a37      	ldr	r2, [pc, #220]	@ (8005f74 <TIM_Base_SetConfig+0xf0>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d00f      	beq.n	8005ebc <TIM_Base_SetConfig+0x38>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ea2:	d00b      	beq.n	8005ebc <TIM_Base_SetConfig+0x38>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a34      	ldr	r2, [pc, #208]	@ (8005f78 <TIM_Base_SetConfig+0xf4>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d007      	beq.n	8005ebc <TIM_Base_SetConfig+0x38>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	4a33      	ldr	r2, [pc, #204]	@ (8005f7c <TIM_Base_SetConfig+0xf8>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d003      	beq.n	8005ebc <TIM_Base_SetConfig+0x38>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	4a32      	ldr	r2, [pc, #200]	@ (8005f80 <TIM_Base_SetConfig+0xfc>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d108      	bne.n	8005ece <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ec2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a28      	ldr	r2, [pc, #160]	@ (8005f74 <TIM_Base_SetConfig+0xf0>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d01b      	beq.n	8005f0e <TIM_Base_SetConfig+0x8a>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005edc:	d017      	beq.n	8005f0e <TIM_Base_SetConfig+0x8a>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	4a25      	ldr	r2, [pc, #148]	@ (8005f78 <TIM_Base_SetConfig+0xf4>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d013      	beq.n	8005f0e <TIM_Base_SetConfig+0x8a>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	4a24      	ldr	r2, [pc, #144]	@ (8005f7c <TIM_Base_SetConfig+0xf8>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d00f      	beq.n	8005f0e <TIM_Base_SetConfig+0x8a>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	4a23      	ldr	r2, [pc, #140]	@ (8005f80 <TIM_Base_SetConfig+0xfc>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d00b      	beq.n	8005f0e <TIM_Base_SetConfig+0x8a>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	4a22      	ldr	r2, [pc, #136]	@ (8005f84 <TIM_Base_SetConfig+0x100>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d007      	beq.n	8005f0e <TIM_Base_SetConfig+0x8a>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a21      	ldr	r2, [pc, #132]	@ (8005f88 <TIM_Base_SetConfig+0x104>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d003      	beq.n	8005f0e <TIM_Base_SetConfig+0x8a>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a20      	ldr	r2, [pc, #128]	@ (8005f8c <TIM_Base_SetConfig+0x108>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d108      	bne.n	8005f20 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	68db      	ldr	r3, [r3, #12]
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	695b      	ldr	r3, [r3, #20]
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	689a      	ldr	r2, [r3, #8]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a0c      	ldr	r2, [pc, #48]	@ (8005f74 <TIM_Base_SetConfig+0xf0>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d103      	bne.n	8005f4e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	691a      	ldr	r2, [r3, #16]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f043 0204 	orr.w	r2, r3, #4
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	68fa      	ldr	r2, [r7, #12]
 8005f64:	601a      	str	r2, [r3, #0]
}
 8005f66:	bf00      	nop
 8005f68:	3714      	adds	r7, #20
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr
 8005f72:	bf00      	nop
 8005f74:	40010000 	.word	0x40010000
 8005f78:	40000400 	.word	0x40000400
 8005f7c:	40000800 	.word	0x40000800
 8005f80:	40000c00 	.word	0x40000c00
 8005f84:	40014000 	.word	0x40014000
 8005f88:	40014400 	.word	0x40014400
 8005f8c:	40014800 	.word	0x40014800

08005f90 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f98:	bf00      	nop
 8005f9a:	370c      	adds	r7, #12
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fac:	bf00      	nop
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b082      	sub	sp, #8
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d101      	bne.n	8005fca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e042      	b.n	8006050 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d106      	bne.n	8005fe4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f7fb fd58 	bl	8001a94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2224      	movs	r2, #36	@ 0x24
 8005fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	68da      	ldr	r2, [r3, #12]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ffa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f000 f82b 	bl	8006058 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	691a      	ldr	r2, [r3, #16]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006010:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	695a      	ldr	r2, [r3, #20]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006020:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	68da      	ldr	r2, [r3, #12]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006030:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2220      	movs	r2, #32
 800603c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2220      	movs	r2, #32
 8006044:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2200      	movs	r2, #0
 800604c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800604e:	2300      	movs	r3, #0
}
 8006050:	4618      	mov	r0, r3
 8006052:	3708      	adds	r7, #8
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}

08006058 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006058:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800605c:	b0c0      	sub	sp, #256	@ 0x100
 800605e:	af00      	add	r7, sp, #0
 8006060:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	691b      	ldr	r3, [r3, #16]
 800606c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006074:	68d9      	ldr	r1, [r3, #12]
 8006076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	ea40 0301 	orr.w	r3, r0, r1
 8006080:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006086:	689a      	ldr	r2, [r3, #8]
 8006088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	431a      	orrs	r2, r3
 8006090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006094:	695b      	ldr	r3, [r3, #20]
 8006096:	431a      	orrs	r2, r3
 8006098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800609c:	69db      	ldr	r3, [r3, #28]
 800609e:	4313      	orrs	r3, r2
 80060a0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80060a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80060b0:	f021 010c 	bic.w	r1, r1, #12
 80060b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80060be:	430b      	orrs	r3, r1
 80060c0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80060c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	695b      	ldr	r3, [r3, #20]
 80060ca:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80060ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060d2:	6999      	ldr	r1, [r3, #24]
 80060d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060d8:	681a      	ldr	r2, [r3, #0]
 80060da:	ea40 0301 	orr.w	r3, r0, r1
 80060de:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80060e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060e4:	681a      	ldr	r2, [r3, #0]
 80060e6:	4b8f      	ldr	r3, [pc, #572]	@ (8006324 <UART_SetConfig+0x2cc>)
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d005      	beq.n	80060f8 <UART_SetConfig+0xa0>
 80060ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	4b8d      	ldr	r3, [pc, #564]	@ (8006328 <UART_SetConfig+0x2d0>)
 80060f4:	429a      	cmp	r2, r3
 80060f6:	d104      	bne.n	8006102 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80060f8:	f7ff f99c 	bl	8005434 <HAL_RCC_GetPCLK2Freq>
 80060fc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006100:	e003      	b.n	800610a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006102:	f7ff f983 	bl	800540c <HAL_RCC_GetPCLK1Freq>
 8006106:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800610a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800610e:	69db      	ldr	r3, [r3, #28]
 8006110:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006114:	f040 810c 	bne.w	8006330 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006118:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800611c:	2200      	movs	r2, #0
 800611e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006122:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006126:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800612a:	4622      	mov	r2, r4
 800612c:	462b      	mov	r3, r5
 800612e:	1891      	adds	r1, r2, r2
 8006130:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006132:	415b      	adcs	r3, r3
 8006134:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006136:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800613a:	4621      	mov	r1, r4
 800613c:	eb12 0801 	adds.w	r8, r2, r1
 8006140:	4629      	mov	r1, r5
 8006142:	eb43 0901 	adc.w	r9, r3, r1
 8006146:	f04f 0200 	mov.w	r2, #0
 800614a:	f04f 0300 	mov.w	r3, #0
 800614e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006152:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006156:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800615a:	4690      	mov	r8, r2
 800615c:	4699      	mov	r9, r3
 800615e:	4623      	mov	r3, r4
 8006160:	eb18 0303 	adds.w	r3, r8, r3
 8006164:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006168:	462b      	mov	r3, r5
 800616a:	eb49 0303 	adc.w	r3, r9, r3
 800616e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800617e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006182:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006186:	460b      	mov	r3, r1
 8006188:	18db      	adds	r3, r3, r3
 800618a:	653b      	str	r3, [r7, #80]	@ 0x50
 800618c:	4613      	mov	r3, r2
 800618e:	eb42 0303 	adc.w	r3, r2, r3
 8006192:	657b      	str	r3, [r7, #84]	@ 0x54
 8006194:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006198:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800619c:	f7fa f820 	bl	80001e0 <__aeabi_uldivmod>
 80061a0:	4602      	mov	r2, r0
 80061a2:	460b      	mov	r3, r1
 80061a4:	4b61      	ldr	r3, [pc, #388]	@ (800632c <UART_SetConfig+0x2d4>)
 80061a6:	fba3 2302 	umull	r2, r3, r3, r2
 80061aa:	095b      	lsrs	r3, r3, #5
 80061ac:	011c      	lsls	r4, r3, #4
 80061ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061b2:	2200      	movs	r2, #0
 80061b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80061b8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80061bc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80061c0:	4642      	mov	r2, r8
 80061c2:	464b      	mov	r3, r9
 80061c4:	1891      	adds	r1, r2, r2
 80061c6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80061c8:	415b      	adcs	r3, r3
 80061ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80061d0:	4641      	mov	r1, r8
 80061d2:	eb12 0a01 	adds.w	sl, r2, r1
 80061d6:	4649      	mov	r1, r9
 80061d8:	eb43 0b01 	adc.w	fp, r3, r1
 80061dc:	f04f 0200 	mov.w	r2, #0
 80061e0:	f04f 0300 	mov.w	r3, #0
 80061e4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80061e8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80061ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80061f0:	4692      	mov	sl, r2
 80061f2:	469b      	mov	fp, r3
 80061f4:	4643      	mov	r3, r8
 80061f6:	eb1a 0303 	adds.w	r3, sl, r3
 80061fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80061fe:	464b      	mov	r3, r9
 8006200:	eb4b 0303 	adc.w	r3, fp, r3
 8006204:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	2200      	movs	r2, #0
 8006210:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006214:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006218:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800621c:	460b      	mov	r3, r1
 800621e:	18db      	adds	r3, r3, r3
 8006220:	643b      	str	r3, [r7, #64]	@ 0x40
 8006222:	4613      	mov	r3, r2
 8006224:	eb42 0303 	adc.w	r3, r2, r3
 8006228:	647b      	str	r3, [r7, #68]	@ 0x44
 800622a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800622e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006232:	f7f9 ffd5 	bl	80001e0 <__aeabi_uldivmod>
 8006236:	4602      	mov	r2, r0
 8006238:	460b      	mov	r3, r1
 800623a:	4611      	mov	r1, r2
 800623c:	4b3b      	ldr	r3, [pc, #236]	@ (800632c <UART_SetConfig+0x2d4>)
 800623e:	fba3 2301 	umull	r2, r3, r3, r1
 8006242:	095b      	lsrs	r3, r3, #5
 8006244:	2264      	movs	r2, #100	@ 0x64
 8006246:	fb02 f303 	mul.w	r3, r2, r3
 800624a:	1acb      	subs	r3, r1, r3
 800624c:	00db      	lsls	r3, r3, #3
 800624e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006252:	4b36      	ldr	r3, [pc, #216]	@ (800632c <UART_SetConfig+0x2d4>)
 8006254:	fba3 2302 	umull	r2, r3, r3, r2
 8006258:	095b      	lsrs	r3, r3, #5
 800625a:	005b      	lsls	r3, r3, #1
 800625c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006260:	441c      	add	r4, r3
 8006262:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006266:	2200      	movs	r2, #0
 8006268:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800626c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006270:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006274:	4642      	mov	r2, r8
 8006276:	464b      	mov	r3, r9
 8006278:	1891      	adds	r1, r2, r2
 800627a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800627c:	415b      	adcs	r3, r3
 800627e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006280:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006284:	4641      	mov	r1, r8
 8006286:	1851      	adds	r1, r2, r1
 8006288:	6339      	str	r1, [r7, #48]	@ 0x30
 800628a:	4649      	mov	r1, r9
 800628c:	414b      	adcs	r3, r1
 800628e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006290:	f04f 0200 	mov.w	r2, #0
 8006294:	f04f 0300 	mov.w	r3, #0
 8006298:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800629c:	4659      	mov	r1, fp
 800629e:	00cb      	lsls	r3, r1, #3
 80062a0:	4651      	mov	r1, sl
 80062a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062a6:	4651      	mov	r1, sl
 80062a8:	00ca      	lsls	r2, r1, #3
 80062aa:	4610      	mov	r0, r2
 80062ac:	4619      	mov	r1, r3
 80062ae:	4603      	mov	r3, r0
 80062b0:	4642      	mov	r2, r8
 80062b2:	189b      	adds	r3, r3, r2
 80062b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80062b8:	464b      	mov	r3, r9
 80062ba:	460a      	mov	r2, r1
 80062bc:	eb42 0303 	adc.w	r3, r2, r3
 80062c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80062c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062c8:	685b      	ldr	r3, [r3, #4]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80062d0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80062d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80062d8:	460b      	mov	r3, r1
 80062da:	18db      	adds	r3, r3, r3
 80062dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062de:	4613      	mov	r3, r2
 80062e0:	eb42 0303 	adc.w	r3, r2, r3
 80062e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80062ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80062ee:	f7f9 ff77 	bl	80001e0 <__aeabi_uldivmod>
 80062f2:	4602      	mov	r2, r0
 80062f4:	460b      	mov	r3, r1
 80062f6:	4b0d      	ldr	r3, [pc, #52]	@ (800632c <UART_SetConfig+0x2d4>)
 80062f8:	fba3 1302 	umull	r1, r3, r3, r2
 80062fc:	095b      	lsrs	r3, r3, #5
 80062fe:	2164      	movs	r1, #100	@ 0x64
 8006300:	fb01 f303 	mul.w	r3, r1, r3
 8006304:	1ad3      	subs	r3, r2, r3
 8006306:	00db      	lsls	r3, r3, #3
 8006308:	3332      	adds	r3, #50	@ 0x32
 800630a:	4a08      	ldr	r2, [pc, #32]	@ (800632c <UART_SetConfig+0x2d4>)
 800630c:	fba2 2303 	umull	r2, r3, r2, r3
 8006310:	095b      	lsrs	r3, r3, #5
 8006312:	f003 0207 	and.w	r2, r3, #7
 8006316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4422      	add	r2, r4
 800631e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006320:	e106      	b.n	8006530 <UART_SetConfig+0x4d8>
 8006322:	bf00      	nop
 8006324:	40011000 	.word	0x40011000
 8006328:	40011400 	.word	0x40011400
 800632c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006330:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006334:	2200      	movs	r2, #0
 8006336:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800633a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800633e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006342:	4642      	mov	r2, r8
 8006344:	464b      	mov	r3, r9
 8006346:	1891      	adds	r1, r2, r2
 8006348:	6239      	str	r1, [r7, #32]
 800634a:	415b      	adcs	r3, r3
 800634c:	627b      	str	r3, [r7, #36]	@ 0x24
 800634e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006352:	4641      	mov	r1, r8
 8006354:	1854      	adds	r4, r2, r1
 8006356:	4649      	mov	r1, r9
 8006358:	eb43 0501 	adc.w	r5, r3, r1
 800635c:	f04f 0200 	mov.w	r2, #0
 8006360:	f04f 0300 	mov.w	r3, #0
 8006364:	00eb      	lsls	r3, r5, #3
 8006366:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800636a:	00e2      	lsls	r2, r4, #3
 800636c:	4614      	mov	r4, r2
 800636e:	461d      	mov	r5, r3
 8006370:	4643      	mov	r3, r8
 8006372:	18e3      	adds	r3, r4, r3
 8006374:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006378:	464b      	mov	r3, r9
 800637a:	eb45 0303 	adc.w	r3, r5, r3
 800637e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800638e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006392:	f04f 0200 	mov.w	r2, #0
 8006396:	f04f 0300 	mov.w	r3, #0
 800639a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800639e:	4629      	mov	r1, r5
 80063a0:	008b      	lsls	r3, r1, #2
 80063a2:	4621      	mov	r1, r4
 80063a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063a8:	4621      	mov	r1, r4
 80063aa:	008a      	lsls	r2, r1, #2
 80063ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80063b0:	f7f9 ff16 	bl	80001e0 <__aeabi_uldivmod>
 80063b4:	4602      	mov	r2, r0
 80063b6:	460b      	mov	r3, r1
 80063b8:	4b60      	ldr	r3, [pc, #384]	@ (800653c <UART_SetConfig+0x4e4>)
 80063ba:	fba3 2302 	umull	r2, r3, r3, r2
 80063be:	095b      	lsrs	r3, r3, #5
 80063c0:	011c      	lsls	r4, r3, #4
 80063c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063c6:	2200      	movs	r2, #0
 80063c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80063cc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80063d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80063d4:	4642      	mov	r2, r8
 80063d6:	464b      	mov	r3, r9
 80063d8:	1891      	adds	r1, r2, r2
 80063da:	61b9      	str	r1, [r7, #24]
 80063dc:	415b      	adcs	r3, r3
 80063de:	61fb      	str	r3, [r7, #28]
 80063e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80063e4:	4641      	mov	r1, r8
 80063e6:	1851      	adds	r1, r2, r1
 80063e8:	6139      	str	r1, [r7, #16]
 80063ea:	4649      	mov	r1, r9
 80063ec:	414b      	adcs	r3, r1
 80063ee:	617b      	str	r3, [r7, #20]
 80063f0:	f04f 0200 	mov.w	r2, #0
 80063f4:	f04f 0300 	mov.w	r3, #0
 80063f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80063fc:	4659      	mov	r1, fp
 80063fe:	00cb      	lsls	r3, r1, #3
 8006400:	4651      	mov	r1, sl
 8006402:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006406:	4651      	mov	r1, sl
 8006408:	00ca      	lsls	r2, r1, #3
 800640a:	4610      	mov	r0, r2
 800640c:	4619      	mov	r1, r3
 800640e:	4603      	mov	r3, r0
 8006410:	4642      	mov	r2, r8
 8006412:	189b      	adds	r3, r3, r2
 8006414:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006418:	464b      	mov	r3, r9
 800641a:	460a      	mov	r2, r1
 800641c:	eb42 0303 	adc.w	r3, r2, r3
 8006420:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	2200      	movs	r2, #0
 800642c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800642e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006430:	f04f 0200 	mov.w	r2, #0
 8006434:	f04f 0300 	mov.w	r3, #0
 8006438:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800643c:	4649      	mov	r1, r9
 800643e:	008b      	lsls	r3, r1, #2
 8006440:	4641      	mov	r1, r8
 8006442:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006446:	4641      	mov	r1, r8
 8006448:	008a      	lsls	r2, r1, #2
 800644a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800644e:	f7f9 fec7 	bl	80001e0 <__aeabi_uldivmod>
 8006452:	4602      	mov	r2, r0
 8006454:	460b      	mov	r3, r1
 8006456:	4611      	mov	r1, r2
 8006458:	4b38      	ldr	r3, [pc, #224]	@ (800653c <UART_SetConfig+0x4e4>)
 800645a:	fba3 2301 	umull	r2, r3, r3, r1
 800645e:	095b      	lsrs	r3, r3, #5
 8006460:	2264      	movs	r2, #100	@ 0x64
 8006462:	fb02 f303 	mul.w	r3, r2, r3
 8006466:	1acb      	subs	r3, r1, r3
 8006468:	011b      	lsls	r3, r3, #4
 800646a:	3332      	adds	r3, #50	@ 0x32
 800646c:	4a33      	ldr	r2, [pc, #204]	@ (800653c <UART_SetConfig+0x4e4>)
 800646e:	fba2 2303 	umull	r2, r3, r2, r3
 8006472:	095b      	lsrs	r3, r3, #5
 8006474:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006478:	441c      	add	r4, r3
 800647a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800647e:	2200      	movs	r2, #0
 8006480:	673b      	str	r3, [r7, #112]	@ 0x70
 8006482:	677a      	str	r2, [r7, #116]	@ 0x74
 8006484:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006488:	4642      	mov	r2, r8
 800648a:	464b      	mov	r3, r9
 800648c:	1891      	adds	r1, r2, r2
 800648e:	60b9      	str	r1, [r7, #8]
 8006490:	415b      	adcs	r3, r3
 8006492:	60fb      	str	r3, [r7, #12]
 8006494:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006498:	4641      	mov	r1, r8
 800649a:	1851      	adds	r1, r2, r1
 800649c:	6039      	str	r1, [r7, #0]
 800649e:	4649      	mov	r1, r9
 80064a0:	414b      	adcs	r3, r1
 80064a2:	607b      	str	r3, [r7, #4]
 80064a4:	f04f 0200 	mov.w	r2, #0
 80064a8:	f04f 0300 	mov.w	r3, #0
 80064ac:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80064b0:	4659      	mov	r1, fp
 80064b2:	00cb      	lsls	r3, r1, #3
 80064b4:	4651      	mov	r1, sl
 80064b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064ba:	4651      	mov	r1, sl
 80064bc:	00ca      	lsls	r2, r1, #3
 80064be:	4610      	mov	r0, r2
 80064c0:	4619      	mov	r1, r3
 80064c2:	4603      	mov	r3, r0
 80064c4:	4642      	mov	r2, r8
 80064c6:	189b      	adds	r3, r3, r2
 80064c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80064ca:	464b      	mov	r3, r9
 80064cc:	460a      	mov	r2, r1
 80064ce:	eb42 0303 	adc.w	r3, r2, r3
 80064d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80064d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	663b      	str	r3, [r7, #96]	@ 0x60
 80064de:	667a      	str	r2, [r7, #100]	@ 0x64
 80064e0:	f04f 0200 	mov.w	r2, #0
 80064e4:	f04f 0300 	mov.w	r3, #0
 80064e8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80064ec:	4649      	mov	r1, r9
 80064ee:	008b      	lsls	r3, r1, #2
 80064f0:	4641      	mov	r1, r8
 80064f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064f6:	4641      	mov	r1, r8
 80064f8:	008a      	lsls	r2, r1, #2
 80064fa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80064fe:	f7f9 fe6f 	bl	80001e0 <__aeabi_uldivmod>
 8006502:	4602      	mov	r2, r0
 8006504:	460b      	mov	r3, r1
 8006506:	4b0d      	ldr	r3, [pc, #52]	@ (800653c <UART_SetConfig+0x4e4>)
 8006508:	fba3 1302 	umull	r1, r3, r3, r2
 800650c:	095b      	lsrs	r3, r3, #5
 800650e:	2164      	movs	r1, #100	@ 0x64
 8006510:	fb01 f303 	mul.w	r3, r1, r3
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	011b      	lsls	r3, r3, #4
 8006518:	3332      	adds	r3, #50	@ 0x32
 800651a:	4a08      	ldr	r2, [pc, #32]	@ (800653c <UART_SetConfig+0x4e4>)
 800651c:	fba2 2303 	umull	r2, r3, r2, r3
 8006520:	095b      	lsrs	r3, r3, #5
 8006522:	f003 020f 	and.w	r2, r3, #15
 8006526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4422      	add	r2, r4
 800652e:	609a      	str	r2, [r3, #8]
}
 8006530:	bf00      	nop
 8006532:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006536:	46bd      	mov	sp, r7
 8006538:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800653c:	51eb851f 	.word	0x51eb851f

08006540 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006540:	b084      	sub	sp, #16
 8006542:	b580      	push	{r7, lr}
 8006544:	b084      	sub	sp, #16
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
 800654a:	f107 001c 	add.w	r0, r7, #28
 800654e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006552:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006556:	2b01      	cmp	r3, #1
 8006558:	d123      	bne.n	80065a2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800655e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	68db      	ldr	r3, [r3, #12]
 800656a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800656e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	68db      	ldr	r3, [r3, #12]
 800657a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006582:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006586:	2b01      	cmp	r3, #1
 8006588:	d105      	bne.n	8006596 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	68db      	ldr	r3, [r3, #12]
 800658e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f001 fae8 	bl	8007b6c <USB_CoreReset>
 800659c:	4603      	mov	r3, r0
 800659e:	73fb      	strb	r3, [r7, #15]
 80065a0:	e01b      	b.n	80065da <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	68db      	ldr	r3, [r3, #12]
 80065a6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f001 fadc 	bl	8007b6c <USB_CoreReset>
 80065b4:	4603      	mov	r3, r0
 80065b6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80065b8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d106      	bne.n	80065ce <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065c4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	639a      	str	r2, [r3, #56]	@ 0x38
 80065cc:	e005      	b.n	80065da <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065d2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80065da:	7fbb      	ldrb	r3, [r7, #30]
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d10b      	bne.n	80065f8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	f043 0206 	orr.w	r2, r3, #6
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	f043 0220 	orr.w	r2, r3, #32
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80065f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3710      	adds	r7, #16
 80065fe:	46bd      	mov	sp, r7
 8006600:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006604:	b004      	add	sp, #16
 8006606:	4770      	bx	lr

08006608 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006608:	b480      	push	{r7}
 800660a:	b087      	sub	sp, #28
 800660c:	af00      	add	r7, sp, #0
 800660e:	60f8      	str	r0, [r7, #12]
 8006610:	60b9      	str	r1, [r7, #8]
 8006612:	4613      	mov	r3, r2
 8006614:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006616:	79fb      	ldrb	r3, [r7, #7]
 8006618:	2b02      	cmp	r3, #2
 800661a:	d165      	bne.n	80066e8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	4a41      	ldr	r2, [pc, #260]	@ (8006724 <USB_SetTurnaroundTime+0x11c>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d906      	bls.n	8006632 <USB_SetTurnaroundTime+0x2a>
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	4a40      	ldr	r2, [pc, #256]	@ (8006728 <USB_SetTurnaroundTime+0x120>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d202      	bcs.n	8006632 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800662c:	230f      	movs	r3, #15
 800662e:	617b      	str	r3, [r7, #20]
 8006630:	e062      	b.n	80066f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	4a3c      	ldr	r2, [pc, #240]	@ (8006728 <USB_SetTurnaroundTime+0x120>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d306      	bcc.n	8006648 <USB_SetTurnaroundTime+0x40>
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	4a3b      	ldr	r2, [pc, #236]	@ (800672c <USB_SetTurnaroundTime+0x124>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d202      	bcs.n	8006648 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006642:	230e      	movs	r3, #14
 8006644:	617b      	str	r3, [r7, #20]
 8006646:	e057      	b.n	80066f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	4a38      	ldr	r2, [pc, #224]	@ (800672c <USB_SetTurnaroundTime+0x124>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d306      	bcc.n	800665e <USB_SetTurnaroundTime+0x56>
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	4a37      	ldr	r2, [pc, #220]	@ (8006730 <USB_SetTurnaroundTime+0x128>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d202      	bcs.n	800665e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006658:	230d      	movs	r3, #13
 800665a:	617b      	str	r3, [r7, #20]
 800665c:	e04c      	b.n	80066f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	4a33      	ldr	r2, [pc, #204]	@ (8006730 <USB_SetTurnaroundTime+0x128>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d306      	bcc.n	8006674 <USB_SetTurnaroundTime+0x6c>
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	4a32      	ldr	r2, [pc, #200]	@ (8006734 <USB_SetTurnaroundTime+0x12c>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d802      	bhi.n	8006674 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800666e:	230c      	movs	r3, #12
 8006670:	617b      	str	r3, [r7, #20]
 8006672:	e041      	b.n	80066f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	4a2f      	ldr	r2, [pc, #188]	@ (8006734 <USB_SetTurnaroundTime+0x12c>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d906      	bls.n	800668a <USB_SetTurnaroundTime+0x82>
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	4a2e      	ldr	r2, [pc, #184]	@ (8006738 <USB_SetTurnaroundTime+0x130>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d802      	bhi.n	800668a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006684:	230b      	movs	r3, #11
 8006686:	617b      	str	r3, [r7, #20]
 8006688:	e036      	b.n	80066f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	4a2a      	ldr	r2, [pc, #168]	@ (8006738 <USB_SetTurnaroundTime+0x130>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d906      	bls.n	80066a0 <USB_SetTurnaroundTime+0x98>
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	4a29      	ldr	r2, [pc, #164]	@ (800673c <USB_SetTurnaroundTime+0x134>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d802      	bhi.n	80066a0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800669a:	230a      	movs	r3, #10
 800669c:	617b      	str	r3, [r7, #20]
 800669e:	e02b      	b.n	80066f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	4a26      	ldr	r2, [pc, #152]	@ (800673c <USB_SetTurnaroundTime+0x134>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d906      	bls.n	80066b6 <USB_SetTurnaroundTime+0xae>
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	4a25      	ldr	r2, [pc, #148]	@ (8006740 <USB_SetTurnaroundTime+0x138>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d202      	bcs.n	80066b6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80066b0:	2309      	movs	r3, #9
 80066b2:	617b      	str	r3, [r7, #20]
 80066b4:	e020      	b.n	80066f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	4a21      	ldr	r2, [pc, #132]	@ (8006740 <USB_SetTurnaroundTime+0x138>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d306      	bcc.n	80066cc <USB_SetTurnaroundTime+0xc4>
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	4a20      	ldr	r2, [pc, #128]	@ (8006744 <USB_SetTurnaroundTime+0x13c>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d802      	bhi.n	80066cc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80066c6:	2308      	movs	r3, #8
 80066c8:	617b      	str	r3, [r7, #20]
 80066ca:	e015      	b.n	80066f8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	4a1d      	ldr	r2, [pc, #116]	@ (8006744 <USB_SetTurnaroundTime+0x13c>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d906      	bls.n	80066e2 <USB_SetTurnaroundTime+0xda>
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	4a1c      	ldr	r2, [pc, #112]	@ (8006748 <USB_SetTurnaroundTime+0x140>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d202      	bcs.n	80066e2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80066dc:	2307      	movs	r3, #7
 80066de:	617b      	str	r3, [r7, #20]
 80066e0:	e00a      	b.n	80066f8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80066e2:	2306      	movs	r3, #6
 80066e4:	617b      	str	r3, [r7, #20]
 80066e6:	e007      	b.n	80066f8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80066e8:	79fb      	ldrb	r3, [r7, #7]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d102      	bne.n	80066f4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80066ee:	2309      	movs	r3, #9
 80066f0:	617b      	str	r3, [r7, #20]
 80066f2:	e001      	b.n	80066f8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80066f4:	2309      	movs	r3, #9
 80066f6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	68da      	ldr	r2, [r3, #12]
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	029b      	lsls	r3, r3, #10
 800670c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006710:	431a      	orrs	r2, r3
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006716:	2300      	movs	r3, #0
}
 8006718:	4618      	mov	r0, r3
 800671a:	371c      	adds	r7, #28
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr
 8006724:	00d8acbf 	.word	0x00d8acbf
 8006728:	00e4e1c0 	.word	0x00e4e1c0
 800672c:	00f42400 	.word	0x00f42400
 8006730:	01067380 	.word	0x01067380
 8006734:	011a499f 	.word	0x011a499f
 8006738:	01312cff 	.word	0x01312cff
 800673c:	014ca43f 	.word	0x014ca43f
 8006740:	016e3600 	.word	0x016e3600
 8006744:	01a6ab1f 	.word	0x01a6ab1f
 8006748:	01e84800 	.word	0x01e84800

0800674c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800674c:	b480      	push	{r7}
 800674e:	b083      	sub	sp, #12
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	f043 0201 	orr.w	r2, r3, #1
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006760:	2300      	movs	r3, #0
}
 8006762:	4618      	mov	r0, r3
 8006764:	370c      	adds	r7, #12
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr

0800676e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800676e:	b480      	push	{r7}
 8006770:	b083      	sub	sp, #12
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	f023 0201 	bic.w	r2, r3, #1
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	370c      	adds	r7, #12
 8006788:	46bd      	mov	sp, r7
 800678a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678e:	4770      	bx	lr

08006790 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b084      	sub	sp, #16
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	460b      	mov	r3, r1
 800679a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800679c:	2300      	movs	r3, #0
 800679e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80067ac:	78fb      	ldrb	r3, [r7, #3]
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d115      	bne.n	80067de <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	68db      	ldr	r3, [r3, #12]
 80067b6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80067be:	200a      	movs	r0, #10
 80067c0:	f7fb faee 	bl	8001da0 <HAL_Delay>
      ms += 10U;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	330a      	adds	r3, #10
 80067c8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f001 f93f 	bl	8007a4e <USB_GetMode>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d01e      	beq.n	8006814 <USB_SetCurrentMode+0x84>
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2bc7      	cmp	r3, #199	@ 0xc7
 80067da:	d9f0      	bls.n	80067be <USB_SetCurrentMode+0x2e>
 80067dc:	e01a      	b.n	8006814 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80067de:	78fb      	ldrb	r3, [r7, #3]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d115      	bne.n	8006810 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	68db      	ldr	r3, [r3, #12]
 80067e8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80067f0:	200a      	movs	r0, #10
 80067f2:	f7fb fad5 	bl	8001da0 <HAL_Delay>
      ms += 10U;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	330a      	adds	r3, #10
 80067fa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f001 f926 	bl	8007a4e <USB_GetMode>
 8006802:	4603      	mov	r3, r0
 8006804:	2b00      	cmp	r3, #0
 8006806:	d005      	beq.n	8006814 <USB_SetCurrentMode+0x84>
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2bc7      	cmp	r3, #199	@ 0xc7
 800680c:	d9f0      	bls.n	80067f0 <USB_SetCurrentMode+0x60>
 800680e:	e001      	b.n	8006814 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	e005      	b.n	8006820 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2bc8      	cmp	r3, #200	@ 0xc8
 8006818:	d101      	bne.n	800681e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	e000      	b.n	8006820 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800681e:	2300      	movs	r3, #0
}
 8006820:	4618      	mov	r0, r3
 8006822:	3710      	adds	r7, #16
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}

08006828 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006828:	b084      	sub	sp, #16
 800682a:	b580      	push	{r7, lr}
 800682c:	b086      	sub	sp, #24
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
 8006832:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006836:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800683a:	2300      	movs	r3, #0
 800683c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006842:	2300      	movs	r3, #0
 8006844:	613b      	str	r3, [r7, #16]
 8006846:	e009      	b.n	800685c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	3340      	adds	r3, #64	@ 0x40
 800684e:	009b      	lsls	r3, r3, #2
 8006850:	4413      	add	r3, r2
 8006852:	2200      	movs	r2, #0
 8006854:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	3301      	adds	r3, #1
 800685a:	613b      	str	r3, [r7, #16]
 800685c:	693b      	ldr	r3, [r7, #16]
 800685e:	2b0e      	cmp	r3, #14
 8006860:	d9f2      	bls.n	8006848 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006862:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006866:	2b00      	cmp	r3, #0
 8006868:	d11c      	bne.n	80068a4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	68fa      	ldr	r2, [r7, #12]
 8006874:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006878:	f043 0302 	orr.w	r3, r3, #2
 800687c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006882:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800688e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800689a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	639a      	str	r2, [r3, #56]	@ 0x38
 80068a2:	e00b      	b.n	80068bc <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068a8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068b4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80068c2:	461a      	mov	r2, r3
 80068c4:	2300      	movs	r3, #0
 80068c6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80068c8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d10d      	bne.n	80068ec <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80068d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d104      	bne.n	80068e2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80068d8:	2100      	movs	r1, #0
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 f968 	bl	8006bb0 <USB_SetDevSpeed>
 80068e0:	e008      	b.n	80068f4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80068e2:	2101      	movs	r1, #1
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f000 f963 	bl	8006bb0 <USB_SetDevSpeed>
 80068ea:	e003      	b.n	80068f4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80068ec:	2103      	movs	r1, #3
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f000 f95e 	bl	8006bb0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80068f4:	2110      	movs	r1, #16
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 f8fa 	bl	8006af0 <USB_FlushTxFifo>
 80068fc:	4603      	mov	r3, r0
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d001      	beq.n	8006906 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f000 f924 	bl	8006b54 <USB_FlushRxFifo>
 800690c:	4603      	mov	r3, r0
 800690e:	2b00      	cmp	r3, #0
 8006910:	d001      	beq.n	8006916 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800691c:	461a      	mov	r2, r3
 800691e:	2300      	movs	r3, #0
 8006920:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006928:	461a      	mov	r2, r3
 800692a:	2300      	movs	r3, #0
 800692c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006934:	461a      	mov	r2, r3
 8006936:	2300      	movs	r3, #0
 8006938:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800693a:	2300      	movs	r3, #0
 800693c:	613b      	str	r3, [r7, #16]
 800693e:	e043      	b.n	80069c8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	015a      	lsls	r2, r3, #5
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	4413      	add	r3, r2
 8006948:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006952:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006956:	d118      	bne.n	800698a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d10a      	bne.n	8006974 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	015a      	lsls	r2, r3, #5
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	4413      	add	r3, r2
 8006966:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800696a:	461a      	mov	r2, r3
 800696c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006970:	6013      	str	r3, [r2, #0]
 8006972:	e013      	b.n	800699c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	015a      	lsls	r2, r3, #5
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	4413      	add	r3, r2
 800697c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006980:	461a      	mov	r2, r3
 8006982:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006986:	6013      	str	r3, [r2, #0]
 8006988:	e008      	b.n	800699c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	015a      	lsls	r2, r3, #5
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	4413      	add	r3, r2
 8006992:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006996:	461a      	mov	r2, r3
 8006998:	2300      	movs	r3, #0
 800699a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	015a      	lsls	r2, r3, #5
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	4413      	add	r3, r2
 80069a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069a8:	461a      	mov	r2, r3
 80069aa:	2300      	movs	r3, #0
 80069ac:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	015a      	lsls	r2, r3, #5
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	4413      	add	r3, r2
 80069b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069ba:	461a      	mov	r2, r3
 80069bc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80069c0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80069c2:	693b      	ldr	r3, [r7, #16]
 80069c4:	3301      	adds	r3, #1
 80069c6:	613b      	str	r3, [r7, #16]
 80069c8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80069cc:	461a      	mov	r2, r3
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d3b5      	bcc.n	8006940 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80069d4:	2300      	movs	r3, #0
 80069d6:	613b      	str	r3, [r7, #16]
 80069d8:	e043      	b.n	8006a62 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	015a      	lsls	r2, r3, #5
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	4413      	add	r3, r2
 80069e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80069ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80069f0:	d118      	bne.n	8006a24 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d10a      	bne.n	8006a0e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	015a      	lsls	r2, r3, #5
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	4413      	add	r3, r2
 8006a00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a04:	461a      	mov	r2, r3
 8006a06:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006a0a:	6013      	str	r3, [r2, #0]
 8006a0c:	e013      	b.n	8006a36 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	015a      	lsls	r2, r3, #5
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	4413      	add	r3, r2
 8006a16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006a20:	6013      	str	r3, [r2, #0]
 8006a22:	e008      	b.n	8006a36 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	015a      	lsls	r2, r3, #5
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	4413      	add	r3, r2
 8006a2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a30:	461a      	mov	r2, r3
 8006a32:	2300      	movs	r3, #0
 8006a34:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	015a      	lsls	r2, r3, #5
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	4413      	add	r3, r2
 8006a3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a42:	461a      	mov	r2, r3
 8006a44:	2300      	movs	r3, #0
 8006a46:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	015a      	lsls	r2, r3, #5
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	4413      	add	r3, r2
 8006a50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a54:	461a      	mov	r2, r3
 8006a56:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006a5a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a5c:	693b      	ldr	r3, [r7, #16]
 8006a5e:	3301      	adds	r3, #1
 8006a60:	613b      	str	r3, [r7, #16]
 8006a62:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006a66:	461a      	mov	r2, r3
 8006a68:	693b      	ldr	r3, [r7, #16]
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d3b5      	bcc.n	80069da <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a74:	691b      	ldr	r3, [r3, #16]
 8006a76:	68fa      	ldr	r2, [r7, #12]
 8006a78:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a80:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006a8e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006a90:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d105      	bne.n	8006aa4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	f043 0210 	orr.w	r2, r3, #16
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	699a      	ldr	r2, [r3, #24]
 8006aa8:	4b10      	ldr	r3, [pc, #64]	@ (8006aec <USB_DevInit+0x2c4>)
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	687a      	ldr	r2, [r7, #4]
 8006aae:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006ab0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d005      	beq.n	8006ac4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	699b      	ldr	r3, [r3, #24]
 8006abc:	f043 0208 	orr.w	r2, r3, #8
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006ac4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d107      	bne.n	8006adc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	699b      	ldr	r3, [r3, #24]
 8006ad0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006ad4:	f043 0304 	orr.w	r3, r3, #4
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006adc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3718      	adds	r7, #24
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ae8:	b004      	add	sp, #16
 8006aea:	4770      	bx	lr
 8006aec:	803c3800 	.word	0x803c3800

08006af0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b085      	sub	sp, #20
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
 8006af8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006afa:	2300      	movs	r3, #0
 8006afc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	3301      	adds	r3, #1
 8006b02:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b0a:	d901      	bls.n	8006b10 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006b0c:	2303      	movs	r3, #3
 8006b0e:	e01b      	b.n	8006b48 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	691b      	ldr	r3, [r3, #16]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	daf2      	bge.n	8006afe <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	019b      	lsls	r3, r3, #6
 8006b20:	f043 0220 	orr.w	r2, r3, #32
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	3301      	adds	r3, #1
 8006b2c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b34:	d901      	bls.n	8006b3a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006b36:	2303      	movs	r3, #3
 8006b38:	e006      	b.n	8006b48 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	691b      	ldr	r3, [r3, #16]
 8006b3e:	f003 0320 	and.w	r3, r3, #32
 8006b42:	2b20      	cmp	r3, #32
 8006b44:	d0f0      	beq.n	8006b28 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006b46:	2300      	movs	r3, #0
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	3714      	adds	r7, #20
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr

08006b54 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b085      	sub	sp, #20
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	3301      	adds	r3, #1
 8006b64:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b6c:	d901      	bls.n	8006b72 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006b6e:	2303      	movs	r3, #3
 8006b70:	e018      	b.n	8006ba4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	691b      	ldr	r3, [r3, #16]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	daf2      	bge.n	8006b60 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2210      	movs	r2, #16
 8006b82:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	3301      	adds	r3, #1
 8006b88:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b90:	d901      	bls.n	8006b96 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006b92:	2303      	movs	r3, #3
 8006b94:	e006      	b.n	8006ba4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	691b      	ldr	r3, [r3, #16]
 8006b9a:	f003 0310 	and.w	r3, r3, #16
 8006b9e:	2b10      	cmp	r3, #16
 8006ba0:	d0f0      	beq.n	8006b84 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006ba2:	2300      	movs	r3, #0
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3714      	adds	r7, #20
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b085      	sub	sp, #20
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	460b      	mov	r3, r1
 8006bba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	78fb      	ldrb	r3, [r7, #3]
 8006bca:	68f9      	ldr	r1, [r7, #12]
 8006bcc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006bd4:	2300      	movs	r3, #0
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3714      	adds	r7, #20
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr

08006be2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006be2:	b480      	push	{r7}
 8006be4:	b087      	sub	sp, #28
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	f003 0306 	and.w	r3, r3, #6
 8006bfa:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d102      	bne.n	8006c08 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006c02:	2300      	movs	r3, #0
 8006c04:	75fb      	strb	r3, [r7, #23]
 8006c06:	e00a      	b.n	8006c1e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2b02      	cmp	r3, #2
 8006c0c:	d002      	beq.n	8006c14 <USB_GetDevSpeed+0x32>
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2b06      	cmp	r3, #6
 8006c12:	d102      	bne.n	8006c1a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006c14:	2302      	movs	r3, #2
 8006c16:	75fb      	strb	r3, [r7, #23]
 8006c18:	e001      	b.n	8006c1e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006c1a:	230f      	movs	r3, #15
 8006c1c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006c1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	371c      	adds	r7, #28
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b085      	sub	sp, #20
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
 8006c34:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	785b      	ldrb	r3, [r3, #1]
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d13a      	bne.n	8006cbe <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c4e:	69da      	ldr	r2, [r3, #28]
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	781b      	ldrb	r3, [r3, #0]
 8006c54:	f003 030f 	and.w	r3, r3, #15
 8006c58:	2101      	movs	r1, #1
 8006c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	68f9      	ldr	r1, [r7, #12]
 8006c62:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006c66:	4313      	orrs	r3, r2
 8006c68:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	015a      	lsls	r2, r3, #5
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	4413      	add	r3, r2
 8006c72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d155      	bne.n	8006d2c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	015a      	lsls	r2, r3, #5
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	4413      	add	r3, r2
 8006c88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c8c:	681a      	ldr	r2, [r3, #0]
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	791b      	ldrb	r3, [r3, #4]
 8006c9a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006c9c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	059b      	lsls	r3, r3, #22
 8006ca2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	68ba      	ldr	r2, [r7, #8]
 8006ca8:	0151      	lsls	r1, r2, #5
 8006caa:	68fa      	ldr	r2, [r7, #12]
 8006cac:	440a      	add	r2, r1
 8006cae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cb6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006cba:	6013      	str	r3, [r2, #0]
 8006cbc:	e036      	b.n	8006d2c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cc4:	69da      	ldr	r2, [r3, #28]
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	781b      	ldrb	r3, [r3, #0]
 8006cca:	f003 030f 	and.w	r3, r3, #15
 8006cce:	2101      	movs	r1, #1
 8006cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8006cd4:	041b      	lsls	r3, r3, #16
 8006cd6:	68f9      	ldr	r1, [r7, #12]
 8006cd8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	015a      	lsls	r2, r3, #5
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	4413      	add	r3, r2
 8006ce8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d11a      	bne.n	8006d2c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	015a      	lsls	r2, r3, #5
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	4413      	add	r3, r2
 8006cfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	791b      	ldrb	r3, [r3, #4]
 8006d10:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006d12:	430b      	orrs	r3, r1
 8006d14:	4313      	orrs	r3, r2
 8006d16:	68ba      	ldr	r2, [r7, #8]
 8006d18:	0151      	lsls	r1, r2, #5
 8006d1a:	68fa      	ldr	r2, [r7, #12]
 8006d1c:	440a      	add	r2, r1
 8006d1e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d2a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006d2c:	2300      	movs	r3, #0
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3714      	adds	r7, #20
 8006d32:	46bd      	mov	sp, r7
 8006d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d38:	4770      	bx	lr
	...

08006d3c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b085      	sub	sp, #20
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
 8006d44:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	781b      	ldrb	r3, [r3, #0]
 8006d4e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	785b      	ldrb	r3, [r3, #1]
 8006d54:	2b01      	cmp	r3, #1
 8006d56:	d161      	bne.n	8006e1c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	015a      	lsls	r2, r3, #5
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	4413      	add	r3, r2
 8006d60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006d6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d6e:	d11f      	bne.n	8006db0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	015a      	lsls	r2, r3, #5
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	4413      	add	r3, r2
 8006d78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	68ba      	ldr	r2, [r7, #8]
 8006d80:	0151      	lsls	r1, r2, #5
 8006d82:	68fa      	ldr	r2, [r7, #12]
 8006d84:	440a      	add	r2, r1
 8006d86:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d8a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006d8e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	015a      	lsls	r2, r3, #5
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	4413      	add	r3, r2
 8006d98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	68ba      	ldr	r2, [r7, #8]
 8006da0:	0151      	lsls	r1, r2, #5
 8006da2:	68fa      	ldr	r2, [r7, #12]
 8006da4:	440a      	add	r2, r1
 8006da6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006daa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006dae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006db6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	781b      	ldrb	r3, [r3, #0]
 8006dbc:	f003 030f 	and.w	r3, r3, #15
 8006dc0:	2101      	movs	r1, #1
 8006dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8006dc6:	b29b      	uxth	r3, r3
 8006dc8:	43db      	mvns	r3, r3
 8006dca:	68f9      	ldr	r1, [r7, #12]
 8006dcc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006dd0:	4013      	ands	r3, r2
 8006dd2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dda:	69da      	ldr	r2, [r3, #28]
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	f003 030f 	and.w	r3, r3, #15
 8006de4:	2101      	movs	r1, #1
 8006de6:	fa01 f303 	lsl.w	r3, r1, r3
 8006dea:	b29b      	uxth	r3, r3
 8006dec:	43db      	mvns	r3, r3
 8006dee:	68f9      	ldr	r1, [r7, #12]
 8006df0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006df4:	4013      	ands	r3, r2
 8006df6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	015a      	lsls	r2, r3, #5
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	4413      	add	r3, r2
 8006e00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	0159      	lsls	r1, r3, #5
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	440b      	add	r3, r1
 8006e0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e12:	4619      	mov	r1, r3
 8006e14:	4b35      	ldr	r3, [pc, #212]	@ (8006eec <USB_DeactivateEndpoint+0x1b0>)
 8006e16:	4013      	ands	r3, r2
 8006e18:	600b      	str	r3, [r1, #0]
 8006e1a:	e060      	b.n	8006ede <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	015a      	lsls	r2, r3, #5
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	4413      	add	r3, r2
 8006e24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e2e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e32:	d11f      	bne.n	8006e74 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	015a      	lsls	r2, r3, #5
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	68ba      	ldr	r2, [r7, #8]
 8006e44:	0151      	lsls	r1, r2, #5
 8006e46:	68fa      	ldr	r2, [r7, #12]
 8006e48:	440a      	add	r2, r1
 8006e4a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e4e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006e52:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	015a      	lsls	r2, r3, #5
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	4413      	add	r3, r2
 8006e5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	68ba      	ldr	r2, [r7, #8]
 8006e64:	0151      	lsls	r1, r2, #5
 8006e66:	68fa      	ldr	r2, [r7, #12]
 8006e68:	440a      	add	r2, r1
 8006e6a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e6e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006e72:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e7a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	781b      	ldrb	r3, [r3, #0]
 8006e80:	f003 030f 	and.w	r3, r3, #15
 8006e84:	2101      	movs	r1, #1
 8006e86:	fa01 f303 	lsl.w	r3, r1, r3
 8006e8a:	041b      	lsls	r3, r3, #16
 8006e8c:	43db      	mvns	r3, r3
 8006e8e:	68f9      	ldr	r1, [r7, #12]
 8006e90:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006e94:	4013      	ands	r3, r2
 8006e96:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e9e:	69da      	ldr	r2, [r3, #28]
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	781b      	ldrb	r3, [r3, #0]
 8006ea4:	f003 030f 	and.w	r3, r3, #15
 8006ea8:	2101      	movs	r1, #1
 8006eaa:	fa01 f303 	lsl.w	r3, r1, r3
 8006eae:	041b      	lsls	r3, r3, #16
 8006eb0:	43db      	mvns	r3, r3
 8006eb2:	68f9      	ldr	r1, [r7, #12]
 8006eb4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006eb8:	4013      	ands	r3, r2
 8006eba:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	015a      	lsls	r2, r3, #5
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	4413      	add	r3, r2
 8006ec4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ec8:	681a      	ldr	r2, [r3, #0]
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	0159      	lsls	r1, r3, #5
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	440b      	add	r3, r1
 8006ed2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ed6:	4619      	mov	r1, r3
 8006ed8:	4b05      	ldr	r3, [pc, #20]	@ (8006ef0 <USB_DeactivateEndpoint+0x1b4>)
 8006eda:	4013      	ands	r3, r2
 8006edc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006ede:	2300      	movs	r3, #0
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3714      	adds	r7, #20
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eea:	4770      	bx	lr
 8006eec:	ec337800 	.word	0xec337800
 8006ef0:	eff37800 	.word	0xeff37800

08006ef4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b08a      	sub	sp, #40	@ 0x28
 8006ef8:	af02      	add	r7, sp, #8
 8006efa:	60f8      	str	r0, [r7, #12]
 8006efc:	60b9      	str	r1, [r7, #8]
 8006efe:	4613      	mov	r3, r2
 8006f00:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	781b      	ldrb	r3, [r3, #0]
 8006f0a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	785b      	ldrb	r3, [r3, #1]
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	f040 817f 	bne.w	8007214 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	691b      	ldr	r3, [r3, #16]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d132      	bne.n	8006f84 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006f1e:	69bb      	ldr	r3, [r7, #24]
 8006f20:	015a      	lsls	r2, r3, #5
 8006f22:	69fb      	ldr	r3, [r7, #28]
 8006f24:	4413      	add	r3, r2
 8006f26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f2a:	691b      	ldr	r3, [r3, #16]
 8006f2c:	69ba      	ldr	r2, [r7, #24]
 8006f2e:	0151      	lsls	r1, r2, #5
 8006f30:	69fa      	ldr	r2, [r7, #28]
 8006f32:	440a      	add	r2, r1
 8006f34:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f38:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006f3c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006f40:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006f42:	69bb      	ldr	r3, [r7, #24]
 8006f44:	015a      	lsls	r2, r3, #5
 8006f46:	69fb      	ldr	r3, [r7, #28]
 8006f48:	4413      	add	r3, r2
 8006f4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f4e:	691b      	ldr	r3, [r3, #16]
 8006f50:	69ba      	ldr	r2, [r7, #24]
 8006f52:	0151      	lsls	r1, r2, #5
 8006f54:	69fa      	ldr	r2, [r7, #28]
 8006f56:	440a      	add	r2, r1
 8006f58:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f5c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006f60:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006f62:	69bb      	ldr	r3, [r7, #24]
 8006f64:	015a      	lsls	r2, r3, #5
 8006f66:	69fb      	ldr	r3, [r7, #28]
 8006f68:	4413      	add	r3, r2
 8006f6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f6e:	691b      	ldr	r3, [r3, #16]
 8006f70:	69ba      	ldr	r2, [r7, #24]
 8006f72:	0151      	lsls	r1, r2, #5
 8006f74:	69fa      	ldr	r2, [r7, #28]
 8006f76:	440a      	add	r2, r1
 8006f78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f7c:	0cdb      	lsrs	r3, r3, #19
 8006f7e:	04db      	lsls	r3, r3, #19
 8006f80:	6113      	str	r3, [r2, #16]
 8006f82:	e097      	b.n	80070b4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006f84:	69bb      	ldr	r3, [r7, #24]
 8006f86:	015a      	lsls	r2, r3, #5
 8006f88:	69fb      	ldr	r3, [r7, #28]
 8006f8a:	4413      	add	r3, r2
 8006f8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f90:	691b      	ldr	r3, [r3, #16]
 8006f92:	69ba      	ldr	r2, [r7, #24]
 8006f94:	0151      	lsls	r1, r2, #5
 8006f96:	69fa      	ldr	r2, [r7, #28]
 8006f98:	440a      	add	r2, r1
 8006f9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f9e:	0cdb      	lsrs	r3, r3, #19
 8006fa0:	04db      	lsls	r3, r3, #19
 8006fa2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006fa4:	69bb      	ldr	r3, [r7, #24]
 8006fa6:	015a      	lsls	r2, r3, #5
 8006fa8:	69fb      	ldr	r3, [r7, #28]
 8006faa:	4413      	add	r3, r2
 8006fac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fb0:	691b      	ldr	r3, [r3, #16]
 8006fb2:	69ba      	ldr	r2, [r7, #24]
 8006fb4:	0151      	lsls	r1, r2, #5
 8006fb6:	69fa      	ldr	r2, [r7, #28]
 8006fb8:	440a      	add	r2, r1
 8006fba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006fbe:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006fc2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006fc6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006fc8:	69bb      	ldr	r3, [r7, #24]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d11a      	bne.n	8007004 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	691a      	ldr	r2, [r3, #16]
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d903      	bls.n	8006fe2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	689a      	ldr	r2, [r3, #8]
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006fe2:	69bb      	ldr	r3, [r7, #24]
 8006fe4:	015a      	lsls	r2, r3, #5
 8006fe6:	69fb      	ldr	r3, [r7, #28]
 8006fe8:	4413      	add	r3, r2
 8006fea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fee:	691b      	ldr	r3, [r3, #16]
 8006ff0:	69ba      	ldr	r2, [r7, #24]
 8006ff2:	0151      	lsls	r1, r2, #5
 8006ff4:	69fa      	ldr	r2, [r7, #28]
 8006ff6:	440a      	add	r2, r1
 8006ff8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ffc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007000:	6113      	str	r3, [r2, #16]
 8007002:	e044      	b.n	800708e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	691a      	ldr	r2, [r3, #16]
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	4413      	add	r3, r2
 800700e:	1e5a      	subs	r2, r3, #1
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	fbb2 f3f3 	udiv	r3, r2, r3
 8007018:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	015a      	lsls	r2, r3, #5
 800701e:	69fb      	ldr	r3, [r7, #28]
 8007020:	4413      	add	r3, r2
 8007022:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007026:	691a      	ldr	r2, [r3, #16]
 8007028:	8afb      	ldrh	r3, [r7, #22]
 800702a:	04d9      	lsls	r1, r3, #19
 800702c:	4ba4      	ldr	r3, [pc, #656]	@ (80072c0 <USB_EPStartXfer+0x3cc>)
 800702e:	400b      	ands	r3, r1
 8007030:	69b9      	ldr	r1, [r7, #24]
 8007032:	0148      	lsls	r0, r1, #5
 8007034:	69f9      	ldr	r1, [r7, #28]
 8007036:	4401      	add	r1, r0
 8007038:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800703c:	4313      	orrs	r3, r2
 800703e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	791b      	ldrb	r3, [r3, #4]
 8007044:	2b01      	cmp	r3, #1
 8007046:	d122      	bne.n	800708e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007048:	69bb      	ldr	r3, [r7, #24]
 800704a:	015a      	lsls	r2, r3, #5
 800704c:	69fb      	ldr	r3, [r7, #28]
 800704e:	4413      	add	r3, r2
 8007050:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007054:	691b      	ldr	r3, [r3, #16]
 8007056:	69ba      	ldr	r2, [r7, #24]
 8007058:	0151      	lsls	r1, r2, #5
 800705a:	69fa      	ldr	r2, [r7, #28]
 800705c:	440a      	add	r2, r1
 800705e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007062:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007066:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007068:	69bb      	ldr	r3, [r7, #24]
 800706a:	015a      	lsls	r2, r3, #5
 800706c:	69fb      	ldr	r3, [r7, #28]
 800706e:	4413      	add	r3, r2
 8007070:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007074:	691a      	ldr	r2, [r3, #16]
 8007076:	8afb      	ldrh	r3, [r7, #22]
 8007078:	075b      	lsls	r3, r3, #29
 800707a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800707e:	69b9      	ldr	r1, [r7, #24]
 8007080:	0148      	lsls	r0, r1, #5
 8007082:	69f9      	ldr	r1, [r7, #28]
 8007084:	4401      	add	r1, r0
 8007086:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800708a:	4313      	orrs	r3, r2
 800708c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800708e:	69bb      	ldr	r3, [r7, #24]
 8007090:	015a      	lsls	r2, r3, #5
 8007092:	69fb      	ldr	r3, [r7, #28]
 8007094:	4413      	add	r3, r2
 8007096:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800709a:	691a      	ldr	r2, [r3, #16]
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	691b      	ldr	r3, [r3, #16]
 80070a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070a4:	69b9      	ldr	r1, [r7, #24]
 80070a6:	0148      	lsls	r0, r1, #5
 80070a8:	69f9      	ldr	r1, [r7, #28]
 80070aa:	4401      	add	r1, r0
 80070ac:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80070b0:	4313      	orrs	r3, r2
 80070b2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80070b4:	79fb      	ldrb	r3, [r7, #7]
 80070b6:	2b01      	cmp	r3, #1
 80070b8:	d14b      	bne.n	8007152 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	69db      	ldr	r3, [r3, #28]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d009      	beq.n	80070d6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80070c2:	69bb      	ldr	r3, [r7, #24]
 80070c4:	015a      	lsls	r2, r3, #5
 80070c6:	69fb      	ldr	r3, [r7, #28]
 80070c8:	4413      	add	r3, r2
 80070ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070ce:	461a      	mov	r2, r3
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	69db      	ldr	r3, [r3, #28]
 80070d4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	791b      	ldrb	r3, [r3, #4]
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d128      	bne.n	8007130 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80070de:	69fb      	ldr	r3, [r7, #28]
 80070e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070e4:	689b      	ldr	r3, [r3, #8]
 80070e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d110      	bne.n	8007110 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80070ee:	69bb      	ldr	r3, [r7, #24]
 80070f0:	015a      	lsls	r2, r3, #5
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	4413      	add	r3, r2
 80070f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	69ba      	ldr	r2, [r7, #24]
 80070fe:	0151      	lsls	r1, r2, #5
 8007100:	69fa      	ldr	r2, [r7, #28]
 8007102:	440a      	add	r2, r1
 8007104:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007108:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800710c:	6013      	str	r3, [r2, #0]
 800710e:	e00f      	b.n	8007130 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007110:	69bb      	ldr	r3, [r7, #24]
 8007112:	015a      	lsls	r2, r3, #5
 8007114:	69fb      	ldr	r3, [r7, #28]
 8007116:	4413      	add	r3, r2
 8007118:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	69ba      	ldr	r2, [r7, #24]
 8007120:	0151      	lsls	r1, r2, #5
 8007122:	69fa      	ldr	r2, [r7, #28]
 8007124:	440a      	add	r2, r1
 8007126:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800712a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800712e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007130:	69bb      	ldr	r3, [r7, #24]
 8007132:	015a      	lsls	r2, r3, #5
 8007134:	69fb      	ldr	r3, [r7, #28]
 8007136:	4413      	add	r3, r2
 8007138:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	69ba      	ldr	r2, [r7, #24]
 8007140:	0151      	lsls	r1, r2, #5
 8007142:	69fa      	ldr	r2, [r7, #28]
 8007144:	440a      	add	r2, r1
 8007146:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800714a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800714e:	6013      	str	r3, [r2, #0]
 8007150:	e166      	b.n	8007420 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	015a      	lsls	r2, r3, #5
 8007156:	69fb      	ldr	r3, [r7, #28]
 8007158:	4413      	add	r3, r2
 800715a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	69ba      	ldr	r2, [r7, #24]
 8007162:	0151      	lsls	r1, r2, #5
 8007164:	69fa      	ldr	r2, [r7, #28]
 8007166:	440a      	add	r2, r1
 8007168:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800716c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007170:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	791b      	ldrb	r3, [r3, #4]
 8007176:	2b01      	cmp	r3, #1
 8007178:	d015      	beq.n	80071a6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	691b      	ldr	r3, [r3, #16]
 800717e:	2b00      	cmp	r3, #0
 8007180:	f000 814e 	beq.w	8007420 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007184:	69fb      	ldr	r3, [r7, #28]
 8007186:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800718a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	781b      	ldrb	r3, [r3, #0]
 8007190:	f003 030f 	and.w	r3, r3, #15
 8007194:	2101      	movs	r1, #1
 8007196:	fa01 f303 	lsl.w	r3, r1, r3
 800719a:	69f9      	ldr	r1, [r7, #28]
 800719c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80071a0:	4313      	orrs	r3, r2
 80071a2:	634b      	str	r3, [r1, #52]	@ 0x34
 80071a4:	e13c      	b.n	8007420 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80071a6:	69fb      	ldr	r3, [r7, #28]
 80071a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071ac:	689b      	ldr	r3, [r3, #8]
 80071ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d110      	bne.n	80071d8 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80071b6:	69bb      	ldr	r3, [r7, #24]
 80071b8:	015a      	lsls	r2, r3, #5
 80071ba:	69fb      	ldr	r3, [r7, #28]
 80071bc:	4413      	add	r3, r2
 80071be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	69ba      	ldr	r2, [r7, #24]
 80071c6:	0151      	lsls	r1, r2, #5
 80071c8:	69fa      	ldr	r2, [r7, #28]
 80071ca:	440a      	add	r2, r1
 80071cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071d0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80071d4:	6013      	str	r3, [r2, #0]
 80071d6:	e00f      	b.n	80071f8 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80071d8:	69bb      	ldr	r3, [r7, #24]
 80071da:	015a      	lsls	r2, r3, #5
 80071dc:	69fb      	ldr	r3, [r7, #28]
 80071de:	4413      	add	r3, r2
 80071e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	69ba      	ldr	r2, [r7, #24]
 80071e8:	0151      	lsls	r1, r2, #5
 80071ea:	69fa      	ldr	r2, [r7, #28]
 80071ec:	440a      	add	r2, r1
 80071ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071f6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	68d9      	ldr	r1, [r3, #12]
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	781a      	ldrb	r2, [r3, #0]
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	691b      	ldr	r3, [r3, #16]
 8007204:	b298      	uxth	r0, r3
 8007206:	79fb      	ldrb	r3, [r7, #7]
 8007208:	9300      	str	r3, [sp, #0]
 800720a:	4603      	mov	r3, r0
 800720c:	68f8      	ldr	r0, [r7, #12]
 800720e:	f000 f9b9 	bl	8007584 <USB_WritePacket>
 8007212:	e105      	b.n	8007420 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007214:	69bb      	ldr	r3, [r7, #24]
 8007216:	015a      	lsls	r2, r3, #5
 8007218:	69fb      	ldr	r3, [r7, #28]
 800721a:	4413      	add	r3, r2
 800721c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007220:	691b      	ldr	r3, [r3, #16]
 8007222:	69ba      	ldr	r2, [r7, #24]
 8007224:	0151      	lsls	r1, r2, #5
 8007226:	69fa      	ldr	r2, [r7, #28]
 8007228:	440a      	add	r2, r1
 800722a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800722e:	0cdb      	lsrs	r3, r3, #19
 8007230:	04db      	lsls	r3, r3, #19
 8007232:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007234:	69bb      	ldr	r3, [r7, #24]
 8007236:	015a      	lsls	r2, r3, #5
 8007238:	69fb      	ldr	r3, [r7, #28]
 800723a:	4413      	add	r3, r2
 800723c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007240:	691b      	ldr	r3, [r3, #16]
 8007242:	69ba      	ldr	r2, [r7, #24]
 8007244:	0151      	lsls	r1, r2, #5
 8007246:	69fa      	ldr	r2, [r7, #28]
 8007248:	440a      	add	r2, r1
 800724a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800724e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007252:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007256:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007258:	69bb      	ldr	r3, [r7, #24]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d132      	bne.n	80072c4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	691b      	ldr	r3, [r3, #16]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d003      	beq.n	800726e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	689a      	ldr	r2, [r3, #8]
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	689a      	ldr	r2, [r3, #8]
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007276:	69bb      	ldr	r3, [r7, #24]
 8007278:	015a      	lsls	r2, r3, #5
 800727a:	69fb      	ldr	r3, [r7, #28]
 800727c:	4413      	add	r3, r2
 800727e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007282:	691a      	ldr	r2, [r3, #16]
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	6a1b      	ldr	r3, [r3, #32]
 8007288:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800728c:	69b9      	ldr	r1, [r7, #24]
 800728e:	0148      	lsls	r0, r1, #5
 8007290:	69f9      	ldr	r1, [r7, #28]
 8007292:	4401      	add	r1, r0
 8007294:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007298:	4313      	orrs	r3, r2
 800729a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800729c:	69bb      	ldr	r3, [r7, #24]
 800729e:	015a      	lsls	r2, r3, #5
 80072a0:	69fb      	ldr	r3, [r7, #28]
 80072a2:	4413      	add	r3, r2
 80072a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072a8:	691b      	ldr	r3, [r3, #16]
 80072aa:	69ba      	ldr	r2, [r7, #24]
 80072ac:	0151      	lsls	r1, r2, #5
 80072ae:	69fa      	ldr	r2, [r7, #28]
 80072b0:	440a      	add	r2, r1
 80072b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072b6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80072ba:	6113      	str	r3, [r2, #16]
 80072bc:	e062      	b.n	8007384 <USB_EPStartXfer+0x490>
 80072be:	bf00      	nop
 80072c0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	691b      	ldr	r3, [r3, #16]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d123      	bne.n	8007314 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80072cc:	69bb      	ldr	r3, [r7, #24]
 80072ce:	015a      	lsls	r2, r3, #5
 80072d0:	69fb      	ldr	r3, [r7, #28]
 80072d2:	4413      	add	r3, r2
 80072d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072d8:	691a      	ldr	r2, [r3, #16]
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072e2:	69b9      	ldr	r1, [r7, #24]
 80072e4:	0148      	lsls	r0, r1, #5
 80072e6:	69f9      	ldr	r1, [r7, #28]
 80072e8:	4401      	add	r1, r0
 80072ea:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80072ee:	4313      	orrs	r3, r2
 80072f0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80072f2:	69bb      	ldr	r3, [r7, #24]
 80072f4:	015a      	lsls	r2, r3, #5
 80072f6:	69fb      	ldr	r3, [r7, #28]
 80072f8:	4413      	add	r3, r2
 80072fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072fe:	691b      	ldr	r3, [r3, #16]
 8007300:	69ba      	ldr	r2, [r7, #24]
 8007302:	0151      	lsls	r1, r2, #5
 8007304:	69fa      	ldr	r2, [r7, #28]
 8007306:	440a      	add	r2, r1
 8007308:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800730c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007310:	6113      	str	r3, [r2, #16]
 8007312:	e037      	b.n	8007384 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	691a      	ldr	r2, [r3, #16]
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	4413      	add	r3, r2
 800731e:	1e5a      	subs	r2, r3, #1
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	fbb2 f3f3 	udiv	r3, r2, r3
 8007328:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	689b      	ldr	r3, [r3, #8]
 800732e:	8afa      	ldrh	r2, [r7, #22]
 8007330:	fb03 f202 	mul.w	r2, r3, r2
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007338:	69bb      	ldr	r3, [r7, #24]
 800733a:	015a      	lsls	r2, r3, #5
 800733c:	69fb      	ldr	r3, [r7, #28]
 800733e:	4413      	add	r3, r2
 8007340:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007344:	691a      	ldr	r2, [r3, #16]
 8007346:	8afb      	ldrh	r3, [r7, #22]
 8007348:	04d9      	lsls	r1, r3, #19
 800734a:	4b38      	ldr	r3, [pc, #224]	@ (800742c <USB_EPStartXfer+0x538>)
 800734c:	400b      	ands	r3, r1
 800734e:	69b9      	ldr	r1, [r7, #24]
 8007350:	0148      	lsls	r0, r1, #5
 8007352:	69f9      	ldr	r1, [r7, #28]
 8007354:	4401      	add	r1, r0
 8007356:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800735a:	4313      	orrs	r3, r2
 800735c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800735e:	69bb      	ldr	r3, [r7, #24]
 8007360:	015a      	lsls	r2, r3, #5
 8007362:	69fb      	ldr	r3, [r7, #28]
 8007364:	4413      	add	r3, r2
 8007366:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800736a:	691a      	ldr	r2, [r3, #16]
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	6a1b      	ldr	r3, [r3, #32]
 8007370:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007374:	69b9      	ldr	r1, [r7, #24]
 8007376:	0148      	lsls	r0, r1, #5
 8007378:	69f9      	ldr	r1, [r7, #28]
 800737a:	4401      	add	r1, r0
 800737c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007380:	4313      	orrs	r3, r2
 8007382:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007384:	79fb      	ldrb	r3, [r7, #7]
 8007386:	2b01      	cmp	r3, #1
 8007388:	d10d      	bne.n	80073a6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	68db      	ldr	r3, [r3, #12]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d009      	beq.n	80073a6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	68d9      	ldr	r1, [r3, #12]
 8007396:	69bb      	ldr	r3, [r7, #24]
 8007398:	015a      	lsls	r2, r3, #5
 800739a:	69fb      	ldr	r3, [r7, #28]
 800739c:	4413      	add	r3, r2
 800739e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073a2:	460a      	mov	r2, r1
 80073a4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	791b      	ldrb	r3, [r3, #4]
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d128      	bne.n	8007400 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80073ae:	69fb      	ldr	r3, [r7, #28]
 80073b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073b4:	689b      	ldr	r3, [r3, #8]
 80073b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d110      	bne.n	80073e0 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80073be:	69bb      	ldr	r3, [r7, #24]
 80073c0:	015a      	lsls	r2, r3, #5
 80073c2:	69fb      	ldr	r3, [r7, #28]
 80073c4:	4413      	add	r3, r2
 80073c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	69ba      	ldr	r2, [r7, #24]
 80073ce:	0151      	lsls	r1, r2, #5
 80073d0:	69fa      	ldr	r2, [r7, #28]
 80073d2:	440a      	add	r2, r1
 80073d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80073d8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80073dc:	6013      	str	r3, [r2, #0]
 80073de:	e00f      	b.n	8007400 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80073e0:	69bb      	ldr	r3, [r7, #24]
 80073e2:	015a      	lsls	r2, r3, #5
 80073e4:	69fb      	ldr	r3, [r7, #28]
 80073e6:	4413      	add	r3, r2
 80073e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	69ba      	ldr	r2, [r7, #24]
 80073f0:	0151      	lsls	r1, r2, #5
 80073f2:	69fa      	ldr	r2, [r7, #28]
 80073f4:	440a      	add	r2, r1
 80073f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80073fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073fe:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007400:	69bb      	ldr	r3, [r7, #24]
 8007402:	015a      	lsls	r2, r3, #5
 8007404:	69fb      	ldr	r3, [r7, #28]
 8007406:	4413      	add	r3, r2
 8007408:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	69ba      	ldr	r2, [r7, #24]
 8007410:	0151      	lsls	r1, r2, #5
 8007412:	69fa      	ldr	r2, [r7, #28]
 8007414:	440a      	add	r2, r1
 8007416:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800741a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800741e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007420:	2300      	movs	r3, #0
}
 8007422:	4618      	mov	r0, r3
 8007424:	3720      	adds	r7, #32
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}
 800742a:	bf00      	nop
 800742c:	1ff80000 	.word	0x1ff80000

08007430 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007430:	b480      	push	{r7}
 8007432:	b087      	sub	sp, #28
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800743a:	2300      	movs	r3, #0
 800743c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800743e:	2300      	movs	r3, #0
 8007440:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	785b      	ldrb	r3, [r3, #1]
 800744a:	2b01      	cmp	r3, #1
 800744c:	d14a      	bne.n	80074e4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	781b      	ldrb	r3, [r3, #0]
 8007452:	015a      	lsls	r2, r3, #5
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	4413      	add	r3, r2
 8007458:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007462:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007466:	f040 8086 	bne.w	8007576 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	781b      	ldrb	r3, [r3, #0]
 800746e:	015a      	lsls	r2, r3, #5
 8007470:	693b      	ldr	r3, [r7, #16]
 8007472:	4413      	add	r3, r2
 8007474:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	683a      	ldr	r2, [r7, #0]
 800747c:	7812      	ldrb	r2, [r2, #0]
 800747e:	0151      	lsls	r1, r2, #5
 8007480:	693a      	ldr	r2, [r7, #16]
 8007482:	440a      	add	r2, r1
 8007484:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007488:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800748c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	781b      	ldrb	r3, [r3, #0]
 8007492:	015a      	lsls	r2, r3, #5
 8007494:	693b      	ldr	r3, [r7, #16]
 8007496:	4413      	add	r3, r2
 8007498:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	683a      	ldr	r2, [r7, #0]
 80074a0:	7812      	ldrb	r2, [r2, #0]
 80074a2:	0151      	lsls	r1, r2, #5
 80074a4:	693a      	ldr	r2, [r7, #16]
 80074a6:	440a      	add	r2, r1
 80074a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80074b0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	3301      	adds	r3, #1
 80074b6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f242 7210 	movw	r2, #10000	@ 0x2710
 80074be:	4293      	cmp	r3, r2
 80074c0:	d902      	bls.n	80074c8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	75fb      	strb	r3, [r7, #23]
          break;
 80074c6:	e056      	b.n	8007576 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	781b      	ldrb	r3, [r3, #0]
 80074cc:	015a      	lsls	r2, r3, #5
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	4413      	add	r3, r2
 80074d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074e0:	d0e7      	beq.n	80074b2 <USB_EPStopXfer+0x82>
 80074e2:	e048      	b.n	8007576 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	781b      	ldrb	r3, [r3, #0]
 80074e8:	015a      	lsls	r2, r3, #5
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	4413      	add	r3, r2
 80074ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074fc:	d13b      	bne.n	8007576 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	781b      	ldrb	r3, [r3, #0]
 8007502:	015a      	lsls	r2, r3, #5
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	4413      	add	r3, r2
 8007508:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	683a      	ldr	r2, [r7, #0]
 8007510:	7812      	ldrb	r2, [r2, #0]
 8007512:	0151      	lsls	r1, r2, #5
 8007514:	693a      	ldr	r2, [r7, #16]
 8007516:	440a      	add	r2, r1
 8007518:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800751c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007520:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	781b      	ldrb	r3, [r3, #0]
 8007526:	015a      	lsls	r2, r3, #5
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	4413      	add	r3, r2
 800752c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	683a      	ldr	r2, [r7, #0]
 8007534:	7812      	ldrb	r2, [r2, #0]
 8007536:	0151      	lsls	r1, r2, #5
 8007538:	693a      	ldr	r2, [r7, #16]
 800753a:	440a      	add	r2, r1
 800753c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007540:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007544:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	3301      	adds	r3, #1
 800754a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007552:	4293      	cmp	r3, r2
 8007554:	d902      	bls.n	800755c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007556:	2301      	movs	r3, #1
 8007558:	75fb      	strb	r3, [r7, #23]
          break;
 800755a:	e00c      	b.n	8007576 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	781b      	ldrb	r3, [r3, #0]
 8007560:	015a      	lsls	r2, r3, #5
 8007562:	693b      	ldr	r3, [r7, #16]
 8007564:	4413      	add	r3, r2
 8007566:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007570:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007574:	d0e7      	beq.n	8007546 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007576:	7dfb      	ldrb	r3, [r7, #23]
}
 8007578:	4618      	mov	r0, r3
 800757a:	371c      	adds	r7, #28
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr

08007584 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007584:	b480      	push	{r7}
 8007586:	b089      	sub	sp, #36	@ 0x24
 8007588:	af00      	add	r7, sp, #0
 800758a:	60f8      	str	r0, [r7, #12]
 800758c:	60b9      	str	r1, [r7, #8]
 800758e:	4611      	mov	r1, r2
 8007590:	461a      	mov	r2, r3
 8007592:	460b      	mov	r3, r1
 8007594:	71fb      	strb	r3, [r7, #7]
 8007596:	4613      	mov	r3, r2
 8007598:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80075a2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d123      	bne.n	80075f2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80075aa:	88bb      	ldrh	r3, [r7, #4]
 80075ac:	3303      	adds	r3, #3
 80075ae:	089b      	lsrs	r3, r3, #2
 80075b0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80075b2:	2300      	movs	r3, #0
 80075b4:	61bb      	str	r3, [r7, #24]
 80075b6:	e018      	b.n	80075ea <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80075b8:	79fb      	ldrb	r3, [r7, #7]
 80075ba:	031a      	lsls	r2, r3, #12
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	4413      	add	r3, r2
 80075c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80075c4:	461a      	mov	r2, r3
 80075c6:	69fb      	ldr	r3, [r7, #28]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	6013      	str	r3, [r2, #0]
      pSrc++;
 80075cc:	69fb      	ldr	r3, [r7, #28]
 80075ce:	3301      	adds	r3, #1
 80075d0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80075d2:	69fb      	ldr	r3, [r7, #28]
 80075d4:	3301      	adds	r3, #1
 80075d6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80075d8:	69fb      	ldr	r3, [r7, #28]
 80075da:	3301      	adds	r3, #1
 80075dc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80075de:	69fb      	ldr	r3, [r7, #28]
 80075e0:	3301      	adds	r3, #1
 80075e2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	3301      	adds	r3, #1
 80075e8:	61bb      	str	r3, [r7, #24]
 80075ea:	69ba      	ldr	r2, [r7, #24]
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d3e2      	bcc.n	80075b8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80075f2:	2300      	movs	r3, #0
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3724      	adds	r7, #36	@ 0x24
 80075f8:	46bd      	mov	sp, r7
 80075fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fe:	4770      	bx	lr

08007600 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007600:	b480      	push	{r7}
 8007602:	b08b      	sub	sp, #44	@ 0x2c
 8007604:	af00      	add	r7, sp, #0
 8007606:	60f8      	str	r0, [r7, #12]
 8007608:	60b9      	str	r1, [r7, #8]
 800760a:	4613      	mov	r3, r2
 800760c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007616:	88fb      	ldrh	r3, [r7, #6]
 8007618:	089b      	lsrs	r3, r3, #2
 800761a:	b29b      	uxth	r3, r3
 800761c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800761e:	88fb      	ldrh	r3, [r7, #6]
 8007620:	f003 0303 	and.w	r3, r3, #3
 8007624:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007626:	2300      	movs	r3, #0
 8007628:	623b      	str	r3, [r7, #32]
 800762a:	e014      	b.n	8007656 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800762c:	69bb      	ldr	r3, [r7, #24]
 800762e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007632:	681a      	ldr	r2, [r3, #0]
 8007634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007636:	601a      	str	r2, [r3, #0]
    pDest++;
 8007638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800763a:	3301      	adds	r3, #1
 800763c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800763e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007640:	3301      	adds	r3, #1
 8007642:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007646:	3301      	adds	r3, #1
 8007648:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800764a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800764c:	3301      	adds	r3, #1
 800764e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007650:	6a3b      	ldr	r3, [r7, #32]
 8007652:	3301      	adds	r3, #1
 8007654:	623b      	str	r3, [r7, #32]
 8007656:	6a3a      	ldr	r2, [r7, #32]
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	429a      	cmp	r2, r3
 800765c:	d3e6      	bcc.n	800762c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800765e:	8bfb      	ldrh	r3, [r7, #30]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d01e      	beq.n	80076a2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007664:	2300      	movs	r3, #0
 8007666:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007668:	69bb      	ldr	r3, [r7, #24]
 800766a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800766e:	461a      	mov	r2, r3
 8007670:	f107 0310 	add.w	r3, r7, #16
 8007674:	6812      	ldr	r2, [r2, #0]
 8007676:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007678:	693a      	ldr	r2, [r7, #16]
 800767a:	6a3b      	ldr	r3, [r7, #32]
 800767c:	b2db      	uxtb	r3, r3
 800767e:	00db      	lsls	r3, r3, #3
 8007680:	fa22 f303 	lsr.w	r3, r2, r3
 8007684:	b2da      	uxtb	r2, r3
 8007686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007688:	701a      	strb	r2, [r3, #0]
      i++;
 800768a:	6a3b      	ldr	r3, [r7, #32]
 800768c:	3301      	adds	r3, #1
 800768e:	623b      	str	r3, [r7, #32]
      pDest++;
 8007690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007692:	3301      	adds	r3, #1
 8007694:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007696:	8bfb      	ldrh	r3, [r7, #30]
 8007698:	3b01      	subs	r3, #1
 800769a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800769c:	8bfb      	ldrh	r3, [r7, #30]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d1ea      	bne.n	8007678 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80076a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	372c      	adds	r7, #44	@ 0x2c
 80076a8:	46bd      	mov	sp, r7
 80076aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ae:	4770      	bx	lr

080076b0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b085      	sub	sp, #20
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	785b      	ldrb	r3, [r3, #1]
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d12c      	bne.n	8007726 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	015a      	lsls	r2, r3, #5
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	4413      	add	r3, r2
 80076d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	db12      	blt.n	8007704 <USB_EPSetStall+0x54>
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d00f      	beq.n	8007704 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	015a      	lsls	r2, r3, #5
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	4413      	add	r3, r2
 80076ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	68ba      	ldr	r2, [r7, #8]
 80076f4:	0151      	lsls	r1, r2, #5
 80076f6:	68fa      	ldr	r2, [r7, #12]
 80076f8:	440a      	add	r2, r1
 80076fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076fe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007702:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	015a      	lsls	r2, r3, #5
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	4413      	add	r3, r2
 800770c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	68ba      	ldr	r2, [r7, #8]
 8007714:	0151      	lsls	r1, r2, #5
 8007716:	68fa      	ldr	r2, [r7, #12]
 8007718:	440a      	add	r2, r1
 800771a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800771e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007722:	6013      	str	r3, [r2, #0]
 8007724:	e02b      	b.n	800777e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	015a      	lsls	r2, r3, #5
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	4413      	add	r3, r2
 800772e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	2b00      	cmp	r3, #0
 8007736:	db12      	blt.n	800775e <USB_EPSetStall+0xae>
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d00f      	beq.n	800775e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	015a      	lsls	r2, r3, #5
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	4413      	add	r3, r2
 8007746:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	68ba      	ldr	r2, [r7, #8]
 800774e:	0151      	lsls	r1, r2, #5
 8007750:	68fa      	ldr	r2, [r7, #12]
 8007752:	440a      	add	r2, r1
 8007754:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007758:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800775c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	015a      	lsls	r2, r3, #5
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	4413      	add	r3, r2
 8007766:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	68ba      	ldr	r2, [r7, #8]
 800776e:	0151      	lsls	r1, r2, #5
 8007770:	68fa      	ldr	r2, [r7, #12]
 8007772:	440a      	add	r2, r1
 8007774:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007778:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800777c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800777e:	2300      	movs	r3, #0
}
 8007780:	4618      	mov	r0, r3
 8007782:	3714      	adds	r7, #20
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr

0800778c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800778c:	b480      	push	{r7}
 800778e:	b085      	sub	sp, #20
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	781b      	ldrb	r3, [r3, #0]
 800779e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	785b      	ldrb	r3, [r3, #1]
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d128      	bne.n	80077fa <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	015a      	lsls	r2, r3, #5
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	4413      	add	r3, r2
 80077b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	68ba      	ldr	r2, [r7, #8]
 80077b8:	0151      	lsls	r1, r2, #5
 80077ba:	68fa      	ldr	r2, [r7, #12]
 80077bc:	440a      	add	r2, r1
 80077be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077c2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80077c6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	791b      	ldrb	r3, [r3, #4]
 80077cc:	2b03      	cmp	r3, #3
 80077ce:	d003      	beq.n	80077d8 <USB_EPClearStall+0x4c>
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	791b      	ldrb	r3, [r3, #4]
 80077d4:	2b02      	cmp	r3, #2
 80077d6:	d138      	bne.n	800784a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	015a      	lsls	r2, r3, #5
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	4413      	add	r3, r2
 80077e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	68ba      	ldr	r2, [r7, #8]
 80077e8:	0151      	lsls	r1, r2, #5
 80077ea:	68fa      	ldr	r2, [r7, #12]
 80077ec:	440a      	add	r2, r1
 80077ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077f6:	6013      	str	r3, [r2, #0]
 80077f8:	e027      	b.n	800784a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	015a      	lsls	r2, r3, #5
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	4413      	add	r3, r2
 8007802:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	68ba      	ldr	r2, [r7, #8]
 800780a:	0151      	lsls	r1, r2, #5
 800780c:	68fa      	ldr	r2, [r7, #12]
 800780e:	440a      	add	r2, r1
 8007810:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007814:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007818:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	791b      	ldrb	r3, [r3, #4]
 800781e:	2b03      	cmp	r3, #3
 8007820:	d003      	beq.n	800782a <USB_EPClearStall+0x9e>
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	791b      	ldrb	r3, [r3, #4]
 8007826:	2b02      	cmp	r3, #2
 8007828:	d10f      	bne.n	800784a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	015a      	lsls	r2, r3, #5
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	4413      	add	r3, r2
 8007832:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	68ba      	ldr	r2, [r7, #8]
 800783a:	0151      	lsls	r1, r2, #5
 800783c:	68fa      	ldr	r2, [r7, #12]
 800783e:	440a      	add	r2, r1
 8007840:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007844:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007848:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800784a:	2300      	movs	r3, #0
}
 800784c:	4618      	mov	r0, r3
 800784e:	3714      	adds	r7, #20
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007858:	b480      	push	{r7}
 800785a:	b085      	sub	sp, #20
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
 8007860:	460b      	mov	r3, r1
 8007862:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	68fa      	ldr	r2, [r7, #12]
 8007872:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007876:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800787a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007882:	681a      	ldr	r2, [r3, #0]
 8007884:	78fb      	ldrb	r3, [r7, #3]
 8007886:	011b      	lsls	r3, r3, #4
 8007888:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800788c:	68f9      	ldr	r1, [r7, #12]
 800788e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007892:	4313      	orrs	r3, r2
 8007894:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007896:	2300      	movs	r3, #0
}
 8007898:	4618      	mov	r0, r3
 800789a:	3714      	adds	r7, #20
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr

080078a4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b085      	sub	sp, #20
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	68fa      	ldr	r2, [r7, #12]
 80078ba:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80078be:	f023 0303 	bic.w	r3, r3, #3
 80078c2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	68fa      	ldr	r2, [r7, #12]
 80078ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80078d2:	f023 0302 	bic.w	r3, r3, #2
 80078d6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80078d8:	2300      	movs	r3, #0
}
 80078da:	4618      	mov	r0, r3
 80078dc:	3714      	adds	r7, #20
 80078de:	46bd      	mov	sp, r7
 80078e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e4:	4770      	bx	lr

080078e6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80078e6:	b480      	push	{r7}
 80078e8:	b085      	sub	sp, #20
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	68fa      	ldr	r2, [r7, #12]
 80078fc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007900:	f023 0303 	bic.w	r3, r3, #3
 8007904:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800790c:	685b      	ldr	r3, [r3, #4]
 800790e:	68fa      	ldr	r2, [r7, #12]
 8007910:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007914:	f043 0302 	orr.w	r3, r3, #2
 8007918:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800791a:	2300      	movs	r3, #0
}
 800791c:	4618      	mov	r0, r3
 800791e:	3714      	adds	r7, #20
 8007920:	46bd      	mov	sp, r7
 8007922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007926:	4770      	bx	lr

08007928 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007928:	b480      	push	{r7}
 800792a:	b085      	sub	sp, #20
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	695b      	ldr	r3, [r3, #20]
 8007934:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	699b      	ldr	r3, [r3, #24]
 800793a:	68fa      	ldr	r2, [r7, #12]
 800793c:	4013      	ands	r3, r2
 800793e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007940:	68fb      	ldr	r3, [r7, #12]
}
 8007942:	4618      	mov	r0, r3
 8007944:	3714      	adds	r7, #20
 8007946:	46bd      	mov	sp, r7
 8007948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794c:	4770      	bx	lr

0800794e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800794e:	b480      	push	{r7}
 8007950:	b085      	sub	sp, #20
 8007952:	af00      	add	r7, sp, #0
 8007954:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007960:	699b      	ldr	r3, [r3, #24]
 8007962:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800796a:	69db      	ldr	r3, [r3, #28]
 800796c:	68ba      	ldr	r2, [r7, #8]
 800796e:	4013      	ands	r3, r2
 8007970:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	0c1b      	lsrs	r3, r3, #16
}
 8007976:	4618      	mov	r0, r3
 8007978:	3714      	adds	r7, #20
 800797a:	46bd      	mov	sp, r7
 800797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007980:	4770      	bx	lr

08007982 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007982:	b480      	push	{r7}
 8007984:	b085      	sub	sp, #20
 8007986:	af00      	add	r7, sp, #0
 8007988:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007994:	699b      	ldr	r3, [r3, #24]
 8007996:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800799e:	69db      	ldr	r3, [r3, #28]
 80079a0:	68ba      	ldr	r2, [r7, #8]
 80079a2:	4013      	ands	r3, r2
 80079a4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	b29b      	uxth	r3, r3
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3714      	adds	r7, #20
 80079ae:	46bd      	mov	sp, r7
 80079b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b4:	4770      	bx	lr

080079b6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80079b6:	b480      	push	{r7}
 80079b8:	b085      	sub	sp, #20
 80079ba:	af00      	add	r7, sp, #0
 80079bc:	6078      	str	r0, [r7, #4]
 80079be:	460b      	mov	r3, r1
 80079c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80079c6:	78fb      	ldrb	r3, [r7, #3]
 80079c8:	015a      	lsls	r2, r3, #5
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	4413      	add	r3, r2
 80079ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079d2:	689b      	ldr	r3, [r3, #8]
 80079d4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079dc:	695b      	ldr	r3, [r3, #20]
 80079de:	68ba      	ldr	r2, [r7, #8]
 80079e0:	4013      	ands	r3, r2
 80079e2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80079e4:	68bb      	ldr	r3, [r7, #8]
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3714      	adds	r7, #20
 80079ea:	46bd      	mov	sp, r7
 80079ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f0:	4770      	bx	lr

080079f2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80079f2:	b480      	push	{r7}
 80079f4:	b087      	sub	sp, #28
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	6078      	str	r0, [r7, #4]
 80079fa:	460b      	mov	r3, r1
 80079fc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007a02:	697b      	ldr	r3, [r7, #20]
 8007a04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a08:	691b      	ldr	r3, [r3, #16]
 8007a0a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a14:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007a16:	78fb      	ldrb	r3, [r7, #3]
 8007a18:	f003 030f 	and.w	r3, r3, #15
 8007a1c:	68fa      	ldr	r2, [r7, #12]
 8007a1e:	fa22 f303 	lsr.w	r3, r2, r3
 8007a22:	01db      	lsls	r3, r3, #7
 8007a24:	b2db      	uxtb	r3, r3
 8007a26:	693a      	ldr	r2, [r7, #16]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007a2c:	78fb      	ldrb	r3, [r7, #3]
 8007a2e:	015a      	lsls	r2, r3, #5
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	4413      	add	r3, r2
 8007a34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a38:	689b      	ldr	r3, [r3, #8]
 8007a3a:	693a      	ldr	r2, [r7, #16]
 8007a3c:	4013      	ands	r3, r2
 8007a3e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007a40:	68bb      	ldr	r3, [r7, #8]
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	371c      	adds	r7, #28
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr

08007a4e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007a4e:	b480      	push	{r7}
 8007a50:	b083      	sub	sp, #12
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	695b      	ldr	r3, [r3, #20]
 8007a5a:	f003 0301 	and.w	r3, r3, #1
}
 8007a5e:	4618      	mov	r0, r3
 8007a60:	370c      	adds	r7, #12
 8007a62:	46bd      	mov	sp, r7
 8007a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a68:	4770      	bx	lr

08007a6a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007a6a:	b480      	push	{r7}
 8007a6c:	b085      	sub	sp, #20
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	68fa      	ldr	r2, [r7, #12]
 8007a80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a84:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007a88:	f023 0307 	bic.w	r3, r3, #7
 8007a8c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	68fa      	ldr	r2, [r7, #12]
 8007a98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007a9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007aa0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007aa2:	2300      	movs	r3, #0
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3714      	adds	r7, #20
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr

08007ab0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b087      	sub	sp, #28
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	60f8      	str	r0, [r7, #12]
 8007ab8:	460b      	mov	r3, r1
 8007aba:	607a      	str	r2, [r7, #4]
 8007abc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	333c      	adds	r3, #60	@ 0x3c
 8007ac6:	3304      	adds	r3, #4
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	4a26      	ldr	r2, [pc, #152]	@ (8007b68 <USB_EP0_OutStart+0xb8>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d90a      	bls.n	8007aea <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ae0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ae4:	d101      	bne.n	8007aea <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	e037      	b.n	8007b5a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007af0:	461a      	mov	r2, r3
 8007af2:	2300      	movs	r3, #0
 8007af4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007afc:	691b      	ldr	r3, [r3, #16]
 8007afe:	697a      	ldr	r2, [r7, #20]
 8007b00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b04:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007b08:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b10:	691b      	ldr	r3, [r3, #16]
 8007b12:	697a      	ldr	r2, [r7, #20]
 8007b14:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b18:	f043 0318 	orr.w	r3, r3, #24
 8007b1c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b24:	691b      	ldr	r3, [r3, #16]
 8007b26:	697a      	ldr	r2, [r7, #20]
 8007b28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b2c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007b30:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007b32:	7afb      	ldrb	r3, [r7, #11]
 8007b34:	2b01      	cmp	r3, #1
 8007b36:	d10f      	bne.n	8007b58 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b3e:	461a      	mov	r2, r3
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	697a      	ldr	r2, [r7, #20]
 8007b4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b52:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007b56:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007b58:	2300      	movs	r3, #0
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	371c      	adds	r7, #28
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b64:	4770      	bx	lr
 8007b66:	bf00      	nop
 8007b68:	4f54300a 	.word	0x4f54300a

08007b6c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b085      	sub	sp, #20
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b74:	2300      	movs	r3, #0
 8007b76:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	3301      	adds	r3, #1
 8007b7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b84:	d901      	bls.n	8007b8a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007b86:	2303      	movs	r3, #3
 8007b88:	e022      	b.n	8007bd0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	691b      	ldr	r3, [r3, #16]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	daf2      	bge.n	8007b78 <USB_CoreReset+0xc>

  count = 10U;
 8007b92:	230a      	movs	r3, #10
 8007b94:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007b96:	e002      	b.n	8007b9e <USB_CoreReset+0x32>
  {
    count--;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	3b01      	subs	r3, #1
 8007b9c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d1f9      	bne.n	8007b98 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	691b      	ldr	r3, [r3, #16]
 8007ba8:	f043 0201 	orr.w	r2, r3, #1
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	3301      	adds	r3, #1
 8007bb4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007bbc:	d901      	bls.n	8007bc2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007bbe:	2303      	movs	r3, #3
 8007bc0:	e006      	b.n	8007bd0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	691b      	ldr	r3, [r3, #16]
 8007bc6:	f003 0301 	and.w	r3, r3, #1
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d0f0      	beq.n	8007bb0 <USB_CoreReset+0x44>

  return HAL_OK;
 8007bce:	2300      	movs	r3, #0
}
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	3714      	adds	r7, #20
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr

08007bdc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b084      	sub	sp, #16
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
 8007be4:	460b      	mov	r3, r1
 8007be6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007be8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007bec:	f005 faa8 	bl	800d140 <USBD_static_malloc>
 8007bf0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d109      	bne.n	8007c0c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	32b0      	adds	r2, #176	@ 0xb0
 8007c02:	2100      	movs	r1, #0
 8007c04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007c08:	2302      	movs	r3, #2
 8007c0a:	e0d4      	b.n	8007db6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007c0c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8007c10:	2100      	movs	r1, #0
 8007c12:	68f8      	ldr	r0, [r7, #12]
 8007c14:	f005 fad8 	bl	800d1c8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	32b0      	adds	r2, #176	@ 0xb0
 8007c22:	68f9      	ldr	r1, [r7, #12]
 8007c24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	32b0      	adds	r2, #176	@ 0xb0
 8007c32:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	7c1b      	ldrb	r3, [r3, #16]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d138      	bne.n	8007cb6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007c44:	4b5e      	ldr	r3, [pc, #376]	@ (8007dc0 <USBD_CDC_Init+0x1e4>)
 8007c46:	7819      	ldrb	r1, [r3, #0]
 8007c48:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007c4c:	2202      	movs	r2, #2
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f005 f953 	bl	800cefa <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007c54:	4b5a      	ldr	r3, [pc, #360]	@ (8007dc0 <USBD_CDC_Init+0x1e4>)
 8007c56:	781b      	ldrb	r3, [r3, #0]
 8007c58:	f003 020f 	and.w	r2, r3, #15
 8007c5c:	6879      	ldr	r1, [r7, #4]
 8007c5e:	4613      	mov	r3, r2
 8007c60:	009b      	lsls	r3, r3, #2
 8007c62:	4413      	add	r3, r2
 8007c64:	009b      	lsls	r3, r3, #2
 8007c66:	440b      	add	r3, r1
 8007c68:	3323      	adds	r3, #35	@ 0x23
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007c6e:	4b55      	ldr	r3, [pc, #340]	@ (8007dc4 <USBD_CDC_Init+0x1e8>)
 8007c70:	7819      	ldrb	r1, [r3, #0]
 8007c72:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007c76:	2202      	movs	r2, #2
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f005 f93e 	bl	800cefa <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007c7e:	4b51      	ldr	r3, [pc, #324]	@ (8007dc4 <USBD_CDC_Init+0x1e8>)
 8007c80:	781b      	ldrb	r3, [r3, #0]
 8007c82:	f003 020f 	and.w	r2, r3, #15
 8007c86:	6879      	ldr	r1, [r7, #4]
 8007c88:	4613      	mov	r3, r2
 8007c8a:	009b      	lsls	r3, r3, #2
 8007c8c:	4413      	add	r3, r2
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	440b      	add	r3, r1
 8007c92:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007c96:	2201      	movs	r2, #1
 8007c98:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007c9a:	4b4b      	ldr	r3, [pc, #300]	@ (8007dc8 <USBD_CDC_Init+0x1ec>)
 8007c9c:	781b      	ldrb	r3, [r3, #0]
 8007c9e:	f003 020f 	and.w	r2, r3, #15
 8007ca2:	6879      	ldr	r1, [r7, #4]
 8007ca4:	4613      	mov	r3, r2
 8007ca6:	009b      	lsls	r3, r3, #2
 8007ca8:	4413      	add	r3, r2
 8007caa:	009b      	lsls	r3, r3, #2
 8007cac:	440b      	add	r3, r1
 8007cae:	331c      	adds	r3, #28
 8007cb0:	2210      	movs	r2, #16
 8007cb2:	601a      	str	r2, [r3, #0]
 8007cb4:	e035      	b.n	8007d22 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007cb6:	4b42      	ldr	r3, [pc, #264]	@ (8007dc0 <USBD_CDC_Init+0x1e4>)
 8007cb8:	7819      	ldrb	r1, [r3, #0]
 8007cba:	2340      	movs	r3, #64	@ 0x40
 8007cbc:	2202      	movs	r2, #2
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f005 f91b 	bl	800cefa <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007cc4:	4b3e      	ldr	r3, [pc, #248]	@ (8007dc0 <USBD_CDC_Init+0x1e4>)
 8007cc6:	781b      	ldrb	r3, [r3, #0]
 8007cc8:	f003 020f 	and.w	r2, r3, #15
 8007ccc:	6879      	ldr	r1, [r7, #4]
 8007cce:	4613      	mov	r3, r2
 8007cd0:	009b      	lsls	r3, r3, #2
 8007cd2:	4413      	add	r3, r2
 8007cd4:	009b      	lsls	r3, r3, #2
 8007cd6:	440b      	add	r3, r1
 8007cd8:	3323      	adds	r3, #35	@ 0x23
 8007cda:	2201      	movs	r2, #1
 8007cdc:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007cde:	4b39      	ldr	r3, [pc, #228]	@ (8007dc4 <USBD_CDC_Init+0x1e8>)
 8007ce0:	7819      	ldrb	r1, [r3, #0]
 8007ce2:	2340      	movs	r3, #64	@ 0x40
 8007ce4:	2202      	movs	r2, #2
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f005 f907 	bl	800cefa <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007cec:	4b35      	ldr	r3, [pc, #212]	@ (8007dc4 <USBD_CDC_Init+0x1e8>)
 8007cee:	781b      	ldrb	r3, [r3, #0]
 8007cf0:	f003 020f 	and.w	r2, r3, #15
 8007cf4:	6879      	ldr	r1, [r7, #4]
 8007cf6:	4613      	mov	r3, r2
 8007cf8:	009b      	lsls	r3, r3, #2
 8007cfa:	4413      	add	r3, r2
 8007cfc:	009b      	lsls	r3, r3, #2
 8007cfe:	440b      	add	r3, r1
 8007d00:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007d04:	2201      	movs	r2, #1
 8007d06:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007d08:	4b2f      	ldr	r3, [pc, #188]	@ (8007dc8 <USBD_CDC_Init+0x1ec>)
 8007d0a:	781b      	ldrb	r3, [r3, #0]
 8007d0c:	f003 020f 	and.w	r2, r3, #15
 8007d10:	6879      	ldr	r1, [r7, #4]
 8007d12:	4613      	mov	r3, r2
 8007d14:	009b      	lsls	r3, r3, #2
 8007d16:	4413      	add	r3, r2
 8007d18:	009b      	lsls	r3, r3, #2
 8007d1a:	440b      	add	r3, r1
 8007d1c:	331c      	adds	r3, #28
 8007d1e:	2210      	movs	r2, #16
 8007d20:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007d22:	4b29      	ldr	r3, [pc, #164]	@ (8007dc8 <USBD_CDC_Init+0x1ec>)
 8007d24:	7819      	ldrb	r1, [r3, #0]
 8007d26:	2308      	movs	r3, #8
 8007d28:	2203      	movs	r2, #3
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f005 f8e5 	bl	800cefa <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007d30:	4b25      	ldr	r3, [pc, #148]	@ (8007dc8 <USBD_CDC_Init+0x1ec>)
 8007d32:	781b      	ldrb	r3, [r3, #0]
 8007d34:	f003 020f 	and.w	r2, r3, #15
 8007d38:	6879      	ldr	r1, [r7, #4]
 8007d3a:	4613      	mov	r3, r2
 8007d3c:	009b      	lsls	r3, r3, #2
 8007d3e:	4413      	add	r3, r2
 8007d40:	009b      	lsls	r3, r3, #2
 8007d42:	440b      	add	r3, r1
 8007d44:	3323      	adds	r3, #35	@ 0x23
 8007d46:	2201      	movs	r2, #1
 8007d48:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d58:	687a      	ldr	r2, [r7, #4]
 8007d5a:	33b0      	adds	r3, #176	@ 0xb0
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	4413      	add	r3, r2
 8007d60:	685b      	ldr	r3, [r3, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2200      	movs	r2, #0
 8007d72:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d101      	bne.n	8007d84 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007d80:	2302      	movs	r3, #2
 8007d82:	e018      	b.n	8007db6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	7c1b      	ldrb	r3, [r3, #16]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d10a      	bne.n	8007da2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007d8c:	4b0d      	ldr	r3, [pc, #52]	@ (8007dc4 <USBD_CDC_Init+0x1e8>)
 8007d8e:	7819      	ldrb	r1, [r3, #0]
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007d96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f005 f99c 	bl	800d0d8 <USBD_LL_PrepareReceive>
 8007da0:	e008      	b.n	8007db4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007da2:	4b08      	ldr	r3, [pc, #32]	@ (8007dc4 <USBD_CDC_Init+0x1e8>)
 8007da4:	7819      	ldrb	r1, [r3, #0]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007dac:	2340      	movs	r3, #64	@ 0x40
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f005 f992 	bl	800d0d8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007db4:	2300      	movs	r3, #0
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	3710      	adds	r7, #16
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	bd80      	pop	{r7, pc}
 8007dbe:	bf00      	nop
 8007dc0:	20000093 	.word	0x20000093
 8007dc4:	20000094 	.word	0x20000094
 8007dc8:	20000095 	.word	0x20000095

08007dcc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b082      	sub	sp, #8
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	460b      	mov	r3, r1
 8007dd6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007dd8:	4b3a      	ldr	r3, [pc, #232]	@ (8007ec4 <USBD_CDC_DeInit+0xf8>)
 8007dda:	781b      	ldrb	r3, [r3, #0]
 8007ddc:	4619      	mov	r1, r3
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f005 f8b1 	bl	800cf46 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007de4:	4b37      	ldr	r3, [pc, #220]	@ (8007ec4 <USBD_CDC_DeInit+0xf8>)
 8007de6:	781b      	ldrb	r3, [r3, #0]
 8007de8:	f003 020f 	and.w	r2, r3, #15
 8007dec:	6879      	ldr	r1, [r7, #4]
 8007dee:	4613      	mov	r3, r2
 8007df0:	009b      	lsls	r3, r3, #2
 8007df2:	4413      	add	r3, r2
 8007df4:	009b      	lsls	r3, r3, #2
 8007df6:	440b      	add	r3, r1
 8007df8:	3323      	adds	r3, #35	@ 0x23
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007dfe:	4b32      	ldr	r3, [pc, #200]	@ (8007ec8 <USBD_CDC_DeInit+0xfc>)
 8007e00:	781b      	ldrb	r3, [r3, #0]
 8007e02:	4619      	mov	r1, r3
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f005 f89e 	bl	800cf46 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007e0a:	4b2f      	ldr	r3, [pc, #188]	@ (8007ec8 <USBD_CDC_DeInit+0xfc>)
 8007e0c:	781b      	ldrb	r3, [r3, #0]
 8007e0e:	f003 020f 	and.w	r2, r3, #15
 8007e12:	6879      	ldr	r1, [r7, #4]
 8007e14:	4613      	mov	r3, r2
 8007e16:	009b      	lsls	r3, r3, #2
 8007e18:	4413      	add	r3, r2
 8007e1a:	009b      	lsls	r3, r3, #2
 8007e1c:	440b      	add	r3, r1
 8007e1e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007e22:	2200      	movs	r2, #0
 8007e24:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007e26:	4b29      	ldr	r3, [pc, #164]	@ (8007ecc <USBD_CDC_DeInit+0x100>)
 8007e28:	781b      	ldrb	r3, [r3, #0]
 8007e2a:	4619      	mov	r1, r3
 8007e2c:	6878      	ldr	r0, [r7, #4]
 8007e2e:	f005 f88a 	bl	800cf46 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007e32:	4b26      	ldr	r3, [pc, #152]	@ (8007ecc <USBD_CDC_DeInit+0x100>)
 8007e34:	781b      	ldrb	r3, [r3, #0]
 8007e36:	f003 020f 	and.w	r2, r3, #15
 8007e3a:	6879      	ldr	r1, [r7, #4]
 8007e3c:	4613      	mov	r3, r2
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	4413      	add	r3, r2
 8007e42:	009b      	lsls	r3, r3, #2
 8007e44:	440b      	add	r3, r1
 8007e46:	3323      	adds	r3, #35	@ 0x23
 8007e48:	2200      	movs	r2, #0
 8007e4a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007e4c:	4b1f      	ldr	r3, [pc, #124]	@ (8007ecc <USBD_CDC_DeInit+0x100>)
 8007e4e:	781b      	ldrb	r3, [r3, #0]
 8007e50:	f003 020f 	and.w	r2, r3, #15
 8007e54:	6879      	ldr	r1, [r7, #4]
 8007e56:	4613      	mov	r3, r2
 8007e58:	009b      	lsls	r3, r3, #2
 8007e5a:	4413      	add	r3, r2
 8007e5c:	009b      	lsls	r3, r3, #2
 8007e5e:	440b      	add	r3, r1
 8007e60:	331c      	adds	r3, #28
 8007e62:	2200      	movs	r2, #0
 8007e64:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	32b0      	adds	r2, #176	@ 0xb0
 8007e70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d01f      	beq.n	8007eb8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007e7e:	687a      	ldr	r2, [r7, #4]
 8007e80:	33b0      	adds	r3, #176	@ 0xb0
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	4413      	add	r3, r2
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	685b      	ldr	r3, [r3, #4]
 8007e8a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	32b0      	adds	r2, #176	@ 0xb0
 8007e96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f005 f95e 	bl	800d15c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	32b0      	adds	r2, #176	@ 0xb0
 8007eaa:	2100      	movs	r1, #0
 8007eac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007eb8:	2300      	movs	r3, #0
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3708      	adds	r7, #8
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	20000093 	.word	0x20000093
 8007ec8:	20000094 	.word	0x20000094
 8007ecc:	20000095 	.word	0x20000095

08007ed0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b086      	sub	sp, #24
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
 8007ed8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	32b0      	adds	r2, #176	@ 0xb0
 8007ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ee8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007eea:	2300      	movs	r3, #0
 8007eec:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d101      	bne.n	8007f00 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007efc:	2303      	movs	r3, #3
 8007efe:	e0bf      	b.n	8008080 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	781b      	ldrb	r3, [r3, #0]
 8007f04:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d050      	beq.n	8007fae <USBD_CDC_Setup+0xde>
 8007f0c:	2b20      	cmp	r3, #32
 8007f0e:	f040 80af 	bne.w	8008070 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	88db      	ldrh	r3, [r3, #6]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d03a      	beq.n	8007f90 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	781b      	ldrb	r3, [r3, #0]
 8007f1e:	b25b      	sxtb	r3, r3
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	da1b      	bge.n	8007f5c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007f2a:	687a      	ldr	r2, [r7, #4]
 8007f2c:	33b0      	adds	r3, #176	@ 0xb0
 8007f2e:	009b      	lsls	r3, r3, #2
 8007f30:	4413      	add	r3, r2
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	689b      	ldr	r3, [r3, #8]
 8007f36:	683a      	ldr	r2, [r7, #0]
 8007f38:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007f3a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007f3c:	683a      	ldr	r2, [r7, #0]
 8007f3e:	88d2      	ldrh	r2, [r2, #6]
 8007f40:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	88db      	ldrh	r3, [r3, #6]
 8007f46:	2b07      	cmp	r3, #7
 8007f48:	bf28      	it	cs
 8007f4a:	2307      	movcs	r3, #7
 8007f4c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	89fa      	ldrh	r2, [r7, #14]
 8007f52:	4619      	mov	r1, r3
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f001 fda9 	bl	8009aac <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007f5a:	e090      	b.n	800807e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	785a      	ldrb	r2, [r3, #1]
 8007f60:	693b      	ldr	r3, [r7, #16]
 8007f62:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	88db      	ldrh	r3, [r3, #6]
 8007f6a:	2b3f      	cmp	r3, #63	@ 0x3f
 8007f6c:	d803      	bhi.n	8007f76 <USBD_CDC_Setup+0xa6>
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	88db      	ldrh	r3, [r3, #6]
 8007f72:	b2da      	uxtb	r2, r3
 8007f74:	e000      	b.n	8007f78 <USBD_CDC_Setup+0xa8>
 8007f76:	2240      	movs	r2, #64	@ 0x40
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007f7e:	6939      	ldr	r1, [r7, #16]
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007f86:	461a      	mov	r2, r3
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f001 fdbe 	bl	8009b0a <USBD_CtlPrepareRx>
      break;
 8007f8e:	e076      	b.n	800807e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007f96:	687a      	ldr	r2, [r7, #4]
 8007f98:	33b0      	adds	r3, #176	@ 0xb0
 8007f9a:	009b      	lsls	r3, r3, #2
 8007f9c:	4413      	add	r3, r2
 8007f9e:	685b      	ldr	r3, [r3, #4]
 8007fa0:	689b      	ldr	r3, [r3, #8]
 8007fa2:	683a      	ldr	r2, [r7, #0]
 8007fa4:	7850      	ldrb	r0, [r2, #1]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	6839      	ldr	r1, [r7, #0]
 8007faa:	4798      	blx	r3
      break;
 8007fac:	e067      	b.n	800807e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	785b      	ldrb	r3, [r3, #1]
 8007fb2:	2b0b      	cmp	r3, #11
 8007fb4:	d851      	bhi.n	800805a <USBD_CDC_Setup+0x18a>
 8007fb6:	a201      	add	r2, pc, #4	@ (adr r2, 8007fbc <USBD_CDC_Setup+0xec>)
 8007fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fbc:	08007fed 	.word	0x08007fed
 8007fc0:	08008069 	.word	0x08008069
 8007fc4:	0800805b 	.word	0x0800805b
 8007fc8:	0800805b 	.word	0x0800805b
 8007fcc:	0800805b 	.word	0x0800805b
 8007fd0:	0800805b 	.word	0x0800805b
 8007fd4:	0800805b 	.word	0x0800805b
 8007fd8:	0800805b 	.word	0x0800805b
 8007fdc:	0800805b 	.word	0x0800805b
 8007fe0:	0800805b 	.word	0x0800805b
 8007fe4:	08008017 	.word	0x08008017
 8007fe8:	08008041 	.word	0x08008041
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	2b03      	cmp	r3, #3
 8007ff6:	d107      	bne.n	8008008 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007ff8:	f107 030a 	add.w	r3, r7, #10
 8007ffc:	2202      	movs	r2, #2
 8007ffe:	4619      	mov	r1, r3
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f001 fd53 	bl	8009aac <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008006:	e032      	b.n	800806e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008008:	6839      	ldr	r1, [r7, #0]
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f001 fcd1 	bl	80099b2 <USBD_CtlError>
            ret = USBD_FAIL;
 8008010:	2303      	movs	r3, #3
 8008012:	75fb      	strb	r3, [r7, #23]
          break;
 8008014:	e02b      	b.n	800806e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800801c:	b2db      	uxtb	r3, r3
 800801e:	2b03      	cmp	r3, #3
 8008020:	d107      	bne.n	8008032 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008022:	f107 030d 	add.w	r3, r7, #13
 8008026:	2201      	movs	r2, #1
 8008028:	4619      	mov	r1, r3
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f001 fd3e 	bl	8009aac <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008030:	e01d      	b.n	800806e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008032:	6839      	ldr	r1, [r7, #0]
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f001 fcbc 	bl	80099b2 <USBD_CtlError>
            ret = USBD_FAIL;
 800803a:	2303      	movs	r3, #3
 800803c:	75fb      	strb	r3, [r7, #23]
          break;
 800803e:	e016      	b.n	800806e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008046:	b2db      	uxtb	r3, r3
 8008048:	2b03      	cmp	r3, #3
 800804a:	d00f      	beq.n	800806c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800804c:	6839      	ldr	r1, [r7, #0]
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f001 fcaf 	bl	80099b2 <USBD_CtlError>
            ret = USBD_FAIL;
 8008054:	2303      	movs	r3, #3
 8008056:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008058:	e008      	b.n	800806c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800805a:	6839      	ldr	r1, [r7, #0]
 800805c:	6878      	ldr	r0, [r7, #4]
 800805e:	f001 fca8 	bl	80099b2 <USBD_CtlError>
          ret = USBD_FAIL;
 8008062:	2303      	movs	r3, #3
 8008064:	75fb      	strb	r3, [r7, #23]
          break;
 8008066:	e002      	b.n	800806e <USBD_CDC_Setup+0x19e>
          break;
 8008068:	bf00      	nop
 800806a:	e008      	b.n	800807e <USBD_CDC_Setup+0x1ae>
          break;
 800806c:	bf00      	nop
      }
      break;
 800806e:	e006      	b.n	800807e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008070:	6839      	ldr	r1, [r7, #0]
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f001 fc9d 	bl	80099b2 <USBD_CtlError>
      ret = USBD_FAIL;
 8008078:	2303      	movs	r3, #3
 800807a:	75fb      	strb	r3, [r7, #23]
      break;
 800807c:	bf00      	nop
  }

  return (uint8_t)ret;
 800807e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008080:	4618      	mov	r0, r3
 8008082:	3718      	adds	r7, #24
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}

08008088 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b084      	sub	sp, #16
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
 8008090:	460b      	mov	r3, r1
 8008092:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800809a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	32b0      	adds	r2, #176	@ 0xb0
 80080a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d101      	bne.n	80080b2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80080ae:	2303      	movs	r3, #3
 80080b0:	e065      	b.n	800817e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	32b0      	adds	r2, #176	@ 0xb0
 80080bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080c0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80080c2:	78fb      	ldrb	r3, [r7, #3]
 80080c4:	f003 020f 	and.w	r2, r3, #15
 80080c8:	6879      	ldr	r1, [r7, #4]
 80080ca:	4613      	mov	r3, r2
 80080cc:	009b      	lsls	r3, r3, #2
 80080ce:	4413      	add	r3, r2
 80080d0:	009b      	lsls	r3, r3, #2
 80080d2:	440b      	add	r3, r1
 80080d4:	3314      	adds	r3, #20
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d02f      	beq.n	800813c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80080dc:	78fb      	ldrb	r3, [r7, #3]
 80080de:	f003 020f 	and.w	r2, r3, #15
 80080e2:	6879      	ldr	r1, [r7, #4]
 80080e4:	4613      	mov	r3, r2
 80080e6:	009b      	lsls	r3, r3, #2
 80080e8:	4413      	add	r3, r2
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	440b      	add	r3, r1
 80080ee:	3314      	adds	r3, #20
 80080f0:	681a      	ldr	r2, [r3, #0]
 80080f2:	78fb      	ldrb	r3, [r7, #3]
 80080f4:	f003 010f 	and.w	r1, r3, #15
 80080f8:	68f8      	ldr	r0, [r7, #12]
 80080fa:	460b      	mov	r3, r1
 80080fc:	00db      	lsls	r3, r3, #3
 80080fe:	440b      	add	r3, r1
 8008100:	009b      	lsls	r3, r3, #2
 8008102:	4403      	add	r3, r0
 8008104:	331c      	adds	r3, #28
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	fbb2 f1f3 	udiv	r1, r2, r3
 800810c:	fb01 f303 	mul.w	r3, r1, r3
 8008110:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008112:	2b00      	cmp	r3, #0
 8008114:	d112      	bne.n	800813c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008116:	78fb      	ldrb	r3, [r7, #3]
 8008118:	f003 020f 	and.w	r2, r3, #15
 800811c:	6879      	ldr	r1, [r7, #4]
 800811e:	4613      	mov	r3, r2
 8008120:	009b      	lsls	r3, r3, #2
 8008122:	4413      	add	r3, r2
 8008124:	009b      	lsls	r3, r3, #2
 8008126:	440b      	add	r3, r1
 8008128:	3314      	adds	r3, #20
 800812a:	2200      	movs	r2, #0
 800812c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800812e:	78f9      	ldrb	r1, [r7, #3]
 8008130:	2300      	movs	r3, #0
 8008132:	2200      	movs	r2, #0
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	f004 ffae 	bl	800d096 <USBD_LL_Transmit>
 800813a:	e01f      	b.n	800817c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	2200      	movs	r2, #0
 8008140:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800814a:	687a      	ldr	r2, [r7, #4]
 800814c:	33b0      	adds	r3, #176	@ 0xb0
 800814e:	009b      	lsls	r3, r3, #2
 8008150:	4413      	add	r3, r2
 8008152:	685b      	ldr	r3, [r3, #4]
 8008154:	691b      	ldr	r3, [r3, #16]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d010      	beq.n	800817c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008160:	687a      	ldr	r2, [r7, #4]
 8008162:	33b0      	adds	r3, #176	@ 0xb0
 8008164:	009b      	lsls	r3, r3, #2
 8008166:	4413      	add	r3, r2
 8008168:	685b      	ldr	r3, [r3, #4]
 800816a:	691b      	ldr	r3, [r3, #16]
 800816c:	68ba      	ldr	r2, [r7, #8]
 800816e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008172:	68ba      	ldr	r2, [r7, #8]
 8008174:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008178:	78fa      	ldrb	r2, [r7, #3]
 800817a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800817c:	2300      	movs	r3, #0
}
 800817e:	4618      	mov	r0, r3
 8008180:	3710      	adds	r7, #16
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}

08008186 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008186:	b580      	push	{r7, lr}
 8008188:	b084      	sub	sp, #16
 800818a:	af00      	add	r7, sp, #0
 800818c:	6078      	str	r0, [r7, #4]
 800818e:	460b      	mov	r3, r1
 8008190:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	32b0      	adds	r2, #176	@ 0xb0
 800819c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081a0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	32b0      	adds	r2, #176	@ 0xb0
 80081ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d101      	bne.n	80081b8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80081b4:	2303      	movs	r3, #3
 80081b6:	e01a      	b.n	80081ee <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80081b8:	78fb      	ldrb	r3, [r7, #3]
 80081ba:	4619      	mov	r1, r3
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f004 ffac 	bl	800d11a <USBD_LL_GetRxDataSize>
 80081c2:	4602      	mov	r2, r0
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	33b0      	adds	r3, #176	@ 0xb0
 80081d4:	009b      	lsls	r3, r3, #2
 80081d6:	4413      	add	r3, r2
 80081d8:	685b      	ldr	r3, [r3, #4]
 80081da:	68db      	ldr	r3, [r3, #12]
 80081dc:	68fa      	ldr	r2, [r7, #12]
 80081de:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80081e2:	68fa      	ldr	r2, [r7, #12]
 80081e4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80081e8:	4611      	mov	r1, r2
 80081ea:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80081ec:	2300      	movs	r3, #0
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3710      	adds	r7, #16
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}

080081f6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80081f6:	b580      	push	{r7, lr}
 80081f8:	b084      	sub	sp, #16
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	32b0      	adds	r2, #176	@ 0xb0
 8008208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800820c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d101      	bne.n	8008218 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008214:	2303      	movs	r3, #3
 8008216:	e024      	b.n	8008262 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800821e:	687a      	ldr	r2, [r7, #4]
 8008220:	33b0      	adds	r3, #176	@ 0xb0
 8008222:	009b      	lsls	r3, r3, #2
 8008224:	4413      	add	r3, r2
 8008226:	685b      	ldr	r3, [r3, #4]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d019      	beq.n	8008260 <USBD_CDC_EP0_RxReady+0x6a>
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008232:	2bff      	cmp	r3, #255	@ 0xff
 8008234:	d014      	beq.n	8008260 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800823c:	687a      	ldr	r2, [r7, #4]
 800823e:	33b0      	adds	r3, #176	@ 0xb0
 8008240:	009b      	lsls	r3, r3, #2
 8008242:	4413      	add	r3, r2
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	689b      	ldr	r3, [r3, #8]
 8008248:	68fa      	ldr	r2, [r7, #12]
 800824a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800824e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008250:	68fa      	ldr	r2, [r7, #12]
 8008252:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008256:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	22ff      	movs	r2, #255	@ 0xff
 800825c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008260:	2300      	movs	r3, #0
}
 8008262:	4618      	mov	r0, r3
 8008264:	3710      	adds	r7, #16
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}
	...

0800826c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b086      	sub	sp, #24
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008274:	2182      	movs	r1, #130	@ 0x82
 8008276:	4818      	ldr	r0, [pc, #96]	@ (80082d8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008278:	f000 fd62 	bl	8008d40 <USBD_GetEpDesc>
 800827c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800827e:	2101      	movs	r1, #1
 8008280:	4815      	ldr	r0, [pc, #84]	@ (80082d8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008282:	f000 fd5d 	bl	8008d40 <USBD_GetEpDesc>
 8008286:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008288:	2181      	movs	r1, #129	@ 0x81
 800828a:	4813      	ldr	r0, [pc, #76]	@ (80082d8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800828c:	f000 fd58 	bl	8008d40 <USBD_GetEpDesc>
 8008290:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d002      	beq.n	800829e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	2210      	movs	r2, #16
 800829c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d006      	beq.n	80082b2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	2200      	movs	r2, #0
 80082a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80082ac:	711a      	strb	r2, [r3, #4]
 80082ae:	2200      	movs	r2, #0
 80082b0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d006      	beq.n	80082c6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	2200      	movs	r2, #0
 80082bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80082c0:	711a      	strb	r2, [r3, #4]
 80082c2:	2200      	movs	r2, #0
 80082c4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2243      	movs	r2, #67	@ 0x43
 80082ca:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80082cc:	4b02      	ldr	r3, [pc, #8]	@ (80082d8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	3718      	adds	r7, #24
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
 80082d6:	bf00      	nop
 80082d8:	20000050 	.word	0x20000050

080082dc <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b086      	sub	sp, #24
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80082e4:	2182      	movs	r1, #130	@ 0x82
 80082e6:	4818      	ldr	r0, [pc, #96]	@ (8008348 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80082e8:	f000 fd2a 	bl	8008d40 <USBD_GetEpDesc>
 80082ec:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80082ee:	2101      	movs	r1, #1
 80082f0:	4815      	ldr	r0, [pc, #84]	@ (8008348 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80082f2:	f000 fd25 	bl	8008d40 <USBD_GetEpDesc>
 80082f6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80082f8:	2181      	movs	r1, #129	@ 0x81
 80082fa:	4813      	ldr	r0, [pc, #76]	@ (8008348 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80082fc:	f000 fd20 	bl	8008d40 <USBD_GetEpDesc>
 8008300:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d002      	beq.n	800830e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	2210      	movs	r2, #16
 800830c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800830e:	693b      	ldr	r3, [r7, #16]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d006      	beq.n	8008322 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	2200      	movs	r2, #0
 8008318:	711a      	strb	r2, [r3, #4]
 800831a:	2200      	movs	r2, #0
 800831c:	f042 0202 	orr.w	r2, r2, #2
 8008320:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d006      	beq.n	8008336 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	2200      	movs	r2, #0
 800832c:	711a      	strb	r2, [r3, #4]
 800832e:	2200      	movs	r2, #0
 8008330:	f042 0202 	orr.w	r2, r2, #2
 8008334:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2243      	movs	r2, #67	@ 0x43
 800833a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800833c:	4b02      	ldr	r3, [pc, #8]	@ (8008348 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800833e:	4618      	mov	r0, r3
 8008340:	3718      	adds	r7, #24
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}
 8008346:	bf00      	nop
 8008348:	20000050 	.word	0x20000050

0800834c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b086      	sub	sp, #24
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008354:	2182      	movs	r1, #130	@ 0x82
 8008356:	4818      	ldr	r0, [pc, #96]	@ (80083b8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008358:	f000 fcf2 	bl	8008d40 <USBD_GetEpDesc>
 800835c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800835e:	2101      	movs	r1, #1
 8008360:	4815      	ldr	r0, [pc, #84]	@ (80083b8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008362:	f000 fced 	bl	8008d40 <USBD_GetEpDesc>
 8008366:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008368:	2181      	movs	r1, #129	@ 0x81
 800836a:	4813      	ldr	r0, [pc, #76]	@ (80083b8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800836c:	f000 fce8 	bl	8008d40 <USBD_GetEpDesc>
 8008370:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d002      	beq.n	800837e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008378:	697b      	ldr	r3, [r7, #20]
 800837a:	2210      	movs	r2, #16
 800837c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d006      	beq.n	8008392 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	2200      	movs	r2, #0
 8008388:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800838c:	711a      	strb	r2, [r3, #4]
 800838e:	2200      	movs	r2, #0
 8008390:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d006      	beq.n	80083a6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	2200      	movs	r2, #0
 800839c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80083a0:	711a      	strb	r2, [r3, #4]
 80083a2:	2200      	movs	r2, #0
 80083a4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2243      	movs	r2, #67	@ 0x43
 80083aa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80083ac:	4b02      	ldr	r3, [pc, #8]	@ (80083b8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	3718      	adds	r7, #24
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}
 80083b6:	bf00      	nop
 80083b8:	20000050 	.word	0x20000050

080083bc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80083bc:	b480      	push	{r7}
 80083be:	b083      	sub	sp, #12
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	220a      	movs	r2, #10
 80083c8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80083ca:	4b03      	ldr	r3, [pc, #12]	@ (80083d8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	370c      	adds	r7, #12
 80083d0:	46bd      	mov	sp, r7
 80083d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d6:	4770      	bx	lr
 80083d8:	2000000c 	.word	0x2000000c

080083dc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80083dc:	b480      	push	{r7}
 80083de:	b083      	sub	sp, #12
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
 80083e4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d101      	bne.n	80083f0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80083ec:	2303      	movs	r3, #3
 80083ee:	e009      	b.n	8008404 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80083f6:	687a      	ldr	r2, [r7, #4]
 80083f8:	33b0      	adds	r3, #176	@ 0xb0
 80083fa:	009b      	lsls	r3, r3, #2
 80083fc:	4413      	add	r3, r2
 80083fe:	683a      	ldr	r2, [r7, #0]
 8008400:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008402:	2300      	movs	r3, #0
}
 8008404:	4618      	mov	r0, r3
 8008406:	370c      	adds	r7, #12
 8008408:	46bd      	mov	sp, r7
 800840a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840e:	4770      	bx	lr

08008410 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008410:	b480      	push	{r7}
 8008412:	b087      	sub	sp, #28
 8008414:	af00      	add	r7, sp, #0
 8008416:	60f8      	str	r0, [r7, #12]
 8008418:	60b9      	str	r1, [r7, #8]
 800841a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	32b0      	adds	r2, #176	@ 0xb0
 8008426:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800842a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800842c:	697b      	ldr	r3, [r7, #20]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d101      	bne.n	8008436 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008432:	2303      	movs	r3, #3
 8008434:	e008      	b.n	8008448 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	68ba      	ldr	r2, [r7, #8]
 800843a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800843e:	697b      	ldr	r3, [r7, #20]
 8008440:	687a      	ldr	r2, [r7, #4]
 8008442:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008446:	2300      	movs	r3, #0
}
 8008448:	4618      	mov	r0, r3
 800844a:	371c      	adds	r7, #28
 800844c:	46bd      	mov	sp, r7
 800844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008452:	4770      	bx	lr

08008454 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008454:	b480      	push	{r7}
 8008456:	b085      	sub	sp, #20
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	32b0      	adds	r2, #176	@ 0xb0
 8008468:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800846c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d101      	bne.n	8008478 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008474:	2303      	movs	r3, #3
 8008476:	e004      	b.n	8008482 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	683a      	ldr	r2, [r7, #0]
 800847c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008480:	2300      	movs	r3, #0
}
 8008482:	4618      	mov	r0, r3
 8008484:	3714      	adds	r7, #20
 8008486:	46bd      	mov	sp, r7
 8008488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848c:	4770      	bx	lr
	...

08008490 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008490:	b580      	push	{r7, lr}
 8008492:	b084      	sub	sp, #16
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	32b0      	adds	r2, #176	@ 0xb0
 80084a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084a6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80084a8:	2301      	movs	r3, #1
 80084aa:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80084ac:	68bb      	ldr	r3, [r7, #8]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d101      	bne.n	80084b6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80084b2:	2303      	movs	r3, #3
 80084b4:	e025      	b.n	8008502 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d11f      	bne.n	8008500 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80084c0:	68bb      	ldr	r3, [r7, #8]
 80084c2:	2201      	movs	r2, #1
 80084c4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80084c8:	4b10      	ldr	r3, [pc, #64]	@ (800850c <USBD_CDC_TransmitPacket+0x7c>)
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	f003 020f 	and.w	r2, r3, #15
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	4613      	mov	r3, r2
 80084da:	009b      	lsls	r3, r3, #2
 80084dc:	4413      	add	r3, r2
 80084de:	009b      	lsls	r3, r3, #2
 80084e0:	4403      	add	r3, r0
 80084e2:	3314      	adds	r3, #20
 80084e4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80084e6:	4b09      	ldr	r3, [pc, #36]	@ (800850c <USBD_CDC_TransmitPacket+0x7c>)
 80084e8:	7819      	ldrb	r1, [r3, #0]
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f004 fdcd 	bl	800d096 <USBD_LL_Transmit>

    ret = USBD_OK;
 80084fc:	2300      	movs	r3, #0
 80084fe:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008500:	7bfb      	ldrb	r3, [r7, #15]
}
 8008502:	4618      	mov	r0, r3
 8008504:	3710      	adds	r7, #16
 8008506:	46bd      	mov	sp, r7
 8008508:	bd80      	pop	{r7, pc}
 800850a:	bf00      	nop
 800850c:	20000093 	.word	0x20000093

08008510 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b084      	sub	sp, #16
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	32b0      	adds	r2, #176	@ 0xb0
 8008522:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008526:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	32b0      	adds	r2, #176	@ 0xb0
 8008532:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d101      	bne.n	800853e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800853a:	2303      	movs	r3, #3
 800853c:	e018      	b.n	8008570 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	7c1b      	ldrb	r3, [r3, #16]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d10a      	bne.n	800855c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008546:	4b0c      	ldr	r3, [pc, #48]	@ (8008578 <USBD_CDC_ReceivePacket+0x68>)
 8008548:	7819      	ldrb	r1, [r3, #0]
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008550:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008554:	6878      	ldr	r0, [r7, #4]
 8008556:	f004 fdbf 	bl	800d0d8 <USBD_LL_PrepareReceive>
 800855a:	e008      	b.n	800856e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800855c:	4b06      	ldr	r3, [pc, #24]	@ (8008578 <USBD_CDC_ReceivePacket+0x68>)
 800855e:	7819      	ldrb	r1, [r3, #0]
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008566:	2340      	movs	r3, #64	@ 0x40
 8008568:	6878      	ldr	r0, [r7, #4]
 800856a:	f004 fdb5 	bl	800d0d8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800856e:	2300      	movs	r3, #0
}
 8008570:	4618      	mov	r0, r3
 8008572:	3710      	adds	r7, #16
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}
 8008578:	20000094 	.word	0x20000094

0800857c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b086      	sub	sp, #24
 8008580:	af00      	add	r7, sp, #0
 8008582:	60f8      	str	r0, [r7, #12]
 8008584:	60b9      	str	r1, [r7, #8]
 8008586:	4613      	mov	r3, r2
 8008588:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d101      	bne.n	8008594 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008590:	2303      	movs	r3, #3
 8008592:	e01f      	b.n	80085d4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2200      	movs	r2, #0
 8008598:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2200      	movs	r2, #0
 80085a0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2200      	movs	r2, #0
 80085a8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d003      	beq.n	80085ba <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	68ba      	ldr	r2, [r7, #8]
 80085b6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	2201      	movs	r2, #1
 80085be:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	79fa      	ldrb	r2, [r7, #7]
 80085c6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80085c8:	68f8      	ldr	r0, [r7, #12]
 80085ca:	f004 fc2f 	bl	800ce2c <USBD_LL_Init>
 80085ce:	4603      	mov	r3, r0
 80085d0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80085d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3718      	adds	r7, #24
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}

080085dc <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b084      	sub	sp, #16
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80085e6:	2300      	movs	r3, #0
 80085e8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d101      	bne.n	80085f4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80085f0:	2303      	movs	r3, #3
 80085f2:	e025      	b.n	8008640 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	683a      	ldr	r2, [r7, #0]
 80085f8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	32ae      	adds	r2, #174	@ 0xae
 8008606:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800860a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800860c:	2b00      	cmp	r3, #0
 800860e:	d00f      	beq.n	8008630 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	32ae      	adds	r2, #174	@ 0xae
 800861a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800861e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008620:	f107 020e 	add.w	r2, r7, #14
 8008624:	4610      	mov	r0, r2
 8008626:	4798      	blx	r3
 8008628:	4602      	mov	r2, r0
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008636:	1c5a      	adds	r2, r3, #1
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800863e:	2300      	movs	r3, #0
}
 8008640:	4618      	mov	r0, r3
 8008642:	3710      	adds	r7, #16
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}

08008648 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b082      	sub	sp, #8
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f004 fc37 	bl	800cec4 <USBD_LL_Start>
 8008656:	4603      	mov	r3, r0
}
 8008658:	4618      	mov	r0, r3
 800865a:	3708      	adds	r7, #8
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}

08008660 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008660:	b480      	push	{r7}
 8008662:	b083      	sub	sp, #12
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008668:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800866a:	4618      	mov	r0, r3
 800866c:	370c      	adds	r7, #12
 800866e:	46bd      	mov	sp, r7
 8008670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008674:	4770      	bx	lr

08008676 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008676:	b580      	push	{r7, lr}
 8008678:	b084      	sub	sp, #16
 800867a:	af00      	add	r7, sp, #0
 800867c:	6078      	str	r0, [r7, #4]
 800867e:	460b      	mov	r3, r1
 8008680:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008682:	2300      	movs	r3, #0
 8008684:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800868c:	2b00      	cmp	r3, #0
 800868e:	d009      	beq.n	80086a4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	78fa      	ldrb	r2, [r7, #3]
 800869a:	4611      	mov	r1, r2
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	4798      	blx	r3
 80086a0:	4603      	mov	r3, r0
 80086a2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80086a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	3710      	adds	r7, #16
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bd80      	pop	{r7, pc}

080086ae <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80086ae:	b580      	push	{r7, lr}
 80086b0:	b084      	sub	sp, #16
 80086b2:	af00      	add	r7, sp, #0
 80086b4:	6078      	str	r0, [r7, #4]
 80086b6:	460b      	mov	r3, r1
 80086b8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80086ba:	2300      	movs	r3, #0
 80086bc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086c4:	685b      	ldr	r3, [r3, #4]
 80086c6:	78fa      	ldrb	r2, [r7, #3]
 80086c8:	4611      	mov	r1, r2
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	4798      	blx	r3
 80086ce:	4603      	mov	r3, r0
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d001      	beq.n	80086d8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80086d4:	2303      	movs	r3, #3
 80086d6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80086d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3710      	adds	r7, #16
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}

080086e2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80086e2:	b580      	push	{r7, lr}
 80086e4:	b084      	sub	sp, #16
 80086e6:	af00      	add	r7, sp, #0
 80086e8:	6078      	str	r0, [r7, #4]
 80086ea:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80086f2:	6839      	ldr	r1, [r7, #0]
 80086f4:	4618      	mov	r0, r3
 80086f6:	f001 f922 	bl	800993e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2201      	movs	r2, #1
 80086fe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008708:	461a      	mov	r2, r3
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008716:	f003 031f 	and.w	r3, r3, #31
 800871a:	2b02      	cmp	r3, #2
 800871c:	d01a      	beq.n	8008754 <USBD_LL_SetupStage+0x72>
 800871e:	2b02      	cmp	r3, #2
 8008720:	d822      	bhi.n	8008768 <USBD_LL_SetupStage+0x86>
 8008722:	2b00      	cmp	r3, #0
 8008724:	d002      	beq.n	800872c <USBD_LL_SetupStage+0x4a>
 8008726:	2b01      	cmp	r3, #1
 8008728:	d00a      	beq.n	8008740 <USBD_LL_SetupStage+0x5e>
 800872a:	e01d      	b.n	8008768 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008732:	4619      	mov	r1, r3
 8008734:	6878      	ldr	r0, [r7, #4]
 8008736:	f000 fb77 	bl	8008e28 <USBD_StdDevReq>
 800873a:	4603      	mov	r3, r0
 800873c:	73fb      	strb	r3, [r7, #15]
      break;
 800873e:	e020      	b.n	8008782 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008746:	4619      	mov	r1, r3
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f000 fbdf 	bl	8008f0c <USBD_StdItfReq>
 800874e:	4603      	mov	r3, r0
 8008750:	73fb      	strb	r3, [r7, #15]
      break;
 8008752:	e016      	b.n	8008782 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800875a:	4619      	mov	r1, r3
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	f000 fc41 	bl	8008fe4 <USBD_StdEPReq>
 8008762:	4603      	mov	r3, r0
 8008764:	73fb      	strb	r3, [r7, #15]
      break;
 8008766:	e00c      	b.n	8008782 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800876e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008772:	b2db      	uxtb	r3, r3
 8008774:	4619      	mov	r1, r3
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f004 fc04 	bl	800cf84 <USBD_LL_StallEP>
 800877c:	4603      	mov	r3, r0
 800877e:	73fb      	strb	r3, [r7, #15]
      break;
 8008780:	bf00      	nop
  }

  return ret;
 8008782:	7bfb      	ldrb	r3, [r7, #15]
}
 8008784:	4618      	mov	r0, r3
 8008786:	3710      	adds	r7, #16
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}

0800878c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b086      	sub	sp, #24
 8008790:	af00      	add	r7, sp, #0
 8008792:	60f8      	str	r0, [r7, #12]
 8008794:	460b      	mov	r3, r1
 8008796:	607a      	str	r2, [r7, #4]
 8008798:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800879a:	2300      	movs	r3, #0
 800879c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800879e:	7afb      	ldrb	r3, [r7, #11]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d177      	bne.n	8008894 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80087aa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80087b2:	2b03      	cmp	r3, #3
 80087b4:	f040 80a1 	bne.w	80088fa <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	693a      	ldr	r2, [r7, #16]
 80087be:	8992      	ldrh	r2, [r2, #12]
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d91c      	bls.n	80087fe <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80087c4:	693b      	ldr	r3, [r7, #16]
 80087c6:	685b      	ldr	r3, [r3, #4]
 80087c8:	693a      	ldr	r2, [r7, #16]
 80087ca:	8992      	ldrh	r2, [r2, #12]
 80087cc:	1a9a      	subs	r2, r3, r2
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80087d2:	693b      	ldr	r3, [r7, #16]
 80087d4:	691b      	ldr	r3, [r3, #16]
 80087d6:	693a      	ldr	r2, [r7, #16]
 80087d8:	8992      	ldrh	r2, [r2, #12]
 80087da:	441a      	add	r2, r3
 80087dc:	693b      	ldr	r3, [r7, #16]
 80087de:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	6919      	ldr	r1, [r3, #16]
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	899b      	ldrh	r3, [r3, #12]
 80087e8:	461a      	mov	r2, r3
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	685b      	ldr	r3, [r3, #4]
 80087ee:	4293      	cmp	r3, r2
 80087f0:	bf38      	it	cc
 80087f2:	4613      	movcc	r3, r2
 80087f4:	461a      	mov	r2, r3
 80087f6:	68f8      	ldr	r0, [r7, #12]
 80087f8:	f001 f9a8 	bl	8009b4c <USBD_CtlContinueRx>
 80087fc:	e07d      	b.n	80088fa <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008804:	f003 031f 	and.w	r3, r3, #31
 8008808:	2b02      	cmp	r3, #2
 800880a:	d014      	beq.n	8008836 <USBD_LL_DataOutStage+0xaa>
 800880c:	2b02      	cmp	r3, #2
 800880e:	d81d      	bhi.n	800884c <USBD_LL_DataOutStage+0xc0>
 8008810:	2b00      	cmp	r3, #0
 8008812:	d002      	beq.n	800881a <USBD_LL_DataOutStage+0x8e>
 8008814:	2b01      	cmp	r3, #1
 8008816:	d003      	beq.n	8008820 <USBD_LL_DataOutStage+0x94>
 8008818:	e018      	b.n	800884c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800881a:	2300      	movs	r3, #0
 800881c:	75bb      	strb	r3, [r7, #22]
            break;
 800881e:	e018      	b.n	8008852 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008826:	b2db      	uxtb	r3, r3
 8008828:	4619      	mov	r1, r3
 800882a:	68f8      	ldr	r0, [r7, #12]
 800882c:	f000 fa6e 	bl	8008d0c <USBD_CoreFindIF>
 8008830:	4603      	mov	r3, r0
 8008832:	75bb      	strb	r3, [r7, #22]
            break;
 8008834:	e00d      	b.n	8008852 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800883c:	b2db      	uxtb	r3, r3
 800883e:	4619      	mov	r1, r3
 8008840:	68f8      	ldr	r0, [r7, #12]
 8008842:	f000 fa70 	bl	8008d26 <USBD_CoreFindEP>
 8008846:	4603      	mov	r3, r0
 8008848:	75bb      	strb	r3, [r7, #22]
            break;
 800884a:	e002      	b.n	8008852 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800884c:	2300      	movs	r3, #0
 800884e:	75bb      	strb	r3, [r7, #22]
            break;
 8008850:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008852:	7dbb      	ldrb	r3, [r7, #22]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d119      	bne.n	800888c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800885e:	b2db      	uxtb	r3, r3
 8008860:	2b03      	cmp	r3, #3
 8008862:	d113      	bne.n	800888c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008864:	7dba      	ldrb	r2, [r7, #22]
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	32ae      	adds	r2, #174	@ 0xae
 800886a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800886e:	691b      	ldr	r3, [r3, #16]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d00b      	beq.n	800888c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8008874:	7dba      	ldrb	r2, [r7, #22]
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800887c:	7dba      	ldrb	r2, [r7, #22]
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	32ae      	adds	r2, #174	@ 0xae
 8008882:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008886:	691b      	ldr	r3, [r3, #16]
 8008888:	68f8      	ldr	r0, [r7, #12]
 800888a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800888c:	68f8      	ldr	r0, [r7, #12]
 800888e:	f001 f96e 	bl	8009b6e <USBD_CtlSendStatus>
 8008892:	e032      	b.n	80088fa <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008894:	7afb      	ldrb	r3, [r7, #11]
 8008896:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800889a:	b2db      	uxtb	r3, r3
 800889c:	4619      	mov	r1, r3
 800889e:	68f8      	ldr	r0, [r7, #12]
 80088a0:	f000 fa41 	bl	8008d26 <USBD_CoreFindEP>
 80088a4:	4603      	mov	r3, r0
 80088a6:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80088a8:	7dbb      	ldrb	r3, [r7, #22]
 80088aa:	2bff      	cmp	r3, #255	@ 0xff
 80088ac:	d025      	beq.n	80088fa <USBD_LL_DataOutStage+0x16e>
 80088ae:	7dbb      	ldrb	r3, [r7, #22]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d122      	bne.n	80088fa <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088ba:	b2db      	uxtb	r3, r3
 80088bc:	2b03      	cmp	r3, #3
 80088be:	d117      	bne.n	80088f0 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80088c0:	7dba      	ldrb	r2, [r7, #22]
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	32ae      	adds	r2, #174	@ 0xae
 80088c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088ca:	699b      	ldr	r3, [r3, #24]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d00f      	beq.n	80088f0 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80088d0:	7dba      	ldrb	r2, [r7, #22]
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80088d8:	7dba      	ldrb	r2, [r7, #22]
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	32ae      	adds	r2, #174	@ 0xae
 80088de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088e2:	699b      	ldr	r3, [r3, #24]
 80088e4:	7afa      	ldrb	r2, [r7, #11]
 80088e6:	4611      	mov	r1, r2
 80088e8:	68f8      	ldr	r0, [r7, #12]
 80088ea:	4798      	blx	r3
 80088ec:	4603      	mov	r3, r0
 80088ee:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80088f0:	7dfb      	ldrb	r3, [r7, #23]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d001      	beq.n	80088fa <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80088f6:	7dfb      	ldrb	r3, [r7, #23]
 80088f8:	e000      	b.n	80088fc <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3718      	adds	r7, #24
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}

08008904 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b086      	sub	sp, #24
 8008908:	af00      	add	r7, sp, #0
 800890a:	60f8      	str	r0, [r7, #12]
 800890c:	460b      	mov	r3, r1
 800890e:	607a      	str	r2, [r7, #4]
 8008910:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008912:	7afb      	ldrb	r3, [r7, #11]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d178      	bne.n	8008a0a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	3314      	adds	r3, #20
 800891c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008924:	2b02      	cmp	r3, #2
 8008926:	d163      	bne.n	80089f0 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	685b      	ldr	r3, [r3, #4]
 800892c:	693a      	ldr	r2, [r7, #16]
 800892e:	8992      	ldrh	r2, [r2, #12]
 8008930:	4293      	cmp	r3, r2
 8008932:	d91c      	bls.n	800896e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8008934:	693b      	ldr	r3, [r7, #16]
 8008936:	685b      	ldr	r3, [r3, #4]
 8008938:	693a      	ldr	r2, [r7, #16]
 800893a:	8992      	ldrh	r2, [r2, #12]
 800893c:	1a9a      	subs	r2, r3, r2
 800893e:	693b      	ldr	r3, [r7, #16]
 8008940:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008942:	693b      	ldr	r3, [r7, #16]
 8008944:	691b      	ldr	r3, [r3, #16]
 8008946:	693a      	ldr	r2, [r7, #16]
 8008948:	8992      	ldrh	r2, [r2, #12]
 800894a:	441a      	add	r2, r3
 800894c:	693b      	ldr	r3, [r7, #16]
 800894e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8008950:	693b      	ldr	r3, [r7, #16]
 8008952:	6919      	ldr	r1, [r3, #16]
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	685b      	ldr	r3, [r3, #4]
 8008958:	461a      	mov	r2, r3
 800895a:	68f8      	ldr	r0, [r7, #12]
 800895c:	f001 f8c4 	bl	8009ae8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008960:	2300      	movs	r3, #0
 8008962:	2200      	movs	r2, #0
 8008964:	2100      	movs	r1, #0
 8008966:	68f8      	ldr	r0, [r7, #12]
 8008968:	f004 fbb6 	bl	800d0d8 <USBD_LL_PrepareReceive>
 800896c:	e040      	b.n	80089f0 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	899b      	ldrh	r3, [r3, #12]
 8008972:	461a      	mov	r2, r3
 8008974:	693b      	ldr	r3, [r7, #16]
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	429a      	cmp	r2, r3
 800897a:	d11c      	bne.n	80089b6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800897c:	693b      	ldr	r3, [r7, #16]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	693a      	ldr	r2, [r7, #16]
 8008982:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008984:	4293      	cmp	r3, r2
 8008986:	d316      	bcc.n	80089b6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8008988:	693b      	ldr	r3, [r7, #16]
 800898a:	681a      	ldr	r2, [r3, #0]
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008992:	429a      	cmp	r2, r3
 8008994:	d20f      	bcs.n	80089b6 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008996:	2200      	movs	r2, #0
 8008998:	2100      	movs	r1, #0
 800899a:	68f8      	ldr	r0, [r7, #12]
 800899c:	f001 f8a4 	bl	8009ae8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2200      	movs	r2, #0
 80089a4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80089a8:	2300      	movs	r3, #0
 80089aa:	2200      	movs	r2, #0
 80089ac:	2100      	movs	r1, #0
 80089ae:	68f8      	ldr	r0, [r7, #12]
 80089b0:	f004 fb92 	bl	800d0d8 <USBD_LL_PrepareReceive>
 80089b4:	e01c      	b.n	80089f0 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089bc:	b2db      	uxtb	r3, r3
 80089be:	2b03      	cmp	r3, #3
 80089c0:	d10f      	bne.n	80089e2 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089c8:	68db      	ldr	r3, [r3, #12]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d009      	beq.n	80089e2 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2200      	movs	r2, #0
 80089d2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089dc:	68db      	ldr	r3, [r3, #12]
 80089de:	68f8      	ldr	r0, [r7, #12]
 80089e0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80089e2:	2180      	movs	r1, #128	@ 0x80
 80089e4:	68f8      	ldr	r0, [r7, #12]
 80089e6:	f004 facd 	bl	800cf84 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80089ea:	68f8      	ldr	r0, [r7, #12]
 80089ec:	f001 f8d2 	bl	8009b94 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d03a      	beq.n	8008a70 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80089fa:	68f8      	ldr	r0, [r7, #12]
 80089fc:	f7ff fe30 	bl	8008660 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	2200      	movs	r2, #0
 8008a04:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008a08:	e032      	b.n	8008a70 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008a0a:	7afb      	ldrb	r3, [r7, #11]
 8008a0c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008a10:	b2db      	uxtb	r3, r3
 8008a12:	4619      	mov	r1, r3
 8008a14:	68f8      	ldr	r0, [r7, #12]
 8008a16:	f000 f986 	bl	8008d26 <USBD_CoreFindEP>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008a1e:	7dfb      	ldrb	r3, [r7, #23]
 8008a20:	2bff      	cmp	r3, #255	@ 0xff
 8008a22:	d025      	beq.n	8008a70 <USBD_LL_DataInStage+0x16c>
 8008a24:	7dfb      	ldrb	r3, [r7, #23]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d122      	bne.n	8008a70 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	2b03      	cmp	r3, #3
 8008a34:	d11c      	bne.n	8008a70 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008a36:	7dfa      	ldrb	r2, [r7, #23]
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	32ae      	adds	r2, #174	@ 0xae
 8008a3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a40:	695b      	ldr	r3, [r3, #20]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d014      	beq.n	8008a70 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8008a46:	7dfa      	ldrb	r2, [r7, #23]
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008a4e:	7dfa      	ldrb	r2, [r7, #23]
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	32ae      	adds	r2, #174	@ 0xae
 8008a54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a58:	695b      	ldr	r3, [r3, #20]
 8008a5a:	7afa      	ldrb	r2, [r7, #11]
 8008a5c:	4611      	mov	r1, r2
 8008a5e:	68f8      	ldr	r0, [r7, #12]
 8008a60:	4798      	blx	r3
 8008a62:	4603      	mov	r3, r0
 8008a64:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008a66:	7dbb      	ldrb	r3, [r7, #22]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d001      	beq.n	8008a70 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8008a6c:	7dbb      	ldrb	r3, [r7, #22]
 8008a6e:	e000      	b.n	8008a72 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8008a70:	2300      	movs	r3, #0
}
 8008a72:	4618      	mov	r0, r3
 8008a74:	3718      	adds	r7, #24
 8008a76:	46bd      	mov	sp, r7
 8008a78:	bd80      	pop	{r7, pc}

08008a7a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008a7a:	b580      	push	{r7, lr}
 8008a7c:	b084      	sub	sp, #16
 8008a7e:	af00      	add	r7, sp, #0
 8008a80:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a82:	2300      	movs	r3, #0
 8008a84:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2201      	movs	r2, #1
 8008a8a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2200      	movs	r2, #0
 8008a92:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d014      	beq.n	8008ae0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008abc:	685b      	ldr	r3, [r3, #4]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d00e      	beq.n	8008ae0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ac8:	685b      	ldr	r3, [r3, #4]
 8008aca:	687a      	ldr	r2, [r7, #4]
 8008acc:	6852      	ldr	r2, [r2, #4]
 8008ace:	b2d2      	uxtb	r2, r2
 8008ad0:	4611      	mov	r1, r2
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	4798      	blx	r3
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d001      	beq.n	8008ae0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008adc:	2303      	movs	r3, #3
 8008ade:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008ae0:	2340      	movs	r3, #64	@ 0x40
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	2100      	movs	r1, #0
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f004 fa07 	bl	800cefa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2201      	movs	r2, #1
 8008af0:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2240      	movs	r2, #64	@ 0x40
 8008af8:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008afc:	2340      	movs	r3, #64	@ 0x40
 8008afe:	2200      	movs	r2, #0
 8008b00:	2180      	movs	r1, #128	@ 0x80
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f004 f9f9 	bl	800cefa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2201      	movs	r2, #1
 8008b0c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2240      	movs	r2, #64	@ 0x40
 8008b14:	841a      	strh	r2, [r3, #32]

  return ret;
 8008b16:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b18:	4618      	mov	r0, r3
 8008b1a:	3710      	adds	r7, #16
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bd80      	pop	{r7, pc}

08008b20 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008b20:	b480      	push	{r7}
 8008b22:	b083      	sub	sp, #12
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
 8008b28:	460b      	mov	r3, r1
 8008b2a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	78fa      	ldrb	r2, [r7, #3]
 8008b30:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008b32:	2300      	movs	r3, #0
}
 8008b34:	4618      	mov	r0, r3
 8008b36:	370c      	adds	r7, #12
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3e:	4770      	bx	lr

08008b40 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008b40:	b480      	push	{r7}
 8008b42:	b083      	sub	sp, #12
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b4e:	b2db      	uxtb	r3, r3
 8008b50:	2b04      	cmp	r3, #4
 8008b52:	d006      	beq.n	8008b62 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b5a:	b2da      	uxtb	r2, r3
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2204      	movs	r2, #4
 8008b66:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008b6a:	2300      	movs	r3, #0
}
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	370c      	adds	r7, #12
 8008b70:	46bd      	mov	sp, r7
 8008b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b76:	4770      	bx	lr

08008b78 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b083      	sub	sp, #12
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b86:	b2db      	uxtb	r3, r3
 8008b88:	2b04      	cmp	r3, #4
 8008b8a:	d106      	bne.n	8008b9a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008b92:	b2da      	uxtb	r2, r3
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008b9a:	2300      	movs	r3, #0
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	370c      	adds	r7, #12
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr

08008ba8 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b082      	sub	sp, #8
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bb6:	b2db      	uxtb	r3, r3
 8008bb8:	2b03      	cmp	r3, #3
 8008bba:	d110      	bne.n	8008bde <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d00b      	beq.n	8008bde <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bcc:	69db      	ldr	r3, [r3, #28]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d005      	beq.n	8008bde <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bd8:	69db      	ldr	r3, [r3, #28]
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008bde:	2300      	movs	r3, #0
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	3708      	adds	r7, #8
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}

08008be8 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b082      	sub	sp, #8
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
 8008bf0:	460b      	mov	r3, r1
 8008bf2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	32ae      	adds	r2, #174	@ 0xae
 8008bfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d101      	bne.n	8008c0a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008c06:	2303      	movs	r3, #3
 8008c08:	e01c      	b.n	8008c44 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c10:	b2db      	uxtb	r3, r3
 8008c12:	2b03      	cmp	r3, #3
 8008c14:	d115      	bne.n	8008c42 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	32ae      	adds	r2, #174	@ 0xae
 8008c20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c24:	6a1b      	ldr	r3, [r3, #32]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d00b      	beq.n	8008c42 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	32ae      	adds	r2, #174	@ 0xae
 8008c34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c38:	6a1b      	ldr	r3, [r3, #32]
 8008c3a:	78fa      	ldrb	r2, [r7, #3]
 8008c3c:	4611      	mov	r1, r2
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008c42:	2300      	movs	r3, #0
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	3708      	adds	r7, #8
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	bd80      	pop	{r7, pc}

08008c4c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b082      	sub	sp, #8
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
 8008c54:	460b      	mov	r3, r1
 8008c56:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	32ae      	adds	r2, #174	@ 0xae
 8008c62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d101      	bne.n	8008c6e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008c6a:	2303      	movs	r3, #3
 8008c6c:	e01c      	b.n	8008ca8 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c74:	b2db      	uxtb	r3, r3
 8008c76:	2b03      	cmp	r3, #3
 8008c78:	d115      	bne.n	8008ca6 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	32ae      	adds	r2, #174	@ 0xae
 8008c84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d00b      	beq.n	8008ca6 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	32ae      	adds	r2, #174	@ 0xae
 8008c98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c9e:	78fa      	ldrb	r2, [r7, #3]
 8008ca0:	4611      	mov	r1, r2
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008ca6:	2300      	movs	r3, #0
}
 8008ca8:	4618      	mov	r0, r3
 8008caa:	3708      	adds	r7, #8
 8008cac:	46bd      	mov	sp, r7
 8008cae:	bd80      	pop	{r7, pc}

08008cb0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b083      	sub	sp, #12
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008cb8:	2300      	movs	r3, #0
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	370c      	adds	r7, #12
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc4:	4770      	bx	lr

08008cc6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008cc6:	b580      	push	{r7, lr}
 8008cc8:	b084      	sub	sp, #16
 8008cca:	af00      	add	r7, sp, #0
 8008ccc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008cce:	2300      	movs	r3, #0
 8008cd0:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2201      	movs	r2, #1
 8008cd6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d00e      	beq.n	8008d02 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cea:	685b      	ldr	r3, [r3, #4]
 8008cec:	687a      	ldr	r2, [r7, #4]
 8008cee:	6852      	ldr	r2, [r2, #4]
 8008cf0:	b2d2      	uxtb	r2, r2
 8008cf2:	4611      	mov	r1, r2
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	4798      	blx	r3
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d001      	beq.n	8008d02 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008cfe:	2303      	movs	r3, #3
 8008d00:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	3710      	adds	r7, #16
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bd80      	pop	{r7, pc}

08008d0c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b083      	sub	sp, #12
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
 8008d14:	460b      	mov	r3, r1
 8008d16:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008d18:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	370c      	adds	r7, #12
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d24:	4770      	bx	lr

08008d26 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008d26:	b480      	push	{r7}
 8008d28:	b083      	sub	sp, #12
 8008d2a:	af00      	add	r7, sp, #0
 8008d2c:	6078      	str	r0, [r7, #4]
 8008d2e:	460b      	mov	r3, r1
 8008d30:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008d32:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008d34:	4618      	mov	r0, r3
 8008d36:	370c      	adds	r7, #12
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3e:	4770      	bx	lr

08008d40 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b086      	sub	sp, #24
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
 8008d48:	460b      	mov	r3, r1
 8008d4a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008d54:	2300      	movs	r3, #0
 8008d56:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	885b      	ldrh	r3, [r3, #2]
 8008d5c:	b29b      	uxth	r3, r3
 8008d5e:	68fa      	ldr	r2, [r7, #12]
 8008d60:	7812      	ldrb	r2, [r2, #0]
 8008d62:	4293      	cmp	r3, r2
 8008d64:	d91f      	bls.n	8008da6 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	781b      	ldrb	r3, [r3, #0]
 8008d6a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008d6c:	e013      	b.n	8008d96 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008d6e:	f107 030a 	add.w	r3, r7, #10
 8008d72:	4619      	mov	r1, r3
 8008d74:	6978      	ldr	r0, [r7, #20]
 8008d76:	f000 f81b 	bl	8008db0 <USBD_GetNextDesc>
 8008d7a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	785b      	ldrb	r3, [r3, #1]
 8008d80:	2b05      	cmp	r3, #5
 8008d82:	d108      	bne.n	8008d96 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008d88:	693b      	ldr	r3, [r7, #16]
 8008d8a:	789b      	ldrb	r3, [r3, #2]
 8008d8c:	78fa      	ldrb	r2, [r7, #3]
 8008d8e:	429a      	cmp	r2, r3
 8008d90:	d008      	beq.n	8008da4 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008d92:	2300      	movs	r3, #0
 8008d94:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	885b      	ldrh	r3, [r3, #2]
 8008d9a:	b29a      	uxth	r2, r3
 8008d9c:	897b      	ldrh	r3, [r7, #10]
 8008d9e:	429a      	cmp	r2, r3
 8008da0:	d8e5      	bhi.n	8008d6e <USBD_GetEpDesc+0x2e>
 8008da2:	e000      	b.n	8008da6 <USBD_GetEpDesc+0x66>
          break;
 8008da4:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008da6:	693b      	ldr	r3, [r7, #16]
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	3718      	adds	r7, #24
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}

08008db0 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b085      	sub	sp, #20
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	881b      	ldrh	r3, [r3, #0]
 8008dc2:	68fa      	ldr	r2, [r7, #12]
 8008dc4:	7812      	ldrb	r2, [r2, #0]
 8008dc6:	4413      	add	r3, r2
 8008dc8:	b29a      	uxth	r2, r3
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	781b      	ldrb	r3, [r3, #0]
 8008dd2:	461a      	mov	r2, r3
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	4413      	add	r3, r2
 8008dd8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008dda:	68fb      	ldr	r3, [r7, #12]
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	3714      	adds	r7, #20
 8008de0:	46bd      	mov	sp, r7
 8008de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de6:	4770      	bx	lr

08008de8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b087      	sub	sp, #28
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	781b      	ldrb	r3, [r3, #0]
 8008df8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	3301      	adds	r3, #1
 8008dfe:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	781b      	ldrb	r3, [r3, #0]
 8008e04:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008e06:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008e0a:	021b      	lsls	r3, r3, #8
 8008e0c:	b21a      	sxth	r2, r3
 8008e0e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008e12:	4313      	orrs	r3, r2
 8008e14:	b21b      	sxth	r3, r3
 8008e16:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008e18:	89fb      	ldrh	r3, [r7, #14]
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	371c      	adds	r7, #28
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr
	...

08008e28 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b084      	sub	sp, #16
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
 8008e30:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e32:	2300      	movs	r3, #0
 8008e34:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	781b      	ldrb	r3, [r3, #0]
 8008e3a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008e3e:	2b40      	cmp	r3, #64	@ 0x40
 8008e40:	d005      	beq.n	8008e4e <USBD_StdDevReq+0x26>
 8008e42:	2b40      	cmp	r3, #64	@ 0x40
 8008e44:	d857      	bhi.n	8008ef6 <USBD_StdDevReq+0xce>
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d00f      	beq.n	8008e6a <USBD_StdDevReq+0x42>
 8008e4a:	2b20      	cmp	r3, #32
 8008e4c:	d153      	bne.n	8008ef6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	32ae      	adds	r2, #174	@ 0xae
 8008e58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e5c:	689b      	ldr	r3, [r3, #8]
 8008e5e:	6839      	ldr	r1, [r7, #0]
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	4798      	blx	r3
 8008e64:	4603      	mov	r3, r0
 8008e66:	73fb      	strb	r3, [r7, #15]
      break;
 8008e68:	e04a      	b.n	8008f00 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	785b      	ldrb	r3, [r3, #1]
 8008e6e:	2b09      	cmp	r3, #9
 8008e70:	d83b      	bhi.n	8008eea <USBD_StdDevReq+0xc2>
 8008e72:	a201      	add	r2, pc, #4	@ (adr r2, 8008e78 <USBD_StdDevReq+0x50>)
 8008e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e78:	08008ecd 	.word	0x08008ecd
 8008e7c:	08008ee1 	.word	0x08008ee1
 8008e80:	08008eeb 	.word	0x08008eeb
 8008e84:	08008ed7 	.word	0x08008ed7
 8008e88:	08008eeb 	.word	0x08008eeb
 8008e8c:	08008eab 	.word	0x08008eab
 8008e90:	08008ea1 	.word	0x08008ea1
 8008e94:	08008eeb 	.word	0x08008eeb
 8008e98:	08008ec3 	.word	0x08008ec3
 8008e9c:	08008eb5 	.word	0x08008eb5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008ea0:	6839      	ldr	r1, [r7, #0]
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	f000 fa3e 	bl	8009324 <USBD_GetDescriptor>
          break;
 8008ea8:	e024      	b.n	8008ef4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008eaa:	6839      	ldr	r1, [r7, #0]
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	f000 fba3 	bl	80095f8 <USBD_SetAddress>
          break;
 8008eb2:	e01f      	b.n	8008ef4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008eb4:	6839      	ldr	r1, [r7, #0]
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f000 fbe2 	bl	8009680 <USBD_SetConfig>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	73fb      	strb	r3, [r7, #15]
          break;
 8008ec0:	e018      	b.n	8008ef4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008ec2:	6839      	ldr	r1, [r7, #0]
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f000 fc85 	bl	80097d4 <USBD_GetConfig>
          break;
 8008eca:	e013      	b.n	8008ef4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008ecc:	6839      	ldr	r1, [r7, #0]
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	f000 fcb6 	bl	8009840 <USBD_GetStatus>
          break;
 8008ed4:	e00e      	b.n	8008ef4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008ed6:	6839      	ldr	r1, [r7, #0]
 8008ed8:	6878      	ldr	r0, [r7, #4]
 8008eda:	f000 fce5 	bl	80098a8 <USBD_SetFeature>
          break;
 8008ede:	e009      	b.n	8008ef4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008ee0:	6839      	ldr	r1, [r7, #0]
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f000 fd09 	bl	80098fa <USBD_ClrFeature>
          break;
 8008ee8:	e004      	b.n	8008ef4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008eea:	6839      	ldr	r1, [r7, #0]
 8008eec:	6878      	ldr	r0, [r7, #4]
 8008eee:	f000 fd60 	bl	80099b2 <USBD_CtlError>
          break;
 8008ef2:	bf00      	nop
      }
      break;
 8008ef4:	e004      	b.n	8008f00 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008ef6:	6839      	ldr	r1, [r7, #0]
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f000 fd5a 	bl	80099b2 <USBD_CtlError>
      break;
 8008efe:	bf00      	nop
  }

  return ret;
 8008f00:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3710      	adds	r7, #16
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}
 8008f0a:	bf00      	nop

08008f0c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b084      	sub	sp, #16
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
 8008f14:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008f16:	2300      	movs	r3, #0
 8008f18:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	781b      	ldrb	r3, [r3, #0]
 8008f1e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008f22:	2b40      	cmp	r3, #64	@ 0x40
 8008f24:	d005      	beq.n	8008f32 <USBD_StdItfReq+0x26>
 8008f26:	2b40      	cmp	r3, #64	@ 0x40
 8008f28:	d852      	bhi.n	8008fd0 <USBD_StdItfReq+0xc4>
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d001      	beq.n	8008f32 <USBD_StdItfReq+0x26>
 8008f2e:	2b20      	cmp	r3, #32
 8008f30:	d14e      	bne.n	8008fd0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f38:	b2db      	uxtb	r3, r3
 8008f3a:	3b01      	subs	r3, #1
 8008f3c:	2b02      	cmp	r3, #2
 8008f3e:	d840      	bhi.n	8008fc2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	889b      	ldrh	r3, [r3, #4]
 8008f44:	b2db      	uxtb	r3, r3
 8008f46:	2b01      	cmp	r3, #1
 8008f48:	d836      	bhi.n	8008fb8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	889b      	ldrh	r3, [r3, #4]
 8008f4e:	b2db      	uxtb	r3, r3
 8008f50:	4619      	mov	r1, r3
 8008f52:	6878      	ldr	r0, [r7, #4]
 8008f54:	f7ff feda 	bl	8008d0c <USBD_CoreFindIF>
 8008f58:	4603      	mov	r3, r0
 8008f5a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f5c:	7bbb      	ldrb	r3, [r7, #14]
 8008f5e:	2bff      	cmp	r3, #255	@ 0xff
 8008f60:	d01d      	beq.n	8008f9e <USBD_StdItfReq+0x92>
 8008f62:	7bbb      	ldrb	r3, [r7, #14]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d11a      	bne.n	8008f9e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008f68:	7bba      	ldrb	r2, [r7, #14]
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	32ae      	adds	r2, #174	@ 0xae
 8008f6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f72:	689b      	ldr	r3, [r3, #8]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d00f      	beq.n	8008f98 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008f78:	7bba      	ldrb	r2, [r7, #14]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008f80:	7bba      	ldrb	r2, [r7, #14]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	32ae      	adds	r2, #174	@ 0xae
 8008f86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	6839      	ldr	r1, [r7, #0]
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	4798      	blx	r3
 8008f92:	4603      	mov	r3, r0
 8008f94:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008f96:	e004      	b.n	8008fa2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008f98:	2303      	movs	r3, #3
 8008f9a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008f9c:	e001      	b.n	8008fa2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008f9e:	2303      	movs	r3, #3
 8008fa0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	88db      	ldrh	r3, [r3, #6]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d110      	bne.n	8008fcc <USBD_StdItfReq+0xc0>
 8008faa:	7bfb      	ldrb	r3, [r7, #15]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d10d      	bne.n	8008fcc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f000 fddc 	bl	8009b6e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008fb6:	e009      	b.n	8008fcc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008fb8:	6839      	ldr	r1, [r7, #0]
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 fcf9 	bl	80099b2 <USBD_CtlError>
          break;
 8008fc0:	e004      	b.n	8008fcc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008fc2:	6839      	ldr	r1, [r7, #0]
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f000 fcf4 	bl	80099b2 <USBD_CtlError>
          break;
 8008fca:	e000      	b.n	8008fce <USBD_StdItfReq+0xc2>
          break;
 8008fcc:	bf00      	nop
      }
      break;
 8008fce:	e004      	b.n	8008fda <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008fd0:	6839      	ldr	r1, [r7, #0]
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f000 fced 	bl	80099b2 <USBD_CtlError>
      break;
 8008fd8:	bf00      	nop
  }

  return ret;
 8008fda:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3710      	adds	r7, #16
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}

08008fe4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b084      	sub	sp, #16
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
 8008fec:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	889b      	ldrh	r3, [r3, #4]
 8008ff6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	781b      	ldrb	r3, [r3, #0]
 8008ffc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009000:	2b40      	cmp	r3, #64	@ 0x40
 8009002:	d007      	beq.n	8009014 <USBD_StdEPReq+0x30>
 8009004:	2b40      	cmp	r3, #64	@ 0x40
 8009006:	f200 8181 	bhi.w	800930c <USBD_StdEPReq+0x328>
 800900a:	2b00      	cmp	r3, #0
 800900c:	d02a      	beq.n	8009064 <USBD_StdEPReq+0x80>
 800900e:	2b20      	cmp	r3, #32
 8009010:	f040 817c 	bne.w	800930c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009014:	7bbb      	ldrb	r3, [r7, #14]
 8009016:	4619      	mov	r1, r3
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f7ff fe84 	bl	8008d26 <USBD_CoreFindEP>
 800901e:	4603      	mov	r3, r0
 8009020:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009022:	7b7b      	ldrb	r3, [r7, #13]
 8009024:	2bff      	cmp	r3, #255	@ 0xff
 8009026:	f000 8176 	beq.w	8009316 <USBD_StdEPReq+0x332>
 800902a:	7b7b      	ldrb	r3, [r7, #13]
 800902c:	2b00      	cmp	r3, #0
 800902e:	f040 8172 	bne.w	8009316 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8009032:	7b7a      	ldrb	r2, [r7, #13]
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800903a:	7b7a      	ldrb	r2, [r7, #13]
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	32ae      	adds	r2, #174	@ 0xae
 8009040:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009044:	689b      	ldr	r3, [r3, #8]
 8009046:	2b00      	cmp	r3, #0
 8009048:	f000 8165 	beq.w	8009316 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800904c:	7b7a      	ldrb	r2, [r7, #13]
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	32ae      	adds	r2, #174	@ 0xae
 8009052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009056:	689b      	ldr	r3, [r3, #8]
 8009058:	6839      	ldr	r1, [r7, #0]
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	4798      	blx	r3
 800905e:	4603      	mov	r3, r0
 8009060:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009062:	e158      	b.n	8009316 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	785b      	ldrb	r3, [r3, #1]
 8009068:	2b03      	cmp	r3, #3
 800906a:	d008      	beq.n	800907e <USBD_StdEPReq+0x9a>
 800906c:	2b03      	cmp	r3, #3
 800906e:	f300 8147 	bgt.w	8009300 <USBD_StdEPReq+0x31c>
 8009072:	2b00      	cmp	r3, #0
 8009074:	f000 809b 	beq.w	80091ae <USBD_StdEPReq+0x1ca>
 8009078:	2b01      	cmp	r3, #1
 800907a:	d03c      	beq.n	80090f6 <USBD_StdEPReq+0x112>
 800907c:	e140      	b.n	8009300 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009084:	b2db      	uxtb	r3, r3
 8009086:	2b02      	cmp	r3, #2
 8009088:	d002      	beq.n	8009090 <USBD_StdEPReq+0xac>
 800908a:	2b03      	cmp	r3, #3
 800908c:	d016      	beq.n	80090bc <USBD_StdEPReq+0xd8>
 800908e:	e02c      	b.n	80090ea <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009090:	7bbb      	ldrb	r3, [r7, #14]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d00d      	beq.n	80090b2 <USBD_StdEPReq+0xce>
 8009096:	7bbb      	ldrb	r3, [r7, #14]
 8009098:	2b80      	cmp	r3, #128	@ 0x80
 800909a:	d00a      	beq.n	80090b2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800909c:	7bbb      	ldrb	r3, [r7, #14]
 800909e:	4619      	mov	r1, r3
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f003 ff6f 	bl	800cf84 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80090a6:	2180      	movs	r1, #128	@ 0x80
 80090a8:	6878      	ldr	r0, [r7, #4]
 80090aa:	f003 ff6b 	bl	800cf84 <USBD_LL_StallEP>
 80090ae:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80090b0:	e020      	b.n	80090f4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80090b2:	6839      	ldr	r1, [r7, #0]
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f000 fc7c 	bl	80099b2 <USBD_CtlError>
              break;
 80090ba:	e01b      	b.n	80090f4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	885b      	ldrh	r3, [r3, #2]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d10e      	bne.n	80090e2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80090c4:	7bbb      	ldrb	r3, [r7, #14]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d00b      	beq.n	80090e2 <USBD_StdEPReq+0xfe>
 80090ca:	7bbb      	ldrb	r3, [r7, #14]
 80090cc:	2b80      	cmp	r3, #128	@ 0x80
 80090ce:	d008      	beq.n	80090e2 <USBD_StdEPReq+0xfe>
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	88db      	ldrh	r3, [r3, #6]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d104      	bne.n	80090e2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80090d8:	7bbb      	ldrb	r3, [r7, #14]
 80090da:	4619      	mov	r1, r3
 80090dc:	6878      	ldr	r0, [r7, #4]
 80090de:	f003 ff51 	bl	800cf84 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	f000 fd43 	bl	8009b6e <USBD_CtlSendStatus>

              break;
 80090e8:	e004      	b.n	80090f4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80090ea:	6839      	ldr	r1, [r7, #0]
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f000 fc60 	bl	80099b2 <USBD_CtlError>
              break;
 80090f2:	bf00      	nop
          }
          break;
 80090f4:	e109      	b.n	800930a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090fc:	b2db      	uxtb	r3, r3
 80090fe:	2b02      	cmp	r3, #2
 8009100:	d002      	beq.n	8009108 <USBD_StdEPReq+0x124>
 8009102:	2b03      	cmp	r3, #3
 8009104:	d016      	beq.n	8009134 <USBD_StdEPReq+0x150>
 8009106:	e04b      	b.n	80091a0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009108:	7bbb      	ldrb	r3, [r7, #14]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d00d      	beq.n	800912a <USBD_StdEPReq+0x146>
 800910e:	7bbb      	ldrb	r3, [r7, #14]
 8009110:	2b80      	cmp	r3, #128	@ 0x80
 8009112:	d00a      	beq.n	800912a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009114:	7bbb      	ldrb	r3, [r7, #14]
 8009116:	4619      	mov	r1, r3
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f003 ff33 	bl	800cf84 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800911e:	2180      	movs	r1, #128	@ 0x80
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f003 ff2f 	bl	800cf84 <USBD_LL_StallEP>
 8009126:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009128:	e040      	b.n	80091ac <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800912a:	6839      	ldr	r1, [r7, #0]
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f000 fc40 	bl	80099b2 <USBD_CtlError>
              break;
 8009132:	e03b      	b.n	80091ac <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	885b      	ldrh	r3, [r3, #2]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d136      	bne.n	80091aa <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800913c:	7bbb      	ldrb	r3, [r7, #14]
 800913e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009142:	2b00      	cmp	r3, #0
 8009144:	d004      	beq.n	8009150 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009146:	7bbb      	ldrb	r3, [r7, #14]
 8009148:	4619      	mov	r1, r3
 800914a:	6878      	ldr	r0, [r7, #4]
 800914c:	f003 ff39 	bl	800cfc2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	f000 fd0c 	bl	8009b6e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009156:	7bbb      	ldrb	r3, [r7, #14]
 8009158:	4619      	mov	r1, r3
 800915a:	6878      	ldr	r0, [r7, #4]
 800915c:	f7ff fde3 	bl	8008d26 <USBD_CoreFindEP>
 8009160:	4603      	mov	r3, r0
 8009162:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009164:	7b7b      	ldrb	r3, [r7, #13]
 8009166:	2bff      	cmp	r3, #255	@ 0xff
 8009168:	d01f      	beq.n	80091aa <USBD_StdEPReq+0x1c6>
 800916a:	7b7b      	ldrb	r3, [r7, #13]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d11c      	bne.n	80091aa <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009170:	7b7a      	ldrb	r2, [r7, #13]
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009178:	7b7a      	ldrb	r2, [r7, #13]
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	32ae      	adds	r2, #174	@ 0xae
 800917e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009182:	689b      	ldr	r3, [r3, #8]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d010      	beq.n	80091aa <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009188:	7b7a      	ldrb	r2, [r7, #13]
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	32ae      	adds	r2, #174	@ 0xae
 800918e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009192:	689b      	ldr	r3, [r3, #8]
 8009194:	6839      	ldr	r1, [r7, #0]
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	4798      	blx	r3
 800919a:	4603      	mov	r3, r0
 800919c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800919e:	e004      	b.n	80091aa <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80091a0:	6839      	ldr	r1, [r7, #0]
 80091a2:	6878      	ldr	r0, [r7, #4]
 80091a4:	f000 fc05 	bl	80099b2 <USBD_CtlError>
              break;
 80091a8:	e000      	b.n	80091ac <USBD_StdEPReq+0x1c8>
              break;
 80091aa:	bf00      	nop
          }
          break;
 80091ac:	e0ad      	b.n	800930a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091b4:	b2db      	uxtb	r3, r3
 80091b6:	2b02      	cmp	r3, #2
 80091b8:	d002      	beq.n	80091c0 <USBD_StdEPReq+0x1dc>
 80091ba:	2b03      	cmp	r3, #3
 80091bc:	d033      	beq.n	8009226 <USBD_StdEPReq+0x242>
 80091be:	e099      	b.n	80092f4 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80091c0:	7bbb      	ldrb	r3, [r7, #14]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d007      	beq.n	80091d6 <USBD_StdEPReq+0x1f2>
 80091c6:	7bbb      	ldrb	r3, [r7, #14]
 80091c8:	2b80      	cmp	r3, #128	@ 0x80
 80091ca:	d004      	beq.n	80091d6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80091cc:	6839      	ldr	r1, [r7, #0]
 80091ce:	6878      	ldr	r0, [r7, #4]
 80091d0:	f000 fbef 	bl	80099b2 <USBD_CtlError>
                break;
 80091d4:	e093      	b.n	80092fe <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80091d6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	da0b      	bge.n	80091f6 <USBD_StdEPReq+0x212>
 80091de:	7bbb      	ldrb	r3, [r7, #14]
 80091e0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80091e4:	4613      	mov	r3, r2
 80091e6:	009b      	lsls	r3, r3, #2
 80091e8:	4413      	add	r3, r2
 80091ea:	009b      	lsls	r3, r3, #2
 80091ec:	3310      	adds	r3, #16
 80091ee:	687a      	ldr	r2, [r7, #4]
 80091f0:	4413      	add	r3, r2
 80091f2:	3304      	adds	r3, #4
 80091f4:	e00b      	b.n	800920e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80091f6:	7bbb      	ldrb	r3, [r7, #14]
 80091f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80091fc:	4613      	mov	r3, r2
 80091fe:	009b      	lsls	r3, r3, #2
 8009200:	4413      	add	r3, r2
 8009202:	009b      	lsls	r3, r3, #2
 8009204:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009208:	687a      	ldr	r2, [r7, #4]
 800920a:	4413      	add	r3, r2
 800920c:	3304      	adds	r3, #4
 800920e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	2200      	movs	r2, #0
 8009214:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	330e      	adds	r3, #14
 800921a:	2202      	movs	r2, #2
 800921c:	4619      	mov	r1, r3
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f000 fc44 	bl	8009aac <USBD_CtlSendData>
              break;
 8009224:	e06b      	b.n	80092fe <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009226:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800922a:	2b00      	cmp	r3, #0
 800922c:	da11      	bge.n	8009252 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800922e:	7bbb      	ldrb	r3, [r7, #14]
 8009230:	f003 020f 	and.w	r2, r3, #15
 8009234:	6879      	ldr	r1, [r7, #4]
 8009236:	4613      	mov	r3, r2
 8009238:	009b      	lsls	r3, r3, #2
 800923a:	4413      	add	r3, r2
 800923c:	009b      	lsls	r3, r3, #2
 800923e:	440b      	add	r3, r1
 8009240:	3323      	adds	r3, #35	@ 0x23
 8009242:	781b      	ldrb	r3, [r3, #0]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d117      	bne.n	8009278 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009248:	6839      	ldr	r1, [r7, #0]
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	f000 fbb1 	bl	80099b2 <USBD_CtlError>
                  break;
 8009250:	e055      	b.n	80092fe <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009252:	7bbb      	ldrb	r3, [r7, #14]
 8009254:	f003 020f 	and.w	r2, r3, #15
 8009258:	6879      	ldr	r1, [r7, #4]
 800925a:	4613      	mov	r3, r2
 800925c:	009b      	lsls	r3, r3, #2
 800925e:	4413      	add	r3, r2
 8009260:	009b      	lsls	r3, r3, #2
 8009262:	440b      	add	r3, r1
 8009264:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009268:	781b      	ldrb	r3, [r3, #0]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d104      	bne.n	8009278 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800926e:	6839      	ldr	r1, [r7, #0]
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f000 fb9e 	bl	80099b2 <USBD_CtlError>
                  break;
 8009276:	e042      	b.n	80092fe <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009278:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800927c:	2b00      	cmp	r3, #0
 800927e:	da0b      	bge.n	8009298 <USBD_StdEPReq+0x2b4>
 8009280:	7bbb      	ldrb	r3, [r7, #14]
 8009282:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009286:	4613      	mov	r3, r2
 8009288:	009b      	lsls	r3, r3, #2
 800928a:	4413      	add	r3, r2
 800928c:	009b      	lsls	r3, r3, #2
 800928e:	3310      	adds	r3, #16
 8009290:	687a      	ldr	r2, [r7, #4]
 8009292:	4413      	add	r3, r2
 8009294:	3304      	adds	r3, #4
 8009296:	e00b      	b.n	80092b0 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009298:	7bbb      	ldrb	r3, [r7, #14]
 800929a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800929e:	4613      	mov	r3, r2
 80092a0:	009b      	lsls	r3, r3, #2
 80092a2:	4413      	add	r3, r2
 80092a4:	009b      	lsls	r3, r3, #2
 80092a6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80092aa:	687a      	ldr	r2, [r7, #4]
 80092ac:	4413      	add	r3, r2
 80092ae:	3304      	adds	r3, #4
 80092b0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80092b2:	7bbb      	ldrb	r3, [r7, #14]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d002      	beq.n	80092be <USBD_StdEPReq+0x2da>
 80092b8:	7bbb      	ldrb	r3, [r7, #14]
 80092ba:	2b80      	cmp	r3, #128	@ 0x80
 80092bc:	d103      	bne.n	80092c6 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	2200      	movs	r2, #0
 80092c2:	739a      	strb	r2, [r3, #14]
 80092c4:	e00e      	b.n	80092e4 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80092c6:	7bbb      	ldrb	r3, [r7, #14]
 80092c8:	4619      	mov	r1, r3
 80092ca:	6878      	ldr	r0, [r7, #4]
 80092cc:	f003 fe98 	bl	800d000 <USBD_LL_IsStallEP>
 80092d0:	4603      	mov	r3, r0
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d003      	beq.n	80092de <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	2201      	movs	r2, #1
 80092da:	739a      	strb	r2, [r3, #14]
 80092dc:	e002      	b.n	80092e4 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80092de:	68bb      	ldr	r3, [r7, #8]
 80092e0:	2200      	movs	r2, #0
 80092e2:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	330e      	adds	r3, #14
 80092e8:	2202      	movs	r2, #2
 80092ea:	4619      	mov	r1, r3
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f000 fbdd 	bl	8009aac <USBD_CtlSendData>
              break;
 80092f2:	e004      	b.n	80092fe <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80092f4:	6839      	ldr	r1, [r7, #0]
 80092f6:	6878      	ldr	r0, [r7, #4]
 80092f8:	f000 fb5b 	bl	80099b2 <USBD_CtlError>
              break;
 80092fc:	bf00      	nop
          }
          break;
 80092fe:	e004      	b.n	800930a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8009300:	6839      	ldr	r1, [r7, #0]
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f000 fb55 	bl	80099b2 <USBD_CtlError>
          break;
 8009308:	bf00      	nop
      }
      break;
 800930a:	e005      	b.n	8009318 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800930c:	6839      	ldr	r1, [r7, #0]
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f000 fb4f 	bl	80099b2 <USBD_CtlError>
      break;
 8009314:	e000      	b.n	8009318 <USBD_StdEPReq+0x334>
      break;
 8009316:	bf00      	nop
  }

  return ret;
 8009318:	7bfb      	ldrb	r3, [r7, #15]
}
 800931a:	4618      	mov	r0, r3
 800931c:	3710      	adds	r7, #16
 800931e:	46bd      	mov	sp, r7
 8009320:	bd80      	pop	{r7, pc}
	...

08009324 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b084      	sub	sp, #16
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800932e:	2300      	movs	r3, #0
 8009330:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009332:	2300      	movs	r3, #0
 8009334:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009336:	2300      	movs	r3, #0
 8009338:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	885b      	ldrh	r3, [r3, #2]
 800933e:	0a1b      	lsrs	r3, r3, #8
 8009340:	b29b      	uxth	r3, r3
 8009342:	3b01      	subs	r3, #1
 8009344:	2b06      	cmp	r3, #6
 8009346:	f200 8128 	bhi.w	800959a <USBD_GetDescriptor+0x276>
 800934a:	a201      	add	r2, pc, #4	@ (adr r2, 8009350 <USBD_GetDescriptor+0x2c>)
 800934c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009350:	0800936d 	.word	0x0800936d
 8009354:	08009385 	.word	0x08009385
 8009358:	080093c5 	.word	0x080093c5
 800935c:	0800959b 	.word	0x0800959b
 8009360:	0800959b 	.word	0x0800959b
 8009364:	0800953b 	.word	0x0800953b
 8009368:	08009567 	.word	0x08009567
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	687a      	ldr	r2, [r7, #4]
 8009376:	7c12      	ldrb	r2, [r2, #16]
 8009378:	f107 0108 	add.w	r1, r7, #8
 800937c:	4610      	mov	r0, r2
 800937e:	4798      	blx	r3
 8009380:	60f8      	str	r0, [r7, #12]
      break;
 8009382:	e112      	b.n	80095aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	7c1b      	ldrb	r3, [r3, #16]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d10d      	bne.n	80093a8 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009394:	f107 0208 	add.w	r2, r7, #8
 8009398:	4610      	mov	r0, r2
 800939a:	4798      	blx	r3
 800939c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	3301      	adds	r3, #1
 80093a2:	2202      	movs	r2, #2
 80093a4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80093a6:	e100      	b.n	80095aa <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093b0:	f107 0208 	add.w	r2, r7, #8
 80093b4:	4610      	mov	r0, r2
 80093b6:	4798      	blx	r3
 80093b8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	3301      	adds	r3, #1
 80093be:	2202      	movs	r2, #2
 80093c0:	701a      	strb	r2, [r3, #0]
      break;
 80093c2:	e0f2      	b.n	80095aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	885b      	ldrh	r3, [r3, #2]
 80093c8:	b2db      	uxtb	r3, r3
 80093ca:	2b05      	cmp	r3, #5
 80093cc:	f200 80ac 	bhi.w	8009528 <USBD_GetDescriptor+0x204>
 80093d0:	a201      	add	r2, pc, #4	@ (adr r2, 80093d8 <USBD_GetDescriptor+0xb4>)
 80093d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093d6:	bf00      	nop
 80093d8:	080093f1 	.word	0x080093f1
 80093dc:	08009425 	.word	0x08009425
 80093e0:	08009459 	.word	0x08009459
 80093e4:	0800948d 	.word	0x0800948d
 80093e8:	080094c1 	.word	0x080094c1
 80093ec:	080094f5 	.word	0x080094f5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d00b      	beq.n	8009414 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009402:	685b      	ldr	r3, [r3, #4]
 8009404:	687a      	ldr	r2, [r7, #4]
 8009406:	7c12      	ldrb	r2, [r2, #16]
 8009408:	f107 0108 	add.w	r1, r7, #8
 800940c:	4610      	mov	r0, r2
 800940e:	4798      	blx	r3
 8009410:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009412:	e091      	b.n	8009538 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009414:	6839      	ldr	r1, [r7, #0]
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f000 facb 	bl	80099b2 <USBD_CtlError>
            err++;
 800941c:	7afb      	ldrb	r3, [r7, #11]
 800941e:	3301      	adds	r3, #1
 8009420:	72fb      	strb	r3, [r7, #11]
          break;
 8009422:	e089      	b.n	8009538 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800942a:	689b      	ldr	r3, [r3, #8]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d00b      	beq.n	8009448 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009436:	689b      	ldr	r3, [r3, #8]
 8009438:	687a      	ldr	r2, [r7, #4]
 800943a:	7c12      	ldrb	r2, [r2, #16]
 800943c:	f107 0108 	add.w	r1, r7, #8
 8009440:	4610      	mov	r0, r2
 8009442:	4798      	blx	r3
 8009444:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009446:	e077      	b.n	8009538 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009448:	6839      	ldr	r1, [r7, #0]
 800944a:	6878      	ldr	r0, [r7, #4]
 800944c:	f000 fab1 	bl	80099b2 <USBD_CtlError>
            err++;
 8009450:	7afb      	ldrb	r3, [r7, #11]
 8009452:	3301      	adds	r3, #1
 8009454:	72fb      	strb	r3, [r7, #11]
          break;
 8009456:	e06f      	b.n	8009538 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800945e:	68db      	ldr	r3, [r3, #12]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d00b      	beq.n	800947c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800946a:	68db      	ldr	r3, [r3, #12]
 800946c:	687a      	ldr	r2, [r7, #4]
 800946e:	7c12      	ldrb	r2, [r2, #16]
 8009470:	f107 0108 	add.w	r1, r7, #8
 8009474:	4610      	mov	r0, r2
 8009476:	4798      	blx	r3
 8009478:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800947a:	e05d      	b.n	8009538 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800947c:	6839      	ldr	r1, [r7, #0]
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	f000 fa97 	bl	80099b2 <USBD_CtlError>
            err++;
 8009484:	7afb      	ldrb	r3, [r7, #11]
 8009486:	3301      	adds	r3, #1
 8009488:	72fb      	strb	r3, [r7, #11]
          break;
 800948a:	e055      	b.n	8009538 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009492:	691b      	ldr	r3, [r3, #16]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d00b      	beq.n	80094b0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800949e:	691b      	ldr	r3, [r3, #16]
 80094a0:	687a      	ldr	r2, [r7, #4]
 80094a2:	7c12      	ldrb	r2, [r2, #16]
 80094a4:	f107 0108 	add.w	r1, r7, #8
 80094a8:	4610      	mov	r0, r2
 80094aa:	4798      	blx	r3
 80094ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80094ae:	e043      	b.n	8009538 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80094b0:	6839      	ldr	r1, [r7, #0]
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f000 fa7d 	bl	80099b2 <USBD_CtlError>
            err++;
 80094b8:	7afb      	ldrb	r3, [r7, #11]
 80094ba:	3301      	adds	r3, #1
 80094bc:	72fb      	strb	r3, [r7, #11]
          break;
 80094be:	e03b      	b.n	8009538 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094c6:	695b      	ldr	r3, [r3, #20]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d00b      	beq.n	80094e4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094d2:	695b      	ldr	r3, [r3, #20]
 80094d4:	687a      	ldr	r2, [r7, #4]
 80094d6:	7c12      	ldrb	r2, [r2, #16]
 80094d8:	f107 0108 	add.w	r1, r7, #8
 80094dc:	4610      	mov	r0, r2
 80094de:	4798      	blx	r3
 80094e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80094e2:	e029      	b.n	8009538 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80094e4:	6839      	ldr	r1, [r7, #0]
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f000 fa63 	bl	80099b2 <USBD_CtlError>
            err++;
 80094ec:	7afb      	ldrb	r3, [r7, #11]
 80094ee:	3301      	adds	r3, #1
 80094f0:	72fb      	strb	r3, [r7, #11]
          break;
 80094f2:	e021      	b.n	8009538 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094fa:	699b      	ldr	r3, [r3, #24]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d00b      	beq.n	8009518 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009506:	699b      	ldr	r3, [r3, #24]
 8009508:	687a      	ldr	r2, [r7, #4]
 800950a:	7c12      	ldrb	r2, [r2, #16]
 800950c:	f107 0108 	add.w	r1, r7, #8
 8009510:	4610      	mov	r0, r2
 8009512:	4798      	blx	r3
 8009514:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009516:	e00f      	b.n	8009538 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009518:	6839      	ldr	r1, [r7, #0]
 800951a:	6878      	ldr	r0, [r7, #4]
 800951c:	f000 fa49 	bl	80099b2 <USBD_CtlError>
            err++;
 8009520:	7afb      	ldrb	r3, [r7, #11]
 8009522:	3301      	adds	r3, #1
 8009524:	72fb      	strb	r3, [r7, #11]
          break;
 8009526:	e007      	b.n	8009538 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009528:	6839      	ldr	r1, [r7, #0]
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f000 fa41 	bl	80099b2 <USBD_CtlError>
          err++;
 8009530:	7afb      	ldrb	r3, [r7, #11]
 8009532:	3301      	adds	r3, #1
 8009534:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009536:	bf00      	nop
      }
      break;
 8009538:	e037      	b.n	80095aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	7c1b      	ldrb	r3, [r3, #16]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d109      	bne.n	8009556 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009548:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800954a:	f107 0208 	add.w	r2, r7, #8
 800954e:	4610      	mov	r0, r2
 8009550:	4798      	blx	r3
 8009552:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009554:	e029      	b.n	80095aa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009556:	6839      	ldr	r1, [r7, #0]
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	f000 fa2a 	bl	80099b2 <USBD_CtlError>
        err++;
 800955e:	7afb      	ldrb	r3, [r7, #11]
 8009560:	3301      	adds	r3, #1
 8009562:	72fb      	strb	r3, [r7, #11]
      break;
 8009564:	e021      	b.n	80095aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	7c1b      	ldrb	r3, [r3, #16]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d10d      	bne.n	800958a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009576:	f107 0208 	add.w	r2, r7, #8
 800957a:	4610      	mov	r0, r2
 800957c:	4798      	blx	r3
 800957e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	3301      	adds	r3, #1
 8009584:	2207      	movs	r2, #7
 8009586:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009588:	e00f      	b.n	80095aa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800958a:	6839      	ldr	r1, [r7, #0]
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f000 fa10 	bl	80099b2 <USBD_CtlError>
        err++;
 8009592:	7afb      	ldrb	r3, [r7, #11]
 8009594:	3301      	adds	r3, #1
 8009596:	72fb      	strb	r3, [r7, #11]
      break;
 8009598:	e007      	b.n	80095aa <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800959a:	6839      	ldr	r1, [r7, #0]
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f000 fa08 	bl	80099b2 <USBD_CtlError>
      err++;
 80095a2:	7afb      	ldrb	r3, [r7, #11]
 80095a4:	3301      	adds	r3, #1
 80095a6:	72fb      	strb	r3, [r7, #11]
      break;
 80095a8:	bf00      	nop
  }

  if (err != 0U)
 80095aa:	7afb      	ldrb	r3, [r7, #11]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d11e      	bne.n	80095ee <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	88db      	ldrh	r3, [r3, #6]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d016      	beq.n	80095e6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80095b8:	893b      	ldrh	r3, [r7, #8]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d00e      	beq.n	80095dc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80095be:	683b      	ldr	r3, [r7, #0]
 80095c0:	88da      	ldrh	r2, [r3, #6]
 80095c2:	893b      	ldrh	r3, [r7, #8]
 80095c4:	4293      	cmp	r3, r2
 80095c6:	bf28      	it	cs
 80095c8:	4613      	movcs	r3, r2
 80095ca:	b29b      	uxth	r3, r3
 80095cc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80095ce:	893b      	ldrh	r3, [r7, #8]
 80095d0:	461a      	mov	r2, r3
 80095d2:	68f9      	ldr	r1, [r7, #12]
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f000 fa69 	bl	8009aac <USBD_CtlSendData>
 80095da:	e009      	b.n	80095f0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80095dc:	6839      	ldr	r1, [r7, #0]
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	f000 f9e7 	bl	80099b2 <USBD_CtlError>
 80095e4:	e004      	b.n	80095f0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80095e6:	6878      	ldr	r0, [r7, #4]
 80095e8:	f000 fac1 	bl	8009b6e <USBD_CtlSendStatus>
 80095ec:	e000      	b.n	80095f0 <USBD_GetDescriptor+0x2cc>
    return;
 80095ee:	bf00      	nop
  }
}
 80095f0:	3710      	adds	r7, #16
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}
 80095f6:	bf00      	nop

080095f8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b084      	sub	sp, #16
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
 8009600:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	889b      	ldrh	r3, [r3, #4]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d131      	bne.n	800966e <USBD_SetAddress+0x76>
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	88db      	ldrh	r3, [r3, #6]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d12d      	bne.n	800966e <USBD_SetAddress+0x76>
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	885b      	ldrh	r3, [r3, #2]
 8009616:	2b7f      	cmp	r3, #127	@ 0x7f
 8009618:	d829      	bhi.n	800966e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	885b      	ldrh	r3, [r3, #2]
 800961e:	b2db      	uxtb	r3, r3
 8009620:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009624:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800962c:	b2db      	uxtb	r3, r3
 800962e:	2b03      	cmp	r3, #3
 8009630:	d104      	bne.n	800963c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009632:	6839      	ldr	r1, [r7, #0]
 8009634:	6878      	ldr	r0, [r7, #4]
 8009636:	f000 f9bc 	bl	80099b2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800963a:	e01d      	b.n	8009678 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	7bfa      	ldrb	r2, [r7, #15]
 8009640:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009644:	7bfb      	ldrb	r3, [r7, #15]
 8009646:	4619      	mov	r1, r3
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f003 fd05 	bl	800d058 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800964e:	6878      	ldr	r0, [r7, #4]
 8009650:	f000 fa8d 	bl	8009b6e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009654:	7bfb      	ldrb	r3, [r7, #15]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d004      	beq.n	8009664 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2202      	movs	r2, #2
 800965e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009662:	e009      	b.n	8009678 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2201      	movs	r2, #1
 8009668:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800966c:	e004      	b.n	8009678 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800966e:	6839      	ldr	r1, [r7, #0]
 8009670:	6878      	ldr	r0, [r7, #4]
 8009672:	f000 f99e 	bl	80099b2 <USBD_CtlError>
  }
}
 8009676:	bf00      	nop
 8009678:	bf00      	nop
 800967a:	3710      	adds	r7, #16
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}

08009680 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b084      	sub	sp, #16
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
 8009688:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800968a:	2300      	movs	r3, #0
 800968c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	885b      	ldrh	r3, [r3, #2]
 8009692:	b2da      	uxtb	r2, r3
 8009694:	4b4e      	ldr	r3, [pc, #312]	@ (80097d0 <USBD_SetConfig+0x150>)
 8009696:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009698:	4b4d      	ldr	r3, [pc, #308]	@ (80097d0 <USBD_SetConfig+0x150>)
 800969a:	781b      	ldrb	r3, [r3, #0]
 800969c:	2b01      	cmp	r3, #1
 800969e:	d905      	bls.n	80096ac <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80096a0:	6839      	ldr	r1, [r7, #0]
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f000 f985 	bl	80099b2 <USBD_CtlError>
    return USBD_FAIL;
 80096a8:	2303      	movs	r3, #3
 80096aa:	e08c      	b.n	80097c6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096b2:	b2db      	uxtb	r3, r3
 80096b4:	2b02      	cmp	r3, #2
 80096b6:	d002      	beq.n	80096be <USBD_SetConfig+0x3e>
 80096b8:	2b03      	cmp	r3, #3
 80096ba:	d029      	beq.n	8009710 <USBD_SetConfig+0x90>
 80096bc:	e075      	b.n	80097aa <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80096be:	4b44      	ldr	r3, [pc, #272]	@ (80097d0 <USBD_SetConfig+0x150>)
 80096c0:	781b      	ldrb	r3, [r3, #0]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d020      	beq.n	8009708 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80096c6:	4b42      	ldr	r3, [pc, #264]	@ (80097d0 <USBD_SetConfig+0x150>)
 80096c8:	781b      	ldrb	r3, [r3, #0]
 80096ca:	461a      	mov	r2, r3
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80096d0:	4b3f      	ldr	r3, [pc, #252]	@ (80097d0 <USBD_SetConfig+0x150>)
 80096d2:	781b      	ldrb	r3, [r3, #0]
 80096d4:	4619      	mov	r1, r3
 80096d6:	6878      	ldr	r0, [r7, #4]
 80096d8:	f7fe ffcd 	bl	8008676 <USBD_SetClassConfig>
 80096dc:	4603      	mov	r3, r0
 80096de:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80096e0:	7bfb      	ldrb	r3, [r7, #15]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d008      	beq.n	80096f8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80096e6:	6839      	ldr	r1, [r7, #0]
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	f000 f962 	bl	80099b2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2202      	movs	r2, #2
 80096f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80096f6:	e065      	b.n	80097c4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f000 fa38 	bl	8009b6e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2203      	movs	r2, #3
 8009702:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009706:	e05d      	b.n	80097c4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	f000 fa30 	bl	8009b6e <USBD_CtlSendStatus>
      break;
 800970e:	e059      	b.n	80097c4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009710:	4b2f      	ldr	r3, [pc, #188]	@ (80097d0 <USBD_SetConfig+0x150>)
 8009712:	781b      	ldrb	r3, [r3, #0]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d112      	bne.n	800973e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2202      	movs	r2, #2
 800971c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009720:	4b2b      	ldr	r3, [pc, #172]	@ (80097d0 <USBD_SetConfig+0x150>)
 8009722:	781b      	ldrb	r3, [r3, #0]
 8009724:	461a      	mov	r2, r3
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800972a:	4b29      	ldr	r3, [pc, #164]	@ (80097d0 <USBD_SetConfig+0x150>)
 800972c:	781b      	ldrb	r3, [r3, #0]
 800972e:	4619      	mov	r1, r3
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f7fe ffbc 	bl	80086ae <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f000 fa19 	bl	8009b6e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800973c:	e042      	b.n	80097c4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800973e:	4b24      	ldr	r3, [pc, #144]	@ (80097d0 <USBD_SetConfig+0x150>)
 8009740:	781b      	ldrb	r3, [r3, #0]
 8009742:	461a      	mov	r2, r3
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	685b      	ldr	r3, [r3, #4]
 8009748:	429a      	cmp	r2, r3
 800974a:	d02a      	beq.n	80097a2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	685b      	ldr	r3, [r3, #4]
 8009750:	b2db      	uxtb	r3, r3
 8009752:	4619      	mov	r1, r3
 8009754:	6878      	ldr	r0, [r7, #4]
 8009756:	f7fe ffaa 	bl	80086ae <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800975a:	4b1d      	ldr	r3, [pc, #116]	@ (80097d0 <USBD_SetConfig+0x150>)
 800975c:	781b      	ldrb	r3, [r3, #0]
 800975e:	461a      	mov	r2, r3
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009764:	4b1a      	ldr	r3, [pc, #104]	@ (80097d0 <USBD_SetConfig+0x150>)
 8009766:	781b      	ldrb	r3, [r3, #0]
 8009768:	4619      	mov	r1, r3
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f7fe ff83 	bl	8008676 <USBD_SetClassConfig>
 8009770:	4603      	mov	r3, r0
 8009772:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009774:	7bfb      	ldrb	r3, [r7, #15]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d00f      	beq.n	800979a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800977a:	6839      	ldr	r1, [r7, #0]
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f000 f918 	bl	80099b2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	685b      	ldr	r3, [r3, #4]
 8009786:	b2db      	uxtb	r3, r3
 8009788:	4619      	mov	r1, r3
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f7fe ff8f 	bl	80086ae <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2202      	movs	r2, #2
 8009794:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009798:	e014      	b.n	80097c4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f000 f9e7 	bl	8009b6e <USBD_CtlSendStatus>
      break;
 80097a0:	e010      	b.n	80097c4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f000 f9e3 	bl	8009b6e <USBD_CtlSendStatus>
      break;
 80097a8:	e00c      	b.n	80097c4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80097aa:	6839      	ldr	r1, [r7, #0]
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f000 f900 	bl	80099b2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80097b2:	4b07      	ldr	r3, [pc, #28]	@ (80097d0 <USBD_SetConfig+0x150>)
 80097b4:	781b      	ldrb	r3, [r3, #0]
 80097b6:	4619      	mov	r1, r3
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f7fe ff78 	bl	80086ae <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80097be:	2303      	movs	r3, #3
 80097c0:	73fb      	strb	r3, [r7, #15]
      break;
 80097c2:	bf00      	nop
  }

  return ret;
 80097c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	3710      	adds	r7, #16
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}
 80097ce:	bf00      	nop
 80097d0:	200003ac 	.word	0x200003ac

080097d4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b082      	sub	sp, #8
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]
 80097dc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	88db      	ldrh	r3, [r3, #6]
 80097e2:	2b01      	cmp	r3, #1
 80097e4:	d004      	beq.n	80097f0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80097e6:	6839      	ldr	r1, [r7, #0]
 80097e8:	6878      	ldr	r0, [r7, #4]
 80097ea:	f000 f8e2 	bl	80099b2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80097ee:	e023      	b.n	8009838 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097f6:	b2db      	uxtb	r3, r3
 80097f8:	2b02      	cmp	r3, #2
 80097fa:	dc02      	bgt.n	8009802 <USBD_GetConfig+0x2e>
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	dc03      	bgt.n	8009808 <USBD_GetConfig+0x34>
 8009800:	e015      	b.n	800982e <USBD_GetConfig+0x5a>
 8009802:	2b03      	cmp	r3, #3
 8009804:	d00b      	beq.n	800981e <USBD_GetConfig+0x4a>
 8009806:	e012      	b.n	800982e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2200      	movs	r2, #0
 800980c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	3308      	adds	r3, #8
 8009812:	2201      	movs	r2, #1
 8009814:	4619      	mov	r1, r3
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f000 f948 	bl	8009aac <USBD_CtlSendData>
        break;
 800981c:	e00c      	b.n	8009838 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	3304      	adds	r3, #4
 8009822:	2201      	movs	r2, #1
 8009824:	4619      	mov	r1, r3
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f000 f940 	bl	8009aac <USBD_CtlSendData>
        break;
 800982c:	e004      	b.n	8009838 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800982e:	6839      	ldr	r1, [r7, #0]
 8009830:	6878      	ldr	r0, [r7, #4]
 8009832:	f000 f8be 	bl	80099b2 <USBD_CtlError>
        break;
 8009836:	bf00      	nop
}
 8009838:	bf00      	nop
 800983a:	3708      	adds	r7, #8
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}

08009840 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b082      	sub	sp, #8
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
 8009848:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009850:	b2db      	uxtb	r3, r3
 8009852:	3b01      	subs	r3, #1
 8009854:	2b02      	cmp	r3, #2
 8009856:	d81e      	bhi.n	8009896 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	88db      	ldrh	r3, [r3, #6]
 800985c:	2b02      	cmp	r3, #2
 800985e:	d004      	beq.n	800986a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009860:	6839      	ldr	r1, [r7, #0]
 8009862:	6878      	ldr	r0, [r7, #4]
 8009864:	f000 f8a5 	bl	80099b2 <USBD_CtlError>
        break;
 8009868:	e01a      	b.n	80098a0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2201      	movs	r2, #1
 800986e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009876:	2b00      	cmp	r3, #0
 8009878:	d005      	beq.n	8009886 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	68db      	ldr	r3, [r3, #12]
 800987e:	f043 0202 	orr.w	r2, r3, #2
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	330c      	adds	r3, #12
 800988a:	2202      	movs	r2, #2
 800988c:	4619      	mov	r1, r3
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f000 f90c 	bl	8009aac <USBD_CtlSendData>
      break;
 8009894:	e004      	b.n	80098a0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009896:	6839      	ldr	r1, [r7, #0]
 8009898:	6878      	ldr	r0, [r7, #4]
 800989a:	f000 f88a 	bl	80099b2 <USBD_CtlError>
      break;
 800989e:	bf00      	nop
  }
}
 80098a0:	bf00      	nop
 80098a2:	3708      	adds	r7, #8
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bd80      	pop	{r7, pc}

080098a8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b082      	sub	sp, #8
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
 80098b0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	885b      	ldrh	r3, [r3, #2]
 80098b6:	2b01      	cmp	r3, #1
 80098b8:	d107      	bne.n	80098ca <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2201      	movs	r2, #1
 80098be:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f000 f953 	bl	8009b6e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80098c8:	e013      	b.n	80098f2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	885b      	ldrh	r3, [r3, #2]
 80098ce:	2b02      	cmp	r3, #2
 80098d0:	d10b      	bne.n	80098ea <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	889b      	ldrh	r3, [r3, #4]
 80098d6:	0a1b      	lsrs	r3, r3, #8
 80098d8:	b29b      	uxth	r3, r3
 80098da:	b2da      	uxtb	r2, r3
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f000 f943 	bl	8009b6e <USBD_CtlSendStatus>
}
 80098e8:	e003      	b.n	80098f2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80098ea:	6839      	ldr	r1, [r7, #0]
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	f000 f860 	bl	80099b2 <USBD_CtlError>
}
 80098f2:	bf00      	nop
 80098f4:	3708      	adds	r7, #8
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bd80      	pop	{r7, pc}

080098fa <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098fa:	b580      	push	{r7, lr}
 80098fc:	b082      	sub	sp, #8
 80098fe:	af00      	add	r7, sp, #0
 8009900:	6078      	str	r0, [r7, #4]
 8009902:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800990a:	b2db      	uxtb	r3, r3
 800990c:	3b01      	subs	r3, #1
 800990e:	2b02      	cmp	r3, #2
 8009910:	d80b      	bhi.n	800992a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	885b      	ldrh	r3, [r3, #2]
 8009916:	2b01      	cmp	r3, #1
 8009918:	d10c      	bne.n	8009934 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2200      	movs	r2, #0
 800991e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f000 f923 	bl	8009b6e <USBD_CtlSendStatus>
      }
      break;
 8009928:	e004      	b.n	8009934 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800992a:	6839      	ldr	r1, [r7, #0]
 800992c:	6878      	ldr	r0, [r7, #4]
 800992e:	f000 f840 	bl	80099b2 <USBD_CtlError>
      break;
 8009932:	e000      	b.n	8009936 <USBD_ClrFeature+0x3c>
      break;
 8009934:	bf00      	nop
  }
}
 8009936:	bf00      	nop
 8009938:	3708      	adds	r7, #8
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}

0800993e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800993e:	b580      	push	{r7, lr}
 8009940:	b084      	sub	sp, #16
 8009942:	af00      	add	r7, sp, #0
 8009944:	6078      	str	r0, [r7, #4]
 8009946:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	781a      	ldrb	r2, [r3, #0]
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	3301      	adds	r3, #1
 8009958:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	781a      	ldrb	r2, [r3, #0]
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	3301      	adds	r3, #1
 8009966:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009968:	68f8      	ldr	r0, [r7, #12]
 800996a:	f7ff fa3d 	bl	8008de8 <SWAPBYTE>
 800996e:	4603      	mov	r3, r0
 8009970:	461a      	mov	r2, r3
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	3301      	adds	r3, #1
 800997a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	3301      	adds	r3, #1
 8009980:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009982:	68f8      	ldr	r0, [r7, #12]
 8009984:	f7ff fa30 	bl	8008de8 <SWAPBYTE>
 8009988:	4603      	mov	r3, r0
 800998a:	461a      	mov	r2, r3
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	3301      	adds	r3, #1
 8009994:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	3301      	adds	r3, #1
 800999a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800999c:	68f8      	ldr	r0, [r7, #12]
 800999e:	f7ff fa23 	bl	8008de8 <SWAPBYTE>
 80099a2:	4603      	mov	r3, r0
 80099a4:	461a      	mov	r2, r3
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	80da      	strh	r2, [r3, #6]
}
 80099aa:	bf00      	nop
 80099ac:	3710      	adds	r7, #16
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}

080099b2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099b2:	b580      	push	{r7, lr}
 80099b4:	b082      	sub	sp, #8
 80099b6:	af00      	add	r7, sp, #0
 80099b8:	6078      	str	r0, [r7, #4]
 80099ba:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80099bc:	2180      	movs	r1, #128	@ 0x80
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f003 fae0 	bl	800cf84 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80099c4:	2100      	movs	r1, #0
 80099c6:	6878      	ldr	r0, [r7, #4]
 80099c8:	f003 fadc 	bl	800cf84 <USBD_LL_StallEP>
}
 80099cc:	bf00      	nop
 80099ce:	3708      	adds	r7, #8
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}

080099d4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b086      	sub	sp, #24
 80099d8:	af00      	add	r7, sp, #0
 80099da:	60f8      	str	r0, [r7, #12]
 80099dc:	60b9      	str	r1, [r7, #8]
 80099de:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80099e0:	2300      	movs	r3, #0
 80099e2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d042      	beq.n	8009a70 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80099ee:	6938      	ldr	r0, [r7, #16]
 80099f0:	f000 f842 	bl	8009a78 <USBD_GetLen>
 80099f4:	4603      	mov	r3, r0
 80099f6:	3301      	adds	r3, #1
 80099f8:	005b      	lsls	r3, r3, #1
 80099fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099fe:	d808      	bhi.n	8009a12 <USBD_GetString+0x3e>
 8009a00:	6938      	ldr	r0, [r7, #16]
 8009a02:	f000 f839 	bl	8009a78 <USBD_GetLen>
 8009a06:	4603      	mov	r3, r0
 8009a08:	3301      	adds	r3, #1
 8009a0a:	b29b      	uxth	r3, r3
 8009a0c:	005b      	lsls	r3, r3, #1
 8009a0e:	b29a      	uxth	r2, r3
 8009a10:	e001      	b.n	8009a16 <USBD_GetString+0x42>
 8009a12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009a1a:	7dfb      	ldrb	r3, [r7, #23]
 8009a1c:	68ba      	ldr	r2, [r7, #8]
 8009a1e:	4413      	add	r3, r2
 8009a20:	687a      	ldr	r2, [r7, #4]
 8009a22:	7812      	ldrb	r2, [r2, #0]
 8009a24:	701a      	strb	r2, [r3, #0]
  idx++;
 8009a26:	7dfb      	ldrb	r3, [r7, #23]
 8009a28:	3301      	adds	r3, #1
 8009a2a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009a2c:	7dfb      	ldrb	r3, [r7, #23]
 8009a2e:	68ba      	ldr	r2, [r7, #8]
 8009a30:	4413      	add	r3, r2
 8009a32:	2203      	movs	r2, #3
 8009a34:	701a      	strb	r2, [r3, #0]
  idx++;
 8009a36:	7dfb      	ldrb	r3, [r7, #23]
 8009a38:	3301      	adds	r3, #1
 8009a3a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009a3c:	e013      	b.n	8009a66 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009a3e:	7dfb      	ldrb	r3, [r7, #23]
 8009a40:	68ba      	ldr	r2, [r7, #8]
 8009a42:	4413      	add	r3, r2
 8009a44:	693a      	ldr	r2, [r7, #16]
 8009a46:	7812      	ldrb	r2, [r2, #0]
 8009a48:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	3301      	adds	r3, #1
 8009a4e:	613b      	str	r3, [r7, #16]
    idx++;
 8009a50:	7dfb      	ldrb	r3, [r7, #23]
 8009a52:	3301      	adds	r3, #1
 8009a54:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009a56:	7dfb      	ldrb	r3, [r7, #23]
 8009a58:	68ba      	ldr	r2, [r7, #8]
 8009a5a:	4413      	add	r3, r2
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	701a      	strb	r2, [r3, #0]
    idx++;
 8009a60:	7dfb      	ldrb	r3, [r7, #23]
 8009a62:	3301      	adds	r3, #1
 8009a64:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	781b      	ldrb	r3, [r3, #0]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d1e7      	bne.n	8009a3e <USBD_GetString+0x6a>
 8009a6e:	e000      	b.n	8009a72 <USBD_GetString+0x9e>
    return;
 8009a70:	bf00      	nop
  }
}
 8009a72:	3718      	adds	r7, #24
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bd80      	pop	{r7, pc}

08009a78 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b085      	sub	sp, #20
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009a80:	2300      	movs	r3, #0
 8009a82:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009a88:	e005      	b.n	8009a96 <USBD_GetLen+0x1e>
  {
    len++;
 8009a8a:	7bfb      	ldrb	r3, [r7, #15]
 8009a8c:	3301      	adds	r3, #1
 8009a8e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009a90:	68bb      	ldr	r3, [r7, #8]
 8009a92:	3301      	adds	r3, #1
 8009a94:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	781b      	ldrb	r3, [r3, #0]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d1f5      	bne.n	8009a8a <USBD_GetLen+0x12>
  }

  return len;
 8009a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	3714      	adds	r7, #20
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aaa:	4770      	bx	lr

08009aac <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b084      	sub	sp, #16
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	60f8      	str	r0, [r7, #12]
 8009ab4:	60b9      	str	r1, [r7, #8]
 8009ab6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	2202      	movs	r2, #2
 8009abc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	687a      	ldr	r2, [r7, #4]
 8009ac4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	68ba      	ldr	r2, [r7, #8]
 8009aca:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	687a      	ldr	r2, [r7, #4]
 8009ad0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	68ba      	ldr	r2, [r7, #8]
 8009ad6:	2100      	movs	r1, #0
 8009ad8:	68f8      	ldr	r0, [r7, #12]
 8009ada:	f003 fadc 	bl	800d096 <USBD_LL_Transmit>

  return USBD_OK;
 8009ade:	2300      	movs	r3, #0
}
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	3710      	adds	r7, #16
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bd80      	pop	{r7, pc}

08009ae8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b084      	sub	sp, #16
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	60f8      	str	r0, [r7, #12]
 8009af0:	60b9      	str	r1, [r7, #8]
 8009af2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	68ba      	ldr	r2, [r7, #8]
 8009af8:	2100      	movs	r1, #0
 8009afa:	68f8      	ldr	r0, [r7, #12]
 8009afc:	f003 facb 	bl	800d096 <USBD_LL_Transmit>

  return USBD_OK;
 8009b00:	2300      	movs	r3, #0
}
 8009b02:	4618      	mov	r0, r3
 8009b04:	3710      	adds	r7, #16
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bd80      	pop	{r7, pc}

08009b0a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009b0a:	b580      	push	{r7, lr}
 8009b0c:	b084      	sub	sp, #16
 8009b0e:	af00      	add	r7, sp, #0
 8009b10:	60f8      	str	r0, [r7, #12]
 8009b12:	60b9      	str	r1, [r7, #8]
 8009b14:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	2203      	movs	r2, #3
 8009b1a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	687a      	ldr	r2, [r7, #4]
 8009b22:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	68ba      	ldr	r2, [r7, #8]
 8009b2a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	687a      	ldr	r2, [r7, #4]
 8009b32:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	68ba      	ldr	r2, [r7, #8]
 8009b3a:	2100      	movs	r1, #0
 8009b3c:	68f8      	ldr	r0, [r7, #12]
 8009b3e:	f003 facb 	bl	800d0d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009b42:	2300      	movs	r3, #0
}
 8009b44:	4618      	mov	r0, r3
 8009b46:	3710      	adds	r7, #16
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	bd80      	pop	{r7, pc}

08009b4c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b084      	sub	sp, #16
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	60f8      	str	r0, [r7, #12]
 8009b54:	60b9      	str	r1, [r7, #8]
 8009b56:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	68ba      	ldr	r2, [r7, #8]
 8009b5c:	2100      	movs	r1, #0
 8009b5e:	68f8      	ldr	r0, [r7, #12]
 8009b60:	f003 faba 	bl	800d0d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009b64:	2300      	movs	r3, #0
}
 8009b66:	4618      	mov	r0, r3
 8009b68:	3710      	adds	r7, #16
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	bd80      	pop	{r7, pc}

08009b6e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009b6e:	b580      	push	{r7, lr}
 8009b70:	b082      	sub	sp, #8
 8009b72:	af00      	add	r7, sp, #0
 8009b74:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2204      	movs	r2, #4
 8009b7a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009b7e:	2300      	movs	r3, #0
 8009b80:	2200      	movs	r2, #0
 8009b82:	2100      	movs	r1, #0
 8009b84:	6878      	ldr	r0, [r7, #4]
 8009b86:	f003 fa86 	bl	800d096 <USBD_LL_Transmit>

  return USBD_OK;
 8009b8a:	2300      	movs	r3, #0
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	3708      	adds	r7, #8
 8009b90:	46bd      	mov	sp, r7
 8009b92:	bd80      	pop	{r7, pc}

08009b94 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b082      	sub	sp, #8
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2205      	movs	r2, #5
 8009ba0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	2100      	movs	r1, #0
 8009baa:	6878      	ldr	r0, [r7, #4]
 8009bac:	f003 fa94 	bl	800d0d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009bb0:	2300      	movs	r3, #0
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3708      	adds	r7, #8
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}
	...

08009bbc <__NVIC_SetPriority>:
{
 8009bbc:	b480      	push	{r7}
 8009bbe:	b083      	sub	sp, #12
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	6039      	str	r1, [r7, #0]
 8009bc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	db0a      	blt.n	8009be6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	b2da      	uxtb	r2, r3
 8009bd4:	490c      	ldr	r1, [pc, #48]	@ (8009c08 <__NVIC_SetPriority+0x4c>)
 8009bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009bda:	0112      	lsls	r2, r2, #4
 8009bdc:	b2d2      	uxtb	r2, r2
 8009bde:	440b      	add	r3, r1
 8009be0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009be4:	e00a      	b.n	8009bfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	b2da      	uxtb	r2, r3
 8009bea:	4908      	ldr	r1, [pc, #32]	@ (8009c0c <__NVIC_SetPriority+0x50>)
 8009bec:	79fb      	ldrb	r3, [r7, #7]
 8009bee:	f003 030f 	and.w	r3, r3, #15
 8009bf2:	3b04      	subs	r3, #4
 8009bf4:	0112      	lsls	r2, r2, #4
 8009bf6:	b2d2      	uxtb	r2, r2
 8009bf8:	440b      	add	r3, r1
 8009bfa:	761a      	strb	r2, [r3, #24]
}
 8009bfc:	bf00      	nop
 8009bfe:	370c      	adds	r7, #12
 8009c00:	46bd      	mov	sp, r7
 8009c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c06:	4770      	bx	lr
 8009c08:	e000e100 	.word	0xe000e100
 8009c0c:	e000ed00 	.word	0xe000ed00

08009c10 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009c10:	b580      	push	{r7, lr}
 8009c12:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009c14:	4b05      	ldr	r3, [pc, #20]	@ (8009c2c <SysTick_Handler+0x1c>)
 8009c16:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009c18:	f001 fd46 	bl	800b6a8 <xTaskGetSchedulerState>
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	2b01      	cmp	r3, #1
 8009c20:	d001      	beq.n	8009c26 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009c22:	f002 fb41 	bl	800c2a8 <xPortSysTickHandler>
  }
}
 8009c26:	bf00      	nop
 8009c28:	bd80      	pop	{r7, pc}
 8009c2a:	bf00      	nop
 8009c2c:	e000e010 	.word	0xe000e010

08009c30 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009c30:	b580      	push	{r7, lr}
 8009c32:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009c34:	2100      	movs	r1, #0
 8009c36:	f06f 0004 	mvn.w	r0, #4
 8009c3a:	f7ff ffbf 	bl	8009bbc <__NVIC_SetPriority>
#endif
}
 8009c3e:	bf00      	nop
 8009c40:	bd80      	pop	{r7, pc}
	...

08009c44 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009c44:	b480      	push	{r7}
 8009c46:	b083      	sub	sp, #12
 8009c48:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c4a:	f3ef 8305 	mrs	r3, IPSR
 8009c4e:	603b      	str	r3, [r7, #0]
  return(result);
 8009c50:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d003      	beq.n	8009c5e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009c56:	f06f 0305 	mvn.w	r3, #5
 8009c5a:	607b      	str	r3, [r7, #4]
 8009c5c:	e00c      	b.n	8009c78 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8009c88 <osKernelInitialize+0x44>)
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d105      	bne.n	8009c72 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009c66:	4b08      	ldr	r3, [pc, #32]	@ (8009c88 <osKernelInitialize+0x44>)
 8009c68:	2201      	movs	r2, #1
 8009c6a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	607b      	str	r3, [r7, #4]
 8009c70:	e002      	b.n	8009c78 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009c72:	f04f 33ff 	mov.w	r3, #4294967295
 8009c76:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009c78:	687b      	ldr	r3, [r7, #4]
}
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	370c      	adds	r7, #12
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c84:	4770      	bx	lr
 8009c86:	bf00      	nop
 8009c88:	200003b0 	.word	0x200003b0

08009c8c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b082      	sub	sp, #8
 8009c90:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c92:	f3ef 8305 	mrs	r3, IPSR
 8009c96:	603b      	str	r3, [r7, #0]
  return(result);
 8009c98:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d003      	beq.n	8009ca6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8009c9e:	f06f 0305 	mvn.w	r3, #5
 8009ca2:	607b      	str	r3, [r7, #4]
 8009ca4:	e010      	b.n	8009cc8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8009cd4 <osKernelStart+0x48>)
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	2b01      	cmp	r3, #1
 8009cac:	d109      	bne.n	8009cc2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009cae:	f7ff ffbf 	bl	8009c30 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009cb2:	4b08      	ldr	r3, [pc, #32]	@ (8009cd4 <osKernelStart+0x48>)
 8009cb4:	2202      	movs	r2, #2
 8009cb6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009cb8:	f001 f892 	bl	800ade0 <vTaskStartScheduler>
      stat = osOK;
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	607b      	str	r3, [r7, #4]
 8009cc0:	e002      	b.n	8009cc8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8009cc6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009cc8:	687b      	ldr	r3, [r7, #4]
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	3708      	adds	r7, #8
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}
 8009cd2:	bf00      	nop
 8009cd4:	200003b0 	.word	0x200003b0

08009cd8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b08e      	sub	sp, #56	@ 0x38
 8009cdc:	af04      	add	r7, sp, #16
 8009cde:	60f8      	str	r0, [r7, #12]
 8009ce0:	60b9      	str	r1, [r7, #8]
 8009ce2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ce8:	f3ef 8305 	mrs	r3, IPSR
 8009cec:	617b      	str	r3, [r7, #20]
  return(result);
 8009cee:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d17e      	bne.n	8009df2 <osThreadNew+0x11a>
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d07b      	beq.n	8009df2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009cfa:	2380      	movs	r3, #128	@ 0x80
 8009cfc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009cfe:	2318      	movs	r3, #24
 8009d00:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009d02:	2300      	movs	r3, #0
 8009d04:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8009d06:	f04f 33ff 	mov.w	r3, #4294967295
 8009d0a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d045      	beq.n	8009d9e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d002      	beq.n	8009d20 <osThreadNew+0x48>
        name = attr->name;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	699b      	ldr	r3, [r3, #24]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d002      	beq.n	8009d2e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	699b      	ldr	r3, [r3, #24]
 8009d2c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009d2e:	69fb      	ldr	r3, [r7, #28]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d008      	beq.n	8009d46 <osThreadNew+0x6e>
 8009d34:	69fb      	ldr	r3, [r7, #28]
 8009d36:	2b38      	cmp	r3, #56	@ 0x38
 8009d38:	d805      	bhi.n	8009d46 <osThreadNew+0x6e>
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	685b      	ldr	r3, [r3, #4]
 8009d3e:	f003 0301 	and.w	r3, r3, #1
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d001      	beq.n	8009d4a <osThreadNew+0x72>
        return (NULL);
 8009d46:	2300      	movs	r3, #0
 8009d48:	e054      	b.n	8009df4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	695b      	ldr	r3, [r3, #20]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d003      	beq.n	8009d5a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	695b      	ldr	r3, [r3, #20]
 8009d56:	089b      	lsrs	r3, r3, #2
 8009d58:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	689b      	ldr	r3, [r3, #8]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d00e      	beq.n	8009d80 <osThreadNew+0xa8>
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	68db      	ldr	r3, [r3, #12]
 8009d66:	2ba7      	cmp	r3, #167	@ 0xa7
 8009d68:	d90a      	bls.n	8009d80 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d006      	beq.n	8009d80 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	695b      	ldr	r3, [r3, #20]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d002      	beq.n	8009d80 <osThreadNew+0xa8>
        mem = 1;
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	61bb      	str	r3, [r7, #24]
 8009d7e:	e010      	b.n	8009da2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	689b      	ldr	r3, [r3, #8]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d10c      	bne.n	8009da2 <osThreadNew+0xca>
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	68db      	ldr	r3, [r3, #12]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d108      	bne.n	8009da2 <osThreadNew+0xca>
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	691b      	ldr	r3, [r3, #16]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d104      	bne.n	8009da2 <osThreadNew+0xca>
          mem = 0;
 8009d98:	2300      	movs	r3, #0
 8009d9a:	61bb      	str	r3, [r7, #24]
 8009d9c:	e001      	b.n	8009da2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009da2:	69bb      	ldr	r3, [r7, #24]
 8009da4:	2b01      	cmp	r3, #1
 8009da6:	d110      	bne.n	8009dca <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009dac:	687a      	ldr	r2, [r7, #4]
 8009dae:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009db0:	9202      	str	r2, [sp, #8]
 8009db2:	9301      	str	r3, [sp, #4]
 8009db4:	69fb      	ldr	r3, [r7, #28]
 8009db6:	9300      	str	r3, [sp, #0]
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	6a3a      	ldr	r2, [r7, #32]
 8009dbc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009dbe:	68f8      	ldr	r0, [r7, #12]
 8009dc0:	f000 fe1a 	bl	800a9f8 <xTaskCreateStatic>
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	613b      	str	r3, [r7, #16]
 8009dc8:	e013      	b.n	8009df2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009dca:	69bb      	ldr	r3, [r7, #24]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d110      	bne.n	8009df2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009dd0:	6a3b      	ldr	r3, [r7, #32]
 8009dd2:	b29a      	uxth	r2, r3
 8009dd4:	f107 0310 	add.w	r3, r7, #16
 8009dd8:	9301      	str	r3, [sp, #4]
 8009dda:	69fb      	ldr	r3, [r7, #28]
 8009ddc:	9300      	str	r3, [sp, #0]
 8009dde:	68bb      	ldr	r3, [r7, #8]
 8009de0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009de2:	68f8      	ldr	r0, [r7, #12]
 8009de4:	f000 fe68 	bl	800aab8 <xTaskCreate>
 8009de8:	4603      	mov	r3, r0
 8009dea:	2b01      	cmp	r3, #1
 8009dec:	d001      	beq.n	8009df2 <osThreadNew+0x11a>
            hTask = NULL;
 8009dee:	2300      	movs	r3, #0
 8009df0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009df2:	693b      	ldr	r3, [r7, #16]
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	3728      	adds	r7, #40	@ 0x28
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	bd80      	pop	{r7, pc}

08009dfc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b084      	sub	sp, #16
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e04:	f3ef 8305 	mrs	r3, IPSR
 8009e08:	60bb      	str	r3, [r7, #8]
  return(result);
 8009e0a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d003      	beq.n	8009e18 <osDelay+0x1c>
    stat = osErrorISR;
 8009e10:	f06f 0305 	mvn.w	r3, #5
 8009e14:	60fb      	str	r3, [r7, #12]
 8009e16:	e007      	b.n	8009e28 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009e18:	2300      	movs	r3, #0
 8009e1a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d002      	beq.n	8009e28 <osDelay+0x2c>
      vTaskDelay(ticks);
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f000 ffa6 	bl	800ad74 <vTaskDelay>
    }
  }

  return (stat);
 8009e28:	68fb      	ldr	r3, [r7, #12]
}
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	3710      	adds	r7, #16
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	bd80      	pop	{r7, pc}
	...

08009e34 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009e34:	b480      	push	{r7}
 8009e36:	b085      	sub	sp, #20
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	60f8      	str	r0, [r7, #12]
 8009e3c:	60b9      	str	r1, [r7, #8]
 8009e3e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	4a07      	ldr	r2, [pc, #28]	@ (8009e60 <vApplicationGetIdleTaskMemory+0x2c>)
 8009e44:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	4a06      	ldr	r2, [pc, #24]	@ (8009e64 <vApplicationGetIdleTaskMemory+0x30>)
 8009e4a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2280      	movs	r2, #128	@ 0x80
 8009e50:	601a      	str	r2, [r3, #0]
}
 8009e52:	bf00      	nop
 8009e54:	3714      	adds	r7, #20
 8009e56:	46bd      	mov	sp, r7
 8009e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5c:	4770      	bx	lr
 8009e5e:	bf00      	nop
 8009e60:	200003b4 	.word	0x200003b4
 8009e64:	2000045c 	.word	0x2000045c

08009e68 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009e68:	b480      	push	{r7}
 8009e6a:	b085      	sub	sp, #20
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	60f8      	str	r0, [r7, #12]
 8009e70:	60b9      	str	r1, [r7, #8]
 8009e72:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	4a07      	ldr	r2, [pc, #28]	@ (8009e94 <vApplicationGetTimerTaskMemory+0x2c>)
 8009e78:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	4a06      	ldr	r2, [pc, #24]	@ (8009e98 <vApplicationGetTimerTaskMemory+0x30>)
 8009e7e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009e86:	601a      	str	r2, [r3, #0]
}
 8009e88:	bf00      	nop
 8009e8a:	3714      	adds	r7, #20
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e92:	4770      	bx	lr
 8009e94:	2000065c 	.word	0x2000065c
 8009e98:	20000704 	.word	0x20000704

08009e9c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009e9c:	b480      	push	{r7}
 8009e9e:	b083      	sub	sp, #12
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f103 0208 	add.w	r2, r3, #8
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8009eb4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	f103 0208 	add.w	r2, r3, #8
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f103 0208 	add.w	r2, r3, #8
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2200      	movs	r2, #0
 8009ece:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009ed0:	bf00      	nop
 8009ed2:	370c      	adds	r7, #12
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eda:	4770      	bx	lr

08009edc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009edc:	b480      	push	{r7}
 8009ede:	b083      	sub	sp, #12
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009eea:	bf00      	nop
 8009eec:	370c      	adds	r7, #12
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef4:	4770      	bx	lr

08009ef6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009ef6:	b480      	push	{r7}
 8009ef8:	b085      	sub	sp, #20
 8009efa:	af00      	add	r7, sp, #0
 8009efc:	6078      	str	r0, [r7, #4]
 8009efe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	68fa      	ldr	r2, [r7, #12]
 8009f0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	689a      	ldr	r2, [r3, #8]
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	689b      	ldr	r3, [r3, #8]
 8009f18:	683a      	ldr	r2, [r7, #0]
 8009f1a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	683a      	ldr	r2, [r7, #0]
 8009f20:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	687a      	ldr	r2, [r7, #4]
 8009f26:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	1c5a      	adds	r2, r3, #1
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	601a      	str	r2, [r3, #0]
}
 8009f32:	bf00      	nop
 8009f34:	3714      	adds	r7, #20
 8009f36:	46bd      	mov	sp, r7
 8009f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3c:	4770      	bx	lr

08009f3e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009f3e:	b480      	push	{r7}
 8009f40:	b085      	sub	sp, #20
 8009f42:	af00      	add	r7, sp, #0
 8009f44:	6078      	str	r0, [r7, #4]
 8009f46:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f54:	d103      	bne.n	8009f5e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	691b      	ldr	r3, [r3, #16]
 8009f5a:	60fb      	str	r3, [r7, #12]
 8009f5c:	e00c      	b.n	8009f78 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	3308      	adds	r3, #8
 8009f62:	60fb      	str	r3, [r7, #12]
 8009f64:	e002      	b.n	8009f6c <vListInsert+0x2e>
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	685b      	ldr	r3, [r3, #4]
 8009f6a:	60fb      	str	r3, [r7, #12]
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	685b      	ldr	r3, [r3, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	68ba      	ldr	r2, [r7, #8]
 8009f74:	429a      	cmp	r2, r3
 8009f76:	d2f6      	bcs.n	8009f66 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	685a      	ldr	r2, [r3, #4]
 8009f7c:	683b      	ldr	r3, [r7, #0]
 8009f7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	685b      	ldr	r3, [r3, #4]
 8009f84:	683a      	ldr	r2, [r7, #0]
 8009f86:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	68fa      	ldr	r2, [r7, #12]
 8009f8c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	683a      	ldr	r2, [r7, #0]
 8009f92:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	687a      	ldr	r2, [r7, #4]
 8009f98:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	1c5a      	adds	r2, r3, #1
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	601a      	str	r2, [r3, #0]
}
 8009fa4:	bf00      	nop
 8009fa6:	3714      	adds	r7, #20
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fae:	4770      	bx	lr

08009fb0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b085      	sub	sp, #20
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	691b      	ldr	r3, [r3, #16]
 8009fbc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	685b      	ldr	r3, [r3, #4]
 8009fc2:	687a      	ldr	r2, [r7, #4]
 8009fc4:	6892      	ldr	r2, [r2, #8]
 8009fc6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	689b      	ldr	r3, [r3, #8]
 8009fcc:	687a      	ldr	r2, [r7, #4]
 8009fce:	6852      	ldr	r2, [r2, #4]
 8009fd0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	685b      	ldr	r3, [r3, #4]
 8009fd6:	687a      	ldr	r2, [r7, #4]
 8009fd8:	429a      	cmp	r2, r3
 8009fda:	d103      	bne.n	8009fe4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	689a      	ldr	r2, [r3, #8]
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	1e5a      	subs	r2, r3, #1
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	681b      	ldr	r3, [r3, #0]
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	3714      	adds	r7, #20
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a002:	4770      	bx	lr

0800a004 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b084      	sub	sp, #16
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d10b      	bne.n	800a030 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a01c:	f383 8811 	msr	BASEPRI, r3
 800a020:	f3bf 8f6f 	isb	sy
 800a024:	f3bf 8f4f 	dsb	sy
 800a028:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a02a:	bf00      	nop
 800a02c:	bf00      	nop
 800a02e:	e7fd      	b.n	800a02c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a030:	f002 f8aa 	bl	800c188 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681a      	ldr	r2, [r3, #0]
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a03c:	68f9      	ldr	r1, [r7, #12]
 800a03e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a040:	fb01 f303 	mul.w	r3, r1, r3
 800a044:	441a      	add	r2, r3
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	2200      	movs	r2, #0
 800a04e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	681a      	ldr	r2, [r3, #0]
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681a      	ldr	r2, [r3, #0]
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a060:	3b01      	subs	r3, #1
 800a062:	68f9      	ldr	r1, [r7, #12]
 800a064:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a066:	fb01 f303 	mul.w	r3, r1, r3
 800a06a:	441a      	add	r2, r3
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	22ff      	movs	r2, #255	@ 0xff
 800a074:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	22ff      	movs	r2, #255	@ 0xff
 800a07c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d114      	bne.n	800a0b0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	691b      	ldr	r3, [r3, #16]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d01a      	beq.n	800a0c4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	3310      	adds	r3, #16
 800a092:	4618      	mov	r0, r3
 800a094:	f001 f942 	bl	800b31c <xTaskRemoveFromEventList>
 800a098:	4603      	mov	r3, r0
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d012      	beq.n	800a0c4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a09e:	4b0d      	ldr	r3, [pc, #52]	@ (800a0d4 <xQueueGenericReset+0xd0>)
 800a0a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0a4:	601a      	str	r2, [r3, #0]
 800a0a6:	f3bf 8f4f 	dsb	sy
 800a0aa:	f3bf 8f6f 	isb	sy
 800a0ae:	e009      	b.n	800a0c4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	3310      	adds	r3, #16
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	f7ff fef1 	bl	8009e9c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	3324      	adds	r3, #36	@ 0x24
 800a0be:	4618      	mov	r0, r3
 800a0c0:	f7ff feec 	bl	8009e9c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a0c4:	f002 f892 	bl	800c1ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a0c8:	2301      	movs	r3, #1
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3710      	adds	r7, #16
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}
 800a0d2:	bf00      	nop
 800a0d4:	e000ed04 	.word	0xe000ed04

0800a0d8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b08e      	sub	sp, #56	@ 0x38
 800a0dc:	af02      	add	r7, sp, #8
 800a0de:	60f8      	str	r0, [r7, #12]
 800a0e0:	60b9      	str	r1, [r7, #8]
 800a0e2:	607a      	str	r2, [r7, #4]
 800a0e4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d10b      	bne.n	800a104 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800a0ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0f0:	f383 8811 	msr	BASEPRI, r3
 800a0f4:	f3bf 8f6f 	isb	sy
 800a0f8:	f3bf 8f4f 	dsb	sy
 800a0fc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a0fe:	bf00      	nop
 800a100:	bf00      	nop
 800a102:	e7fd      	b.n	800a100 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d10b      	bne.n	800a122 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a10a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a10e:	f383 8811 	msr	BASEPRI, r3
 800a112:	f3bf 8f6f 	isb	sy
 800a116:	f3bf 8f4f 	dsb	sy
 800a11a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a11c:	bf00      	nop
 800a11e:	bf00      	nop
 800a120:	e7fd      	b.n	800a11e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2b00      	cmp	r3, #0
 800a126:	d002      	beq.n	800a12e <xQueueGenericCreateStatic+0x56>
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d001      	beq.n	800a132 <xQueueGenericCreateStatic+0x5a>
 800a12e:	2301      	movs	r3, #1
 800a130:	e000      	b.n	800a134 <xQueueGenericCreateStatic+0x5c>
 800a132:	2300      	movs	r3, #0
 800a134:	2b00      	cmp	r3, #0
 800a136:	d10b      	bne.n	800a150 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a13c:	f383 8811 	msr	BASEPRI, r3
 800a140:	f3bf 8f6f 	isb	sy
 800a144:	f3bf 8f4f 	dsb	sy
 800a148:	623b      	str	r3, [r7, #32]
}
 800a14a:	bf00      	nop
 800a14c:	bf00      	nop
 800a14e:	e7fd      	b.n	800a14c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d102      	bne.n	800a15c <xQueueGenericCreateStatic+0x84>
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d101      	bne.n	800a160 <xQueueGenericCreateStatic+0x88>
 800a15c:	2301      	movs	r3, #1
 800a15e:	e000      	b.n	800a162 <xQueueGenericCreateStatic+0x8a>
 800a160:	2300      	movs	r3, #0
 800a162:	2b00      	cmp	r3, #0
 800a164:	d10b      	bne.n	800a17e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a16a:	f383 8811 	msr	BASEPRI, r3
 800a16e:	f3bf 8f6f 	isb	sy
 800a172:	f3bf 8f4f 	dsb	sy
 800a176:	61fb      	str	r3, [r7, #28]
}
 800a178:	bf00      	nop
 800a17a:	bf00      	nop
 800a17c:	e7fd      	b.n	800a17a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a17e:	2350      	movs	r3, #80	@ 0x50
 800a180:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a182:	697b      	ldr	r3, [r7, #20]
 800a184:	2b50      	cmp	r3, #80	@ 0x50
 800a186:	d00b      	beq.n	800a1a0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a18c:	f383 8811 	msr	BASEPRI, r3
 800a190:	f3bf 8f6f 	isb	sy
 800a194:	f3bf 8f4f 	dsb	sy
 800a198:	61bb      	str	r3, [r7, #24]
}
 800a19a:	bf00      	nop
 800a19c:	bf00      	nop
 800a19e:	e7fd      	b.n	800a19c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a1a0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a1a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d00d      	beq.n	800a1c8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a1ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1ae:	2201      	movs	r2, #1
 800a1b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a1b4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a1b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1ba:	9300      	str	r3, [sp, #0]
 800a1bc:	4613      	mov	r3, r2
 800a1be:	687a      	ldr	r2, [r7, #4]
 800a1c0:	68b9      	ldr	r1, [r7, #8]
 800a1c2:	68f8      	ldr	r0, [r7, #12]
 800a1c4:	f000 f805 	bl	800a1d2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a1c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	3730      	adds	r7, #48	@ 0x30
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bd80      	pop	{r7, pc}

0800a1d2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a1d2:	b580      	push	{r7, lr}
 800a1d4:	b084      	sub	sp, #16
 800a1d6:	af00      	add	r7, sp, #0
 800a1d8:	60f8      	str	r0, [r7, #12]
 800a1da:	60b9      	str	r1, [r7, #8]
 800a1dc:	607a      	str	r2, [r7, #4]
 800a1de:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a1e0:	68bb      	ldr	r3, [r7, #8]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d103      	bne.n	800a1ee <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a1e6:	69bb      	ldr	r3, [r7, #24]
 800a1e8:	69ba      	ldr	r2, [r7, #24]
 800a1ea:	601a      	str	r2, [r3, #0]
 800a1ec:	e002      	b.n	800a1f4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a1ee:	69bb      	ldr	r3, [r7, #24]
 800a1f0:	687a      	ldr	r2, [r7, #4]
 800a1f2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a1f4:	69bb      	ldr	r3, [r7, #24]
 800a1f6:	68fa      	ldr	r2, [r7, #12]
 800a1f8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a1fa:	69bb      	ldr	r3, [r7, #24]
 800a1fc:	68ba      	ldr	r2, [r7, #8]
 800a1fe:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a200:	2101      	movs	r1, #1
 800a202:	69b8      	ldr	r0, [r7, #24]
 800a204:	f7ff fefe 	bl	800a004 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a208:	69bb      	ldr	r3, [r7, #24]
 800a20a:	78fa      	ldrb	r2, [r7, #3]
 800a20c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a210:	bf00      	nop
 800a212:	3710      	adds	r7, #16
 800a214:	46bd      	mov	sp, r7
 800a216:	bd80      	pop	{r7, pc}

0800a218 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b08e      	sub	sp, #56	@ 0x38
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	60f8      	str	r0, [r7, #12]
 800a220:	60b9      	str	r1, [r7, #8]
 800a222:	607a      	str	r2, [r7, #4]
 800a224:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a226:	2300      	movs	r3, #0
 800a228:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a22e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a230:	2b00      	cmp	r3, #0
 800a232:	d10b      	bne.n	800a24c <xQueueGenericSend+0x34>
	__asm volatile
 800a234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a238:	f383 8811 	msr	BASEPRI, r3
 800a23c:	f3bf 8f6f 	isb	sy
 800a240:	f3bf 8f4f 	dsb	sy
 800a244:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a246:	bf00      	nop
 800a248:	bf00      	nop
 800a24a:	e7fd      	b.n	800a248 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a24c:	68bb      	ldr	r3, [r7, #8]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d103      	bne.n	800a25a <xQueueGenericSend+0x42>
 800a252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a256:	2b00      	cmp	r3, #0
 800a258:	d101      	bne.n	800a25e <xQueueGenericSend+0x46>
 800a25a:	2301      	movs	r3, #1
 800a25c:	e000      	b.n	800a260 <xQueueGenericSend+0x48>
 800a25e:	2300      	movs	r3, #0
 800a260:	2b00      	cmp	r3, #0
 800a262:	d10b      	bne.n	800a27c <xQueueGenericSend+0x64>
	__asm volatile
 800a264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a268:	f383 8811 	msr	BASEPRI, r3
 800a26c:	f3bf 8f6f 	isb	sy
 800a270:	f3bf 8f4f 	dsb	sy
 800a274:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a276:	bf00      	nop
 800a278:	bf00      	nop
 800a27a:	e7fd      	b.n	800a278 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	2b02      	cmp	r3, #2
 800a280:	d103      	bne.n	800a28a <xQueueGenericSend+0x72>
 800a282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a284:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a286:	2b01      	cmp	r3, #1
 800a288:	d101      	bne.n	800a28e <xQueueGenericSend+0x76>
 800a28a:	2301      	movs	r3, #1
 800a28c:	e000      	b.n	800a290 <xQueueGenericSend+0x78>
 800a28e:	2300      	movs	r3, #0
 800a290:	2b00      	cmp	r3, #0
 800a292:	d10b      	bne.n	800a2ac <xQueueGenericSend+0x94>
	__asm volatile
 800a294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a298:	f383 8811 	msr	BASEPRI, r3
 800a29c:	f3bf 8f6f 	isb	sy
 800a2a0:	f3bf 8f4f 	dsb	sy
 800a2a4:	623b      	str	r3, [r7, #32]
}
 800a2a6:	bf00      	nop
 800a2a8:	bf00      	nop
 800a2aa:	e7fd      	b.n	800a2a8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a2ac:	f001 f9fc 	bl	800b6a8 <xTaskGetSchedulerState>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d102      	bne.n	800a2bc <xQueueGenericSend+0xa4>
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d101      	bne.n	800a2c0 <xQueueGenericSend+0xa8>
 800a2bc:	2301      	movs	r3, #1
 800a2be:	e000      	b.n	800a2c2 <xQueueGenericSend+0xaa>
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d10b      	bne.n	800a2de <xQueueGenericSend+0xc6>
	__asm volatile
 800a2c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ca:	f383 8811 	msr	BASEPRI, r3
 800a2ce:	f3bf 8f6f 	isb	sy
 800a2d2:	f3bf 8f4f 	dsb	sy
 800a2d6:	61fb      	str	r3, [r7, #28]
}
 800a2d8:	bf00      	nop
 800a2da:	bf00      	nop
 800a2dc:	e7fd      	b.n	800a2da <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a2de:	f001 ff53 	bl	800c188 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a2e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a2e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2ea:	429a      	cmp	r2, r3
 800a2ec:	d302      	bcc.n	800a2f4 <xQueueGenericSend+0xdc>
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	2b02      	cmp	r3, #2
 800a2f2:	d129      	bne.n	800a348 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a2f4:	683a      	ldr	r2, [r7, #0]
 800a2f6:	68b9      	ldr	r1, [r7, #8]
 800a2f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a2fa:	f000 fa0f 	bl	800a71c <prvCopyDataToQueue>
 800a2fe:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a304:	2b00      	cmp	r3, #0
 800a306:	d010      	beq.n	800a32a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a30a:	3324      	adds	r3, #36	@ 0x24
 800a30c:	4618      	mov	r0, r3
 800a30e:	f001 f805 	bl	800b31c <xTaskRemoveFromEventList>
 800a312:	4603      	mov	r3, r0
 800a314:	2b00      	cmp	r3, #0
 800a316:	d013      	beq.n	800a340 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a318:	4b3f      	ldr	r3, [pc, #252]	@ (800a418 <xQueueGenericSend+0x200>)
 800a31a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a31e:	601a      	str	r2, [r3, #0]
 800a320:	f3bf 8f4f 	dsb	sy
 800a324:	f3bf 8f6f 	isb	sy
 800a328:	e00a      	b.n	800a340 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a32a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d007      	beq.n	800a340 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a330:	4b39      	ldr	r3, [pc, #228]	@ (800a418 <xQueueGenericSend+0x200>)
 800a332:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a336:	601a      	str	r2, [r3, #0]
 800a338:	f3bf 8f4f 	dsb	sy
 800a33c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a340:	f001 ff54 	bl	800c1ec <vPortExitCritical>
				return pdPASS;
 800a344:	2301      	movs	r3, #1
 800a346:	e063      	b.n	800a410 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d103      	bne.n	800a356 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a34e:	f001 ff4d 	bl	800c1ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a352:	2300      	movs	r3, #0
 800a354:	e05c      	b.n	800a410 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d106      	bne.n	800a36a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a35c:	f107 0314 	add.w	r3, r7, #20
 800a360:	4618      	mov	r0, r3
 800a362:	f001 f83f 	bl	800b3e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a366:	2301      	movs	r3, #1
 800a368:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a36a:	f001 ff3f 	bl	800c1ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a36e:	f000 fda7 	bl	800aec0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a372:	f001 ff09 	bl	800c188 <vPortEnterCritical>
 800a376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a378:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a37c:	b25b      	sxtb	r3, r3
 800a37e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a382:	d103      	bne.n	800a38c <xQueueGenericSend+0x174>
 800a384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a386:	2200      	movs	r2, #0
 800a388:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a38c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a38e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a392:	b25b      	sxtb	r3, r3
 800a394:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a398:	d103      	bne.n	800a3a2 <xQueueGenericSend+0x18a>
 800a39a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a39c:	2200      	movs	r2, #0
 800a39e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a3a2:	f001 ff23 	bl	800c1ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a3a6:	1d3a      	adds	r2, r7, #4
 800a3a8:	f107 0314 	add.w	r3, r7, #20
 800a3ac:	4611      	mov	r1, r2
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	f001 f82e 	bl	800b410 <xTaskCheckForTimeOut>
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d124      	bne.n	800a404 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a3ba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a3bc:	f000 faa6 	bl	800a90c <prvIsQueueFull>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d018      	beq.n	800a3f8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a3c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3c8:	3310      	adds	r3, #16
 800a3ca:	687a      	ldr	r2, [r7, #4]
 800a3cc:	4611      	mov	r1, r2
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	f000 ff52 	bl	800b278 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a3d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a3d6:	f000 fa31 	bl	800a83c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a3da:	f000 fd7f 	bl	800aedc <xTaskResumeAll>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	f47f af7c 	bne.w	800a2de <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a3e6:	4b0c      	ldr	r3, [pc, #48]	@ (800a418 <xQueueGenericSend+0x200>)
 800a3e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a3ec:	601a      	str	r2, [r3, #0]
 800a3ee:	f3bf 8f4f 	dsb	sy
 800a3f2:	f3bf 8f6f 	isb	sy
 800a3f6:	e772      	b.n	800a2de <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a3f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a3fa:	f000 fa1f 	bl	800a83c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a3fe:	f000 fd6d 	bl	800aedc <xTaskResumeAll>
 800a402:	e76c      	b.n	800a2de <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a404:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a406:	f000 fa19 	bl	800a83c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a40a:	f000 fd67 	bl	800aedc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a40e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a410:	4618      	mov	r0, r3
 800a412:	3738      	adds	r7, #56	@ 0x38
 800a414:	46bd      	mov	sp, r7
 800a416:	bd80      	pop	{r7, pc}
 800a418:	e000ed04 	.word	0xe000ed04

0800a41c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b090      	sub	sp, #64	@ 0x40
 800a420:	af00      	add	r7, sp, #0
 800a422:	60f8      	str	r0, [r7, #12]
 800a424:	60b9      	str	r1, [r7, #8]
 800a426:	607a      	str	r2, [r7, #4]
 800a428:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800a42e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a430:	2b00      	cmp	r3, #0
 800a432:	d10b      	bne.n	800a44c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a438:	f383 8811 	msr	BASEPRI, r3
 800a43c:	f3bf 8f6f 	isb	sy
 800a440:	f3bf 8f4f 	dsb	sy
 800a444:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a446:	bf00      	nop
 800a448:	bf00      	nop
 800a44a:	e7fd      	b.n	800a448 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d103      	bne.n	800a45a <xQueueGenericSendFromISR+0x3e>
 800a452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a456:	2b00      	cmp	r3, #0
 800a458:	d101      	bne.n	800a45e <xQueueGenericSendFromISR+0x42>
 800a45a:	2301      	movs	r3, #1
 800a45c:	e000      	b.n	800a460 <xQueueGenericSendFromISR+0x44>
 800a45e:	2300      	movs	r3, #0
 800a460:	2b00      	cmp	r3, #0
 800a462:	d10b      	bne.n	800a47c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a468:	f383 8811 	msr	BASEPRI, r3
 800a46c:	f3bf 8f6f 	isb	sy
 800a470:	f3bf 8f4f 	dsb	sy
 800a474:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a476:	bf00      	nop
 800a478:	bf00      	nop
 800a47a:	e7fd      	b.n	800a478 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	2b02      	cmp	r3, #2
 800a480:	d103      	bne.n	800a48a <xQueueGenericSendFromISR+0x6e>
 800a482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a484:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a486:	2b01      	cmp	r3, #1
 800a488:	d101      	bne.n	800a48e <xQueueGenericSendFromISR+0x72>
 800a48a:	2301      	movs	r3, #1
 800a48c:	e000      	b.n	800a490 <xQueueGenericSendFromISR+0x74>
 800a48e:	2300      	movs	r3, #0
 800a490:	2b00      	cmp	r3, #0
 800a492:	d10b      	bne.n	800a4ac <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a498:	f383 8811 	msr	BASEPRI, r3
 800a49c:	f3bf 8f6f 	isb	sy
 800a4a0:	f3bf 8f4f 	dsb	sy
 800a4a4:	623b      	str	r3, [r7, #32]
}
 800a4a6:	bf00      	nop
 800a4a8:	bf00      	nop
 800a4aa:	e7fd      	b.n	800a4a8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a4ac:	f001 ff4c 	bl	800c348 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a4b0:	f3ef 8211 	mrs	r2, BASEPRI
 800a4b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4b8:	f383 8811 	msr	BASEPRI, r3
 800a4bc:	f3bf 8f6f 	isb	sy
 800a4c0:	f3bf 8f4f 	dsb	sy
 800a4c4:	61fa      	str	r2, [r7, #28]
 800a4c6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a4c8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a4ca:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a4cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a4d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4d4:	429a      	cmp	r2, r3
 800a4d6:	d302      	bcc.n	800a4de <xQueueGenericSendFromISR+0xc2>
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	2b02      	cmp	r3, #2
 800a4dc:	d12f      	bne.n	800a53e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a4de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a4e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a4e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a4ee:	683a      	ldr	r2, [r7, #0]
 800a4f0:	68b9      	ldr	r1, [r7, #8]
 800a4f2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a4f4:	f000 f912 	bl	800a71c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a4f8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800a4fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a500:	d112      	bne.n	800a528 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a506:	2b00      	cmp	r3, #0
 800a508:	d016      	beq.n	800a538 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a50a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a50c:	3324      	adds	r3, #36	@ 0x24
 800a50e:	4618      	mov	r0, r3
 800a510:	f000 ff04 	bl	800b31c <xTaskRemoveFromEventList>
 800a514:	4603      	mov	r3, r0
 800a516:	2b00      	cmp	r3, #0
 800a518:	d00e      	beq.n	800a538 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d00b      	beq.n	800a538 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2201      	movs	r2, #1
 800a524:	601a      	str	r2, [r3, #0]
 800a526:	e007      	b.n	800a538 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a528:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a52c:	3301      	adds	r3, #1
 800a52e:	b2db      	uxtb	r3, r3
 800a530:	b25a      	sxtb	r2, r3
 800a532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a534:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a538:	2301      	movs	r3, #1
 800a53a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800a53c:	e001      	b.n	800a542 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a53e:	2300      	movs	r3, #0
 800a540:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a542:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a544:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a546:	697b      	ldr	r3, [r7, #20]
 800a548:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a54c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a54e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a550:	4618      	mov	r0, r3
 800a552:	3740      	adds	r7, #64	@ 0x40
 800a554:	46bd      	mov	sp, r7
 800a556:	bd80      	pop	{r7, pc}

0800a558 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b08c      	sub	sp, #48	@ 0x30
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	60f8      	str	r0, [r7, #12]
 800a560:	60b9      	str	r1, [r7, #8]
 800a562:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a564:	2300      	movs	r3, #0
 800a566:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a56c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d10b      	bne.n	800a58a <xQueueReceive+0x32>
	__asm volatile
 800a572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a576:	f383 8811 	msr	BASEPRI, r3
 800a57a:	f3bf 8f6f 	isb	sy
 800a57e:	f3bf 8f4f 	dsb	sy
 800a582:	623b      	str	r3, [r7, #32]
}
 800a584:	bf00      	nop
 800a586:	bf00      	nop
 800a588:	e7fd      	b.n	800a586 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a58a:	68bb      	ldr	r3, [r7, #8]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d103      	bne.n	800a598 <xQueueReceive+0x40>
 800a590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a594:	2b00      	cmp	r3, #0
 800a596:	d101      	bne.n	800a59c <xQueueReceive+0x44>
 800a598:	2301      	movs	r3, #1
 800a59a:	e000      	b.n	800a59e <xQueueReceive+0x46>
 800a59c:	2300      	movs	r3, #0
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d10b      	bne.n	800a5ba <xQueueReceive+0x62>
	__asm volatile
 800a5a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5a6:	f383 8811 	msr	BASEPRI, r3
 800a5aa:	f3bf 8f6f 	isb	sy
 800a5ae:	f3bf 8f4f 	dsb	sy
 800a5b2:	61fb      	str	r3, [r7, #28]
}
 800a5b4:	bf00      	nop
 800a5b6:	bf00      	nop
 800a5b8:	e7fd      	b.n	800a5b6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a5ba:	f001 f875 	bl	800b6a8 <xTaskGetSchedulerState>
 800a5be:	4603      	mov	r3, r0
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d102      	bne.n	800a5ca <xQueueReceive+0x72>
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d101      	bne.n	800a5ce <xQueueReceive+0x76>
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	e000      	b.n	800a5d0 <xQueueReceive+0x78>
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d10b      	bne.n	800a5ec <xQueueReceive+0x94>
	__asm volatile
 800a5d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5d8:	f383 8811 	msr	BASEPRI, r3
 800a5dc:	f3bf 8f6f 	isb	sy
 800a5e0:	f3bf 8f4f 	dsb	sy
 800a5e4:	61bb      	str	r3, [r7, #24]
}
 800a5e6:	bf00      	nop
 800a5e8:	bf00      	nop
 800a5ea:	e7fd      	b.n	800a5e8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a5ec:	f001 fdcc 	bl	800c188 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a5f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5f4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a5f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d01f      	beq.n	800a63c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a5fc:	68b9      	ldr	r1, [r7, #8]
 800a5fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a600:	f000 f8f6 	bl	800a7f0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a606:	1e5a      	subs	r2, r3, #1
 800a608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a60a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a60c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a60e:	691b      	ldr	r3, [r3, #16]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d00f      	beq.n	800a634 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a616:	3310      	adds	r3, #16
 800a618:	4618      	mov	r0, r3
 800a61a:	f000 fe7f 	bl	800b31c <xTaskRemoveFromEventList>
 800a61e:	4603      	mov	r3, r0
 800a620:	2b00      	cmp	r3, #0
 800a622:	d007      	beq.n	800a634 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a624:	4b3c      	ldr	r3, [pc, #240]	@ (800a718 <xQueueReceive+0x1c0>)
 800a626:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a62a:	601a      	str	r2, [r3, #0]
 800a62c:	f3bf 8f4f 	dsb	sy
 800a630:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a634:	f001 fdda 	bl	800c1ec <vPortExitCritical>
				return pdPASS;
 800a638:	2301      	movs	r3, #1
 800a63a:	e069      	b.n	800a710 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d103      	bne.n	800a64a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a642:	f001 fdd3 	bl	800c1ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a646:	2300      	movs	r3, #0
 800a648:	e062      	b.n	800a710 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a64a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d106      	bne.n	800a65e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a650:	f107 0310 	add.w	r3, r7, #16
 800a654:	4618      	mov	r0, r3
 800a656:	f000 fec5 	bl	800b3e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a65a:	2301      	movs	r3, #1
 800a65c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a65e:	f001 fdc5 	bl	800c1ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a662:	f000 fc2d 	bl	800aec0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a666:	f001 fd8f 	bl	800c188 <vPortEnterCritical>
 800a66a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a66c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a670:	b25b      	sxtb	r3, r3
 800a672:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a676:	d103      	bne.n	800a680 <xQueueReceive+0x128>
 800a678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a67a:	2200      	movs	r2, #0
 800a67c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a682:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a686:	b25b      	sxtb	r3, r3
 800a688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a68c:	d103      	bne.n	800a696 <xQueueReceive+0x13e>
 800a68e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a690:	2200      	movs	r2, #0
 800a692:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a696:	f001 fda9 	bl	800c1ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a69a:	1d3a      	adds	r2, r7, #4
 800a69c:	f107 0310 	add.w	r3, r7, #16
 800a6a0:	4611      	mov	r1, r2
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f000 feb4 	bl	800b410 <xTaskCheckForTimeOut>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d123      	bne.n	800a6f6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a6ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6b0:	f000 f916 	bl	800a8e0 <prvIsQueueEmpty>
 800a6b4:	4603      	mov	r3, r0
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d017      	beq.n	800a6ea <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a6ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6bc:	3324      	adds	r3, #36	@ 0x24
 800a6be:	687a      	ldr	r2, [r7, #4]
 800a6c0:	4611      	mov	r1, r2
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	f000 fdd8 	bl	800b278 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a6c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6ca:	f000 f8b7 	bl	800a83c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a6ce:	f000 fc05 	bl	800aedc <xTaskResumeAll>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d189      	bne.n	800a5ec <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a6d8:	4b0f      	ldr	r3, [pc, #60]	@ (800a718 <xQueueReceive+0x1c0>)
 800a6da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6de:	601a      	str	r2, [r3, #0]
 800a6e0:	f3bf 8f4f 	dsb	sy
 800a6e4:	f3bf 8f6f 	isb	sy
 800a6e8:	e780      	b.n	800a5ec <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a6ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6ec:	f000 f8a6 	bl	800a83c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a6f0:	f000 fbf4 	bl	800aedc <xTaskResumeAll>
 800a6f4:	e77a      	b.n	800a5ec <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a6f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6f8:	f000 f8a0 	bl	800a83c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a6fc:	f000 fbee 	bl	800aedc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a700:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a702:	f000 f8ed 	bl	800a8e0 <prvIsQueueEmpty>
 800a706:	4603      	mov	r3, r0
 800a708:	2b00      	cmp	r3, #0
 800a70a:	f43f af6f 	beq.w	800a5ec <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a70e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a710:	4618      	mov	r0, r3
 800a712:	3730      	adds	r7, #48	@ 0x30
 800a714:	46bd      	mov	sp, r7
 800a716:	bd80      	pop	{r7, pc}
 800a718:	e000ed04 	.word	0xe000ed04

0800a71c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a71c:	b580      	push	{r7, lr}
 800a71e:	b086      	sub	sp, #24
 800a720:	af00      	add	r7, sp, #0
 800a722:	60f8      	str	r0, [r7, #12]
 800a724:	60b9      	str	r1, [r7, #8]
 800a726:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a728:	2300      	movs	r3, #0
 800a72a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a730:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a736:	2b00      	cmp	r3, #0
 800a738:	d10d      	bne.n	800a756 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d14d      	bne.n	800a7de <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	689b      	ldr	r3, [r3, #8]
 800a746:	4618      	mov	r0, r3
 800a748:	f000 ffcc 	bl	800b6e4 <xTaskPriorityDisinherit>
 800a74c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	2200      	movs	r2, #0
 800a752:	609a      	str	r2, [r3, #8]
 800a754:	e043      	b.n	800a7de <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d119      	bne.n	800a790 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	6858      	ldr	r0, [r3, #4]
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a764:	461a      	mov	r2, r3
 800a766:	68b9      	ldr	r1, [r7, #8]
 800a768:	f002 fdba 	bl	800d2e0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	685a      	ldr	r2, [r3, #4]
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a774:	441a      	add	r2, r3
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	685a      	ldr	r2, [r3, #4]
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	689b      	ldr	r3, [r3, #8]
 800a782:	429a      	cmp	r2, r3
 800a784:	d32b      	bcc.n	800a7de <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	681a      	ldr	r2, [r3, #0]
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	605a      	str	r2, [r3, #4]
 800a78e:	e026      	b.n	800a7de <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	68d8      	ldr	r0, [r3, #12]
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a798:	461a      	mov	r2, r3
 800a79a:	68b9      	ldr	r1, [r7, #8]
 800a79c:	f002 fda0 	bl	800d2e0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	68da      	ldr	r2, [r3, #12]
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7a8:	425b      	negs	r3, r3
 800a7aa:	441a      	add	r2, r3
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	68da      	ldr	r2, [r3, #12]
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	429a      	cmp	r2, r3
 800a7ba:	d207      	bcs.n	800a7cc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	689a      	ldr	r2, [r3, #8]
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7c4:	425b      	negs	r3, r3
 800a7c6:	441a      	add	r2, r3
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2b02      	cmp	r3, #2
 800a7d0:	d105      	bne.n	800a7de <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a7d2:	693b      	ldr	r3, [r7, #16]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d002      	beq.n	800a7de <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a7d8:	693b      	ldr	r3, [r7, #16]
 800a7da:	3b01      	subs	r3, #1
 800a7dc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a7de:	693b      	ldr	r3, [r7, #16]
 800a7e0:	1c5a      	adds	r2, r3, #1
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a7e6:	697b      	ldr	r3, [r7, #20]
}
 800a7e8:	4618      	mov	r0, r3
 800a7ea:	3718      	adds	r7, #24
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	bd80      	pop	{r7, pc}

0800a7f0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a7f0:	b580      	push	{r7, lr}
 800a7f2:	b082      	sub	sp, #8
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
 800a7f8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d018      	beq.n	800a834 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	68da      	ldr	r2, [r3, #12]
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a80a:	441a      	add	r2, r3
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	68da      	ldr	r2, [r3, #12]
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	689b      	ldr	r3, [r3, #8]
 800a818:	429a      	cmp	r2, r3
 800a81a:	d303      	bcc.n	800a824 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681a      	ldr	r2, [r3, #0]
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	68d9      	ldr	r1, [r3, #12]
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a82c:	461a      	mov	r2, r3
 800a82e:	6838      	ldr	r0, [r7, #0]
 800a830:	f002 fd56 	bl	800d2e0 <memcpy>
	}
}
 800a834:	bf00      	nop
 800a836:	3708      	adds	r7, #8
 800a838:	46bd      	mov	sp, r7
 800a83a:	bd80      	pop	{r7, pc}

0800a83c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b084      	sub	sp, #16
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a844:	f001 fca0 	bl	800c188 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a84e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a850:	e011      	b.n	800a876 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a856:	2b00      	cmp	r3, #0
 800a858:	d012      	beq.n	800a880 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	3324      	adds	r3, #36	@ 0x24
 800a85e:	4618      	mov	r0, r3
 800a860:	f000 fd5c 	bl	800b31c <xTaskRemoveFromEventList>
 800a864:	4603      	mov	r3, r0
 800a866:	2b00      	cmp	r3, #0
 800a868:	d001      	beq.n	800a86e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a86a:	f000 fe35 	bl	800b4d8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a86e:	7bfb      	ldrb	r3, [r7, #15]
 800a870:	3b01      	subs	r3, #1
 800a872:	b2db      	uxtb	r3, r3
 800a874:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a876:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	dce9      	bgt.n	800a852 <prvUnlockQueue+0x16>
 800a87e:	e000      	b.n	800a882 <prvUnlockQueue+0x46>
					break;
 800a880:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	22ff      	movs	r2, #255	@ 0xff
 800a886:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a88a:	f001 fcaf 	bl	800c1ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a88e:	f001 fc7b 	bl	800c188 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a898:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a89a:	e011      	b.n	800a8c0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	691b      	ldr	r3, [r3, #16]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d012      	beq.n	800a8ca <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	3310      	adds	r3, #16
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	f000 fd37 	bl	800b31c <xTaskRemoveFromEventList>
 800a8ae:	4603      	mov	r3, r0
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d001      	beq.n	800a8b8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a8b4:	f000 fe10 	bl	800b4d8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a8b8:	7bbb      	ldrb	r3, [r7, #14]
 800a8ba:	3b01      	subs	r3, #1
 800a8bc:	b2db      	uxtb	r3, r3
 800a8be:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a8c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	dce9      	bgt.n	800a89c <prvUnlockQueue+0x60>
 800a8c8:	e000      	b.n	800a8cc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a8ca:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	22ff      	movs	r2, #255	@ 0xff
 800a8d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a8d4:	f001 fc8a 	bl	800c1ec <vPortExitCritical>
}
 800a8d8:	bf00      	nop
 800a8da:	3710      	adds	r7, #16
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}

0800a8e0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b084      	sub	sp, #16
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a8e8:	f001 fc4e 	bl	800c188 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d102      	bne.n	800a8fa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a8f4:	2301      	movs	r3, #1
 800a8f6:	60fb      	str	r3, [r7, #12]
 800a8f8:	e001      	b.n	800a8fe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a8fe:	f001 fc75 	bl	800c1ec <vPortExitCritical>

	return xReturn;
 800a902:	68fb      	ldr	r3, [r7, #12]
}
 800a904:	4618      	mov	r0, r3
 800a906:	3710      	adds	r7, #16
 800a908:	46bd      	mov	sp, r7
 800a90a:	bd80      	pop	{r7, pc}

0800a90c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b084      	sub	sp, #16
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a914:	f001 fc38 	bl	800c188 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a920:	429a      	cmp	r2, r3
 800a922:	d102      	bne.n	800a92a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a924:	2301      	movs	r3, #1
 800a926:	60fb      	str	r3, [r7, #12]
 800a928:	e001      	b.n	800a92e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a92a:	2300      	movs	r3, #0
 800a92c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a92e:	f001 fc5d 	bl	800c1ec <vPortExitCritical>

	return xReturn;
 800a932:	68fb      	ldr	r3, [r7, #12]
}
 800a934:	4618      	mov	r0, r3
 800a936:	3710      	adds	r7, #16
 800a938:	46bd      	mov	sp, r7
 800a93a:	bd80      	pop	{r7, pc}

0800a93c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a93c:	b480      	push	{r7}
 800a93e:	b085      	sub	sp, #20
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
 800a944:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a946:	2300      	movs	r3, #0
 800a948:	60fb      	str	r3, [r7, #12]
 800a94a:	e014      	b.n	800a976 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a94c:	4a0f      	ldr	r2, [pc, #60]	@ (800a98c <vQueueAddToRegistry+0x50>)
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d10b      	bne.n	800a970 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a958:	490c      	ldr	r1, [pc, #48]	@ (800a98c <vQueueAddToRegistry+0x50>)
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	683a      	ldr	r2, [r7, #0]
 800a95e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a962:	4a0a      	ldr	r2, [pc, #40]	@ (800a98c <vQueueAddToRegistry+0x50>)
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	00db      	lsls	r3, r3, #3
 800a968:	4413      	add	r3, r2
 800a96a:	687a      	ldr	r2, [r7, #4]
 800a96c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a96e:	e006      	b.n	800a97e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	3301      	adds	r3, #1
 800a974:	60fb      	str	r3, [r7, #12]
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	2b07      	cmp	r3, #7
 800a97a:	d9e7      	bls.n	800a94c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a97c:	bf00      	nop
 800a97e:	bf00      	nop
 800a980:	3714      	adds	r7, #20
 800a982:	46bd      	mov	sp, r7
 800a984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a988:	4770      	bx	lr
 800a98a:	bf00      	nop
 800a98c:	20000b04 	.word	0x20000b04

0800a990 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a990:	b580      	push	{r7, lr}
 800a992:	b086      	sub	sp, #24
 800a994:	af00      	add	r7, sp, #0
 800a996:	60f8      	str	r0, [r7, #12]
 800a998:	60b9      	str	r1, [r7, #8]
 800a99a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a9a0:	f001 fbf2 	bl	800c188 <vPortEnterCritical>
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a9aa:	b25b      	sxtb	r3, r3
 800a9ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9b0:	d103      	bne.n	800a9ba <vQueueWaitForMessageRestricted+0x2a>
 800a9b2:	697b      	ldr	r3, [r7, #20]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a9ba:	697b      	ldr	r3, [r7, #20]
 800a9bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a9c0:	b25b      	sxtb	r3, r3
 800a9c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9c6:	d103      	bne.n	800a9d0 <vQueueWaitForMessageRestricted+0x40>
 800a9c8:	697b      	ldr	r3, [r7, #20]
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a9d0:	f001 fc0c 	bl	800c1ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a9d4:	697b      	ldr	r3, [r7, #20]
 800a9d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d106      	bne.n	800a9ea <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a9dc:	697b      	ldr	r3, [r7, #20]
 800a9de:	3324      	adds	r3, #36	@ 0x24
 800a9e0:	687a      	ldr	r2, [r7, #4]
 800a9e2:	68b9      	ldr	r1, [r7, #8]
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	f000 fc6d 	bl	800b2c4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a9ea:	6978      	ldr	r0, [r7, #20]
 800a9ec:	f7ff ff26 	bl	800a83c <prvUnlockQueue>
	}
 800a9f0:	bf00      	nop
 800a9f2:	3718      	adds	r7, #24
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}

0800a9f8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b08e      	sub	sp, #56	@ 0x38
 800a9fc:	af04      	add	r7, sp, #16
 800a9fe:	60f8      	str	r0, [r7, #12]
 800aa00:	60b9      	str	r1, [r7, #8]
 800aa02:	607a      	str	r2, [r7, #4]
 800aa04:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800aa06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d10b      	bne.n	800aa24 <xTaskCreateStatic+0x2c>
	__asm volatile
 800aa0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa10:	f383 8811 	msr	BASEPRI, r3
 800aa14:	f3bf 8f6f 	isb	sy
 800aa18:	f3bf 8f4f 	dsb	sy
 800aa1c:	623b      	str	r3, [r7, #32]
}
 800aa1e:	bf00      	nop
 800aa20:	bf00      	nop
 800aa22:	e7fd      	b.n	800aa20 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800aa24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d10b      	bne.n	800aa42 <xTaskCreateStatic+0x4a>
	__asm volatile
 800aa2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa2e:	f383 8811 	msr	BASEPRI, r3
 800aa32:	f3bf 8f6f 	isb	sy
 800aa36:	f3bf 8f4f 	dsb	sy
 800aa3a:	61fb      	str	r3, [r7, #28]
}
 800aa3c:	bf00      	nop
 800aa3e:	bf00      	nop
 800aa40:	e7fd      	b.n	800aa3e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800aa42:	23a8      	movs	r3, #168	@ 0xa8
 800aa44:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800aa46:	693b      	ldr	r3, [r7, #16]
 800aa48:	2ba8      	cmp	r3, #168	@ 0xa8
 800aa4a:	d00b      	beq.n	800aa64 <xTaskCreateStatic+0x6c>
	__asm volatile
 800aa4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa50:	f383 8811 	msr	BASEPRI, r3
 800aa54:	f3bf 8f6f 	isb	sy
 800aa58:	f3bf 8f4f 	dsb	sy
 800aa5c:	61bb      	str	r3, [r7, #24]
}
 800aa5e:	bf00      	nop
 800aa60:	bf00      	nop
 800aa62:	e7fd      	b.n	800aa60 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800aa64:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800aa66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d01e      	beq.n	800aaaa <xTaskCreateStatic+0xb2>
 800aa6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d01b      	beq.n	800aaaa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aa72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa74:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800aa76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa78:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aa7a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800aa7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa7e:	2202      	movs	r2, #2
 800aa80:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800aa84:	2300      	movs	r3, #0
 800aa86:	9303      	str	r3, [sp, #12]
 800aa88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa8a:	9302      	str	r3, [sp, #8]
 800aa8c:	f107 0314 	add.w	r3, r7, #20
 800aa90:	9301      	str	r3, [sp, #4]
 800aa92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa94:	9300      	str	r3, [sp, #0]
 800aa96:	683b      	ldr	r3, [r7, #0]
 800aa98:	687a      	ldr	r2, [r7, #4]
 800aa9a:	68b9      	ldr	r1, [r7, #8]
 800aa9c:	68f8      	ldr	r0, [r7, #12]
 800aa9e:	f000 f851 	bl	800ab44 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aaa2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800aaa4:	f000 f8f6 	bl	800ac94 <prvAddNewTaskToReadyList>
 800aaa8:	e001      	b.n	800aaae <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800aaaa:	2300      	movs	r3, #0
 800aaac:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800aaae:	697b      	ldr	r3, [r7, #20]
	}
 800aab0:	4618      	mov	r0, r3
 800aab2:	3728      	adds	r7, #40	@ 0x28
 800aab4:	46bd      	mov	sp, r7
 800aab6:	bd80      	pop	{r7, pc}

0800aab8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b08c      	sub	sp, #48	@ 0x30
 800aabc:	af04      	add	r7, sp, #16
 800aabe:	60f8      	str	r0, [r7, #12]
 800aac0:	60b9      	str	r1, [r7, #8]
 800aac2:	603b      	str	r3, [r7, #0]
 800aac4:	4613      	mov	r3, r2
 800aac6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800aac8:	88fb      	ldrh	r3, [r7, #6]
 800aaca:	009b      	lsls	r3, r3, #2
 800aacc:	4618      	mov	r0, r3
 800aace:	f001 fc7d 	bl	800c3cc <pvPortMalloc>
 800aad2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800aad4:	697b      	ldr	r3, [r7, #20]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d00e      	beq.n	800aaf8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800aada:	20a8      	movs	r0, #168	@ 0xa8
 800aadc:	f001 fc76 	bl	800c3cc <pvPortMalloc>
 800aae0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800aae2:	69fb      	ldr	r3, [r7, #28]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d003      	beq.n	800aaf0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800aae8:	69fb      	ldr	r3, [r7, #28]
 800aaea:	697a      	ldr	r2, [r7, #20]
 800aaec:	631a      	str	r2, [r3, #48]	@ 0x30
 800aaee:	e005      	b.n	800aafc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800aaf0:	6978      	ldr	r0, [r7, #20]
 800aaf2:	f001 fd39 	bl	800c568 <vPortFree>
 800aaf6:	e001      	b.n	800aafc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800aaf8:	2300      	movs	r3, #0
 800aafa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800aafc:	69fb      	ldr	r3, [r7, #28]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d017      	beq.n	800ab32 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ab02:	69fb      	ldr	r3, [r7, #28]
 800ab04:	2200      	movs	r2, #0
 800ab06:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ab0a:	88fa      	ldrh	r2, [r7, #6]
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	9303      	str	r3, [sp, #12]
 800ab10:	69fb      	ldr	r3, [r7, #28]
 800ab12:	9302      	str	r3, [sp, #8]
 800ab14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab16:	9301      	str	r3, [sp, #4]
 800ab18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab1a:	9300      	str	r3, [sp, #0]
 800ab1c:	683b      	ldr	r3, [r7, #0]
 800ab1e:	68b9      	ldr	r1, [r7, #8]
 800ab20:	68f8      	ldr	r0, [r7, #12]
 800ab22:	f000 f80f 	bl	800ab44 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ab26:	69f8      	ldr	r0, [r7, #28]
 800ab28:	f000 f8b4 	bl	800ac94 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	61bb      	str	r3, [r7, #24]
 800ab30:	e002      	b.n	800ab38 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ab32:	f04f 33ff 	mov.w	r3, #4294967295
 800ab36:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ab38:	69bb      	ldr	r3, [r7, #24]
	}
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	3720      	adds	r7, #32
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	bd80      	pop	{r7, pc}
	...

0800ab44 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b088      	sub	sp, #32
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	60f8      	str	r0, [r7, #12]
 800ab4c:	60b9      	str	r1, [r7, #8]
 800ab4e:	607a      	str	r2, [r7, #4]
 800ab50:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ab52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab54:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	009b      	lsls	r3, r3, #2
 800ab5a:	461a      	mov	r2, r3
 800ab5c:	21a5      	movs	r1, #165	@ 0xa5
 800ab5e:	f002 fb33 	bl	800d1c8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ab62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ab6c:	3b01      	subs	r3, #1
 800ab6e:	009b      	lsls	r3, r3, #2
 800ab70:	4413      	add	r3, r2
 800ab72:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ab74:	69bb      	ldr	r3, [r7, #24]
 800ab76:	f023 0307 	bic.w	r3, r3, #7
 800ab7a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ab7c:	69bb      	ldr	r3, [r7, #24]
 800ab7e:	f003 0307 	and.w	r3, r3, #7
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d00b      	beq.n	800ab9e <prvInitialiseNewTask+0x5a>
	__asm volatile
 800ab86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab8a:	f383 8811 	msr	BASEPRI, r3
 800ab8e:	f3bf 8f6f 	isb	sy
 800ab92:	f3bf 8f4f 	dsb	sy
 800ab96:	617b      	str	r3, [r7, #20]
}
 800ab98:	bf00      	nop
 800ab9a:	bf00      	nop
 800ab9c:	e7fd      	b.n	800ab9a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d01f      	beq.n	800abe4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aba4:	2300      	movs	r3, #0
 800aba6:	61fb      	str	r3, [r7, #28]
 800aba8:	e012      	b.n	800abd0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800abaa:	68ba      	ldr	r2, [r7, #8]
 800abac:	69fb      	ldr	r3, [r7, #28]
 800abae:	4413      	add	r3, r2
 800abb0:	7819      	ldrb	r1, [r3, #0]
 800abb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800abb4:	69fb      	ldr	r3, [r7, #28]
 800abb6:	4413      	add	r3, r2
 800abb8:	3334      	adds	r3, #52	@ 0x34
 800abba:	460a      	mov	r2, r1
 800abbc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800abbe:	68ba      	ldr	r2, [r7, #8]
 800abc0:	69fb      	ldr	r3, [r7, #28]
 800abc2:	4413      	add	r3, r2
 800abc4:	781b      	ldrb	r3, [r3, #0]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d006      	beq.n	800abd8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800abca:	69fb      	ldr	r3, [r7, #28]
 800abcc:	3301      	adds	r3, #1
 800abce:	61fb      	str	r3, [r7, #28]
 800abd0:	69fb      	ldr	r3, [r7, #28]
 800abd2:	2b0f      	cmp	r3, #15
 800abd4:	d9e9      	bls.n	800abaa <prvInitialiseNewTask+0x66>
 800abd6:	e000      	b.n	800abda <prvInitialiseNewTask+0x96>
			{
				break;
 800abd8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800abda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abdc:	2200      	movs	r2, #0
 800abde:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800abe2:	e003      	b.n	800abec <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800abe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abe6:	2200      	movs	r2, #0
 800abe8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800abec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abee:	2b37      	cmp	r3, #55	@ 0x37
 800abf0:	d901      	bls.n	800abf6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800abf2:	2337      	movs	r3, #55	@ 0x37
 800abf4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800abf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abf8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800abfa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800abfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abfe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ac00:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ac02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac04:	2200      	movs	r2, #0
 800ac06:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ac08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac0a:	3304      	adds	r3, #4
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	f7ff f965 	bl	8009edc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ac12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac14:	3318      	adds	r3, #24
 800ac16:	4618      	mov	r0, r3
 800ac18:	f7ff f960 	bl	8009edc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ac1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac20:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac24:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ac28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac2a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ac2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac30:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ac32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac34:	2200      	movs	r2, #0
 800ac36:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ac3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ac42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac44:	3354      	adds	r3, #84	@ 0x54
 800ac46:	224c      	movs	r2, #76	@ 0x4c
 800ac48:	2100      	movs	r1, #0
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	f002 fabc 	bl	800d1c8 <memset>
 800ac50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac52:	4a0d      	ldr	r2, [pc, #52]	@ (800ac88 <prvInitialiseNewTask+0x144>)
 800ac54:	659a      	str	r2, [r3, #88]	@ 0x58
 800ac56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac58:	4a0c      	ldr	r2, [pc, #48]	@ (800ac8c <prvInitialiseNewTask+0x148>)
 800ac5a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ac5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac5e:	4a0c      	ldr	r2, [pc, #48]	@ (800ac90 <prvInitialiseNewTask+0x14c>)
 800ac60:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ac62:	683a      	ldr	r2, [r7, #0]
 800ac64:	68f9      	ldr	r1, [r7, #12]
 800ac66:	69b8      	ldr	r0, [r7, #24]
 800ac68:	f001 f95a 	bl	800bf20 <pxPortInitialiseStack>
 800ac6c:	4602      	mov	r2, r0
 800ac6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac70:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ac72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d002      	beq.n	800ac7e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ac78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac7c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ac7e:	bf00      	nop
 800ac80:	3720      	adds	r7, #32
 800ac82:	46bd      	mov	sp, r7
 800ac84:	bd80      	pop	{r7, pc}
 800ac86:	bf00      	nop
 800ac88:	20006978 	.word	0x20006978
 800ac8c:	200069e0 	.word	0x200069e0
 800ac90:	20006a48 	.word	0x20006a48

0800ac94 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ac94:	b580      	push	{r7, lr}
 800ac96:	b082      	sub	sp, #8
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ac9c:	f001 fa74 	bl	800c188 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800aca0:	4b2d      	ldr	r3, [pc, #180]	@ (800ad58 <prvAddNewTaskToReadyList+0xc4>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	3301      	adds	r3, #1
 800aca6:	4a2c      	ldr	r2, [pc, #176]	@ (800ad58 <prvAddNewTaskToReadyList+0xc4>)
 800aca8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800acaa:	4b2c      	ldr	r3, [pc, #176]	@ (800ad5c <prvAddNewTaskToReadyList+0xc8>)
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d109      	bne.n	800acc6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800acb2:	4a2a      	ldr	r2, [pc, #168]	@ (800ad5c <prvAddNewTaskToReadyList+0xc8>)
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800acb8:	4b27      	ldr	r3, [pc, #156]	@ (800ad58 <prvAddNewTaskToReadyList+0xc4>)
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	2b01      	cmp	r3, #1
 800acbe:	d110      	bne.n	800ace2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800acc0:	f000 fc2e 	bl	800b520 <prvInitialiseTaskLists>
 800acc4:	e00d      	b.n	800ace2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800acc6:	4b26      	ldr	r3, [pc, #152]	@ (800ad60 <prvAddNewTaskToReadyList+0xcc>)
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d109      	bne.n	800ace2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800acce:	4b23      	ldr	r3, [pc, #140]	@ (800ad5c <prvAddNewTaskToReadyList+0xc8>)
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acd8:	429a      	cmp	r2, r3
 800acda:	d802      	bhi.n	800ace2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800acdc:	4a1f      	ldr	r2, [pc, #124]	@ (800ad5c <prvAddNewTaskToReadyList+0xc8>)
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ace2:	4b20      	ldr	r3, [pc, #128]	@ (800ad64 <prvAddNewTaskToReadyList+0xd0>)
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	3301      	adds	r3, #1
 800ace8:	4a1e      	ldr	r2, [pc, #120]	@ (800ad64 <prvAddNewTaskToReadyList+0xd0>)
 800acea:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800acec:	4b1d      	ldr	r3, [pc, #116]	@ (800ad64 <prvAddNewTaskToReadyList+0xd0>)
 800acee:	681a      	ldr	r2, [r3, #0]
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acf8:	4b1b      	ldr	r3, [pc, #108]	@ (800ad68 <prvAddNewTaskToReadyList+0xd4>)
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	429a      	cmp	r2, r3
 800acfe:	d903      	bls.n	800ad08 <prvAddNewTaskToReadyList+0x74>
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad04:	4a18      	ldr	r2, [pc, #96]	@ (800ad68 <prvAddNewTaskToReadyList+0xd4>)
 800ad06:	6013      	str	r3, [r2, #0]
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad0c:	4613      	mov	r3, r2
 800ad0e:	009b      	lsls	r3, r3, #2
 800ad10:	4413      	add	r3, r2
 800ad12:	009b      	lsls	r3, r3, #2
 800ad14:	4a15      	ldr	r2, [pc, #84]	@ (800ad6c <prvAddNewTaskToReadyList+0xd8>)
 800ad16:	441a      	add	r2, r3
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	3304      	adds	r3, #4
 800ad1c:	4619      	mov	r1, r3
 800ad1e:	4610      	mov	r0, r2
 800ad20:	f7ff f8e9 	bl	8009ef6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ad24:	f001 fa62 	bl	800c1ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ad28:	4b0d      	ldr	r3, [pc, #52]	@ (800ad60 <prvAddNewTaskToReadyList+0xcc>)
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d00e      	beq.n	800ad4e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ad30:	4b0a      	ldr	r3, [pc, #40]	@ (800ad5c <prvAddNewTaskToReadyList+0xc8>)
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad3a:	429a      	cmp	r2, r3
 800ad3c:	d207      	bcs.n	800ad4e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ad3e:	4b0c      	ldr	r3, [pc, #48]	@ (800ad70 <prvAddNewTaskToReadyList+0xdc>)
 800ad40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad44:	601a      	str	r2, [r3, #0]
 800ad46:	f3bf 8f4f 	dsb	sy
 800ad4a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ad4e:	bf00      	nop
 800ad50:	3708      	adds	r7, #8
 800ad52:	46bd      	mov	sp, r7
 800ad54:	bd80      	pop	{r7, pc}
 800ad56:	bf00      	nop
 800ad58:	20001018 	.word	0x20001018
 800ad5c:	20000b44 	.word	0x20000b44
 800ad60:	20001024 	.word	0x20001024
 800ad64:	20001034 	.word	0x20001034
 800ad68:	20001020 	.word	0x20001020
 800ad6c:	20000b48 	.word	0x20000b48
 800ad70:	e000ed04 	.word	0xe000ed04

0800ad74 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b084      	sub	sp, #16
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d018      	beq.n	800adb8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ad86:	4b14      	ldr	r3, [pc, #80]	@ (800add8 <vTaskDelay+0x64>)
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d00b      	beq.n	800ada6 <vTaskDelay+0x32>
	__asm volatile
 800ad8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad92:	f383 8811 	msr	BASEPRI, r3
 800ad96:	f3bf 8f6f 	isb	sy
 800ad9a:	f3bf 8f4f 	dsb	sy
 800ad9e:	60bb      	str	r3, [r7, #8]
}
 800ada0:	bf00      	nop
 800ada2:	bf00      	nop
 800ada4:	e7fd      	b.n	800ada2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ada6:	f000 f88b 	bl	800aec0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800adaa:	2100      	movs	r1, #0
 800adac:	6878      	ldr	r0, [r7, #4]
 800adae:	f000 fd09 	bl	800b7c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800adb2:	f000 f893 	bl	800aedc <xTaskResumeAll>
 800adb6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d107      	bne.n	800adce <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800adbe:	4b07      	ldr	r3, [pc, #28]	@ (800addc <vTaskDelay+0x68>)
 800adc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800adc4:	601a      	str	r2, [r3, #0]
 800adc6:	f3bf 8f4f 	dsb	sy
 800adca:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800adce:	bf00      	nop
 800add0:	3710      	adds	r7, #16
 800add2:	46bd      	mov	sp, r7
 800add4:	bd80      	pop	{r7, pc}
 800add6:	bf00      	nop
 800add8:	20001040 	.word	0x20001040
 800addc:	e000ed04 	.word	0xe000ed04

0800ade0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b08a      	sub	sp, #40	@ 0x28
 800ade4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ade6:	2300      	movs	r3, #0
 800ade8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800adea:	2300      	movs	r3, #0
 800adec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800adee:	463a      	mov	r2, r7
 800adf0:	1d39      	adds	r1, r7, #4
 800adf2:	f107 0308 	add.w	r3, r7, #8
 800adf6:	4618      	mov	r0, r3
 800adf8:	f7ff f81c 	bl	8009e34 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800adfc:	6839      	ldr	r1, [r7, #0]
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	68ba      	ldr	r2, [r7, #8]
 800ae02:	9202      	str	r2, [sp, #8]
 800ae04:	9301      	str	r3, [sp, #4]
 800ae06:	2300      	movs	r3, #0
 800ae08:	9300      	str	r3, [sp, #0]
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	460a      	mov	r2, r1
 800ae0e:	4924      	ldr	r1, [pc, #144]	@ (800aea0 <vTaskStartScheduler+0xc0>)
 800ae10:	4824      	ldr	r0, [pc, #144]	@ (800aea4 <vTaskStartScheduler+0xc4>)
 800ae12:	f7ff fdf1 	bl	800a9f8 <xTaskCreateStatic>
 800ae16:	4603      	mov	r3, r0
 800ae18:	4a23      	ldr	r2, [pc, #140]	@ (800aea8 <vTaskStartScheduler+0xc8>)
 800ae1a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ae1c:	4b22      	ldr	r3, [pc, #136]	@ (800aea8 <vTaskStartScheduler+0xc8>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d002      	beq.n	800ae2a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ae24:	2301      	movs	r3, #1
 800ae26:	617b      	str	r3, [r7, #20]
 800ae28:	e001      	b.n	800ae2e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ae2e:	697b      	ldr	r3, [r7, #20]
 800ae30:	2b01      	cmp	r3, #1
 800ae32:	d102      	bne.n	800ae3a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ae34:	f000 fd1a 	bl	800b86c <xTimerCreateTimerTask>
 800ae38:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ae3a:	697b      	ldr	r3, [r7, #20]
 800ae3c:	2b01      	cmp	r3, #1
 800ae3e:	d11b      	bne.n	800ae78 <vTaskStartScheduler+0x98>
	__asm volatile
 800ae40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae44:	f383 8811 	msr	BASEPRI, r3
 800ae48:	f3bf 8f6f 	isb	sy
 800ae4c:	f3bf 8f4f 	dsb	sy
 800ae50:	613b      	str	r3, [r7, #16]
}
 800ae52:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ae54:	4b15      	ldr	r3, [pc, #84]	@ (800aeac <vTaskStartScheduler+0xcc>)
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	3354      	adds	r3, #84	@ 0x54
 800ae5a:	4a15      	ldr	r2, [pc, #84]	@ (800aeb0 <vTaskStartScheduler+0xd0>)
 800ae5c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ae5e:	4b15      	ldr	r3, [pc, #84]	@ (800aeb4 <vTaskStartScheduler+0xd4>)
 800ae60:	f04f 32ff 	mov.w	r2, #4294967295
 800ae64:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ae66:	4b14      	ldr	r3, [pc, #80]	@ (800aeb8 <vTaskStartScheduler+0xd8>)
 800ae68:	2201      	movs	r2, #1
 800ae6a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ae6c:	4b13      	ldr	r3, [pc, #76]	@ (800aebc <vTaskStartScheduler+0xdc>)
 800ae6e:	2200      	movs	r2, #0
 800ae70:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ae72:	f001 f8e5 	bl	800c040 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ae76:	e00f      	b.n	800ae98 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ae78:	697b      	ldr	r3, [r7, #20]
 800ae7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae7e:	d10b      	bne.n	800ae98 <vTaskStartScheduler+0xb8>
	__asm volatile
 800ae80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae84:	f383 8811 	msr	BASEPRI, r3
 800ae88:	f3bf 8f6f 	isb	sy
 800ae8c:	f3bf 8f4f 	dsb	sy
 800ae90:	60fb      	str	r3, [r7, #12]
}
 800ae92:	bf00      	nop
 800ae94:	bf00      	nop
 800ae96:	e7fd      	b.n	800ae94 <vTaskStartScheduler+0xb4>
}
 800ae98:	bf00      	nop
 800ae9a:	3718      	adds	r7, #24
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	bd80      	pop	{r7, pc}
 800aea0:	0800d4d8 	.word	0x0800d4d8
 800aea4:	0800b4f1 	.word	0x0800b4f1
 800aea8:	2000103c 	.word	0x2000103c
 800aeac:	20000b44 	.word	0x20000b44
 800aeb0:	20000100 	.word	0x20000100
 800aeb4:	20001038 	.word	0x20001038
 800aeb8:	20001024 	.word	0x20001024
 800aebc:	2000101c 	.word	0x2000101c

0800aec0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800aec0:	b480      	push	{r7}
 800aec2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800aec4:	4b04      	ldr	r3, [pc, #16]	@ (800aed8 <vTaskSuspendAll+0x18>)
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	3301      	adds	r3, #1
 800aeca:	4a03      	ldr	r2, [pc, #12]	@ (800aed8 <vTaskSuspendAll+0x18>)
 800aecc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800aece:	bf00      	nop
 800aed0:	46bd      	mov	sp, r7
 800aed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed6:	4770      	bx	lr
 800aed8:	20001040 	.word	0x20001040

0800aedc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b084      	sub	sp, #16
 800aee0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800aee2:	2300      	movs	r3, #0
 800aee4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800aee6:	2300      	movs	r3, #0
 800aee8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800aeea:	4b42      	ldr	r3, [pc, #264]	@ (800aff4 <xTaskResumeAll+0x118>)
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d10b      	bne.n	800af0a <xTaskResumeAll+0x2e>
	__asm volatile
 800aef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aef6:	f383 8811 	msr	BASEPRI, r3
 800aefa:	f3bf 8f6f 	isb	sy
 800aefe:	f3bf 8f4f 	dsb	sy
 800af02:	603b      	str	r3, [r7, #0]
}
 800af04:	bf00      	nop
 800af06:	bf00      	nop
 800af08:	e7fd      	b.n	800af06 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800af0a:	f001 f93d 	bl	800c188 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800af0e:	4b39      	ldr	r3, [pc, #228]	@ (800aff4 <xTaskResumeAll+0x118>)
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	3b01      	subs	r3, #1
 800af14:	4a37      	ldr	r2, [pc, #220]	@ (800aff4 <xTaskResumeAll+0x118>)
 800af16:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af18:	4b36      	ldr	r3, [pc, #216]	@ (800aff4 <xTaskResumeAll+0x118>)
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d162      	bne.n	800afe6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800af20:	4b35      	ldr	r3, [pc, #212]	@ (800aff8 <xTaskResumeAll+0x11c>)
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d05e      	beq.n	800afe6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800af28:	e02f      	b.n	800af8a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af2a:	4b34      	ldr	r3, [pc, #208]	@ (800affc <xTaskResumeAll+0x120>)
 800af2c:	68db      	ldr	r3, [r3, #12]
 800af2e:	68db      	ldr	r3, [r3, #12]
 800af30:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	3318      	adds	r3, #24
 800af36:	4618      	mov	r0, r3
 800af38:	f7ff f83a 	bl	8009fb0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	3304      	adds	r3, #4
 800af40:	4618      	mov	r0, r3
 800af42:	f7ff f835 	bl	8009fb0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af4a:	4b2d      	ldr	r3, [pc, #180]	@ (800b000 <xTaskResumeAll+0x124>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	429a      	cmp	r2, r3
 800af50:	d903      	bls.n	800af5a <xTaskResumeAll+0x7e>
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af56:	4a2a      	ldr	r2, [pc, #168]	@ (800b000 <xTaskResumeAll+0x124>)
 800af58:	6013      	str	r3, [r2, #0]
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af5e:	4613      	mov	r3, r2
 800af60:	009b      	lsls	r3, r3, #2
 800af62:	4413      	add	r3, r2
 800af64:	009b      	lsls	r3, r3, #2
 800af66:	4a27      	ldr	r2, [pc, #156]	@ (800b004 <xTaskResumeAll+0x128>)
 800af68:	441a      	add	r2, r3
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	3304      	adds	r3, #4
 800af6e:	4619      	mov	r1, r3
 800af70:	4610      	mov	r0, r2
 800af72:	f7fe ffc0 	bl	8009ef6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af7a:	4b23      	ldr	r3, [pc, #140]	@ (800b008 <xTaskResumeAll+0x12c>)
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af80:	429a      	cmp	r2, r3
 800af82:	d302      	bcc.n	800af8a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800af84:	4b21      	ldr	r3, [pc, #132]	@ (800b00c <xTaskResumeAll+0x130>)
 800af86:	2201      	movs	r2, #1
 800af88:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800af8a:	4b1c      	ldr	r3, [pc, #112]	@ (800affc <xTaskResumeAll+0x120>)
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d1cb      	bne.n	800af2a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d001      	beq.n	800af9c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800af98:	f000 fb66 	bl	800b668 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800af9c:	4b1c      	ldr	r3, [pc, #112]	@ (800b010 <xTaskResumeAll+0x134>)
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d010      	beq.n	800afca <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800afa8:	f000 f846 	bl	800b038 <xTaskIncrementTick>
 800afac:	4603      	mov	r3, r0
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d002      	beq.n	800afb8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800afb2:	4b16      	ldr	r3, [pc, #88]	@ (800b00c <xTaskResumeAll+0x130>)
 800afb4:	2201      	movs	r2, #1
 800afb6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	3b01      	subs	r3, #1
 800afbc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d1f1      	bne.n	800afa8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800afc4:	4b12      	ldr	r3, [pc, #72]	@ (800b010 <xTaskResumeAll+0x134>)
 800afc6:	2200      	movs	r2, #0
 800afc8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800afca:	4b10      	ldr	r3, [pc, #64]	@ (800b00c <xTaskResumeAll+0x130>)
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d009      	beq.n	800afe6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800afd2:	2301      	movs	r3, #1
 800afd4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800afd6:	4b0f      	ldr	r3, [pc, #60]	@ (800b014 <xTaskResumeAll+0x138>)
 800afd8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800afdc:	601a      	str	r2, [r3, #0]
 800afde:	f3bf 8f4f 	dsb	sy
 800afe2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800afe6:	f001 f901 	bl	800c1ec <vPortExitCritical>

	return xAlreadyYielded;
 800afea:	68bb      	ldr	r3, [r7, #8]
}
 800afec:	4618      	mov	r0, r3
 800afee:	3710      	adds	r7, #16
 800aff0:	46bd      	mov	sp, r7
 800aff2:	bd80      	pop	{r7, pc}
 800aff4:	20001040 	.word	0x20001040
 800aff8:	20001018 	.word	0x20001018
 800affc:	20000fd8 	.word	0x20000fd8
 800b000:	20001020 	.word	0x20001020
 800b004:	20000b48 	.word	0x20000b48
 800b008:	20000b44 	.word	0x20000b44
 800b00c:	2000102c 	.word	0x2000102c
 800b010:	20001028 	.word	0x20001028
 800b014:	e000ed04 	.word	0xe000ed04

0800b018 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b018:	b480      	push	{r7}
 800b01a:	b083      	sub	sp, #12
 800b01c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b01e:	4b05      	ldr	r3, [pc, #20]	@ (800b034 <xTaskGetTickCount+0x1c>)
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b024:	687b      	ldr	r3, [r7, #4]
}
 800b026:	4618      	mov	r0, r3
 800b028:	370c      	adds	r7, #12
 800b02a:	46bd      	mov	sp, r7
 800b02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b030:	4770      	bx	lr
 800b032:	bf00      	nop
 800b034:	2000101c 	.word	0x2000101c

0800b038 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b086      	sub	sp, #24
 800b03c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b03e:	2300      	movs	r3, #0
 800b040:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b042:	4b4f      	ldr	r3, [pc, #316]	@ (800b180 <xTaskIncrementTick+0x148>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	2b00      	cmp	r3, #0
 800b048:	f040 8090 	bne.w	800b16c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b04c:	4b4d      	ldr	r3, [pc, #308]	@ (800b184 <xTaskIncrementTick+0x14c>)
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	3301      	adds	r3, #1
 800b052:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b054:	4a4b      	ldr	r2, [pc, #300]	@ (800b184 <xTaskIncrementTick+0x14c>)
 800b056:	693b      	ldr	r3, [r7, #16]
 800b058:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b05a:	693b      	ldr	r3, [r7, #16]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d121      	bne.n	800b0a4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b060:	4b49      	ldr	r3, [pc, #292]	@ (800b188 <xTaskIncrementTick+0x150>)
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d00b      	beq.n	800b082 <xTaskIncrementTick+0x4a>
	__asm volatile
 800b06a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b06e:	f383 8811 	msr	BASEPRI, r3
 800b072:	f3bf 8f6f 	isb	sy
 800b076:	f3bf 8f4f 	dsb	sy
 800b07a:	603b      	str	r3, [r7, #0]
}
 800b07c:	bf00      	nop
 800b07e:	bf00      	nop
 800b080:	e7fd      	b.n	800b07e <xTaskIncrementTick+0x46>
 800b082:	4b41      	ldr	r3, [pc, #260]	@ (800b188 <xTaskIncrementTick+0x150>)
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	60fb      	str	r3, [r7, #12]
 800b088:	4b40      	ldr	r3, [pc, #256]	@ (800b18c <xTaskIncrementTick+0x154>)
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	4a3e      	ldr	r2, [pc, #248]	@ (800b188 <xTaskIncrementTick+0x150>)
 800b08e:	6013      	str	r3, [r2, #0]
 800b090:	4a3e      	ldr	r2, [pc, #248]	@ (800b18c <xTaskIncrementTick+0x154>)
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	6013      	str	r3, [r2, #0]
 800b096:	4b3e      	ldr	r3, [pc, #248]	@ (800b190 <xTaskIncrementTick+0x158>)
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	3301      	adds	r3, #1
 800b09c:	4a3c      	ldr	r2, [pc, #240]	@ (800b190 <xTaskIncrementTick+0x158>)
 800b09e:	6013      	str	r3, [r2, #0]
 800b0a0:	f000 fae2 	bl	800b668 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b0a4:	4b3b      	ldr	r3, [pc, #236]	@ (800b194 <xTaskIncrementTick+0x15c>)
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	693a      	ldr	r2, [r7, #16]
 800b0aa:	429a      	cmp	r2, r3
 800b0ac:	d349      	bcc.n	800b142 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b0ae:	4b36      	ldr	r3, [pc, #216]	@ (800b188 <xTaskIncrementTick+0x150>)
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d104      	bne.n	800b0c2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b0b8:	4b36      	ldr	r3, [pc, #216]	@ (800b194 <xTaskIncrementTick+0x15c>)
 800b0ba:	f04f 32ff 	mov.w	r2, #4294967295
 800b0be:	601a      	str	r2, [r3, #0]
					break;
 800b0c0:	e03f      	b.n	800b142 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b0c2:	4b31      	ldr	r3, [pc, #196]	@ (800b188 <xTaskIncrementTick+0x150>)
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	68db      	ldr	r3, [r3, #12]
 800b0c8:	68db      	ldr	r3, [r3, #12]
 800b0ca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b0cc:	68bb      	ldr	r3, [r7, #8]
 800b0ce:	685b      	ldr	r3, [r3, #4]
 800b0d0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b0d2:	693a      	ldr	r2, [r7, #16]
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	429a      	cmp	r2, r3
 800b0d8:	d203      	bcs.n	800b0e2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b0da:	4a2e      	ldr	r2, [pc, #184]	@ (800b194 <xTaskIncrementTick+0x15c>)
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b0e0:	e02f      	b.n	800b142 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b0e2:	68bb      	ldr	r3, [r7, #8]
 800b0e4:	3304      	adds	r3, #4
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	f7fe ff62 	bl	8009fb0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d004      	beq.n	800b0fe <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b0f4:	68bb      	ldr	r3, [r7, #8]
 800b0f6:	3318      	adds	r3, #24
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	f7fe ff59 	bl	8009fb0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b0fe:	68bb      	ldr	r3, [r7, #8]
 800b100:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b102:	4b25      	ldr	r3, [pc, #148]	@ (800b198 <xTaskIncrementTick+0x160>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	429a      	cmp	r2, r3
 800b108:	d903      	bls.n	800b112 <xTaskIncrementTick+0xda>
 800b10a:	68bb      	ldr	r3, [r7, #8]
 800b10c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b10e:	4a22      	ldr	r2, [pc, #136]	@ (800b198 <xTaskIncrementTick+0x160>)
 800b110:	6013      	str	r3, [r2, #0]
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b116:	4613      	mov	r3, r2
 800b118:	009b      	lsls	r3, r3, #2
 800b11a:	4413      	add	r3, r2
 800b11c:	009b      	lsls	r3, r3, #2
 800b11e:	4a1f      	ldr	r2, [pc, #124]	@ (800b19c <xTaskIncrementTick+0x164>)
 800b120:	441a      	add	r2, r3
 800b122:	68bb      	ldr	r3, [r7, #8]
 800b124:	3304      	adds	r3, #4
 800b126:	4619      	mov	r1, r3
 800b128:	4610      	mov	r0, r2
 800b12a:	f7fe fee4 	bl	8009ef6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b12e:	68bb      	ldr	r3, [r7, #8]
 800b130:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b132:	4b1b      	ldr	r3, [pc, #108]	@ (800b1a0 <xTaskIncrementTick+0x168>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b138:	429a      	cmp	r2, r3
 800b13a:	d3b8      	bcc.n	800b0ae <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b13c:	2301      	movs	r3, #1
 800b13e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b140:	e7b5      	b.n	800b0ae <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b142:	4b17      	ldr	r3, [pc, #92]	@ (800b1a0 <xTaskIncrementTick+0x168>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b148:	4914      	ldr	r1, [pc, #80]	@ (800b19c <xTaskIncrementTick+0x164>)
 800b14a:	4613      	mov	r3, r2
 800b14c:	009b      	lsls	r3, r3, #2
 800b14e:	4413      	add	r3, r2
 800b150:	009b      	lsls	r3, r3, #2
 800b152:	440b      	add	r3, r1
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	2b01      	cmp	r3, #1
 800b158:	d901      	bls.n	800b15e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800b15a:	2301      	movs	r3, #1
 800b15c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b15e:	4b11      	ldr	r3, [pc, #68]	@ (800b1a4 <xTaskIncrementTick+0x16c>)
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d007      	beq.n	800b176 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800b166:	2301      	movs	r3, #1
 800b168:	617b      	str	r3, [r7, #20]
 800b16a:	e004      	b.n	800b176 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b16c:	4b0e      	ldr	r3, [pc, #56]	@ (800b1a8 <xTaskIncrementTick+0x170>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	3301      	adds	r3, #1
 800b172:	4a0d      	ldr	r2, [pc, #52]	@ (800b1a8 <xTaskIncrementTick+0x170>)
 800b174:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b176:	697b      	ldr	r3, [r7, #20]
}
 800b178:	4618      	mov	r0, r3
 800b17a:	3718      	adds	r7, #24
 800b17c:	46bd      	mov	sp, r7
 800b17e:	bd80      	pop	{r7, pc}
 800b180:	20001040 	.word	0x20001040
 800b184:	2000101c 	.word	0x2000101c
 800b188:	20000fd0 	.word	0x20000fd0
 800b18c:	20000fd4 	.word	0x20000fd4
 800b190:	20001030 	.word	0x20001030
 800b194:	20001038 	.word	0x20001038
 800b198:	20001020 	.word	0x20001020
 800b19c:	20000b48 	.word	0x20000b48
 800b1a0:	20000b44 	.word	0x20000b44
 800b1a4:	2000102c 	.word	0x2000102c
 800b1a8:	20001028 	.word	0x20001028

0800b1ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b1ac:	b480      	push	{r7}
 800b1ae:	b085      	sub	sp, #20
 800b1b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b1b2:	4b2b      	ldr	r3, [pc, #172]	@ (800b260 <vTaskSwitchContext+0xb4>)
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d003      	beq.n	800b1c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b1ba:	4b2a      	ldr	r3, [pc, #168]	@ (800b264 <vTaskSwitchContext+0xb8>)
 800b1bc:	2201      	movs	r2, #1
 800b1be:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b1c0:	e047      	b.n	800b252 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800b1c2:	4b28      	ldr	r3, [pc, #160]	@ (800b264 <vTaskSwitchContext+0xb8>)
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b1c8:	4b27      	ldr	r3, [pc, #156]	@ (800b268 <vTaskSwitchContext+0xbc>)
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	60fb      	str	r3, [r7, #12]
 800b1ce:	e011      	b.n	800b1f4 <vTaskSwitchContext+0x48>
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d10b      	bne.n	800b1ee <vTaskSwitchContext+0x42>
	__asm volatile
 800b1d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1da:	f383 8811 	msr	BASEPRI, r3
 800b1de:	f3bf 8f6f 	isb	sy
 800b1e2:	f3bf 8f4f 	dsb	sy
 800b1e6:	607b      	str	r3, [r7, #4]
}
 800b1e8:	bf00      	nop
 800b1ea:	bf00      	nop
 800b1ec:	e7fd      	b.n	800b1ea <vTaskSwitchContext+0x3e>
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	3b01      	subs	r3, #1
 800b1f2:	60fb      	str	r3, [r7, #12]
 800b1f4:	491d      	ldr	r1, [pc, #116]	@ (800b26c <vTaskSwitchContext+0xc0>)
 800b1f6:	68fa      	ldr	r2, [r7, #12]
 800b1f8:	4613      	mov	r3, r2
 800b1fa:	009b      	lsls	r3, r3, #2
 800b1fc:	4413      	add	r3, r2
 800b1fe:	009b      	lsls	r3, r3, #2
 800b200:	440b      	add	r3, r1
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d0e3      	beq.n	800b1d0 <vTaskSwitchContext+0x24>
 800b208:	68fa      	ldr	r2, [r7, #12]
 800b20a:	4613      	mov	r3, r2
 800b20c:	009b      	lsls	r3, r3, #2
 800b20e:	4413      	add	r3, r2
 800b210:	009b      	lsls	r3, r3, #2
 800b212:	4a16      	ldr	r2, [pc, #88]	@ (800b26c <vTaskSwitchContext+0xc0>)
 800b214:	4413      	add	r3, r2
 800b216:	60bb      	str	r3, [r7, #8]
 800b218:	68bb      	ldr	r3, [r7, #8]
 800b21a:	685b      	ldr	r3, [r3, #4]
 800b21c:	685a      	ldr	r2, [r3, #4]
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	605a      	str	r2, [r3, #4]
 800b222:	68bb      	ldr	r3, [r7, #8]
 800b224:	685a      	ldr	r2, [r3, #4]
 800b226:	68bb      	ldr	r3, [r7, #8]
 800b228:	3308      	adds	r3, #8
 800b22a:	429a      	cmp	r2, r3
 800b22c:	d104      	bne.n	800b238 <vTaskSwitchContext+0x8c>
 800b22e:	68bb      	ldr	r3, [r7, #8]
 800b230:	685b      	ldr	r3, [r3, #4]
 800b232:	685a      	ldr	r2, [r3, #4]
 800b234:	68bb      	ldr	r3, [r7, #8]
 800b236:	605a      	str	r2, [r3, #4]
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	685b      	ldr	r3, [r3, #4]
 800b23c:	68db      	ldr	r3, [r3, #12]
 800b23e:	4a0c      	ldr	r2, [pc, #48]	@ (800b270 <vTaskSwitchContext+0xc4>)
 800b240:	6013      	str	r3, [r2, #0]
 800b242:	4a09      	ldr	r2, [pc, #36]	@ (800b268 <vTaskSwitchContext+0xbc>)
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b248:	4b09      	ldr	r3, [pc, #36]	@ (800b270 <vTaskSwitchContext+0xc4>)
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	3354      	adds	r3, #84	@ 0x54
 800b24e:	4a09      	ldr	r2, [pc, #36]	@ (800b274 <vTaskSwitchContext+0xc8>)
 800b250:	6013      	str	r3, [r2, #0]
}
 800b252:	bf00      	nop
 800b254:	3714      	adds	r7, #20
 800b256:	46bd      	mov	sp, r7
 800b258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25c:	4770      	bx	lr
 800b25e:	bf00      	nop
 800b260:	20001040 	.word	0x20001040
 800b264:	2000102c 	.word	0x2000102c
 800b268:	20001020 	.word	0x20001020
 800b26c:	20000b48 	.word	0x20000b48
 800b270:	20000b44 	.word	0x20000b44
 800b274:	20000100 	.word	0x20000100

0800b278 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b278:	b580      	push	{r7, lr}
 800b27a:	b084      	sub	sp, #16
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
 800b280:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d10b      	bne.n	800b2a0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b28c:	f383 8811 	msr	BASEPRI, r3
 800b290:	f3bf 8f6f 	isb	sy
 800b294:	f3bf 8f4f 	dsb	sy
 800b298:	60fb      	str	r3, [r7, #12]
}
 800b29a:	bf00      	nop
 800b29c:	bf00      	nop
 800b29e:	e7fd      	b.n	800b29c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b2a0:	4b07      	ldr	r3, [pc, #28]	@ (800b2c0 <vTaskPlaceOnEventList+0x48>)
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	3318      	adds	r3, #24
 800b2a6:	4619      	mov	r1, r3
 800b2a8:	6878      	ldr	r0, [r7, #4]
 800b2aa:	f7fe fe48 	bl	8009f3e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b2ae:	2101      	movs	r1, #1
 800b2b0:	6838      	ldr	r0, [r7, #0]
 800b2b2:	f000 fa87 	bl	800b7c4 <prvAddCurrentTaskToDelayedList>
}
 800b2b6:	bf00      	nop
 800b2b8:	3710      	adds	r7, #16
 800b2ba:	46bd      	mov	sp, r7
 800b2bc:	bd80      	pop	{r7, pc}
 800b2be:	bf00      	nop
 800b2c0:	20000b44 	.word	0x20000b44

0800b2c4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b086      	sub	sp, #24
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	60f8      	str	r0, [r7, #12]
 800b2cc:	60b9      	str	r1, [r7, #8]
 800b2ce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d10b      	bne.n	800b2ee <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800b2d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2da:	f383 8811 	msr	BASEPRI, r3
 800b2de:	f3bf 8f6f 	isb	sy
 800b2e2:	f3bf 8f4f 	dsb	sy
 800b2e6:	617b      	str	r3, [r7, #20]
}
 800b2e8:	bf00      	nop
 800b2ea:	bf00      	nop
 800b2ec:	e7fd      	b.n	800b2ea <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b2ee:	4b0a      	ldr	r3, [pc, #40]	@ (800b318 <vTaskPlaceOnEventListRestricted+0x54>)
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	3318      	adds	r3, #24
 800b2f4:	4619      	mov	r1, r3
 800b2f6:	68f8      	ldr	r0, [r7, #12]
 800b2f8:	f7fe fdfd 	bl	8009ef6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d002      	beq.n	800b308 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800b302:	f04f 33ff 	mov.w	r3, #4294967295
 800b306:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b308:	6879      	ldr	r1, [r7, #4]
 800b30a:	68b8      	ldr	r0, [r7, #8]
 800b30c:	f000 fa5a 	bl	800b7c4 <prvAddCurrentTaskToDelayedList>
	}
 800b310:	bf00      	nop
 800b312:	3718      	adds	r7, #24
 800b314:	46bd      	mov	sp, r7
 800b316:	bd80      	pop	{r7, pc}
 800b318:	20000b44 	.word	0x20000b44

0800b31c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b086      	sub	sp, #24
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	68db      	ldr	r3, [r3, #12]
 800b328:	68db      	ldr	r3, [r3, #12]
 800b32a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b32c:	693b      	ldr	r3, [r7, #16]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d10b      	bne.n	800b34a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b336:	f383 8811 	msr	BASEPRI, r3
 800b33a:	f3bf 8f6f 	isb	sy
 800b33e:	f3bf 8f4f 	dsb	sy
 800b342:	60fb      	str	r3, [r7, #12]
}
 800b344:	bf00      	nop
 800b346:	bf00      	nop
 800b348:	e7fd      	b.n	800b346 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b34a:	693b      	ldr	r3, [r7, #16]
 800b34c:	3318      	adds	r3, #24
 800b34e:	4618      	mov	r0, r3
 800b350:	f7fe fe2e 	bl	8009fb0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b354:	4b1d      	ldr	r3, [pc, #116]	@ (800b3cc <xTaskRemoveFromEventList+0xb0>)
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d11d      	bne.n	800b398 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b35c:	693b      	ldr	r3, [r7, #16]
 800b35e:	3304      	adds	r3, #4
 800b360:	4618      	mov	r0, r3
 800b362:	f7fe fe25 	bl	8009fb0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b366:	693b      	ldr	r3, [r7, #16]
 800b368:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b36a:	4b19      	ldr	r3, [pc, #100]	@ (800b3d0 <xTaskRemoveFromEventList+0xb4>)
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	429a      	cmp	r2, r3
 800b370:	d903      	bls.n	800b37a <xTaskRemoveFromEventList+0x5e>
 800b372:	693b      	ldr	r3, [r7, #16]
 800b374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b376:	4a16      	ldr	r2, [pc, #88]	@ (800b3d0 <xTaskRemoveFromEventList+0xb4>)
 800b378:	6013      	str	r3, [r2, #0]
 800b37a:	693b      	ldr	r3, [r7, #16]
 800b37c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b37e:	4613      	mov	r3, r2
 800b380:	009b      	lsls	r3, r3, #2
 800b382:	4413      	add	r3, r2
 800b384:	009b      	lsls	r3, r3, #2
 800b386:	4a13      	ldr	r2, [pc, #76]	@ (800b3d4 <xTaskRemoveFromEventList+0xb8>)
 800b388:	441a      	add	r2, r3
 800b38a:	693b      	ldr	r3, [r7, #16]
 800b38c:	3304      	adds	r3, #4
 800b38e:	4619      	mov	r1, r3
 800b390:	4610      	mov	r0, r2
 800b392:	f7fe fdb0 	bl	8009ef6 <vListInsertEnd>
 800b396:	e005      	b.n	800b3a4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b398:	693b      	ldr	r3, [r7, #16]
 800b39a:	3318      	adds	r3, #24
 800b39c:	4619      	mov	r1, r3
 800b39e:	480e      	ldr	r0, [pc, #56]	@ (800b3d8 <xTaskRemoveFromEventList+0xbc>)
 800b3a0:	f7fe fda9 	bl	8009ef6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b3a4:	693b      	ldr	r3, [r7, #16]
 800b3a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3a8:	4b0c      	ldr	r3, [pc, #48]	@ (800b3dc <xTaskRemoveFromEventList+0xc0>)
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3ae:	429a      	cmp	r2, r3
 800b3b0:	d905      	bls.n	800b3be <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b3b6:	4b0a      	ldr	r3, [pc, #40]	@ (800b3e0 <xTaskRemoveFromEventList+0xc4>)
 800b3b8:	2201      	movs	r2, #1
 800b3ba:	601a      	str	r2, [r3, #0]
 800b3bc:	e001      	b.n	800b3c2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800b3be:	2300      	movs	r3, #0
 800b3c0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b3c2:	697b      	ldr	r3, [r7, #20]
}
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	3718      	adds	r7, #24
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	bd80      	pop	{r7, pc}
 800b3cc:	20001040 	.word	0x20001040
 800b3d0:	20001020 	.word	0x20001020
 800b3d4:	20000b48 	.word	0x20000b48
 800b3d8:	20000fd8 	.word	0x20000fd8
 800b3dc:	20000b44 	.word	0x20000b44
 800b3e0:	2000102c 	.word	0x2000102c

0800b3e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b3e4:	b480      	push	{r7}
 800b3e6:	b083      	sub	sp, #12
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b3ec:	4b06      	ldr	r3, [pc, #24]	@ (800b408 <vTaskInternalSetTimeOutState+0x24>)
 800b3ee:	681a      	ldr	r2, [r3, #0]
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b3f4:	4b05      	ldr	r3, [pc, #20]	@ (800b40c <vTaskInternalSetTimeOutState+0x28>)
 800b3f6:	681a      	ldr	r2, [r3, #0]
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	605a      	str	r2, [r3, #4]
}
 800b3fc:	bf00      	nop
 800b3fe:	370c      	adds	r7, #12
 800b400:	46bd      	mov	sp, r7
 800b402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b406:	4770      	bx	lr
 800b408:	20001030 	.word	0x20001030
 800b40c:	2000101c 	.word	0x2000101c

0800b410 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b410:	b580      	push	{r7, lr}
 800b412:	b088      	sub	sp, #32
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
 800b418:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d10b      	bne.n	800b438 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b424:	f383 8811 	msr	BASEPRI, r3
 800b428:	f3bf 8f6f 	isb	sy
 800b42c:	f3bf 8f4f 	dsb	sy
 800b430:	613b      	str	r3, [r7, #16]
}
 800b432:	bf00      	nop
 800b434:	bf00      	nop
 800b436:	e7fd      	b.n	800b434 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d10b      	bne.n	800b456 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b43e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b442:	f383 8811 	msr	BASEPRI, r3
 800b446:	f3bf 8f6f 	isb	sy
 800b44a:	f3bf 8f4f 	dsb	sy
 800b44e:	60fb      	str	r3, [r7, #12]
}
 800b450:	bf00      	nop
 800b452:	bf00      	nop
 800b454:	e7fd      	b.n	800b452 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b456:	f000 fe97 	bl	800c188 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b45a:	4b1d      	ldr	r3, [pc, #116]	@ (800b4d0 <xTaskCheckForTimeOut+0xc0>)
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	685b      	ldr	r3, [r3, #4]
 800b464:	69ba      	ldr	r2, [r7, #24]
 800b466:	1ad3      	subs	r3, r2, r3
 800b468:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b46a:	683b      	ldr	r3, [r7, #0]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b472:	d102      	bne.n	800b47a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b474:	2300      	movs	r3, #0
 800b476:	61fb      	str	r3, [r7, #28]
 800b478:	e023      	b.n	800b4c2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681a      	ldr	r2, [r3, #0]
 800b47e:	4b15      	ldr	r3, [pc, #84]	@ (800b4d4 <xTaskCheckForTimeOut+0xc4>)
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	429a      	cmp	r2, r3
 800b484:	d007      	beq.n	800b496 <xTaskCheckForTimeOut+0x86>
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	685b      	ldr	r3, [r3, #4]
 800b48a:	69ba      	ldr	r2, [r7, #24]
 800b48c:	429a      	cmp	r2, r3
 800b48e:	d302      	bcc.n	800b496 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b490:	2301      	movs	r3, #1
 800b492:	61fb      	str	r3, [r7, #28]
 800b494:	e015      	b.n	800b4c2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	697a      	ldr	r2, [r7, #20]
 800b49c:	429a      	cmp	r2, r3
 800b49e:	d20b      	bcs.n	800b4b8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	681a      	ldr	r2, [r3, #0]
 800b4a4:	697b      	ldr	r3, [r7, #20]
 800b4a6:	1ad2      	subs	r2, r2, r3
 800b4a8:	683b      	ldr	r3, [r7, #0]
 800b4aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b4ac:	6878      	ldr	r0, [r7, #4]
 800b4ae:	f7ff ff99 	bl	800b3e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	61fb      	str	r3, [r7, #28]
 800b4b6:	e004      	b.n	800b4c2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	2200      	movs	r2, #0
 800b4bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b4be:	2301      	movs	r3, #1
 800b4c0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b4c2:	f000 fe93 	bl	800c1ec <vPortExitCritical>

	return xReturn;
 800b4c6:	69fb      	ldr	r3, [r7, #28]
}
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	3720      	adds	r7, #32
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	bd80      	pop	{r7, pc}
 800b4d0:	2000101c 	.word	0x2000101c
 800b4d4:	20001030 	.word	0x20001030

0800b4d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b4d8:	b480      	push	{r7}
 800b4da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b4dc:	4b03      	ldr	r3, [pc, #12]	@ (800b4ec <vTaskMissedYield+0x14>)
 800b4de:	2201      	movs	r2, #1
 800b4e0:	601a      	str	r2, [r3, #0]
}
 800b4e2:	bf00      	nop
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ea:	4770      	bx	lr
 800b4ec:	2000102c 	.word	0x2000102c

0800b4f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b082      	sub	sp, #8
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b4f8:	f000 f852 	bl	800b5a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b4fc:	4b06      	ldr	r3, [pc, #24]	@ (800b518 <prvIdleTask+0x28>)
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	2b01      	cmp	r3, #1
 800b502:	d9f9      	bls.n	800b4f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b504:	4b05      	ldr	r3, [pc, #20]	@ (800b51c <prvIdleTask+0x2c>)
 800b506:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b50a:	601a      	str	r2, [r3, #0]
 800b50c:	f3bf 8f4f 	dsb	sy
 800b510:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b514:	e7f0      	b.n	800b4f8 <prvIdleTask+0x8>
 800b516:	bf00      	nop
 800b518:	20000b48 	.word	0x20000b48
 800b51c:	e000ed04 	.word	0xe000ed04

0800b520 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b082      	sub	sp, #8
 800b524:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b526:	2300      	movs	r3, #0
 800b528:	607b      	str	r3, [r7, #4]
 800b52a:	e00c      	b.n	800b546 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b52c:	687a      	ldr	r2, [r7, #4]
 800b52e:	4613      	mov	r3, r2
 800b530:	009b      	lsls	r3, r3, #2
 800b532:	4413      	add	r3, r2
 800b534:	009b      	lsls	r3, r3, #2
 800b536:	4a12      	ldr	r2, [pc, #72]	@ (800b580 <prvInitialiseTaskLists+0x60>)
 800b538:	4413      	add	r3, r2
 800b53a:	4618      	mov	r0, r3
 800b53c:	f7fe fcae 	bl	8009e9c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	3301      	adds	r3, #1
 800b544:	607b      	str	r3, [r7, #4]
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	2b37      	cmp	r3, #55	@ 0x37
 800b54a:	d9ef      	bls.n	800b52c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b54c:	480d      	ldr	r0, [pc, #52]	@ (800b584 <prvInitialiseTaskLists+0x64>)
 800b54e:	f7fe fca5 	bl	8009e9c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b552:	480d      	ldr	r0, [pc, #52]	@ (800b588 <prvInitialiseTaskLists+0x68>)
 800b554:	f7fe fca2 	bl	8009e9c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b558:	480c      	ldr	r0, [pc, #48]	@ (800b58c <prvInitialiseTaskLists+0x6c>)
 800b55a:	f7fe fc9f 	bl	8009e9c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b55e:	480c      	ldr	r0, [pc, #48]	@ (800b590 <prvInitialiseTaskLists+0x70>)
 800b560:	f7fe fc9c 	bl	8009e9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b564:	480b      	ldr	r0, [pc, #44]	@ (800b594 <prvInitialiseTaskLists+0x74>)
 800b566:	f7fe fc99 	bl	8009e9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b56a:	4b0b      	ldr	r3, [pc, #44]	@ (800b598 <prvInitialiseTaskLists+0x78>)
 800b56c:	4a05      	ldr	r2, [pc, #20]	@ (800b584 <prvInitialiseTaskLists+0x64>)
 800b56e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b570:	4b0a      	ldr	r3, [pc, #40]	@ (800b59c <prvInitialiseTaskLists+0x7c>)
 800b572:	4a05      	ldr	r2, [pc, #20]	@ (800b588 <prvInitialiseTaskLists+0x68>)
 800b574:	601a      	str	r2, [r3, #0]
}
 800b576:	bf00      	nop
 800b578:	3708      	adds	r7, #8
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bd80      	pop	{r7, pc}
 800b57e:	bf00      	nop
 800b580:	20000b48 	.word	0x20000b48
 800b584:	20000fa8 	.word	0x20000fa8
 800b588:	20000fbc 	.word	0x20000fbc
 800b58c:	20000fd8 	.word	0x20000fd8
 800b590:	20000fec 	.word	0x20000fec
 800b594:	20001004 	.word	0x20001004
 800b598:	20000fd0 	.word	0x20000fd0
 800b59c:	20000fd4 	.word	0x20000fd4

0800b5a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b082      	sub	sp, #8
 800b5a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b5a6:	e019      	b.n	800b5dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b5a8:	f000 fdee 	bl	800c188 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5ac:	4b10      	ldr	r3, [pc, #64]	@ (800b5f0 <prvCheckTasksWaitingTermination+0x50>)
 800b5ae:	68db      	ldr	r3, [r3, #12]
 800b5b0:	68db      	ldr	r3, [r3, #12]
 800b5b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	3304      	adds	r3, #4
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	f7fe fcf9 	bl	8009fb0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b5be:	4b0d      	ldr	r3, [pc, #52]	@ (800b5f4 <prvCheckTasksWaitingTermination+0x54>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	3b01      	subs	r3, #1
 800b5c4:	4a0b      	ldr	r2, [pc, #44]	@ (800b5f4 <prvCheckTasksWaitingTermination+0x54>)
 800b5c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b5c8:	4b0b      	ldr	r3, [pc, #44]	@ (800b5f8 <prvCheckTasksWaitingTermination+0x58>)
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	3b01      	subs	r3, #1
 800b5ce:	4a0a      	ldr	r2, [pc, #40]	@ (800b5f8 <prvCheckTasksWaitingTermination+0x58>)
 800b5d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b5d2:	f000 fe0b 	bl	800c1ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b5d6:	6878      	ldr	r0, [r7, #4]
 800b5d8:	f000 f810 	bl	800b5fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b5dc:	4b06      	ldr	r3, [pc, #24]	@ (800b5f8 <prvCheckTasksWaitingTermination+0x58>)
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d1e1      	bne.n	800b5a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b5e4:	bf00      	nop
 800b5e6:	bf00      	nop
 800b5e8:	3708      	adds	r7, #8
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	bd80      	pop	{r7, pc}
 800b5ee:	bf00      	nop
 800b5f0:	20000fec 	.word	0x20000fec
 800b5f4:	20001018 	.word	0x20001018
 800b5f8:	20001000 	.word	0x20001000

0800b5fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b084      	sub	sp, #16
 800b600:	af00      	add	r7, sp, #0
 800b602:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	3354      	adds	r3, #84	@ 0x54
 800b608:	4618      	mov	r0, r3
 800b60a:	f001 fde5 	bl	800d1d8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b614:	2b00      	cmp	r3, #0
 800b616:	d108      	bne.n	800b62a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b61c:	4618      	mov	r0, r3
 800b61e:	f000 ffa3 	bl	800c568 <vPortFree>
				vPortFree( pxTCB );
 800b622:	6878      	ldr	r0, [r7, #4]
 800b624:	f000 ffa0 	bl	800c568 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b628:	e019      	b.n	800b65e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b630:	2b01      	cmp	r3, #1
 800b632:	d103      	bne.n	800b63c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b634:	6878      	ldr	r0, [r7, #4]
 800b636:	f000 ff97 	bl	800c568 <vPortFree>
	}
 800b63a:	e010      	b.n	800b65e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b642:	2b02      	cmp	r3, #2
 800b644:	d00b      	beq.n	800b65e <prvDeleteTCB+0x62>
	__asm volatile
 800b646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b64a:	f383 8811 	msr	BASEPRI, r3
 800b64e:	f3bf 8f6f 	isb	sy
 800b652:	f3bf 8f4f 	dsb	sy
 800b656:	60fb      	str	r3, [r7, #12]
}
 800b658:	bf00      	nop
 800b65a:	bf00      	nop
 800b65c:	e7fd      	b.n	800b65a <prvDeleteTCB+0x5e>
	}
 800b65e:	bf00      	nop
 800b660:	3710      	adds	r7, #16
 800b662:	46bd      	mov	sp, r7
 800b664:	bd80      	pop	{r7, pc}
	...

0800b668 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b668:	b480      	push	{r7}
 800b66a:	b083      	sub	sp, #12
 800b66c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b66e:	4b0c      	ldr	r3, [pc, #48]	@ (800b6a0 <prvResetNextTaskUnblockTime+0x38>)
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d104      	bne.n	800b682 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b678:	4b0a      	ldr	r3, [pc, #40]	@ (800b6a4 <prvResetNextTaskUnblockTime+0x3c>)
 800b67a:	f04f 32ff 	mov.w	r2, #4294967295
 800b67e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b680:	e008      	b.n	800b694 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b682:	4b07      	ldr	r3, [pc, #28]	@ (800b6a0 <prvResetNextTaskUnblockTime+0x38>)
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	68db      	ldr	r3, [r3, #12]
 800b688:	68db      	ldr	r3, [r3, #12]
 800b68a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	685b      	ldr	r3, [r3, #4]
 800b690:	4a04      	ldr	r2, [pc, #16]	@ (800b6a4 <prvResetNextTaskUnblockTime+0x3c>)
 800b692:	6013      	str	r3, [r2, #0]
}
 800b694:	bf00      	nop
 800b696:	370c      	adds	r7, #12
 800b698:	46bd      	mov	sp, r7
 800b69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69e:	4770      	bx	lr
 800b6a0:	20000fd0 	.word	0x20000fd0
 800b6a4:	20001038 	.word	0x20001038

0800b6a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b6a8:	b480      	push	{r7}
 800b6aa:	b083      	sub	sp, #12
 800b6ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b6ae:	4b0b      	ldr	r3, [pc, #44]	@ (800b6dc <xTaskGetSchedulerState+0x34>)
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d102      	bne.n	800b6bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b6b6:	2301      	movs	r3, #1
 800b6b8:	607b      	str	r3, [r7, #4]
 800b6ba:	e008      	b.n	800b6ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b6bc:	4b08      	ldr	r3, [pc, #32]	@ (800b6e0 <xTaskGetSchedulerState+0x38>)
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d102      	bne.n	800b6ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b6c4:	2302      	movs	r3, #2
 800b6c6:	607b      	str	r3, [r7, #4]
 800b6c8:	e001      	b.n	800b6ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b6ce:	687b      	ldr	r3, [r7, #4]
	}
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	370c      	adds	r7, #12
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6da:	4770      	bx	lr
 800b6dc:	20001024 	.word	0x20001024
 800b6e0:	20001040 	.word	0x20001040

0800b6e4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b086      	sub	sp, #24
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d058      	beq.n	800b7ac <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b6fa:	4b2f      	ldr	r3, [pc, #188]	@ (800b7b8 <xTaskPriorityDisinherit+0xd4>)
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	693a      	ldr	r2, [r7, #16]
 800b700:	429a      	cmp	r2, r3
 800b702:	d00b      	beq.n	800b71c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b708:	f383 8811 	msr	BASEPRI, r3
 800b70c:	f3bf 8f6f 	isb	sy
 800b710:	f3bf 8f4f 	dsb	sy
 800b714:	60fb      	str	r3, [r7, #12]
}
 800b716:	bf00      	nop
 800b718:	bf00      	nop
 800b71a:	e7fd      	b.n	800b718 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b71c:	693b      	ldr	r3, [r7, #16]
 800b71e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b720:	2b00      	cmp	r3, #0
 800b722:	d10b      	bne.n	800b73c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b724:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b728:	f383 8811 	msr	BASEPRI, r3
 800b72c:	f3bf 8f6f 	isb	sy
 800b730:	f3bf 8f4f 	dsb	sy
 800b734:	60bb      	str	r3, [r7, #8]
}
 800b736:	bf00      	nop
 800b738:	bf00      	nop
 800b73a:	e7fd      	b.n	800b738 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b73c:	693b      	ldr	r3, [r7, #16]
 800b73e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b740:	1e5a      	subs	r2, r3, #1
 800b742:	693b      	ldr	r3, [r7, #16]
 800b744:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b746:	693b      	ldr	r3, [r7, #16]
 800b748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b74a:	693b      	ldr	r3, [r7, #16]
 800b74c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b74e:	429a      	cmp	r2, r3
 800b750:	d02c      	beq.n	800b7ac <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b752:	693b      	ldr	r3, [r7, #16]
 800b754:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b756:	2b00      	cmp	r3, #0
 800b758:	d128      	bne.n	800b7ac <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b75a:	693b      	ldr	r3, [r7, #16]
 800b75c:	3304      	adds	r3, #4
 800b75e:	4618      	mov	r0, r3
 800b760:	f7fe fc26 	bl	8009fb0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b764:	693b      	ldr	r3, [r7, #16]
 800b766:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b768:	693b      	ldr	r3, [r7, #16]
 800b76a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b76c:	693b      	ldr	r3, [r7, #16]
 800b76e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b770:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b774:	693b      	ldr	r3, [r7, #16]
 800b776:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b778:	693b      	ldr	r3, [r7, #16]
 800b77a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b77c:	4b0f      	ldr	r3, [pc, #60]	@ (800b7bc <xTaskPriorityDisinherit+0xd8>)
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	429a      	cmp	r2, r3
 800b782:	d903      	bls.n	800b78c <xTaskPriorityDisinherit+0xa8>
 800b784:	693b      	ldr	r3, [r7, #16]
 800b786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b788:	4a0c      	ldr	r2, [pc, #48]	@ (800b7bc <xTaskPriorityDisinherit+0xd8>)
 800b78a:	6013      	str	r3, [r2, #0]
 800b78c:	693b      	ldr	r3, [r7, #16]
 800b78e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b790:	4613      	mov	r3, r2
 800b792:	009b      	lsls	r3, r3, #2
 800b794:	4413      	add	r3, r2
 800b796:	009b      	lsls	r3, r3, #2
 800b798:	4a09      	ldr	r2, [pc, #36]	@ (800b7c0 <xTaskPriorityDisinherit+0xdc>)
 800b79a:	441a      	add	r2, r3
 800b79c:	693b      	ldr	r3, [r7, #16]
 800b79e:	3304      	adds	r3, #4
 800b7a0:	4619      	mov	r1, r3
 800b7a2:	4610      	mov	r0, r2
 800b7a4:	f7fe fba7 	bl	8009ef6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b7ac:	697b      	ldr	r3, [r7, #20]
	}
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	3718      	adds	r7, #24
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	bd80      	pop	{r7, pc}
 800b7b6:	bf00      	nop
 800b7b8:	20000b44 	.word	0x20000b44
 800b7bc:	20001020 	.word	0x20001020
 800b7c0:	20000b48 	.word	0x20000b48

0800b7c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b7c4:	b580      	push	{r7, lr}
 800b7c6:	b084      	sub	sp, #16
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	6078      	str	r0, [r7, #4]
 800b7cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b7ce:	4b21      	ldr	r3, [pc, #132]	@ (800b854 <prvAddCurrentTaskToDelayedList+0x90>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b7d4:	4b20      	ldr	r3, [pc, #128]	@ (800b858 <prvAddCurrentTaskToDelayedList+0x94>)
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	3304      	adds	r3, #4
 800b7da:	4618      	mov	r0, r3
 800b7dc:	f7fe fbe8 	bl	8009fb0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7e6:	d10a      	bne.n	800b7fe <prvAddCurrentTaskToDelayedList+0x3a>
 800b7e8:	683b      	ldr	r3, [r7, #0]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d007      	beq.n	800b7fe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b7ee:	4b1a      	ldr	r3, [pc, #104]	@ (800b858 <prvAddCurrentTaskToDelayedList+0x94>)
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	3304      	adds	r3, #4
 800b7f4:	4619      	mov	r1, r3
 800b7f6:	4819      	ldr	r0, [pc, #100]	@ (800b85c <prvAddCurrentTaskToDelayedList+0x98>)
 800b7f8:	f7fe fb7d 	bl	8009ef6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b7fc:	e026      	b.n	800b84c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b7fe:	68fa      	ldr	r2, [r7, #12]
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	4413      	add	r3, r2
 800b804:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b806:	4b14      	ldr	r3, [pc, #80]	@ (800b858 <prvAddCurrentTaskToDelayedList+0x94>)
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	68ba      	ldr	r2, [r7, #8]
 800b80c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b80e:	68ba      	ldr	r2, [r7, #8]
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	429a      	cmp	r2, r3
 800b814:	d209      	bcs.n	800b82a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b816:	4b12      	ldr	r3, [pc, #72]	@ (800b860 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b818:	681a      	ldr	r2, [r3, #0]
 800b81a:	4b0f      	ldr	r3, [pc, #60]	@ (800b858 <prvAddCurrentTaskToDelayedList+0x94>)
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	3304      	adds	r3, #4
 800b820:	4619      	mov	r1, r3
 800b822:	4610      	mov	r0, r2
 800b824:	f7fe fb8b 	bl	8009f3e <vListInsert>
}
 800b828:	e010      	b.n	800b84c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b82a:	4b0e      	ldr	r3, [pc, #56]	@ (800b864 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b82c:	681a      	ldr	r2, [r3, #0]
 800b82e:	4b0a      	ldr	r3, [pc, #40]	@ (800b858 <prvAddCurrentTaskToDelayedList+0x94>)
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	3304      	adds	r3, #4
 800b834:	4619      	mov	r1, r3
 800b836:	4610      	mov	r0, r2
 800b838:	f7fe fb81 	bl	8009f3e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b83c:	4b0a      	ldr	r3, [pc, #40]	@ (800b868 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	68ba      	ldr	r2, [r7, #8]
 800b842:	429a      	cmp	r2, r3
 800b844:	d202      	bcs.n	800b84c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b846:	4a08      	ldr	r2, [pc, #32]	@ (800b868 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b848:	68bb      	ldr	r3, [r7, #8]
 800b84a:	6013      	str	r3, [r2, #0]
}
 800b84c:	bf00      	nop
 800b84e:	3710      	adds	r7, #16
 800b850:	46bd      	mov	sp, r7
 800b852:	bd80      	pop	{r7, pc}
 800b854:	2000101c 	.word	0x2000101c
 800b858:	20000b44 	.word	0x20000b44
 800b85c:	20001004 	.word	0x20001004
 800b860:	20000fd4 	.word	0x20000fd4
 800b864:	20000fd0 	.word	0x20000fd0
 800b868:	20001038 	.word	0x20001038

0800b86c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b08a      	sub	sp, #40	@ 0x28
 800b870:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b872:	2300      	movs	r3, #0
 800b874:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b876:	f000 fb13 	bl	800bea0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b87a:	4b1d      	ldr	r3, [pc, #116]	@ (800b8f0 <xTimerCreateTimerTask+0x84>)
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d021      	beq.n	800b8c6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b882:	2300      	movs	r3, #0
 800b884:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b886:	2300      	movs	r3, #0
 800b888:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b88a:	1d3a      	adds	r2, r7, #4
 800b88c:	f107 0108 	add.w	r1, r7, #8
 800b890:	f107 030c 	add.w	r3, r7, #12
 800b894:	4618      	mov	r0, r3
 800b896:	f7fe fae7 	bl	8009e68 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b89a:	6879      	ldr	r1, [r7, #4]
 800b89c:	68bb      	ldr	r3, [r7, #8]
 800b89e:	68fa      	ldr	r2, [r7, #12]
 800b8a0:	9202      	str	r2, [sp, #8]
 800b8a2:	9301      	str	r3, [sp, #4]
 800b8a4:	2302      	movs	r3, #2
 800b8a6:	9300      	str	r3, [sp, #0]
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	460a      	mov	r2, r1
 800b8ac:	4911      	ldr	r1, [pc, #68]	@ (800b8f4 <xTimerCreateTimerTask+0x88>)
 800b8ae:	4812      	ldr	r0, [pc, #72]	@ (800b8f8 <xTimerCreateTimerTask+0x8c>)
 800b8b0:	f7ff f8a2 	bl	800a9f8 <xTaskCreateStatic>
 800b8b4:	4603      	mov	r3, r0
 800b8b6:	4a11      	ldr	r2, [pc, #68]	@ (800b8fc <xTimerCreateTimerTask+0x90>)
 800b8b8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b8ba:	4b10      	ldr	r3, [pc, #64]	@ (800b8fc <xTimerCreateTimerTask+0x90>)
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d001      	beq.n	800b8c6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b8c6:	697b      	ldr	r3, [r7, #20]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d10b      	bne.n	800b8e4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b8cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8d0:	f383 8811 	msr	BASEPRI, r3
 800b8d4:	f3bf 8f6f 	isb	sy
 800b8d8:	f3bf 8f4f 	dsb	sy
 800b8dc:	613b      	str	r3, [r7, #16]
}
 800b8de:	bf00      	nop
 800b8e0:	bf00      	nop
 800b8e2:	e7fd      	b.n	800b8e0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b8e4:	697b      	ldr	r3, [r7, #20]
}
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	3718      	adds	r7, #24
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	bd80      	pop	{r7, pc}
 800b8ee:	bf00      	nop
 800b8f0:	20001074 	.word	0x20001074
 800b8f4:	0800d4e0 	.word	0x0800d4e0
 800b8f8:	0800ba39 	.word	0x0800ba39
 800b8fc:	20001078 	.word	0x20001078

0800b900 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b08a      	sub	sp, #40	@ 0x28
 800b904:	af00      	add	r7, sp, #0
 800b906:	60f8      	str	r0, [r7, #12]
 800b908:	60b9      	str	r1, [r7, #8]
 800b90a:	607a      	str	r2, [r7, #4]
 800b90c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b90e:	2300      	movs	r3, #0
 800b910:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d10b      	bne.n	800b930 <xTimerGenericCommand+0x30>
	__asm volatile
 800b918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b91c:	f383 8811 	msr	BASEPRI, r3
 800b920:	f3bf 8f6f 	isb	sy
 800b924:	f3bf 8f4f 	dsb	sy
 800b928:	623b      	str	r3, [r7, #32]
}
 800b92a:	bf00      	nop
 800b92c:	bf00      	nop
 800b92e:	e7fd      	b.n	800b92c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b930:	4b19      	ldr	r3, [pc, #100]	@ (800b998 <xTimerGenericCommand+0x98>)
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d02a      	beq.n	800b98e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b938:	68bb      	ldr	r3, [r7, #8]
 800b93a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b944:	68bb      	ldr	r3, [r7, #8]
 800b946:	2b05      	cmp	r3, #5
 800b948:	dc18      	bgt.n	800b97c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b94a:	f7ff fead 	bl	800b6a8 <xTaskGetSchedulerState>
 800b94e:	4603      	mov	r3, r0
 800b950:	2b02      	cmp	r3, #2
 800b952:	d109      	bne.n	800b968 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b954:	4b10      	ldr	r3, [pc, #64]	@ (800b998 <xTimerGenericCommand+0x98>)
 800b956:	6818      	ldr	r0, [r3, #0]
 800b958:	f107 0110 	add.w	r1, r7, #16
 800b95c:	2300      	movs	r3, #0
 800b95e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b960:	f7fe fc5a 	bl	800a218 <xQueueGenericSend>
 800b964:	6278      	str	r0, [r7, #36]	@ 0x24
 800b966:	e012      	b.n	800b98e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b968:	4b0b      	ldr	r3, [pc, #44]	@ (800b998 <xTimerGenericCommand+0x98>)
 800b96a:	6818      	ldr	r0, [r3, #0]
 800b96c:	f107 0110 	add.w	r1, r7, #16
 800b970:	2300      	movs	r3, #0
 800b972:	2200      	movs	r2, #0
 800b974:	f7fe fc50 	bl	800a218 <xQueueGenericSend>
 800b978:	6278      	str	r0, [r7, #36]	@ 0x24
 800b97a:	e008      	b.n	800b98e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b97c:	4b06      	ldr	r3, [pc, #24]	@ (800b998 <xTimerGenericCommand+0x98>)
 800b97e:	6818      	ldr	r0, [r3, #0]
 800b980:	f107 0110 	add.w	r1, r7, #16
 800b984:	2300      	movs	r3, #0
 800b986:	683a      	ldr	r2, [r7, #0]
 800b988:	f7fe fd48 	bl	800a41c <xQueueGenericSendFromISR>
 800b98c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b98e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b990:	4618      	mov	r0, r3
 800b992:	3728      	adds	r7, #40	@ 0x28
 800b994:	46bd      	mov	sp, r7
 800b996:	bd80      	pop	{r7, pc}
 800b998:	20001074 	.word	0x20001074

0800b99c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b99c:	b580      	push	{r7, lr}
 800b99e:	b088      	sub	sp, #32
 800b9a0:	af02      	add	r7, sp, #8
 800b9a2:	6078      	str	r0, [r7, #4]
 800b9a4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b9a6:	4b23      	ldr	r3, [pc, #140]	@ (800ba34 <prvProcessExpiredTimer+0x98>)
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	68db      	ldr	r3, [r3, #12]
 800b9ac:	68db      	ldr	r3, [r3, #12]
 800b9ae:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b9b0:	697b      	ldr	r3, [r7, #20]
 800b9b2:	3304      	adds	r3, #4
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	f7fe fafb 	bl	8009fb0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b9ba:	697b      	ldr	r3, [r7, #20]
 800b9bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b9c0:	f003 0304 	and.w	r3, r3, #4
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d023      	beq.n	800ba10 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b9c8:	697b      	ldr	r3, [r7, #20]
 800b9ca:	699a      	ldr	r2, [r3, #24]
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	18d1      	adds	r1, r2, r3
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	683a      	ldr	r2, [r7, #0]
 800b9d4:	6978      	ldr	r0, [r7, #20]
 800b9d6:	f000 f8d5 	bl	800bb84 <prvInsertTimerInActiveList>
 800b9da:	4603      	mov	r3, r0
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d020      	beq.n	800ba22 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	9300      	str	r3, [sp, #0]
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	687a      	ldr	r2, [r7, #4]
 800b9e8:	2100      	movs	r1, #0
 800b9ea:	6978      	ldr	r0, [r7, #20]
 800b9ec:	f7ff ff88 	bl	800b900 <xTimerGenericCommand>
 800b9f0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b9f2:	693b      	ldr	r3, [r7, #16]
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d114      	bne.n	800ba22 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b9f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9fc:	f383 8811 	msr	BASEPRI, r3
 800ba00:	f3bf 8f6f 	isb	sy
 800ba04:	f3bf 8f4f 	dsb	sy
 800ba08:	60fb      	str	r3, [r7, #12]
}
 800ba0a:	bf00      	nop
 800ba0c:	bf00      	nop
 800ba0e:	e7fd      	b.n	800ba0c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ba10:	697b      	ldr	r3, [r7, #20]
 800ba12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ba16:	f023 0301 	bic.w	r3, r3, #1
 800ba1a:	b2da      	uxtb	r2, r3
 800ba1c:	697b      	ldr	r3, [r7, #20]
 800ba1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ba22:	697b      	ldr	r3, [r7, #20]
 800ba24:	6a1b      	ldr	r3, [r3, #32]
 800ba26:	6978      	ldr	r0, [r7, #20]
 800ba28:	4798      	blx	r3
}
 800ba2a:	bf00      	nop
 800ba2c:	3718      	adds	r7, #24
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	bd80      	pop	{r7, pc}
 800ba32:	bf00      	nop
 800ba34:	2000106c 	.word	0x2000106c

0800ba38 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b084      	sub	sp, #16
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ba40:	f107 0308 	add.w	r3, r7, #8
 800ba44:	4618      	mov	r0, r3
 800ba46:	f000 f859 	bl	800bafc <prvGetNextExpireTime>
 800ba4a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ba4c:	68bb      	ldr	r3, [r7, #8]
 800ba4e:	4619      	mov	r1, r3
 800ba50:	68f8      	ldr	r0, [r7, #12]
 800ba52:	f000 f805 	bl	800ba60 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ba56:	f000 f8d7 	bl	800bc08 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ba5a:	bf00      	nop
 800ba5c:	e7f0      	b.n	800ba40 <prvTimerTask+0x8>
	...

0800ba60 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ba60:	b580      	push	{r7, lr}
 800ba62:	b084      	sub	sp, #16
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	6078      	str	r0, [r7, #4]
 800ba68:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ba6a:	f7ff fa29 	bl	800aec0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ba6e:	f107 0308 	add.w	r3, r7, #8
 800ba72:	4618      	mov	r0, r3
 800ba74:	f000 f866 	bl	800bb44 <prvSampleTimeNow>
 800ba78:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ba7a:	68bb      	ldr	r3, [r7, #8]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d130      	bne.n	800bae2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ba80:	683b      	ldr	r3, [r7, #0]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d10a      	bne.n	800ba9c <prvProcessTimerOrBlockTask+0x3c>
 800ba86:	687a      	ldr	r2, [r7, #4]
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	429a      	cmp	r2, r3
 800ba8c:	d806      	bhi.n	800ba9c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ba8e:	f7ff fa25 	bl	800aedc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ba92:	68f9      	ldr	r1, [r7, #12]
 800ba94:	6878      	ldr	r0, [r7, #4]
 800ba96:	f7ff ff81 	bl	800b99c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ba9a:	e024      	b.n	800bae6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d008      	beq.n	800bab4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800baa2:	4b13      	ldr	r3, [pc, #76]	@ (800baf0 <prvProcessTimerOrBlockTask+0x90>)
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d101      	bne.n	800bab0 <prvProcessTimerOrBlockTask+0x50>
 800baac:	2301      	movs	r3, #1
 800baae:	e000      	b.n	800bab2 <prvProcessTimerOrBlockTask+0x52>
 800bab0:	2300      	movs	r3, #0
 800bab2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bab4:	4b0f      	ldr	r3, [pc, #60]	@ (800baf4 <prvProcessTimerOrBlockTask+0x94>)
 800bab6:	6818      	ldr	r0, [r3, #0]
 800bab8:	687a      	ldr	r2, [r7, #4]
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	1ad3      	subs	r3, r2, r3
 800babe:	683a      	ldr	r2, [r7, #0]
 800bac0:	4619      	mov	r1, r3
 800bac2:	f7fe ff65 	bl	800a990 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bac6:	f7ff fa09 	bl	800aedc <xTaskResumeAll>
 800baca:	4603      	mov	r3, r0
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d10a      	bne.n	800bae6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bad0:	4b09      	ldr	r3, [pc, #36]	@ (800baf8 <prvProcessTimerOrBlockTask+0x98>)
 800bad2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bad6:	601a      	str	r2, [r3, #0]
 800bad8:	f3bf 8f4f 	dsb	sy
 800badc:	f3bf 8f6f 	isb	sy
}
 800bae0:	e001      	b.n	800bae6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bae2:	f7ff f9fb 	bl	800aedc <xTaskResumeAll>
}
 800bae6:	bf00      	nop
 800bae8:	3710      	adds	r7, #16
 800baea:	46bd      	mov	sp, r7
 800baec:	bd80      	pop	{r7, pc}
 800baee:	bf00      	nop
 800baf0:	20001070 	.word	0x20001070
 800baf4:	20001074 	.word	0x20001074
 800baf8:	e000ed04 	.word	0xe000ed04

0800bafc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bafc:	b480      	push	{r7}
 800bafe:	b085      	sub	sp, #20
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bb04:	4b0e      	ldr	r3, [pc, #56]	@ (800bb40 <prvGetNextExpireTime+0x44>)
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d101      	bne.n	800bb12 <prvGetNextExpireTime+0x16>
 800bb0e:	2201      	movs	r2, #1
 800bb10:	e000      	b.n	800bb14 <prvGetNextExpireTime+0x18>
 800bb12:	2200      	movs	r2, #0
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d105      	bne.n	800bb2c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bb20:	4b07      	ldr	r3, [pc, #28]	@ (800bb40 <prvGetNextExpireTime+0x44>)
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	68db      	ldr	r3, [r3, #12]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	60fb      	str	r3, [r7, #12]
 800bb2a:	e001      	b.n	800bb30 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bb30:	68fb      	ldr	r3, [r7, #12]
}
 800bb32:	4618      	mov	r0, r3
 800bb34:	3714      	adds	r7, #20
 800bb36:	46bd      	mov	sp, r7
 800bb38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3c:	4770      	bx	lr
 800bb3e:	bf00      	nop
 800bb40:	2000106c 	.word	0x2000106c

0800bb44 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	b084      	sub	sp, #16
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bb4c:	f7ff fa64 	bl	800b018 <xTaskGetTickCount>
 800bb50:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bb52:	4b0b      	ldr	r3, [pc, #44]	@ (800bb80 <prvSampleTimeNow+0x3c>)
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	68fa      	ldr	r2, [r7, #12]
 800bb58:	429a      	cmp	r2, r3
 800bb5a:	d205      	bcs.n	800bb68 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bb5c:	f000 f93a 	bl	800bdd4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	2201      	movs	r2, #1
 800bb64:	601a      	str	r2, [r3, #0]
 800bb66:	e002      	b.n	800bb6e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bb6e:	4a04      	ldr	r2, [pc, #16]	@ (800bb80 <prvSampleTimeNow+0x3c>)
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bb74:	68fb      	ldr	r3, [r7, #12]
}
 800bb76:	4618      	mov	r0, r3
 800bb78:	3710      	adds	r7, #16
 800bb7a:	46bd      	mov	sp, r7
 800bb7c:	bd80      	pop	{r7, pc}
 800bb7e:	bf00      	nop
 800bb80:	2000107c 	.word	0x2000107c

0800bb84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b086      	sub	sp, #24
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	60f8      	str	r0, [r7, #12]
 800bb8c:	60b9      	str	r1, [r7, #8]
 800bb8e:	607a      	str	r2, [r7, #4]
 800bb90:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bb92:	2300      	movs	r3, #0
 800bb94:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	68ba      	ldr	r2, [r7, #8]
 800bb9a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	68fa      	ldr	r2, [r7, #12]
 800bba0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bba2:	68ba      	ldr	r2, [r7, #8]
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	429a      	cmp	r2, r3
 800bba8:	d812      	bhi.n	800bbd0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bbaa:	687a      	ldr	r2, [r7, #4]
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	1ad2      	subs	r2, r2, r3
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	699b      	ldr	r3, [r3, #24]
 800bbb4:	429a      	cmp	r2, r3
 800bbb6:	d302      	bcc.n	800bbbe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bbb8:	2301      	movs	r3, #1
 800bbba:	617b      	str	r3, [r7, #20]
 800bbbc:	e01b      	b.n	800bbf6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bbbe:	4b10      	ldr	r3, [pc, #64]	@ (800bc00 <prvInsertTimerInActiveList+0x7c>)
 800bbc0:	681a      	ldr	r2, [r3, #0]
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	3304      	adds	r3, #4
 800bbc6:	4619      	mov	r1, r3
 800bbc8:	4610      	mov	r0, r2
 800bbca:	f7fe f9b8 	bl	8009f3e <vListInsert>
 800bbce:	e012      	b.n	800bbf6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bbd0:	687a      	ldr	r2, [r7, #4]
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	429a      	cmp	r2, r3
 800bbd6:	d206      	bcs.n	800bbe6 <prvInsertTimerInActiveList+0x62>
 800bbd8:	68ba      	ldr	r2, [r7, #8]
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	429a      	cmp	r2, r3
 800bbde:	d302      	bcc.n	800bbe6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bbe0:	2301      	movs	r3, #1
 800bbe2:	617b      	str	r3, [r7, #20]
 800bbe4:	e007      	b.n	800bbf6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bbe6:	4b07      	ldr	r3, [pc, #28]	@ (800bc04 <prvInsertTimerInActiveList+0x80>)
 800bbe8:	681a      	ldr	r2, [r3, #0]
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	3304      	adds	r3, #4
 800bbee:	4619      	mov	r1, r3
 800bbf0:	4610      	mov	r0, r2
 800bbf2:	f7fe f9a4 	bl	8009f3e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bbf6:	697b      	ldr	r3, [r7, #20]
}
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	3718      	adds	r7, #24
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	bd80      	pop	{r7, pc}
 800bc00:	20001070 	.word	0x20001070
 800bc04:	2000106c 	.word	0x2000106c

0800bc08 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b08e      	sub	sp, #56	@ 0x38
 800bc0c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bc0e:	e0ce      	b.n	800bdae <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	da19      	bge.n	800bc4a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bc16:	1d3b      	adds	r3, r7, #4
 800bc18:	3304      	adds	r3, #4
 800bc1a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bc1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d10b      	bne.n	800bc3a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800bc22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc26:	f383 8811 	msr	BASEPRI, r3
 800bc2a:	f3bf 8f6f 	isb	sy
 800bc2e:	f3bf 8f4f 	dsb	sy
 800bc32:	61fb      	str	r3, [r7, #28]
}
 800bc34:	bf00      	nop
 800bc36:	bf00      	nop
 800bc38:	e7fd      	b.n	800bc36 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bc3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bc40:	6850      	ldr	r0, [r2, #4]
 800bc42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bc44:	6892      	ldr	r2, [r2, #8]
 800bc46:	4611      	mov	r1, r2
 800bc48:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	f2c0 80ae 	blt.w	800bdae <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bc56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc58:	695b      	ldr	r3, [r3, #20]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d004      	beq.n	800bc68 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bc5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc60:	3304      	adds	r3, #4
 800bc62:	4618      	mov	r0, r3
 800bc64:	f7fe f9a4 	bl	8009fb0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bc68:	463b      	mov	r3, r7
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	f7ff ff6a 	bl	800bb44 <prvSampleTimeNow>
 800bc70:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	2b09      	cmp	r3, #9
 800bc76:	f200 8097 	bhi.w	800bda8 <prvProcessReceivedCommands+0x1a0>
 800bc7a:	a201      	add	r2, pc, #4	@ (adr r2, 800bc80 <prvProcessReceivedCommands+0x78>)
 800bc7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc80:	0800bca9 	.word	0x0800bca9
 800bc84:	0800bca9 	.word	0x0800bca9
 800bc88:	0800bca9 	.word	0x0800bca9
 800bc8c:	0800bd1f 	.word	0x0800bd1f
 800bc90:	0800bd33 	.word	0x0800bd33
 800bc94:	0800bd7f 	.word	0x0800bd7f
 800bc98:	0800bca9 	.word	0x0800bca9
 800bc9c:	0800bca9 	.word	0x0800bca9
 800bca0:	0800bd1f 	.word	0x0800bd1f
 800bca4:	0800bd33 	.word	0x0800bd33
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcaa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bcae:	f043 0301 	orr.w	r3, r3, #1
 800bcb2:	b2da      	uxtb	r2, r3
 800bcb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcb6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bcba:	68ba      	ldr	r2, [r7, #8]
 800bcbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcbe:	699b      	ldr	r3, [r3, #24]
 800bcc0:	18d1      	adds	r1, r2, r3
 800bcc2:	68bb      	ldr	r3, [r7, #8]
 800bcc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bcc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bcc8:	f7ff ff5c 	bl	800bb84 <prvInsertTimerInActiveList>
 800bccc:	4603      	mov	r3, r0
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d06c      	beq.n	800bdac <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bcd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcd4:	6a1b      	ldr	r3, [r3, #32]
 800bcd6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bcd8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bcda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcdc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bce0:	f003 0304 	and.w	r3, r3, #4
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d061      	beq.n	800bdac <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bce8:	68ba      	ldr	r2, [r7, #8]
 800bcea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcec:	699b      	ldr	r3, [r3, #24]
 800bcee:	441a      	add	r2, r3
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	9300      	str	r3, [sp, #0]
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	2100      	movs	r1, #0
 800bcf8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bcfa:	f7ff fe01 	bl	800b900 <xTimerGenericCommand>
 800bcfe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bd00:	6a3b      	ldr	r3, [r7, #32]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d152      	bne.n	800bdac <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800bd06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd0a:	f383 8811 	msr	BASEPRI, r3
 800bd0e:	f3bf 8f6f 	isb	sy
 800bd12:	f3bf 8f4f 	dsb	sy
 800bd16:	61bb      	str	r3, [r7, #24]
}
 800bd18:	bf00      	nop
 800bd1a:	bf00      	nop
 800bd1c:	e7fd      	b.n	800bd1a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bd1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd24:	f023 0301 	bic.w	r3, r3, #1
 800bd28:	b2da      	uxtb	r2, r3
 800bd2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd2c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bd30:	e03d      	b.n	800bdae <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bd32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd38:	f043 0301 	orr.w	r3, r3, #1
 800bd3c:	b2da      	uxtb	r2, r3
 800bd3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd40:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bd44:	68ba      	ldr	r2, [r7, #8]
 800bd46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd48:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bd4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd4c:	699b      	ldr	r3, [r3, #24]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d10b      	bne.n	800bd6a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800bd52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd56:	f383 8811 	msr	BASEPRI, r3
 800bd5a:	f3bf 8f6f 	isb	sy
 800bd5e:	f3bf 8f4f 	dsb	sy
 800bd62:	617b      	str	r3, [r7, #20]
}
 800bd64:	bf00      	nop
 800bd66:	bf00      	nop
 800bd68:	e7fd      	b.n	800bd66 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bd6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd6c:	699a      	ldr	r2, [r3, #24]
 800bd6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd70:	18d1      	adds	r1, r2, r3
 800bd72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bd78:	f7ff ff04 	bl	800bb84 <prvInsertTimerInActiveList>
					break;
 800bd7c:	e017      	b.n	800bdae <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bd7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd80:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd84:	f003 0302 	and.w	r3, r3, #2
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d103      	bne.n	800bd94 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800bd8c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bd8e:	f000 fbeb 	bl	800c568 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bd92:	e00c      	b.n	800bdae <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bd94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd96:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd9a:	f023 0301 	bic.w	r3, r3, #1
 800bd9e:	b2da      	uxtb	r2, r3
 800bda0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bda2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bda6:	e002      	b.n	800bdae <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800bda8:	bf00      	nop
 800bdaa:	e000      	b.n	800bdae <prvProcessReceivedCommands+0x1a6>
					break;
 800bdac:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bdae:	4b08      	ldr	r3, [pc, #32]	@ (800bdd0 <prvProcessReceivedCommands+0x1c8>)
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	1d39      	adds	r1, r7, #4
 800bdb4:	2200      	movs	r2, #0
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f7fe fbce 	bl	800a558 <xQueueReceive>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	f47f af26 	bne.w	800bc10 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800bdc4:	bf00      	nop
 800bdc6:	bf00      	nop
 800bdc8:	3730      	adds	r7, #48	@ 0x30
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	bd80      	pop	{r7, pc}
 800bdce:	bf00      	nop
 800bdd0:	20001074 	.word	0x20001074

0800bdd4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b088      	sub	sp, #32
 800bdd8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bdda:	e049      	b.n	800be70 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bddc:	4b2e      	ldr	r3, [pc, #184]	@ (800be98 <prvSwitchTimerLists+0xc4>)
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	68db      	ldr	r3, [r3, #12]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bde6:	4b2c      	ldr	r3, [pc, #176]	@ (800be98 <prvSwitchTimerLists+0xc4>)
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	68db      	ldr	r3, [r3, #12]
 800bdec:	68db      	ldr	r3, [r3, #12]
 800bdee:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	3304      	adds	r3, #4
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	f7fe f8db 	bl	8009fb0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	6a1b      	ldr	r3, [r3, #32]
 800bdfe:	68f8      	ldr	r0, [r7, #12]
 800be00:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800be08:	f003 0304 	and.w	r3, r3, #4
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d02f      	beq.n	800be70 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	699b      	ldr	r3, [r3, #24]
 800be14:	693a      	ldr	r2, [r7, #16]
 800be16:	4413      	add	r3, r2
 800be18:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800be1a:	68ba      	ldr	r2, [r7, #8]
 800be1c:	693b      	ldr	r3, [r7, #16]
 800be1e:	429a      	cmp	r2, r3
 800be20:	d90e      	bls.n	800be40 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	68ba      	ldr	r2, [r7, #8]
 800be26:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	68fa      	ldr	r2, [r7, #12]
 800be2c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800be2e:	4b1a      	ldr	r3, [pc, #104]	@ (800be98 <prvSwitchTimerLists+0xc4>)
 800be30:	681a      	ldr	r2, [r3, #0]
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	3304      	adds	r3, #4
 800be36:	4619      	mov	r1, r3
 800be38:	4610      	mov	r0, r2
 800be3a:	f7fe f880 	bl	8009f3e <vListInsert>
 800be3e:	e017      	b.n	800be70 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800be40:	2300      	movs	r3, #0
 800be42:	9300      	str	r3, [sp, #0]
 800be44:	2300      	movs	r3, #0
 800be46:	693a      	ldr	r2, [r7, #16]
 800be48:	2100      	movs	r1, #0
 800be4a:	68f8      	ldr	r0, [r7, #12]
 800be4c:	f7ff fd58 	bl	800b900 <xTimerGenericCommand>
 800be50:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	2b00      	cmp	r3, #0
 800be56:	d10b      	bne.n	800be70 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800be58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be5c:	f383 8811 	msr	BASEPRI, r3
 800be60:	f3bf 8f6f 	isb	sy
 800be64:	f3bf 8f4f 	dsb	sy
 800be68:	603b      	str	r3, [r7, #0]
}
 800be6a:	bf00      	nop
 800be6c:	bf00      	nop
 800be6e:	e7fd      	b.n	800be6c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800be70:	4b09      	ldr	r3, [pc, #36]	@ (800be98 <prvSwitchTimerLists+0xc4>)
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d1b0      	bne.n	800bddc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800be7a:	4b07      	ldr	r3, [pc, #28]	@ (800be98 <prvSwitchTimerLists+0xc4>)
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800be80:	4b06      	ldr	r3, [pc, #24]	@ (800be9c <prvSwitchTimerLists+0xc8>)
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	4a04      	ldr	r2, [pc, #16]	@ (800be98 <prvSwitchTimerLists+0xc4>)
 800be86:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800be88:	4a04      	ldr	r2, [pc, #16]	@ (800be9c <prvSwitchTimerLists+0xc8>)
 800be8a:	697b      	ldr	r3, [r7, #20]
 800be8c:	6013      	str	r3, [r2, #0]
}
 800be8e:	bf00      	nop
 800be90:	3718      	adds	r7, #24
 800be92:	46bd      	mov	sp, r7
 800be94:	bd80      	pop	{r7, pc}
 800be96:	bf00      	nop
 800be98:	2000106c 	.word	0x2000106c
 800be9c:	20001070 	.word	0x20001070

0800bea0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b082      	sub	sp, #8
 800bea4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bea6:	f000 f96f 	bl	800c188 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800beaa:	4b15      	ldr	r3, [pc, #84]	@ (800bf00 <prvCheckForValidListAndQueue+0x60>)
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d120      	bne.n	800bef4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800beb2:	4814      	ldr	r0, [pc, #80]	@ (800bf04 <prvCheckForValidListAndQueue+0x64>)
 800beb4:	f7fd fff2 	bl	8009e9c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800beb8:	4813      	ldr	r0, [pc, #76]	@ (800bf08 <prvCheckForValidListAndQueue+0x68>)
 800beba:	f7fd ffef 	bl	8009e9c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bebe:	4b13      	ldr	r3, [pc, #76]	@ (800bf0c <prvCheckForValidListAndQueue+0x6c>)
 800bec0:	4a10      	ldr	r2, [pc, #64]	@ (800bf04 <prvCheckForValidListAndQueue+0x64>)
 800bec2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bec4:	4b12      	ldr	r3, [pc, #72]	@ (800bf10 <prvCheckForValidListAndQueue+0x70>)
 800bec6:	4a10      	ldr	r2, [pc, #64]	@ (800bf08 <prvCheckForValidListAndQueue+0x68>)
 800bec8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800beca:	2300      	movs	r3, #0
 800becc:	9300      	str	r3, [sp, #0]
 800bece:	4b11      	ldr	r3, [pc, #68]	@ (800bf14 <prvCheckForValidListAndQueue+0x74>)
 800bed0:	4a11      	ldr	r2, [pc, #68]	@ (800bf18 <prvCheckForValidListAndQueue+0x78>)
 800bed2:	2110      	movs	r1, #16
 800bed4:	200a      	movs	r0, #10
 800bed6:	f7fe f8ff 	bl	800a0d8 <xQueueGenericCreateStatic>
 800beda:	4603      	mov	r3, r0
 800bedc:	4a08      	ldr	r2, [pc, #32]	@ (800bf00 <prvCheckForValidListAndQueue+0x60>)
 800bede:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bee0:	4b07      	ldr	r3, [pc, #28]	@ (800bf00 <prvCheckForValidListAndQueue+0x60>)
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d005      	beq.n	800bef4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bee8:	4b05      	ldr	r3, [pc, #20]	@ (800bf00 <prvCheckForValidListAndQueue+0x60>)
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	490b      	ldr	r1, [pc, #44]	@ (800bf1c <prvCheckForValidListAndQueue+0x7c>)
 800beee:	4618      	mov	r0, r3
 800bef0:	f7fe fd24 	bl	800a93c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bef4:	f000 f97a 	bl	800c1ec <vPortExitCritical>
}
 800bef8:	bf00      	nop
 800befa:	46bd      	mov	sp, r7
 800befc:	bd80      	pop	{r7, pc}
 800befe:	bf00      	nop
 800bf00:	20001074 	.word	0x20001074
 800bf04:	20001044 	.word	0x20001044
 800bf08:	20001058 	.word	0x20001058
 800bf0c:	2000106c 	.word	0x2000106c
 800bf10:	20001070 	.word	0x20001070
 800bf14:	20001120 	.word	0x20001120
 800bf18:	20001080 	.word	0x20001080
 800bf1c:	0800d4e8 	.word	0x0800d4e8

0800bf20 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bf20:	b480      	push	{r7}
 800bf22:	b085      	sub	sp, #20
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	60f8      	str	r0, [r7, #12]
 800bf28:	60b9      	str	r1, [r7, #8]
 800bf2a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	3b04      	subs	r3, #4
 800bf30:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bf38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	3b04      	subs	r3, #4
 800bf3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bf40:	68bb      	ldr	r3, [r7, #8]
 800bf42:	f023 0201 	bic.w	r2, r3, #1
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	3b04      	subs	r3, #4
 800bf4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bf50:	4a0c      	ldr	r2, [pc, #48]	@ (800bf84 <pxPortInitialiseStack+0x64>)
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	3b14      	subs	r3, #20
 800bf5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bf5c:	687a      	ldr	r2, [r7, #4]
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	3b04      	subs	r3, #4
 800bf66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	f06f 0202 	mvn.w	r2, #2
 800bf6e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	3b20      	subs	r3, #32
 800bf74:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bf76:	68fb      	ldr	r3, [r7, #12]
}
 800bf78:	4618      	mov	r0, r3
 800bf7a:	3714      	adds	r7, #20
 800bf7c:	46bd      	mov	sp, r7
 800bf7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf82:	4770      	bx	lr
 800bf84:	0800bf89 	.word	0x0800bf89

0800bf88 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bf88:	b480      	push	{r7}
 800bf8a:	b085      	sub	sp, #20
 800bf8c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bf8e:	2300      	movs	r3, #0
 800bf90:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bf92:	4b13      	ldr	r3, [pc, #76]	@ (800bfe0 <prvTaskExitError+0x58>)
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf9a:	d00b      	beq.n	800bfb4 <prvTaskExitError+0x2c>
	__asm volatile
 800bf9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfa0:	f383 8811 	msr	BASEPRI, r3
 800bfa4:	f3bf 8f6f 	isb	sy
 800bfa8:	f3bf 8f4f 	dsb	sy
 800bfac:	60fb      	str	r3, [r7, #12]
}
 800bfae:	bf00      	nop
 800bfb0:	bf00      	nop
 800bfb2:	e7fd      	b.n	800bfb0 <prvTaskExitError+0x28>
	__asm volatile
 800bfb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfb8:	f383 8811 	msr	BASEPRI, r3
 800bfbc:	f3bf 8f6f 	isb	sy
 800bfc0:	f3bf 8f4f 	dsb	sy
 800bfc4:	60bb      	str	r3, [r7, #8]
}
 800bfc6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bfc8:	bf00      	nop
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d0fc      	beq.n	800bfca <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bfd0:	bf00      	nop
 800bfd2:	bf00      	nop
 800bfd4:	3714      	adds	r7, #20
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfdc:	4770      	bx	lr
 800bfde:	bf00      	nop
 800bfe0:	20000098 	.word	0x20000098
	...

0800bff0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bff0:	4b07      	ldr	r3, [pc, #28]	@ (800c010 <pxCurrentTCBConst2>)
 800bff2:	6819      	ldr	r1, [r3, #0]
 800bff4:	6808      	ldr	r0, [r1, #0]
 800bff6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bffa:	f380 8809 	msr	PSP, r0
 800bffe:	f3bf 8f6f 	isb	sy
 800c002:	f04f 0000 	mov.w	r0, #0
 800c006:	f380 8811 	msr	BASEPRI, r0
 800c00a:	4770      	bx	lr
 800c00c:	f3af 8000 	nop.w

0800c010 <pxCurrentTCBConst2>:
 800c010:	20000b44 	.word	0x20000b44
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c014:	bf00      	nop
 800c016:	bf00      	nop

0800c018 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c018:	4808      	ldr	r0, [pc, #32]	@ (800c03c <prvPortStartFirstTask+0x24>)
 800c01a:	6800      	ldr	r0, [r0, #0]
 800c01c:	6800      	ldr	r0, [r0, #0]
 800c01e:	f380 8808 	msr	MSP, r0
 800c022:	f04f 0000 	mov.w	r0, #0
 800c026:	f380 8814 	msr	CONTROL, r0
 800c02a:	b662      	cpsie	i
 800c02c:	b661      	cpsie	f
 800c02e:	f3bf 8f4f 	dsb	sy
 800c032:	f3bf 8f6f 	isb	sy
 800c036:	df00      	svc	0
 800c038:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c03a:	bf00      	nop
 800c03c:	e000ed08 	.word	0xe000ed08

0800c040 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c040:	b580      	push	{r7, lr}
 800c042:	b086      	sub	sp, #24
 800c044:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c046:	4b47      	ldr	r3, [pc, #284]	@ (800c164 <xPortStartScheduler+0x124>)
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	4a47      	ldr	r2, [pc, #284]	@ (800c168 <xPortStartScheduler+0x128>)
 800c04c:	4293      	cmp	r3, r2
 800c04e:	d10b      	bne.n	800c068 <xPortStartScheduler+0x28>
	__asm volatile
 800c050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c054:	f383 8811 	msr	BASEPRI, r3
 800c058:	f3bf 8f6f 	isb	sy
 800c05c:	f3bf 8f4f 	dsb	sy
 800c060:	60fb      	str	r3, [r7, #12]
}
 800c062:	bf00      	nop
 800c064:	bf00      	nop
 800c066:	e7fd      	b.n	800c064 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c068:	4b3e      	ldr	r3, [pc, #248]	@ (800c164 <xPortStartScheduler+0x124>)
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	4a3f      	ldr	r2, [pc, #252]	@ (800c16c <xPortStartScheduler+0x12c>)
 800c06e:	4293      	cmp	r3, r2
 800c070:	d10b      	bne.n	800c08a <xPortStartScheduler+0x4a>
	__asm volatile
 800c072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c076:	f383 8811 	msr	BASEPRI, r3
 800c07a:	f3bf 8f6f 	isb	sy
 800c07e:	f3bf 8f4f 	dsb	sy
 800c082:	613b      	str	r3, [r7, #16]
}
 800c084:	bf00      	nop
 800c086:	bf00      	nop
 800c088:	e7fd      	b.n	800c086 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c08a:	4b39      	ldr	r3, [pc, #228]	@ (800c170 <xPortStartScheduler+0x130>)
 800c08c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c08e:	697b      	ldr	r3, [r7, #20]
 800c090:	781b      	ldrb	r3, [r3, #0]
 800c092:	b2db      	uxtb	r3, r3
 800c094:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c096:	697b      	ldr	r3, [r7, #20]
 800c098:	22ff      	movs	r2, #255	@ 0xff
 800c09a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c09c:	697b      	ldr	r3, [r7, #20]
 800c09e:	781b      	ldrb	r3, [r3, #0]
 800c0a0:	b2db      	uxtb	r3, r3
 800c0a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c0a4:	78fb      	ldrb	r3, [r7, #3]
 800c0a6:	b2db      	uxtb	r3, r3
 800c0a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c0ac:	b2da      	uxtb	r2, r3
 800c0ae:	4b31      	ldr	r3, [pc, #196]	@ (800c174 <xPortStartScheduler+0x134>)
 800c0b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c0b2:	4b31      	ldr	r3, [pc, #196]	@ (800c178 <xPortStartScheduler+0x138>)
 800c0b4:	2207      	movs	r2, #7
 800c0b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c0b8:	e009      	b.n	800c0ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c0ba:	4b2f      	ldr	r3, [pc, #188]	@ (800c178 <xPortStartScheduler+0x138>)
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	3b01      	subs	r3, #1
 800c0c0:	4a2d      	ldr	r2, [pc, #180]	@ (800c178 <xPortStartScheduler+0x138>)
 800c0c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c0c4:	78fb      	ldrb	r3, [r7, #3]
 800c0c6:	b2db      	uxtb	r3, r3
 800c0c8:	005b      	lsls	r3, r3, #1
 800c0ca:	b2db      	uxtb	r3, r3
 800c0cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c0ce:	78fb      	ldrb	r3, [r7, #3]
 800c0d0:	b2db      	uxtb	r3, r3
 800c0d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c0d6:	2b80      	cmp	r3, #128	@ 0x80
 800c0d8:	d0ef      	beq.n	800c0ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c0da:	4b27      	ldr	r3, [pc, #156]	@ (800c178 <xPortStartScheduler+0x138>)
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	f1c3 0307 	rsb	r3, r3, #7
 800c0e2:	2b04      	cmp	r3, #4
 800c0e4:	d00b      	beq.n	800c0fe <xPortStartScheduler+0xbe>
	__asm volatile
 800c0e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0ea:	f383 8811 	msr	BASEPRI, r3
 800c0ee:	f3bf 8f6f 	isb	sy
 800c0f2:	f3bf 8f4f 	dsb	sy
 800c0f6:	60bb      	str	r3, [r7, #8]
}
 800c0f8:	bf00      	nop
 800c0fa:	bf00      	nop
 800c0fc:	e7fd      	b.n	800c0fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c0fe:	4b1e      	ldr	r3, [pc, #120]	@ (800c178 <xPortStartScheduler+0x138>)
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	021b      	lsls	r3, r3, #8
 800c104:	4a1c      	ldr	r2, [pc, #112]	@ (800c178 <xPortStartScheduler+0x138>)
 800c106:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c108:	4b1b      	ldr	r3, [pc, #108]	@ (800c178 <xPortStartScheduler+0x138>)
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c110:	4a19      	ldr	r2, [pc, #100]	@ (800c178 <xPortStartScheduler+0x138>)
 800c112:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	b2da      	uxtb	r2, r3
 800c118:	697b      	ldr	r3, [r7, #20]
 800c11a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c11c:	4b17      	ldr	r3, [pc, #92]	@ (800c17c <xPortStartScheduler+0x13c>)
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	4a16      	ldr	r2, [pc, #88]	@ (800c17c <xPortStartScheduler+0x13c>)
 800c122:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c126:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c128:	4b14      	ldr	r3, [pc, #80]	@ (800c17c <xPortStartScheduler+0x13c>)
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	4a13      	ldr	r2, [pc, #76]	@ (800c17c <xPortStartScheduler+0x13c>)
 800c12e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c132:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c134:	f000 f8da 	bl	800c2ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c138:	4b11      	ldr	r3, [pc, #68]	@ (800c180 <xPortStartScheduler+0x140>)
 800c13a:	2200      	movs	r2, #0
 800c13c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c13e:	f000 f8f9 	bl	800c334 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c142:	4b10      	ldr	r3, [pc, #64]	@ (800c184 <xPortStartScheduler+0x144>)
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	4a0f      	ldr	r2, [pc, #60]	@ (800c184 <xPortStartScheduler+0x144>)
 800c148:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c14c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c14e:	f7ff ff63 	bl	800c018 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c152:	f7ff f82b 	bl	800b1ac <vTaskSwitchContext>
	prvTaskExitError();
 800c156:	f7ff ff17 	bl	800bf88 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c15a:	2300      	movs	r3, #0
}
 800c15c:	4618      	mov	r0, r3
 800c15e:	3718      	adds	r7, #24
 800c160:	46bd      	mov	sp, r7
 800c162:	bd80      	pop	{r7, pc}
 800c164:	e000ed00 	.word	0xe000ed00
 800c168:	410fc271 	.word	0x410fc271
 800c16c:	410fc270 	.word	0x410fc270
 800c170:	e000e400 	.word	0xe000e400
 800c174:	20001170 	.word	0x20001170
 800c178:	20001174 	.word	0x20001174
 800c17c:	e000ed20 	.word	0xe000ed20
 800c180:	20000098 	.word	0x20000098
 800c184:	e000ef34 	.word	0xe000ef34

0800c188 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c188:	b480      	push	{r7}
 800c18a:	b083      	sub	sp, #12
 800c18c:	af00      	add	r7, sp, #0
	__asm volatile
 800c18e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c192:	f383 8811 	msr	BASEPRI, r3
 800c196:	f3bf 8f6f 	isb	sy
 800c19a:	f3bf 8f4f 	dsb	sy
 800c19e:	607b      	str	r3, [r7, #4]
}
 800c1a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c1a2:	4b10      	ldr	r3, [pc, #64]	@ (800c1e4 <vPortEnterCritical+0x5c>)
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	3301      	adds	r3, #1
 800c1a8:	4a0e      	ldr	r2, [pc, #56]	@ (800c1e4 <vPortEnterCritical+0x5c>)
 800c1aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c1ac:	4b0d      	ldr	r3, [pc, #52]	@ (800c1e4 <vPortEnterCritical+0x5c>)
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	2b01      	cmp	r3, #1
 800c1b2:	d110      	bne.n	800c1d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c1b4:	4b0c      	ldr	r3, [pc, #48]	@ (800c1e8 <vPortEnterCritical+0x60>)
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	b2db      	uxtb	r3, r3
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d00b      	beq.n	800c1d6 <vPortEnterCritical+0x4e>
	__asm volatile
 800c1be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1c2:	f383 8811 	msr	BASEPRI, r3
 800c1c6:	f3bf 8f6f 	isb	sy
 800c1ca:	f3bf 8f4f 	dsb	sy
 800c1ce:	603b      	str	r3, [r7, #0]
}
 800c1d0:	bf00      	nop
 800c1d2:	bf00      	nop
 800c1d4:	e7fd      	b.n	800c1d2 <vPortEnterCritical+0x4a>
	}
}
 800c1d6:	bf00      	nop
 800c1d8:	370c      	adds	r7, #12
 800c1da:	46bd      	mov	sp, r7
 800c1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e0:	4770      	bx	lr
 800c1e2:	bf00      	nop
 800c1e4:	20000098 	.word	0x20000098
 800c1e8:	e000ed04 	.word	0xe000ed04

0800c1ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c1ec:	b480      	push	{r7}
 800c1ee:	b083      	sub	sp, #12
 800c1f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c1f2:	4b12      	ldr	r3, [pc, #72]	@ (800c23c <vPortExitCritical+0x50>)
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d10b      	bne.n	800c212 <vPortExitCritical+0x26>
	__asm volatile
 800c1fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1fe:	f383 8811 	msr	BASEPRI, r3
 800c202:	f3bf 8f6f 	isb	sy
 800c206:	f3bf 8f4f 	dsb	sy
 800c20a:	607b      	str	r3, [r7, #4]
}
 800c20c:	bf00      	nop
 800c20e:	bf00      	nop
 800c210:	e7fd      	b.n	800c20e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c212:	4b0a      	ldr	r3, [pc, #40]	@ (800c23c <vPortExitCritical+0x50>)
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	3b01      	subs	r3, #1
 800c218:	4a08      	ldr	r2, [pc, #32]	@ (800c23c <vPortExitCritical+0x50>)
 800c21a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c21c:	4b07      	ldr	r3, [pc, #28]	@ (800c23c <vPortExitCritical+0x50>)
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	2b00      	cmp	r3, #0
 800c222:	d105      	bne.n	800c230 <vPortExitCritical+0x44>
 800c224:	2300      	movs	r3, #0
 800c226:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c228:	683b      	ldr	r3, [r7, #0]
 800c22a:	f383 8811 	msr	BASEPRI, r3
}
 800c22e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c230:	bf00      	nop
 800c232:	370c      	adds	r7, #12
 800c234:	46bd      	mov	sp, r7
 800c236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23a:	4770      	bx	lr
 800c23c:	20000098 	.word	0x20000098

0800c240 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c240:	f3ef 8009 	mrs	r0, PSP
 800c244:	f3bf 8f6f 	isb	sy
 800c248:	4b15      	ldr	r3, [pc, #84]	@ (800c2a0 <pxCurrentTCBConst>)
 800c24a:	681a      	ldr	r2, [r3, #0]
 800c24c:	f01e 0f10 	tst.w	lr, #16
 800c250:	bf08      	it	eq
 800c252:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c256:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c25a:	6010      	str	r0, [r2, #0]
 800c25c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c260:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c264:	f380 8811 	msr	BASEPRI, r0
 800c268:	f3bf 8f4f 	dsb	sy
 800c26c:	f3bf 8f6f 	isb	sy
 800c270:	f7fe ff9c 	bl	800b1ac <vTaskSwitchContext>
 800c274:	f04f 0000 	mov.w	r0, #0
 800c278:	f380 8811 	msr	BASEPRI, r0
 800c27c:	bc09      	pop	{r0, r3}
 800c27e:	6819      	ldr	r1, [r3, #0]
 800c280:	6808      	ldr	r0, [r1, #0]
 800c282:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c286:	f01e 0f10 	tst.w	lr, #16
 800c28a:	bf08      	it	eq
 800c28c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c290:	f380 8809 	msr	PSP, r0
 800c294:	f3bf 8f6f 	isb	sy
 800c298:	4770      	bx	lr
 800c29a:	bf00      	nop
 800c29c:	f3af 8000 	nop.w

0800c2a0 <pxCurrentTCBConst>:
 800c2a0:	20000b44 	.word	0x20000b44
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c2a4:	bf00      	nop
 800c2a6:	bf00      	nop

0800c2a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b082      	sub	sp, #8
 800c2ac:	af00      	add	r7, sp, #0
	__asm volatile
 800c2ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2b2:	f383 8811 	msr	BASEPRI, r3
 800c2b6:	f3bf 8f6f 	isb	sy
 800c2ba:	f3bf 8f4f 	dsb	sy
 800c2be:	607b      	str	r3, [r7, #4]
}
 800c2c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c2c2:	f7fe feb9 	bl	800b038 <xTaskIncrementTick>
 800c2c6:	4603      	mov	r3, r0
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d003      	beq.n	800c2d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c2cc:	4b06      	ldr	r3, [pc, #24]	@ (800c2e8 <xPortSysTickHandler+0x40>)
 800c2ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c2d2:	601a      	str	r2, [r3, #0]
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c2d8:	683b      	ldr	r3, [r7, #0]
 800c2da:	f383 8811 	msr	BASEPRI, r3
}
 800c2de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c2e0:	bf00      	nop
 800c2e2:	3708      	adds	r7, #8
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	bd80      	pop	{r7, pc}
 800c2e8:	e000ed04 	.word	0xe000ed04

0800c2ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c2ec:	b480      	push	{r7}
 800c2ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c2f0:	4b0b      	ldr	r3, [pc, #44]	@ (800c320 <vPortSetupTimerInterrupt+0x34>)
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c2f6:	4b0b      	ldr	r3, [pc, #44]	@ (800c324 <vPortSetupTimerInterrupt+0x38>)
 800c2f8:	2200      	movs	r2, #0
 800c2fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c2fc:	4b0a      	ldr	r3, [pc, #40]	@ (800c328 <vPortSetupTimerInterrupt+0x3c>)
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	4a0a      	ldr	r2, [pc, #40]	@ (800c32c <vPortSetupTimerInterrupt+0x40>)
 800c302:	fba2 2303 	umull	r2, r3, r2, r3
 800c306:	099b      	lsrs	r3, r3, #6
 800c308:	4a09      	ldr	r2, [pc, #36]	@ (800c330 <vPortSetupTimerInterrupt+0x44>)
 800c30a:	3b01      	subs	r3, #1
 800c30c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c30e:	4b04      	ldr	r3, [pc, #16]	@ (800c320 <vPortSetupTimerInterrupt+0x34>)
 800c310:	2207      	movs	r2, #7
 800c312:	601a      	str	r2, [r3, #0]
}
 800c314:	bf00      	nop
 800c316:	46bd      	mov	sp, r7
 800c318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c31c:	4770      	bx	lr
 800c31e:	bf00      	nop
 800c320:	e000e010 	.word	0xe000e010
 800c324:	e000e018 	.word	0xe000e018
 800c328:	20000000 	.word	0x20000000
 800c32c:	10624dd3 	.word	0x10624dd3
 800c330:	e000e014 	.word	0xe000e014

0800c334 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c334:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c344 <vPortEnableVFP+0x10>
 800c338:	6801      	ldr	r1, [r0, #0]
 800c33a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c33e:	6001      	str	r1, [r0, #0]
 800c340:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c342:	bf00      	nop
 800c344:	e000ed88 	.word	0xe000ed88

0800c348 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c348:	b480      	push	{r7}
 800c34a:	b085      	sub	sp, #20
 800c34c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c34e:	f3ef 8305 	mrs	r3, IPSR
 800c352:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	2b0f      	cmp	r3, #15
 800c358:	d915      	bls.n	800c386 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c35a:	4a18      	ldr	r2, [pc, #96]	@ (800c3bc <vPortValidateInterruptPriority+0x74>)
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	4413      	add	r3, r2
 800c360:	781b      	ldrb	r3, [r3, #0]
 800c362:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c364:	4b16      	ldr	r3, [pc, #88]	@ (800c3c0 <vPortValidateInterruptPriority+0x78>)
 800c366:	781b      	ldrb	r3, [r3, #0]
 800c368:	7afa      	ldrb	r2, [r7, #11]
 800c36a:	429a      	cmp	r2, r3
 800c36c:	d20b      	bcs.n	800c386 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c36e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c372:	f383 8811 	msr	BASEPRI, r3
 800c376:	f3bf 8f6f 	isb	sy
 800c37a:	f3bf 8f4f 	dsb	sy
 800c37e:	607b      	str	r3, [r7, #4]
}
 800c380:	bf00      	nop
 800c382:	bf00      	nop
 800c384:	e7fd      	b.n	800c382 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c386:	4b0f      	ldr	r3, [pc, #60]	@ (800c3c4 <vPortValidateInterruptPriority+0x7c>)
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c38e:	4b0e      	ldr	r3, [pc, #56]	@ (800c3c8 <vPortValidateInterruptPriority+0x80>)
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	429a      	cmp	r2, r3
 800c394:	d90b      	bls.n	800c3ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c39a:	f383 8811 	msr	BASEPRI, r3
 800c39e:	f3bf 8f6f 	isb	sy
 800c3a2:	f3bf 8f4f 	dsb	sy
 800c3a6:	603b      	str	r3, [r7, #0]
}
 800c3a8:	bf00      	nop
 800c3aa:	bf00      	nop
 800c3ac:	e7fd      	b.n	800c3aa <vPortValidateInterruptPriority+0x62>
	}
 800c3ae:	bf00      	nop
 800c3b0:	3714      	adds	r7, #20
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b8:	4770      	bx	lr
 800c3ba:	bf00      	nop
 800c3bc:	e000e3f0 	.word	0xe000e3f0
 800c3c0:	20001170 	.word	0x20001170
 800c3c4:	e000ed0c 	.word	0xe000ed0c
 800c3c8:	20001174 	.word	0x20001174

0800c3cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b08a      	sub	sp, #40	@ 0x28
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c3d8:	f7fe fd72 	bl	800aec0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c3dc:	4b5c      	ldr	r3, [pc, #368]	@ (800c550 <pvPortMalloc+0x184>)
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d101      	bne.n	800c3e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c3e4:	f000 f924 	bl	800c630 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c3e8:	4b5a      	ldr	r3, [pc, #360]	@ (800c554 <pvPortMalloc+0x188>)
 800c3ea:	681a      	ldr	r2, [r3, #0]
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	4013      	ands	r3, r2
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	f040 8095 	bne.w	800c520 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d01e      	beq.n	800c43a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c3fc:	2208      	movs	r2, #8
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	4413      	add	r3, r2
 800c402:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	f003 0307 	and.w	r3, r3, #7
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d015      	beq.n	800c43a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	f023 0307 	bic.w	r3, r3, #7
 800c414:	3308      	adds	r3, #8
 800c416:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	f003 0307 	and.w	r3, r3, #7
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d00b      	beq.n	800c43a <pvPortMalloc+0x6e>
	__asm volatile
 800c422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c426:	f383 8811 	msr	BASEPRI, r3
 800c42a:	f3bf 8f6f 	isb	sy
 800c42e:	f3bf 8f4f 	dsb	sy
 800c432:	617b      	str	r3, [r7, #20]
}
 800c434:	bf00      	nop
 800c436:	bf00      	nop
 800c438:	e7fd      	b.n	800c436 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d06f      	beq.n	800c520 <pvPortMalloc+0x154>
 800c440:	4b45      	ldr	r3, [pc, #276]	@ (800c558 <pvPortMalloc+0x18c>)
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	687a      	ldr	r2, [r7, #4]
 800c446:	429a      	cmp	r2, r3
 800c448:	d86a      	bhi.n	800c520 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c44a:	4b44      	ldr	r3, [pc, #272]	@ (800c55c <pvPortMalloc+0x190>)
 800c44c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c44e:	4b43      	ldr	r3, [pc, #268]	@ (800c55c <pvPortMalloc+0x190>)
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c454:	e004      	b.n	800c460 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c458:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c45a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c462:	685b      	ldr	r3, [r3, #4]
 800c464:	687a      	ldr	r2, [r7, #4]
 800c466:	429a      	cmp	r2, r3
 800c468:	d903      	bls.n	800c472 <pvPortMalloc+0xa6>
 800c46a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d1f1      	bne.n	800c456 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c472:	4b37      	ldr	r3, [pc, #220]	@ (800c550 <pvPortMalloc+0x184>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c478:	429a      	cmp	r2, r3
 800c47a:	d051      	beq.n	800c520 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c47c:	6a3b      	ldr	r3, [r7, #32]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	2208      	movs	r2, #8
 800c482:	4413      	add	r3, r2
 800c484:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c488:	681a      	ldr	r2, [r3, #0]
 800c48a:	6a3b      	ldr	r3, [r7, #32]
 800c48c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c48e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c490:	685a      	ldr	r2, [r3, #4]
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	1ad2      	subs	r2, r2, r3
 800c496:	2308      	movs	r3, #8
 800c498:	005b      	lsls	r3, r3, #1
 800c49a:	429a      	cmp	r2, r3
 800c49c:	d920      	bls.n	800c4e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c49e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	4413      	add	r3, r2
 800c4a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c4a6:	69bb      	ldr	r3, [r7, #24]
 800c4a8:	f003 0307 	and.w	r3, r3, #7
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d00b      	beq.n	800c4c8 <pvPortMalloc+0xfc>
	__asm volatile
 800c4b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4b4:	f383 8811 	msr	BASEPRI, r3
 800c4b8:	f3bf 8f6f 	isb	sy
 800c4bc:	f3bf 8f4f 	dsb	sy
 800c4c0:	613b      	str	r3, [r7, #16]
}
 800c4c2:	bf00      	nop
 800c4c4:	bf00      	nop
 800c4c6:	e7fd      	b.n	800c4c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c4c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4ca:	685a      	ldr	r2, [r3, #4]
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	1ad2      	subs	r2, r2, r3
 800c4d0:	69bb      	ldr	r3, [r7, #24]
 800c4d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c4d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4d6:	687a      	ldr	r2, [r7, #4]
 800c4d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c4da:	69b8      	ldr	r0, [r7, #24]
 800c4dc:	f000 f90a 	bl	800c6f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c4e0:	4b1d      	ldr	r3, [pc, #116]	@ (800c558 <pvPortMalloc+0x18c>)
 800c4e2:	681a      	ldr	r2, [r3, #0]
 800c4e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4e6:	685b      	ldr	r3, [r3, #4]
 800c4e8:	1ad3      	subs	r3, r2, r3
 800c4ea:	4a1b      	ldr	r2, [pc, #108]	@ (800c558 <pvPortMalloc+0x18c>)
 800c4ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c4ee:	4b1a      	ldr	r3, [pc, #104]	@ (800c558 <pvPortMalloc+0x18c>)
 800c4f0:	681a      	ldr	r2, [r3, #0]
 800c4f2:	4b1b      	ldr	r3, [pc, #108]	@ (800c560 <pvPortMalloc+0x194>)
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	429a      	cmp	r2, r3
 800c4f8:	d203      	bcs.n	800c502 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c4fa:	4b17      	ldr	r3, [pc, #92]	@ (800c558 <pvPortMalloc+0x18c>)
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	4a18      	ldr	r2, [pc, #96]	@ (800c560 <pvPortMalloc+0x194>)
 800c500:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c504:	685a      	ldr	r2, [r3, #4]
 800c506:	4b13      	ldr	r3, [pc, #76]	@ (800c554 <pvPortMalloc+0x188>)
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	431a      	orrs	r2, r3
 800c50c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c50e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c512:	2200      	movs	r2, #0
 800c514:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c516:	4b13      	ldr	r3, [pc, #76]	@ (800c564 <pvPortMalloc+0x198>)
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	3301      	adds	r3, #1
 800c51c:	4a11      	ldr	r2, [pc, #68]	@ (800c564 <pvPortMalloc+0x198>)
 800c51e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c520:	f7fe fcdc 	bl	800aedc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c524:	69fb      	ldr	r3, [r7, #28]
 800c526:	f003 0307 	and.w	r3, r3, #7
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d00b      	beq.n	800c546 <pvPortMalloc+0x17a>
	__asm volatile
 800c52e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c532:	f383 8811 	msr	BASEPRI, r3
 800c536:	f3bf 8f6f 	isb	sy
 800c53a:	f3bf 8f4f 	dsb	sy
 800c53e:	60fb      	str	r3, [r7, #12]
}
 800c540:	bf00      	nop
 800c542:	bf00      	nop
 800c544:	e7fd      	b.n	800c542 <pvPortMalloc+0x176>
	return pvReturn;
 800c546:	69fb      	ldr	r3, [r7, #28]
}
 800c548:	4618      	mov	r0, r3
 800c54a:	3728      	adds	r7, #40	@ 0x28
 800c54c:	46bd      	mov	sp, r7
 800c54e:	bd80      	pop	{r7, pc}
 800c550:	20004d80 	.word	0x20004d80
 800c554:	20004d94 	.word	0x20004d94
 800c558:	20004d84 	.word	0x20004d84
 800c55c:	20004d78 	.word	0x20004d78
 800c560:	20004d88 	.word	0x20004d88
 800c564:	20004d8c 	.word	0x20004d8c

0800c568 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c568:	b580      	push	{r7, lr}
 800c56a:	b086      	sub	sp, #24
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d04f      	beq.n	800c61a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c57a:	2308      	movs	r3, #8
 800c57c:	425b      	negs	r3, r3
 800c57e:	697a      	ldr	r2, [r7, #20]
 800c580:	4413      	add	r3, r2
 800c582:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c584:	697b      	ldr	r3, [r7, #20]
 800c586:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c588:	693b      	ldr	r3, [r7, #16]
 800c58a:	685a      	ldr	r2, [r3, #4]
 800c58c:	4b25      	ldr	r3, [pc, #148]	@ (800c624 <vPortFree+0xbc>)
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	4013      	ands	r3, r2
 800c592:	2b00      	cmp	r3, #0
 800c594:	d10b      	bne.n	800c5ae <vPortFree+0x46>
	__asm volatile
 800c596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c59a:	f383 8811 	msr	BASEPRI, r3
 800c59e:	f3bf 8f6f 	isb	sy
 800c5a2:	f3bf 8f4f 	dsb	sy
 800c5a6:	60fb      	str	r3, [r7, #12]
}
 800c5a8:	bf00      	nop
 800c5aa:	bf00      	nop
 800c5ac:	e7fd      	b.n	800c5aa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c5ae:	693b      	ldr	r3, [r7, #16]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d00b      	beq.n	800c5ce <vPortFree+0x66>
	__asm volatile
 800c5b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5ba:	f383 8811 	msr	BASEPRI, r3
 800c5be:	f3bf 8f6f 	isb	sy
 800c5c2:	f3bf 8f4f 	dsb	sy
 800c5c6:	60bb      	str	r3, [r7, #8]
}
 800c5c8:	bf00      	nop
 800c5ca:	bf00      	nop
 800c5cc:	e7fd      	b.n	800c5ca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c5ce:	693b      	ldr	r3, [r7, #16]
 800c5d0:	685a      	ldr	r2, [r3, #4]
 800c5d2:	4b14      	ldr	r3, [pc, #80]	@ (800c624 <vPortFree+0xbc>)
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	4013      	ands	r3, r2
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d01e      	beq.n	800c61a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c5dc:	693b      	ldr	r3, [r7, #16]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d11a      	bne.n	800c61a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c5e4:	693b      	ldr	r3, [r7, #16]
 800c5e6:	685a      	ldr	r2, [r3, #4]
 800c5e8:	4b0e      	ldr	r3, [pc, #56]	@ (800c624 <vPortFree+0xbc>)
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	43db      	mvns	r3, r3
 800c5ee:	401a      	ands	r2, r3
 800c5f0:	693b      	ldr	r3, [r7, #16]
 800c5f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c5f4:	f7fe fc64 	bl	800aec0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c5f8:	693b      	ldr	r3, [r7, #16]
 800c5fa:	685a      	ldr	r2, [r3, #4]
 800c5fc:	4b0a      	ldr	r3, [pc, #40]	@ (800c628 <vPortFree+0xc0>)
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	4413      	add	r3, r2
 800c602:	4a09      	ldr	r2, [pc, #36]	@ (800c628 <vPortFree+0xc0>)
 800c604:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c606:	6938      	ldr	r0, [r7, #16]
 800c608:	f000 f874 	bl	800c6f4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c60c:	4b07      	ldr	r3, [pc, #28]	@ (800c62c <vPortFree+0xc4>)
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	3301      	adds	r3, #1
 800c612:	4a06      	ldr	r2, [pc, #24]	@ (800c62c <vPortFree+0xc4>)
 800c614:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c616:	f7fe fc61 	bl	800aedc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c61a:	bf00      	nop
 800c61c:	3718      	adds	r7, #24
 800c61e:	46bd      	mov	sp, r7
 800c620:	bd80      	pop	{r7, pc}
 800c622:	bf00      	nop
 800c624:	20004d94 	.word	0x20004d94
 800c628:	20004d84 	.word	0x20004d84
 800c62c:	20004d90 	.word	0x20004d90

0800c630 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c630:	b480      	push	{r7}
 800c632:	b085      	sub	sp, #20
 800c634:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c636:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c63a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c63c:	4b27      	ldr	r3, [pc, #156]	@ (800c6dc <prvHeapInit+0xac>)
 800c63e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	f003 0307 	and.w	r3, r3, #7
 800c646:	2b00      	cmp	r3, #0
 800c648:	d00c      	beq.n	800c664 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	3307      	adds	r3, #7
 800c64e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	f023 0307 	bic.w	r3, r3, #7
 800c656:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c658:	68ba      	ldr	r2, [r7, #8]
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	1ad3      	subs	r3, r2, r3
 800c65e:	4a1f      	ldr	r2, [pc, #124]	@ (800c6dc <prvHeapInit+0xac>)
 800c660:	4413      	add	r3, r2
 800c662:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c668:	4a1d      	ldr	r2, [pc, #116]	@ (800c6e0 <prvHeapInit+0xb0>)
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c66e:	4b1c      	ldr	r3, [pc, #112]	@ (800c6e0 <prvHeapInit+0xb0>)
 800c670:	2200      	movs	r2, #0
 800c672:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	68ba      	ldr	r2, [r7, #8]
 800c678:	4413      	add	r3, r2
 800c67a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c67c:	2208      	movs	r2, #8
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	1a9b      	subs	r3, r3, r2
 800c682:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	f023 0307 	bic.w	r3, r3, #7
 800c68a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	4a15      	ldr	r2, [pc, #84]	@ (800c6e4 <prvHeapInit+0xb4>)
 800c690:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c692:	4b14      	ldr	r3, [pc, #80]	@ (800c6e4 <prvHeapInit+0xb4>)
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	2200      	movs	r2, #0
 800c698:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c69a:	4b12      	ldr	r3, [pc, #72]	@ (800c6e4 <prvHeapInit+0xb4>)
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	2200      	movs	r2, #0
 800c6a0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	68fa      	ldr	r2, [r7, #12]
 800c6aa:	1ad2      	subs	r2, r2, r3
 800c6ac:	683b      	ldr	r3, [r7, #0]
 800c6ae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c6b0:	4b0c      	ldr	r3, [pc, #48]	@ (800c6e4 <prvHeapInit+0xb4>)
 800c6b2:	681a      	ldr	r2, [r3, #0]
 800c6b4:	683b      	ldr	r3, [r7, #0]
 800c6b6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c6b8:	683b      	ldr	r3, [r7, #0]
 800c6ba:	685b      	ldr	r3, [r3, #4]
 800c6bc:	4a0a      	ldr	r2, [pc, #40]	@ (800c6e8 <prvHeapInit+0xb8>)
 800c6be:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	685b      	ldr	r3, [r3, #4]
 800c6c4:	4a09      	ldr	r2, [pc, #36]	@ (800c6ec <prvHeapInit+0xbc>)
 800c6c6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c6c8:	4b09      	ldr	r3, [pc, #36]	@ (800c6f0 <prvHeapInit+0xc0>)
 800c6ca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c6ce:	601a      	str	r2, [r3, #0]
}
 800c6d0:	bf00      	nop
 800c6d2:	3714      	adds	r7, #20
 800c6d4:	46bd      	mov	sp, r7
 800c6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6da:	4770      	bx	lr
 800c6dc:	20001178 	.word	0x20001178
 800c6e0:	20004d78 	.word	0x20004d78
 800c6e4:	20004d80 	.word	0x20004d80
 800c6e8:	20004d88 	.word	0x20004d88
 800c6ec:	20004d84 	.word	0x20004d84
 800c6f0:	20004d94 	.word	0x20004d94

0800c6f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c6f4:	b480      	push	{r7}
 800c6f6:	b085      	sub	sp, #20
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c6fc:	4b28      	ldr	r3, [pc, #160]	@ (800c7a0 <prvInsertBlockIntoFreeList+0xac>)
 800c6fe:	60fb      	str	r3, [r7, #12]
 800c700:	e002      	b.n	800c708 <prvInsertBlockIntoFreeList+0x14>
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	60fb      	str	r3, [r7, #12]
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	687a      	ldr	r2, [r7, #4]
 800c70e:	429a      	cmp	r2, r3
 800c710:	d8f7      	bhi.n	800c702 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	685b      	ldr	r3, [r3, #4]
 800c71a:	68ba      	ldr	r2, [r7, #8]
 800c71c:	4413      	add	r3, r2
 800c71e:	687a      	ldr	r2, [r7, #4]
 800c720:	429a      	cmp	r2, r3
 800c722:	d108      	bne.n	800c736 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	685a      	ldr	r2, [r3, #4]
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	685b      	ldr	r3, [r3, #4]
 800c72c:	441a      	add	r2, r3
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	685b      	ldr	r3, [r3, #4]
 800c73e:	68ba      	ldr	r2, [r7, #8]
 800c740:	441a      	add	r2, r3
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	429a      	cmp	r2, r3
 800c748:	d118      	bne.n	800c77c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	681a      	ldr	r2, [r3, #0]
 800c74e:	4b15      	ldr	r3, [pc, #84]	@ (800c7a4 <prvInsertBlockIntoFreeList+0xb0>)
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	429a      	cmp	r2, r3
 800c754:	d00d      	beq.n	800c772 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	685a      	ldr	r2, [r3, #4]
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	685b      	ldr	r3, [r3, #4]
 800c760:	441a      	add	r2, r3
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	681a      	ldr	r2, [r3, #0]
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	601a      	str	r2, [r3, #0]
 800c770:	e008      	b.n	800c784 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c772:	4b0c      	ldr	r3, [pc, #48]	@ (800c7a4 <prvInsertBlockIntoFreeList+0xb0>)
 800c774:	681a      	ldr	r2, [r3, #0]
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	601a      	str	r2, [r3, #0]
 800c77a:	e003      	b.n	800c784 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	681a      	ldr	r2, [r3, #0]
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c784:	68fa      	ldr	r2, [r7, #12]
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	429a      	cmp	r2, r3
 800c78a:	d002      	beq.n	800c792 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	687a      	ldr	r2, [r7, #4]
 800c790:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c792:	bf00      	nop
 800c794:	3714      	adds	r7, #20
 800c796:	46bd      	mov	sp, r7
 800c798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c79c:	4770      	bx	lr
 800c79e:	bf00      	nop
 800c7a0:	20004d78 	.word	0x20004d78
 800c7a4:	20004d80 	.word	0x20004d80

0800c7a8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	4912      	ldr	r1, [pc, #72]	@ (800c7f8 <MX_USB_DEVICE_Init+0x50>)
 800c7b0:	4812      	ldr	r0, [pc, #72]	@ (800c7fc <MX_USB_DEVICE_Init+0x54>)
 800c7b2:	f7fb fee3 	bl	800857c <USBD_Init>
 800c7b6:	4603      	mov	r3, r0
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d001      	beq.n	800c7c0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c7bc:	f7f4 f9a3 	bl	8000b06 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c7c0:	490f      	ldr	r1, [pc, #60]	@ (800c800 <MX_USB_DEVICE_Init+0x58>)
 800c7c2:	480e      	ldr	r0, [pc, #56]	@ (800c7fc <MX_USB_DEVICE_Init+0x54>)
 800c7c4:	f7fb ff0a 	bl	80085dc <USBD_RegisterClass>
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d001      	beq.n	800c7d2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c7ce:	f7f4 f99a 	bl	8000b06 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c7d2:	490c      	ldr	r1, [pc, #48]	@ (800c804 <MX_USB_DEVICE_Init+0x5c>)
 800c7d4:	4809      	ldr	r0, [pc, #36]	@ (800c7fc <MX_USB_DEVICE_Init+0x54>)
 800c7d6:	f7fb fe01 	bl	80083dc <USBD_CDC_RegisterInterface>
 800c7da:	4603      	mov	r3, r0
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d001      	beq.n	800c7e4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c7e0:	f7f4 f991 	bl	8000b06 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c7e4:	4805      	ldr	r0, [pc, #20]	@ (800c7fc <MX_USB_DEVICE_Init+0x54>)
 800c7e6:	f7fb ff2f 	bl	8008648 <USBD_Start>
 800c7ea:	4603      	mov	r3, r0
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d001      	beq.n	800c7f4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c7f0:	f7f4 f989 	bl	8000b06 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c7f4:	bf00      	nop
 800c7f6:	bd80      	pop	{r7, pc}
 800c7f8:	200000b0 	.word	0x200000b0
 800c7fc:	20004d98 	.word	0x20004d98
 800c800:	20000018 	.word	0x20000018
 800c804:	2000009c 	.word	0x2000009c

0800c808 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c808:	b580      	push	{r7, lr}
 800c80a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c80c:	2200      	movs	r2, #0
 800c80e:	4905      	ldr	r1, [pc, #20]	@ (800c824 <CDC_Init_FS+0x1c>)
 800c810:	4805      	ldr	r0, [pc, #20]	@ (800c828 <CDC_Init_FS+0x20>)
 800c812:	f7fb fdfd 	bl	8008410 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c816:	4905      	ldr	r1, [pc, #20]	@ (800c82c <CDC_Init_FS+0x24>)
 800c818:	4803      	ldr	r0, [pc, #12]	@ (800c828 <CDC_Init_FS+0x20>)
 800c81a:	f7fb fe1b 	bl	8008454 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c81e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c820:	4618      	mov	r0, r3
 800c822:	bd80      	pop	{r7, pc}
 800c824:	20005874 	.word	0x20005874
 800c828:	20004d98 	.word	0x20004d98
 800c82c:	20005074 	.word	0x20005074

0800c830 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c830:	b480      	push	{r7}
 800c832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c834:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c836:	4618      	mov	r0, r3
 800c838:	46bd      	mov	sp, r7
 800c83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83e:	4770      	bx	lr

0800c840 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c840:	b480      	push	{r7}
 800c842:	b083      	sub	sp, #12
 800c844:	af00      	add	r7, sp, #0
 800c846:	4603      	mov	r3, r0
 800c848:	6039      	str	r1, [r7, #0]
 800c84a:	71fb      	strb	r3, [r7, #7]
 800c84c:	4613      	mov	r3, r2
 800c84e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c850:	79fb      	ldrb	r3, [r7, #7]
 800c852:	2b23      	cmp	r3, #35	@ 0x23
 800c854:	d84a      	bhi.n	800c8ec <CDC_Control_FS+0xac>
 800c856:	a201      	add	r2, pc, #4	@ (adr r2, 800c85c <CDC_Control_FS+0x1c>)
 800c858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c85c:	0800c8ed 	.word	0x0800c8ed
 800c860:	0800c8ed 	.word	0x0800c8ed
 800c864:	0800c8ed 	.word	0x0800c8ed
 800c868:	0800c8ed 	.word	0x0800c8ed
 800c86c:	0800c8ed 	.word	0x0800c8ed
 800c870:	0800c8ed 	.word	0x0800c8ed
 800c874:	0800c8ed 	.word	0x0800c8ed
 800c878:	0800c8ed 	.word	0x0800c8ed
 800c87c:	0800c8ed 	.word	0x0800c8ed
 800c880:	0800c8ed 	.word	0x0800c8ed
 800c884:	0800c8ed 	.word	0x0800c8ed
 800c888:	0800c8ed 	.word	0x0800c8ed
 800c88c:	0800c8ed 	.word	0x0800c8ed
 800c890:	0800c8ed 	.word	0x0800c8ed
 800c894:	0800c8ed 	.word	0x0800c8ed
 800c898:	0800c8ed 	.word	0x0800c8ed
 800c89c:	0800c8ed 	.word	0x0800c8ed
 800c8a0:	0800c8ed 	.word	0x0800c8ed
 800c8a4:	0800c8ed 	.word	0x0800c8ed
 800c8a8:	0800c8ed 	.word	0x0800c8ed
 800c8ac:	0800c8ed 	.word	0x0800c8ed
 800c8b0:	0800c8ed 	.word	0x0800c8ed
 800c8b4:	0800c8ed 	.word	0x0800c8ed
 800c8b8:	0800c8ed 	.word	0x0800c8ed
 800c8bc:	0800c8ed 	.word	0x0800c8ed
 800c8c0:	0800c8ed 	.word	0x0800c8ed
 800c8c4:	0800c8ed 	.word	0x0800c8ed
 800c8c8:	0800c8ed 	.word	0x0800c8ed
 800c8cc:	0800c8ed 	.word	0x0800c8ed
 800c8d0:	0800c8ed 	.word	0x0800c8ed
 800c8d4:	0800c8ed 	.word	0x0800c8ed
 800c8d8:	0800c8ed 	.word	0x0800c8ed
 800c8dc:	0800c8ed 	.word	0x0800c8ed
 800c8e0:	0800c8ed 	.word	0x0800c8ed
 800c8e4:	0800c8ed 	.word	0x0800c8ed
 800c8e8:	0800c8ed 	.word	0x0800c8ed
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c8ec:	bf00      	nop
  }

  return (USBD_OK);
 800c8ee:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c8f0:	4618      	mov	r0, r3
 800c8f2:	370c      	adds	r7, #12
 800c8f4:	46bd      	mov	sp, r7
 800c8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8fa:	4770      	bx	lr

0800c8fc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c8fc:	b580      	push	{r7, lr}
 800c8fe:	b082      	sub	sp, #8
 800c900:	af00      	add	r7, sp, #0
 800c902:	6078      	str	r0, [r7, #4]
 800c904:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c906:	6879      	ldr	r1, [r7, #4]
 800c908:	4805      	ldr	r0, [pc, #20]	@ (800c920 <CDC_Receive_FS+0x24>)
 800c90a:	f7fb fda3 	bl	8008454 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c90e:	4804      	ldr	r0, [pc, #16]	@ (800c920 <CDC_Receive_FS+0x24>)
 800c910:	f7fb fdfe 	bl	8008510 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c914:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c916:	4618      	mov	r0, r3
 800c918:	3708      	adds	r7, #8
 800c91a:	46bd      	mov	sp, r7
 800c91c:	bd80      	pop	{r7, pc}
 800c91e:	bf00      	nop
 800c920:	20004d98 	.word	0x20004d98

0800c924 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c924:	b580      	push	{r7, lr}
 800c926:	b084      	sub	sp, #16
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
 800c92c:	460b      	mov	r3, r1
 800c92e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c930:	2300      	movs	r3, #0
 800c932:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c934:	4b0d      	ldr	r3, [pc, #52]	@ (800c96c <CDC_Transmit_FS+0x48>)
 800c936:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c93a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c93c:	68bb      	ldr	r3, [r7, #8]
 800c93e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c942:	2b00      	cmp	r3, #0
 800c944:	d001      	beq.n	800c94a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c946:	2301      	movs	r3, #1
 800c948:	e00b      	b.n	800c962 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c94a:	887b      	ldrh	r3, [r7, #2]
 800c94c:	461a      	mov	r2, r3
 800c94e:	6879      	ldr	r1, [r7, #4]
 800c950:	4806      	ldr	r0, [pc, #24]	@ (800c96c <CDC_Transmit_FS+0x48>)
 800c952:	f7fb fd5d 	bl	8008410 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c956:	4805      	ldr	r0, [pc, #20]	@ (800c96c <CDC_Transmit_FS+0x48>)
 800c958:	f7fb fd9a 	bl	8008490 <USBD_CDC_TransmitPacket>
 800c95c:	4603      	mov	r3, r0
 800c95e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c960:	7bfb      	ldrb	r3, [r7, #15]
}
 800c962:	4618      	mov	r0, r3
 800c964:	3710      	adds	r7, #16
 800c966:	46bd      	mov	sp, r7
 800c968:	bd80      	pop	{r7, pc}
 800c96a:	bf00      	nop
 800c96c:	20004d98 	.word	0x20004d98

0800c970 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c970:	b480      	push	{r7}
 800c972:	b087      	sub	sp, #28
 800c974:	af00      	add	r7, sp, #0
 800c976:	60f8      	str	r0, [r7, #12]
 800c978:	60b9      	str	r1, [r7, #8]
 800c97a:	4613      	mov	r3, r2
 800c97c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c97e:	2300      	movs	r3, #0
 800c980:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c982:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c986:	4618      	mov	r0, r3
 800c988:	371c      	adds	r7, #28
 800c98a:	46bd      	mov	sp, r7
 800c98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c990:	4770      	bx	lr
	...

0800c994 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c994:	b480      	push	{r7}
 800c996:	b083      	sub	sp, #12
 800c998:	af00      	add	r7, sp, #0
 800c99a:	4603      	mov	r3, r0
 800c99c:	6039      	str	r1, [r7, #0]
 800c99e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c9a0:	683b      	ldr	r3, [r7, #0]
 800c9a2:	2212      	movs	r2, #18
 800c9a4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c9a6:	4b03      	ldr	r3, [pc, #12]	@ (800c9b4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	370c      	adds	r7, #12
 800c9ac:	46bd      	mov	sp, r7
 800c9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b2:	4770      	bx	lr
 800c9b4:	200000cc 	.word	0x200000cc

0800c9b8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c9b8:	b480      	push	{r7}
 800c9ba:	b083      	sub	sp, #12
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	4603      	mov	r3, r0
 800c9c0:	6039      	str	r1, [r7, #0]
 800c9c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c9c4:	683b      	ldr	r3, [r7, #0]
 800c9c6:	2204      	movs	r2, #4
 800c9c8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c9ca:	4b03      	ldr	r3, [pc, #12]	@ (800c9d8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	370c      	adds	r7, #12
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d6:	4770      	bx	lr
 800c9d8:	200000e0 	.word	0x200000e0

0800c9dc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b082      	sub	sp, #8
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	4603      	mov	r3, r0
 800c9e4:	6039      	str	r1, [r7, #0]
 800c9e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c9e8:	79fb      	ldrb	r3, [r7, #7]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d105      	bne.n	800c9fa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c9ee:	683a      	ldr	r2, [r7, #0]
 800c9f0:	4907      	ldr	r1, [pc, #28]	@ (800ca10 <USBD_FS_ProductStrDescriptor+0x34>)
 800c9f2:	4808      	ldr	r0, [pc, #32]	@ (800ca14 <USBD_FS_ProductStrDescriptor+0x38>)
 800c9f4:	f7fc ffee 	bl	80099d4 <USBD_GetString>
 800c9f8:	e004      	b.n	800ca04 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c9fa:	683a      	ldr	r2, [r7, #0]
 800c9fc:	4904      	ldr	r1, [pc, #16]	@ (800ca10 <USBD_FS_ProductStrDescriptor+0x34>)
 800c9fe:	4805      	ldr	r0, [pc, #20]	@ (800ca14 <USBD_FS_ProductStrDescriptor+0x38>)
 800ca00:	f7fc ffe8 	bl	80099d4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ca04:	4b02      	ldr	r3, [pc, #8]	@ (800ca10 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ca06:	4618      	mov	r0, r3
 800ca08:	3708      	adds	r7, #8
 800ca0a:	46bd      	mov	sp, r7
 800ca0c:	bd80      	pop	{r7, pc}
 800ca0e:	bf00      	nop
 800ca10:	20006074 	.word	0x20006074
 800ca14:	0800d4f0 	.word	0x0800d4f0

0800ca18 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b082      	sub	sp, #8
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	4603      	mov	r3, r0
 800ca20:	6039      	str	r1, [r7, #0]
 800ca22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ca24:	683a      	ldr	r2, [r7, #0]
 800ca26:	4904      	ldr	r1, [pc, #16]	@ (800ca38 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ca28:	4804      	ldr	r0, [pc, #16]	@ (800ca3c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ca2a:	f7fc ffd3 	bl	80099d4 <USBD_GetString>
  return USBD_StrDesc;
 800ca2e:	4b02      	ldr	r3, [pc, #8]	@ (800ca38 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ca30:	4618      	mov	r0, r3
 800ca32:	3708      	adds	r7, #8
 800ca34:	46bd      	mov	sp, r7
 800ca36:	bd80      	pop	{r7, pc}
 800ca38:	20006074 	.word	0x20006074
 800ca3c:	0800d508 	.word	0x0800d508

0800ca40 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b082      	sub	sp, #8
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	4603      	mov	r3, r0
 800ca48:	6039      	str	r1, [r7, #0]
 800ca4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	221a      	movs	r2, #26
 800ca50:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ca52:	f000 f843 	bl	800cadc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ca56:	4b02      	ldr	r3, [pc, #8]	@ (800ca60 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ca58:	4618      	mov	r0, r3
 800ca5a:	3708      	adds	r7, #8
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	bd80      	pop	{r7, pc}
 800ca60:	200000e4 	.word	0x200000e4

0800ca64 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ca64:	b580      	push	{r7, lr}
 800ca66:	b082      	sub	sp, #8
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	4603      	mov	r3, r0
 800ca6c:	6039      	str	r1, [r7, #0]
 800ca6e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ca70:	79fb      	ldrb	r3, [r7, #7]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d105      	bne.n	800ca82 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ca76:	683a      	ldr	r2, [r7, #0]
 800ca78:	4907      	ldr	r1, [pc, #28]	@ (800ca98 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ca7a:	4808      	ldr	r0, [pc, #32]	@ (800ca9c <USBD_FS_ConfigStrDescriptor+0x38>)
 800ca7c:	f7fc ffaa 	bl	80099d4 <USBD_GetString>
 800ca80:	e004      	b.n	800ca8c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ca82:	683a      	ldr	r2, [r7, #0]
 800ca84:	4904      	ldr	r1, [pc, #16]	@ (800ca98 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ca86:	4805      	ldr	r0, [pc, #20]	@ (800ca9c <USBD_FS_ConfigStrDescriptor+0x38>)
 800ca88:	f7fc ffa4 	bl	80099d4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ca8c:	4b02      	ldr	r3, [pc, #8]	@ (800ca98 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ca8e:	4618      	mov	r0, r3
 800ca90:	3708      	adds	r7, #8
 800ca92:	46bd      	mov	sp, r7
 800ca94:	bd80      	pop	{r7, pc}
 800ca96:	bf00      	nop
 800ca98:	20006074 	.word	0x20006074
 800ca9c:	0800d51c 	.word	0x0800d51c

0800caa0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b082      	sub	sp, #8
 800caa4:	af00      	add	r7, sp, #0
 800caa6:	4603      	mov	r3, r0
 800caa8:	6039      	str	r1, [r7, #0]
 800caaa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800caac:	79fb      	ldrb	r3, [r7, #7]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d105      	bne.n	800cabe <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cab2:	683a      	ldr	r2, [r7, #0]
 800cab4:	4907      	ldr	r1, [pc, #28]	@ (800cad4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800cab6:	4808      	ldr	r0, [pc, #32]	@ (800cad8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800cab8:	f7fc ff8c 	bl	80099d4 <USBD_GetString>
 800cabc:	e004      	b.n	800cac8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cabe:	683a      	ldr	r2, [r7, #0]
 800cac0:	4904      	ldr	r1, [pc, #16]	@ (800cad4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800cac2:	4805      	ldr	r0, [pc, #20]	@ (800cad8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800cac4:	f7fc ff86 	bl	80099d4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800cac8:	4b02      	ldr	r3, [pc, #8]	@ (800cad4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800caca:	4618      	mov	r0, r3
 800cacc:	3708      	adds	r7, #8
 800cace:	46bd      	mov	sp, r7
 800cad0:	bd80      	pop	{r7, pc}
 800cad2:	bf00      	nop
 800cad4:	20006074 	.word	0x20006074
 800cad8:	0800d528 	.word	0x0800d528

0800cadc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800cadc:	b580      	push	{r7, lr}
 800cade:	b084      	sub	sp, #16
 800cae0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800cae2:	4b0f      	ldr	r3, [pc, #60]	@ (800cb20 <Get_SerialNum+0x44>)
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800cae8:	4b0e      	ldr	r3, [pc, #56]	@ (800cb24 <Get_SerialNum+0x48>)
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800caee:	4b0e      	ldr	r3, [pc, #56]	@ (800cb28 <Get_SerialNum+0x4c>)
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800caf4:	68fa      	ldr	r2, [r7, #12]
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	4413      	add	r3, r2
 800cafa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d009      	beq.n	800cb16 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800cb02:	2208      	movs	r2, #8
 800cb04:	4909      	ldr	r1, [pc, #36]	@ (800cb2c <Get_SerialNum+0x50>)
 800cb06:	68f8      	ldr	r0, [r7, #12]
 800cb08:	f000 f814 	bl	800cb34 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800cb0c:	2204      	movs	r2, #4
 800cb0e:	4908      	ldr	r1, [pc, #32]	@ (800cb30 <Get_SerialNum+0x54>)
 800cb10:	68b8      	ldr	r0, [r7, #8]
 800cb12:	f000 f80f 	bl	800cb34 <IntToUnicode>
  }
}
 800cb16:	bf00      	nop
 800cb18:	3710      	adds	r7, #16
 800cb1a:	46bd      	mov	sp, r7
 800cb1c:	bd80      	pop	{r7, pc}
 800cb1e:	bf00      	nop
 800cb20:	1fff7a10 	.word	0x1fff7a10
 800cb24:	1fff7a14 	.word	0x1fff7a14
 800cb28:	1fff7a18 	.word	0x1fff7a18
 800cb2c:	200000e6 	.word	0x200000e6
 800cb30:	200000f6 	.word	0x200000f6

0800cb34 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800cb34:	b480      	push	{r7}
 800cb36:	b087      	sub	sp, #28
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	60f8      	str	r0, [r7, #12]
 800cb3c:	60b9      	str	r1, [r7, #8]
 800cb3e:	4613      	mov	r3, r2
 800cb40:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800cb42:	2300      	movs	r3, #0
 800cb44:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800cb46:	2300      	movs	r3, #0
 800cb48:	75fb      	strb	r3, [r7, #23]
 800cb4a:	e027      	b.n	800cb9c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	0f1b      	lsrs	r3, r3, #28
 800cb50:	2b09      	cmp	r3, #9
 800cb52:	d80b      	bhi.n	800cb6c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	0f1b      	lsrs	r3, r3, #28
 800cb58:	b2da      	uxtb	r2, r3
 800cb5a:	7dfb      	ldrb	r3, [r7, #23]
 800cb5c:	005b      	lsls	r3, r3, #1
 800cb5e:	4619      	mov	r1, r3
 800cb60:	68bb      	ldr	r3, [r7, #8]
 800cb62:	440b      	add	r3, r1
 800cb64:	3230      	adds	r2, #48	@ 0x30
 800cb66:	b2d2      	uxtb	r2, r2
 800cb68:	701a      	strb	r2, [r3, #0]
 800cb6a:	e00a      	b.n	800cb82 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	0f1b      	lsrs	r3, r3, #28
 800cb70:	b2da      	uxtb	r2, r3
 800cb72:	7dfb      	ldrb	r3, [r7, #23]
 800cb74:	005b      	lsls	r3, r3, #1
 800cb76:	4619      	mov	r1, r3
 800cb78:	68bb      	ldr	r3, [r7, #8]
 800cb7a:	440b      	add	r3, r1
 800cb7c:	3237      	adds	r2, #55	@ 0x37
 800cb7e:	b2d2      	uxtb	r2, r2
 800cb80:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	011b      	lsls	r3, r3, #4
 800cb86:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800cb88:	7dfb      	ldrb	r3, [r7, #23]
 800cb8a:	005b      	lsls	r3, r3, #1
 800cb8c:	3301      	adds	r3, #1
 800cb8e:	68ba      	ldr	r2, [r7, #8]
 800cb90:	4413      	add	r3, r2
 800cb92:	2200      	movs	r2, #0
 800cb94:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800cb96:	7dfb      	ldrb	r3, [r7, #23]
 800cb98:	3301      	adds	r3, #1
 800cb9a:	75fb      	strb	r3, [r7, #23]
 800cb9c:	7dfa      	ldrb	r2, [r7, #23]
 800cb9e:	79fb      	ldrb	r3, [r7, #7]
 800cba0:	429a      	cmp	r2, r3
 800cba2:	d3d3      	bcc.n	800cb4c <IntToUnicode+0x18>
  }
}
 800cba4:	bf00      	nop
 800cba6:	bf00      	nop
 800cba8:	371c      	adds	r7, #28
 800cbaa:	46bd      	mov	sp, r7
 800cbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb0:	4770      	bx	lr
	...

0800cbb4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800cbb4:	b580      	push	{r7, lr}
 800cbb6:	b08a      	sub	sp, #40	@ 0x28
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cbbc:	f107 0314 	add.w	r3, r7, #20
 800cbc0:	2200      	movs	r2, #0
 800cbc2:	601a      	str	r2, [r3, #0]
 800cbc4:	605a      	str	r2, [r3, #4]
 800cbc6:	609a      	str	r2, [r3, #8]
 800cbc8:	60da      	str	r2, [r3, #12]
 800cbca:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cbd4:	d13a      	bne.n	800cc4c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	613b      	str	r3, [r7, #16]
 800cbda:	4b1e      	ldr	r3, [pc, #120]	@ (800cc54 <HAL_PCD_MspInit+0xa0>)
 800cbdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbde:	4a1d      	ldr	r2, [pc, #116]	@ (800cc54 <HAL_PCD_MspInit+0xa0>)
 800cbe0:	f043 0301 	orr.w	r3, r3, #1
 800cbe4:	6313      	str	r3, [r2, #48]	@ 0x30
 800cbe6:	4b1b      	ldr	r3, [pc, #108]	@ (800cc54 <HAL_PCD_MspInit+0xa0>)
 800cbe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbea:	f003 0301 	and.w	r3, r3, #1
 800cbee:	613b      	str	r3, [r7, #16]
 800cbf0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800cbf2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800cbf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cbf8:	2302      	movs	r3, #2
 800cbfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cbfc:	2300      	movs	r3, #0
 800cbfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cc00:	2303      	movs	r3, #3
 800cc02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800cc04:	230a      	movs	r3, #10
 800cc06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cc08:	f107 0314 	add.w	r3, r7, #20
 800cc0c:	4619      	mov	r1, r3
 800cc0e:	4812      	ldr	r0, [pc, #72]	@ (800cc58 <HAL_PCD_MspInit+0xa4>)
 800cc10:	f7f6 fa66 	bl	80030e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800cc14:	4b0f      	ldr	r3, [pc, #60]	@ (800cc54 <HAL_PCD_MspInit+0xa0>)
 800cc16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc18:	4a0e      	ldr	r2, [pc, #56]	@ (800cc54 <HAL_PCD_MspInit+0xa0>)
 800cc1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc1e:	6353      	str	r3, [r2, #52]	@ 0x34
 800cc20:	2300      	movs	r3, #0
 800cc22:	60fb      	str	r3, [r7, #12]
 800cc24:	4b0b      	ldr	r3, [pc, #44]	@ (800cc54 <HAL_PCD_MspInit+0xa0>)
 800cc26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc28:	4a0a      	ldr	r2, [pc, #40]	@ (800cc54 <HAL_PCD_MspInit+0xa0>)
 800cc2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cc2e:	6453      	str	r3, [r2, #68]	@ 0x44
 800cc30:	4b08      	ldr	r3, [pc, #32]	@ (800cc54 <HAL_PCD_MspInit+0xa0>)
 800cc32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cc38:	60fb      	str	r3, [r7, #12]
 800cc3a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	2105      	movs	r1, #5
 800cc40:	2043      	movs	r0, #67	@ 0x43
 800cc42:	f7f5 feb3 	bl	80029ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800cc46:	2043      	movs	r0, #67	@ 0x43
 800cc48:	f7f5 fecc 	bl	80029e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800cc4c:	bf00      	nop
 800cc4e:	3728      	adds	r7, #40	@ 0x28
 800cc50:	46bd      	mov	sp, r7
 800cc52:	bd80      	pop	{r7, pc}
 800cc54:	40023800 	.word	0x40023800
 800cc58:	40020000 	.word	0x40020000

0800cc5c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc5c:	b580      	push	{r7, lr}
 800cc5e:	b082      	sub	sp, #8
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cc70:	4619      	mov	r1, r3
 800cc72:	4610      	mov	r0, r2
 800cc74:	f7fb fd35 	bl	80086e2 <USBD_LL_SetupStage>
}
 800cc78:	bf00      	nop
 800cc7a:	3708      	adds	r7, #8
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	bd80      	pop	{r7, pc}

0800cc80 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b082      	sub	sp, #8
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
 800cc88:	460b      	mov	r3, r1
 800cc8a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800cc92:	78fa      	ldrb	r2, [r7, #3]
 800cc94:	6879      	ldr	r1, [r7, #4]
 800cc96:	4613      	mov	r3, r2
 800cc98:	00db      	lsls	r3, r3, #3
 800cc9a:	4413      	add	r3, r2
 800cc9c:	009b      	lsls	r3, r3, #2
 800cc9e:	440b      	add	r3, r1
 800cca0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800cca4:	681a      	ldr	r2, [r3, #0]
 800cca6:	78fb      	ldrb	r3, [r7, #3]
 800cca8:	4619      	mov	r1, r3
 800ccaa:	f7fb fd6f 	bl	800878c <USBD_LL_DataOutStage>
}
 800ccae:	bf00      	nop
 800ccb0:	3708      	adds	r7, #8
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	bd80      	pop	{r7, pc}

0800ccb6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ccb6:	b580      	push	{r7, lr}
 800ccb8:	b082      	sub	sp, #8
 800ccba:	af00      	add	r7, sp, #0
 800ccbc:	6078      	str	r0, [r7, #4]
 800ccbe:	460b      	mov	r3, r1
 800ccc0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ccc8:	78fa      	ldrb	r2, [r7, #3]
 800ccca:	6879      	ldr	r1, [r7, #4]
 800cccc:	4613      	mov	r3, r2
 800ccce:	00db      	lsls	r3, r3, #3
 800ccd0:	4413      	add	r3, r2
 800ccd2:	009b      	lsls	r3, r3, #2
 800ccd4:	440b      	add	r3, r1
 800ccd6:	3320      	adds	r3, #32
 800ccd8:	681a      	ldr	r2, [r3, #0]
 800ccda:	78fb      	ldrb	r3, [r7, #3]
 800ccdc:	4619      	mov	r1, r3
 800ccde:	f7fb fe11 	bl	8008904 <USBD_LL_DataInStage>
}
 800cce2:	bf00      	nop
 800cce4:	3708      	adds	r7, #8
 800cce6:	46bd      	mov	sp, r7
 800cce8:	bd80      	pop	{r7, pc}

0800ccea <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ccea:	b580      	push	{r7, lr}
 800ccec:	b082      	sub	sp, #8
 800ccee:	af00      	add	r7, sp, #0
 800ccf0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ccf8:	4618      	mov	r0, r3
 800ccfa:	f7fb ff55 	bl	8008ba8 <USBD_LL_SOF>
}
 800ccfe:	bf00      	nop
 800cd00:	3708      	adds	r7, #8
 800cd02:	46bd      	mov	sp, r7
 800cd04:	bd80      	pop	{r7, pc}

0800cd06 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd06:	b580      	push	{r7, lr}
 800cd08:	b084      	sub	sp, #16
 800cd0a:	af00      	add	r7, sp, #0
 800cd0c:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cd0e:	2301      	movs	r3, #1
 800cd10:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	79db      	ldrb	r3, [r3, #7]
 800cd16:	2b02      	cmp	r3, #2
 800cd18:	d001      	beq.n	800cd1e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800cd1a:	f7f3 fef4 	bl	8000b06 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cd24:	7bfa      	ldrb	r2, [r7, #15]
 800cd26:	4611      	mov	r1, r2
 800cd28:	4618      	mov	r0, r3
 800cd2a:	f7fb fef9 	bl	8008b20 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cd34:	4618      	mov	r0, r3
 800cd36:	f7fb fea0 	bl	8008a7a <USBD_LL_Reset>
}
 800cd3a:	bf00      	nop
 800cd3c:	3710      	adds	r7, #16
 800cd3e:	46bd      	mov	sp, r7
 800cd40:	bd80      	pop	{r7, pc}
	...

0800cd44 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b082      	sub	sp, #8
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cd52:	4618      	mov	r0, r3
 800cd54:	f7fb fef4 	bl	8008b40 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	687a      	ldr	r2, [r7, #4]
 800cd64:	6812      	ldr	r2, [r2, #0]
 800cd66:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cd6a:	f043 0301 	orr.w	r3, r3, #1
 800cd6e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	7adb      	ldrb	r3, [r3, #11]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d005      	beq.n	800cd84 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cd78:	4b04      	ldr	r3, [pc, #16]	@ (800cd8c <HAL_PCD_SuspendCallback+0x48>)
 800cd7a:	691b      	ldr	r3, [r3, #16]
 800cd7c:	4a03      	ldr	r2, [pc, #12]	@ (800cd8c <HAL_PCD_SuspendCallback+0x48>)
 800cd7e:	f043 0306 	orr.w	r3, r3, #6
 800cd82:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800cd84:	bf00      	nop
 800cd86:	3708      	adds	r7, #8
 800cd88:	46bd      	mov	sp, r7
 800cd8a:	bd80      	pop	{r7, pc}
 800cd8c:	e000ed00 	.word	0xe000ed00

0800cd90 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b082      	sub	sp, #8
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cd9e:	4618      	mov	r0, r3
 800cda0:	f7fb feea 	bl	8008b78 <USBD_LL_Resume>
}
 800cda4:	bf00      	nop
 800cda6:	3708      	adds	r7, #8
 800cda8:	46bd      	mov	sp, r7
 800cdaa:	bd80      	pop	{r7, pc}

0800cdac <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cdac:	b580      	push	{r7, lr}
 800cdae:	b082      	sub	sp, #8
 800cdb0:	af00      	add	r7, sp, #0
 800cdb2:	6078      	str	r0, [r7, #4]
 800cdb4:	460b      	mov	r3, r1
 800cdb6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cdbe:	78fa      	ldrb	r2, [r7, #3]
 800cdc0:	4611      	mov	r1, r2
 800cdc2:	4618      	mov	r0, r3
 800cdc4:	f7fb ff42 	bl	8008c4c <USBD_LL_IsoOUTIncomplete>
}
 800cdc8:	bf00      	nop
 800cdca:	3708      	adds	r7, #8
 800cdcc:	46bd      	mov	sp, r7
 800cdce:	bd80      	pop	{r7, pc}

0800cdd0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cdd0:	b580      	push	{r7, lr}
 800cdd2:	b082      	sub	sp, #8
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	6078      	str	r0, [r7, #4]
 800cdd8:	460b      	mov	r3, r1
 800cdda:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cde2:	78fa      	ldrb	r2, [r7, #3]
 800cde4:	4611      	mov	r1, r2
 800cde6:	4618      	mov	r0, r3
 800cde8:	f7fb fefe 	bl	8008be8 <USBD_LL_IsoINIncomplete>
}
 800cdec:	bf00      	nop
 800cdee:	3708      	adds	r7, #8
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	bd80      	pop	{r7, pc}

0800cdf4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b082      	sub	sp, #8
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ce02:	4618      	mov	r0, r3
 800ce04:	f7fb ff54 	bl	8008cb0 <USBD_LL_DevConnected>
}
 800ce08:	bf00      	nop
 800ce0a:	3708      	adds	r7, #8
 800ce0c:	46bd      	mov	sp, r7
 800ce0e:	bd80      	pop	{r7, pc}

0800ce10 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce10:	b580      	push	{r7, lr}
 800ce12:	b082      	sub	sp, #8
 800ce14:	af00      	add	r7, sp, #0
 800ce16:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ce1e:	4618      	mov	r0, r3
 800ce20:	f7fb ff51 	bl	8008cc6 <USBD_LL_DevDisconnected>
}
 800ce24:	bf00      	nop
 800ce26:	3708      	adds	r7, #8
 800ce28:	46bd      	mov	sp, r7
 800ce2a:	bd80      	pop	{r7, pc}

0800ce2c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b082      	sub	sp, #8
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	781b      	ldrb	r3, [r3, #0]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d13c      	bne.n	800ceb6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ce3c:	4a20      	ldr	r2, [pc, #128]	@ (800cec0 <USBD_LL_Init+0x94>)
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	4a1e      	ldr	r2, [pc, #120]	@ (800cec0 <USBD_LL_Init+0x94>)
 800ce48:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ce4c:	4b1c      	ldr	r3, [pc, #112]	@ (800cec0 <USBD_LL_Init+0x94>)
 800ce4e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800ce52:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800ce54:	4b1a      	ldr	r3, [pc, #104]	@ (800cec0 <USBD_LL_Init+0x94>)
 800ce56:	2204      	movs	r2, #4
 800ce58:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ce5a:	4b19      	ldr	r3, [pc, #100]	@ (800cec0 <USBD_LL_Init+0x94>)
 800ce5c:	2202      	movs	r2, #2
 800ce5e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ce60:	4b17      	ldr	r3, [pc, #92]	@ (800cec0 <USBD_LL_Init+0x94>)
 800ce62:	2200      	movs	r2, #0
 800ce64:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ce66:	4b16      	ldr	r3, [pc, #88]	@ (800cec0 <USBD_LL_Init+0x94>)
 800ce68:	2202      	movs	r2, #2
 800ce6a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ce6c:	4b14      	ldr	r3, [pc, #80]	@ (800cec0 <USBD_LL_Init+0x94>)
 800ce6e:	2200      	movs	r2, #0
 800ce70:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ce72:	4b13      	ldr	r3, [pc, #76]	@ (800cec0 <USBD_LL_Init+0x94>)
 800ce74:	2200      	movs	r2, #0
 800ce76:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ce78:	4b11      	ldr	r3, [pc, #68]	@ (800cec0 <USBD_LL_Init+0x94>)
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ce7e:	4b10      	ldr	r3, [pc, #64]	@ (800cec0 <USBD_LL_Init+0x94>)
 800ce80:	2200      	movs	r2, #0
 800ce82:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ce84:	4b0e      	ldr	r3, [pc, #56]	@ (800cec0 <USBD_LL_Init+0x94>)
 800ce86:	2200      	movs	r2, #0
 800ce88:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ce8a:	480d      	ldr	r0, [pc, #52]	@ (800cec0 <USBD_LL_Init+0x94>)
 800ce8c:	f7f6 fc3c 	bl	8003708 <HAL_PCD_Init>
 800ce90:	4603      	mov	r3, r0
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d001      	beq.n	800ce9a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ce96:	f7f3 fe36 	bl	8000b06 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ce9a:	2180      	movs	r1, #128	@ 0x80
 800ce9c:	4808      	ldr	r0, [pc, #32]	@ (800cec0 <USBD_LL_Init+0x94>)
 800ce9e:	f7f7 fe68 	bl	8004b72 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800cea2:	2240      	movs	r2, #64	@ 0x40
 800cea4:	2100      	movs	r1, #0
 800cea6:	4806      	ldr	r0, [pc, #24]	@ (800cec0 <USBD_LL_Init+0x94>)
 800cea8:	f7f7 fe1c 	bl	8004ae4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ceac:	2280      	movs	r2, #128	@ 0x80
 800ceae:	2101      	movs	r1, #1
 800ceb0:	4803      	ldr	r0, [pc, #12]	@ (800cec0 <USBD_LL_Init+0x94>)
 800ceb2:	f7f7 fe17 	bl	8004ae4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ceb6:	2300      	movs	r3, #0
}
 800ceb8:	4618      	mov	r0, r3
 800ceba:	3708      	adds	r7, #8
 800cebc:	46bd      	mov	sp, r7
 800cebe:	bd80      	pop	{r7, pc}
 800cec0:	20006274 	.word	0x20006274

0800cec4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800cec4:	b580      	push	{r7, lr}
 800cec6:	b084      	sub	sp, #16
 800cec8:	af00      	add	r7, sp, #0
 800ceca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cecc:	2300      	movs	r3, #0
 800cece:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ced0:	2300      	movs	r3, #0
 800ced2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ceda:	4618      	mov	r0, r3
 800cedc:	f7f6 fd23 	bl	8003926 <HAL_PCD_Start>
 800cee0:	4603      	mov	r3, r0
 800cee2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cee4:	7bfb      	ldrb	r3, [r7, #15]
 800cee6:	4618      	mov	r0, r3
 800cee8:	f000 f942 	bl	800d170 <USBD_Get_USB_Status>
 800ceec:	4603      	mov	r3, r0
 800ceee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cef0:	7bbb      	ldrb	r3, [r7, #14]
}
 800cef2:	4618      	mov	r0, r3
 800cef4:	3710      	adds	r7, #16
 800cef6:	46bd      	mov	sp, r7
 800cef8:	bd80      	pop	{r7, pc}

0800cefa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800cefa:	b580      	push	{r7, lr}
 800cefc:	b084      	sub	sp, #16
 800cefe:	af00      	add	r7, sp, #0
 800cf00:	6078      	str	r0, [r7, #4]
 800cf02:	4608      	mov	r0, r1
 800cf04:	4611      	mov	r1, r2
 800cf06:	461a      	mov	r2, r3
 800cf08:	4603      	mov	r3, r0
 800cf0a:	70fb      	strb	r3, [r7, #3]
 800cf0c:	460b      	mov	r3, r1
 800cf0e:	70bb      	strb	r3, [r7, #2]
 800cf10:	4613      	mov	r3, r2
 800cf12:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf14:	2300      	movs	r3, #0
 800cf16:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf18:	2300      	movs	r3, #0
 800cf1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cf22:	78bb      	ldrb	r3, [r7, #2]
 800cf24:	883a      	ldrh	r2, [r7, #0]
 800cf26:	78f9      	ldrb	r1, [r7, #3]
 800cf28:	f7f7 f9f7 	bl	800431a <HAL_PCD_EP_Open>
 800cf2c:	4603      	mov	r3, r0
 800cf2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf30:	7bfb      	ldrb	r3, [r7, #15]
 800cf32:	4618      	mov	r0, r3
 800cf34:	f000 f91c 	bl	800d170 <USBD_Get_USB_Status>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cf3c:	7bbb      	ldrb	r3, [r7, #14]
}
 800cf3e:	4618      	mov	r0, r3
 800cf40:	3710      	adds	r7, #16
 800cf42:	46bd      	mov	sp, r7
 800cf44:	bd80      	pop	{r7, pc}

0800cf46 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cf46:	b580      	push	{r7, lr}
 800cf48:	b084      	sub	sp, #16
 800cf4a:	af00      	add	r7, sp, #0
 800cf4c:	6078      	str	r0, [r7, #4]
 800cf4e:	460b      	mov	r3, r1
 800cf50:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf52:	2300      	movs	r3, #0
 800cf54:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf56:	2300      	movs	r3, #0
 800cf58:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cf60:	78fa      	ldrb	r2, [r7, #3]
 800cf62:	4611      	mov	r1, r2
 800cf64:	4618      	mov	r0, r3
 800cf66:	f7f7 fa42 	bl	80043ee <HAL_PCD_EP_Close>
 800cf6a:	4603      	mov	r3, r0
 800cf6c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf6e:	7bfb      	ldrb	r3, [r7, #15]
 800cf70:	4618      	mov	r0, r3
 800cf72:	f000 f8fd 	bl	800d170 <USBD_Get_USB_Status>
 800cf76:	4603      	mov	r3, r0
 800cf78:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cf7a:	7bbb      	ldrb	r3, [r7, #14]
}
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	3710      	adds	r7, #16
 800cf80:	46bd      	mov	sp, r7
 800cf82:	bd80      	pop	{r7, pc}

0800cf84 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cf84:	b580      	push	{r7, lr}
 800cf86:	b084      	sub	sp, #16
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	6078      	str	r0, [r7, #4]
 800cf8c:	460b      	mov	r3, r1
 800cf8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf90:	2300      	movs	r3, #0
 800cf92:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf94:	2300      	movs	r3, #0
 800cf96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cf9e:	78fa      	ldrb	r2, [r7, #3]
 800cfa0:	4611      	mov	r1, r2
 800cfa2:	4618      	mov	r0, r3
 800cfa4:	f7f7 fafa 	bl	800459c <HAL_PCD_EP_SetStall>
 800cfa8:	4603      	mov	r3, r0
 800cfaa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cfac:	7bfb      	ldrb	r3, [r7, #15]
 800cfae:	4618      	mov	r0, r3
 800cfb0:	f000 f8de 	bl	800d170 <USBD_Get_USB_Status>
 800cfb4:	4603      	mov	r3, r0
 800cfb6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cfb8:	7bbb      	ldrb	r3, [r7, #14]
}
 800cfba:	4618      	mov	r0, r3
 800cfbc:	3710      	adds	r7, #16
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	bd80      	pop	{r7, pc}

0800cfc2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cfc2:	b580      	push	{r7, lr}
 800cfc4:	b084      	sub	sp, #16
 800cfc6:	af00      	add	r7, sp, #0
 800cfc8:	6078      	str	r0, [r7, #4]
 800cfca:	460b      	mov	r3, r1
 800cfcc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cfce:	2300      	movs	r3, #0
 800cfd0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cfdc:	78fa      	ldrb	r2, [r7, #3]
 800cfde:	4611      	mov	r1, r2
 800cfe0:	4618      	mov	r0, r3
 800cfe2:	f7f7 fb3e 	bl	8004662 <HAL_PCD_EP_ClrStall>
 800cfe6:	4603      	mov	r3, r0
 800cfe8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cfea:	7bfb      	ldrb	r3, [r7, #15]
 800cfec:	4618      	mov	r0, r3
 800cfee:	f000 f8bf 	bl	800d170 <USBD_Get_USB_Status>
 800cff2:	4603      	mov	r3, r0
 800cff4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cff6:	7bbb      	ldrb	r3, [r7, #14]
}
 800cff8:	4618      	mov	r0, r3
 800cffa:	3710      	adds	r7, #16
 800cffc:	46bd      	mov	sp, r7
 800cffe:	bd80      	pop	{r7, pc}

0800d000 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d000:	b480      	push	{r7}
 800d002:	b085      	sub	sp, #20
 800d004:	af00      	add	r7, sp, #0
 800d006:	6078      	str	r0, [r7, #4]
 800d008:	460b      	mov	r3, r1
 800d00a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d012:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d014:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	da0b      	bge.n	800d034 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d01c:	78fb      	ldrb	r3, [r7, #3]
 800d01e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d022:	68f9      	ldr	r1, [r7, #12]
 800d024:	4613      	mov	r3, r2
 800d026:	00db      	lsls	r3, r3, #3
 800d028:	4413      	add	r3, r2
 800d02a:	009b      	lsls	r3, r3, #2
 800d02c:	440b      	add	r3, r1
 800d02e:	3316      	adds	r3, #22
 800d030:	781b      	ldrb	r3, [r3, #0]
 800d032:	e00b      	b.n	800d04c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d034:	78fb      	ldrb	r3, [r7, #3]
 800d036:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d03a:	68f9      	ldr	r1, [r7, #12]
 800d03c:	4613      	mov	r3, r2
 800d03e:	00db      	lsls	r3, r3, #3
 800d040:	4413      	add	r3, r2
 800d042:	009b      	lsls	r3, r3, #2
 800d044:	440b      	add	r3, r1
 800d046:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800d04a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d04c:	4618      	mov	r0, r3
 800d04e:	3714      	adds	r7, #20
 800d050:	46bd      	mov	sp, r7
 800d052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d056:	4770      	bx	lr

0800d058 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b084      	sub	sp, #16
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
 800d060:	460b      	mov	r3, r1
 800d062:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d064:	2300      	movs	r3, #0
 800d066:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d068:	2300      	movs	r3, #0
 800d06a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d072:	78fa      	ldrb	r2, [r7, #3]
 800d074:	4611      	mov	r1, r2
 800d076:	4618      	mov	r0, r3
 800d078:	f7f7 f92b 	bl	80042d2 <HAL_PCD_SetAddress>
 800d07c:	4603      	mov	r3, r0
 800d07e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d080:	7bfb      	ldrb	r3, [r7, #15]
 800d082:	4618      	mov	r0, r3
 800d084:	f000 f874 	bl	800d170 <USBD_Get_USB_Status>
 800d088:	4603      	mov	r3, r0
 800d08a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d08c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d08e:	4618      	mov	r0, r3
 800d090:	3710      	adds	r7, #16
 800d092:	46bd      	mov	sp, r7
 800d094:	bd80      	pop	{r7, pc}

0800d096 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d096:	b580      	push	{r7, lr}
 800d098:	b086      	sub	sp, #24
 800d09a:	af00      	add	r7, sp, #0
 800d09c:	60f8      	str	r0, [r7, #12]
 800d09e:	607a      	str	r2, [r7, #4]
 800d0a0:	603b      	str	r3, [r7, #0]
 800d0a2:	460b      	mov	r3, r1
 800d0a4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d0b4:	7af9      	ldrb	r1, [r7, #11]
 800d0b6:	683b      	ldr	r3, [r7, #0]
 800d0b8:	687a      	ldr	r2, [r7, #4]
 800d0ba:	f7f7 fa35 	bl	8004528 <HAL_PCD_EP_Transmit>
 800d0be:	4603      	mov	r3, r0
 800d0c0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d0c2:	7dfb      	ldrb	r3, [r7, #23]
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	f000 f853 	bl	800d170 <USBD_Get_USB_Status>
 800d0ca:	4603      	mov	r3, r0
 800d0cc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d0ce:	7dbb      	ldrb	r3, [r7, #22]
}
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	3718      	adds	r7, #24
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	bd80      	pop	{r7, pc}

0800d0d8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b086      	sub	sp, #24
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	60f8      	str	r0, [r7, #12]
 800d0e0:	607a      	str	r2, [r7, #4]
 800d0e2:	603b      	str	r3, [r7, #0]
 800d0e4:	460b      	mov	r3, r1
 800d0e6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d0ec:	2300      	movs	r3, #0
 800d0ee:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d0f6:	7af9      	ldrb	r1, [r7, #11]
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	687a      	ldr	r2, [r7, #4]
 800d0fc:	f7f7 f9c1 	bl	8004482 <HAL_PCD_EP_Receive>
 800d100:	4603      	mov	r3, r0
 800d102:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d104:	7dfb      	ldrb	r3, [r7, #23]
 800d106:	4618      	mov	r0, r3
 800d108:	f000 f832 	bl	800d170 <USBD_Get_USB_Status>
 800d10c:	4603      	mov	r3, r0
 800d10e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d110:	7dbb      	ldrb	r3, [r7, #22]
}
 800d112:	4618      	mov	r0, r3
 800d114:	3718      	adds	r7, #24
 800d116:	46bd      	mov	sp, r7
 800d118:	bd80      	pop	{r7, pc}

0800d11a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d11a:	b580      	push	{r7, lr}
 800d11c:	b082      	sub	sp, #8
 800d11e:	af00      	add	r7, sp, #0
 800d120:	6078      	str	r0, [r7, #4]
 800d122:	460b      	mov	r3, r1
 800d124:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d12c:	78fa      	ldrb	r2, [r7, #3]
 800d12e:	4611      	mov	r1, r2
 800d130:	4618      	mov	r0, r3
 800d132:	f7f7 f9e1 	bl	80044f8 <HAL_PCD_EP_GetRxCount>
 800d136:	4603      	mov	r3, r0
}
 800d138:	4618      	mov	r0, r3
 800d13a:	3708      	adds	r7, #8
 800d13c:	46bd      	mov	sp, r7
 800d13e:	bd80      	pop	{r7, pc}

0800d140 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d140:	b480      	push	{r7}
 800d142:	b083      	sub	sp, #12
 800d144:	af00      	add	r7, sp, #0
 800d146:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d148:	4b03      	ldr	r3, [pc, #12]	@ (800d158 <USBD_static_malloc+0x18>)
}
 800d14a:	4618      	mov	r0, r3
 800d14c:	370c      	adds	r7, #12
 800d14e:	46bd      	mov	sp, r7
 800d150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d154:	4770      	bx	lr
 800d156:	bf00      	nop
 800d158:	20006758 	.word	0x20006758

0800d15c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d15c:	b480      	push	{r7}
 800d15e:	b083      	sub	sp, #12
 800d160:	af00      	add	r7, sp, #0
 800d162:	6078      	str	r0, [r7, #4]

}
 800d164:	bf00      	nop
 800d166:	370c      	adds	r7, #12
 800d168:	46bd      	mov	sp, r7
 800d16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d16e:	4770      	bx	lr

0800d170 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d170:	b480      	push	{r7}
 800d172:	b085      	sub	sp, #20
 800d174:	af00      	add	r7, sp, #0
 800d176:	4603      	mov	r3, r0
 800d178:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d17a:	2300      	movs	r3, #0
 800d17c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d17e:	79fb      	ldrb	r3, [r7, #7]
 800d180:	2b03      	cmp	r3, #3
 800d182:	d817      	bhi.n	800d1b4 <USBD_Get_USB_Status+0x44>
 800d184:	a201      	add	r2, pc, #4	@ (adr r2, 800d18c <USBD_Get_USB_Status+0x1c>)
 800d186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d18a:	bf00      	nop
 800d18c:	0800d19d 	.word	0x0800d19d
 800d190:	0800d1a3 	.word	0x0800d1a3
 800d194:	0800d1a9 	.word	0x0800d1a9
 800d198:	0800d1af 	.word	0x0800d1af
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d19c:	2300      	movs	r3, #0
 800d19e:	73fb      	strb	r3, [r7, #15]
    break;
 800d1a0:	e00b      	b.n	800d1ba <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d1a2:	2303      	movs	r3, #3
 800d1a4:	73fb      	strb	r3, [r7, #15]
    break;
 800d1a6:	e008      	b.n	800d1ba <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d1a8:	2301      	movs	r3, #1
 800d1aa:	73fb      	strb	r3, [r7, #15]
    break;
 800d1ac:	e005      	b.n	800d1ba <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d1ae:	2303      	movs	r3, #3
 800d1b0:	73fb      	strb	r3, [r7, #15]
    break;
 800d1b2:	e002      	b.n	800d1ba <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d1b4:	2303      	movs	r3, #3
 800d1b6:	73fb      	strb	r3, [r7, #15]
    break;
 800d1b8:	bf00      	nop
  }
  return usb_status;
 800d1ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1bc:	4618      	mov	r0, r3
 800d1be:	3714      	adds	r7, #20
 800d1c0:	46bd      	mov	sp, r7
 800d1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c6:	4770      	bx	lr

0800d1c8 <memset>:
 800d1c8:	4402      	add	r2, r0
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	4293      	cmp	r3, r2
 800d1ce:	d100      	bne.n	800d1d2 <memset+0xa>
 800d1d0:	4770      	bx	lr
 800d1d2:	f803 1b01 	strb.w	r1, [r3], #1
 800d1d6:	e7f9      	b.n	800d1cc <memset+0x4>

0800d1d8 <_reclaim_reent>:
 800d1d8:	4b2d      	ldr	r3, [pc, #180]	@ (800d290 <_reclaim_reent+0xb8>)
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	4283      	cmp	r3, r0
 800d1de:	b570      	push	{r4, r5, r6, lr}
 800d1e0:	4604      	mov	r4, r0
 800d1e2:	d053      	beq.n	800d28c <_reclaim_reent+0xb4>
 800d1e4:	69c3      	ldr	r3, [r0, #28]
 800d1e6:	b31b      	cbz	r3, 800d230 <_reclaim_reent+0x58>
 800d1e8:	68db      	ldr	r3, [r3, #12]
 800d1ea:	b163      	cbz	r3, 800d206 <_reclaim_reent+0x2e>
 800d1ec:	2500      	movs	r5, #0
 800d1ee:	69e3      	ldr	r3, [r4, #28]
 800d1f0:	68db      	ldr	r3, [r3, #12]
 800d1f2:	5959      	ldr	r1, [r3, r5]
 800d1f4:	b9b1      	cbnz	r1, 800d224 <_reclaim_reent+0x4c>
 800d1f6:	3504      	adds	r5, #4
 800d1f8:	2d80      	cmp	r5, #128	@ 0x80
 800d1fa:	d1f8      	bne.n	800d1ee <_reclaim_reent+0x16>
 800d1fc:	69e3      	ldr	r3, [r4, #28]
 800d1fe:	4620      	mov	r0, r4
 800d200:	68d9      	ldr	r1, [r3, #12]
 800d202:	f000 f87b 	bl	800d2fc <_free_r>
 800d206:	69e3      	ldr	r3, [r4, #28]
 800d208:	6819      	ldr	r1, [r3, #0]
 800d20a:	b111      	cbz	r1, 800d212 <_reclaim_reent+0x3a>
 800d20c:	4620      	mov	r0, r4
 800d20e:	f000 f875 	bl	800d2fc <_free_r>
 800d212:	69e3      	ldr	r3, [r4, #28]
 800d214:	689d      	ldr	r5, [r3, #8]
 800d216:	b15d      	cbz	r5, 800d230 <_reclaim_reent+0x58>
 800d218:	4629      	mov	r1, r5
 800d21a:	4620      	mov	r0, r4
 800d21c:	682d      	ldr	r5, [r5, #0]
 800d21e:	f000 f86d 	bl	800d2fc <_free_r>
 800d222:	e7f8      	b.n	800d216 <_reclaim_reent+0x3e>
 800d224:	680e      	ldr	r6, [r1, #0]
 800d226:	4620      	mov	r0, r4
 800d228:	f000 f868 	bl	800d2fc <_free_r>
 800d22c:	4631      	mov	r1, r6
 800d22e:	e7e1      	b.n	800d1f4 <_reclaim_reent+0x1c>
 800d230:	6961      	ldr	r1, [r4, #20]
 800d232:	b111      	cbz	r1, 800d23a <_reclaim_reent+0x62>
 800d234:	4620      	mov	r0, r4
 800d236:	f000 f861 	bl	800d2fc <_free_r>
 800d23a:	69e1      	ldr	r1, [r4, #28]
 800d23c:	b111      	cbz	r1, 800d244 <_reclaim_reent+0x6c>
 800d23e:	4620      	mov	r0, r4
 800d240:	f000 f85c 	bl	800d2fc <_free_r>
 800d244:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d246:	b111      	cbz	r1, 800d24e <_reclaim_reent+0x76>
 800d248:	4620      	mov	r0, r4
 800d24a:	f000 f857 	bl	800d2fc <_free_r>
 800d24e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d250:	b111      	cbz	r1, 800d258 <_reclaim_reent+0x80>
 800d252:	4620      	mov	r0, r4
 800d254:	f000 f852 	bl	800d2fc <_free_r>
 800d258:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d25a:	b111      	cbz	r1, 800d262 <_reclaim_reent+0x8a>
 800d25c:	4620      	mov	r0, r4
 800d25e:	f000 f84d 	bl	800d2fc <_free_r>
 800d262:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d264:	b111      	cbz	r1, 800d26c <_reclaim_reent+0x94>
 800d266:	4620      	mov	r0, r4
 800d268:	f000 f848 	bl	800d2fc <_free_r>
 800d26c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d26e:	b111      	cbz	r1, 800d276 <_reclaim_reent+0x9e>
 800d270:	4620      	mov	r0, r4
 800d272:	f000 f843 	bl	800d2fc <_free_r>
 800d276:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d278:	b111      	cbz	r1, 800d280 <_reclaim_reent+0xa8>
 800d27a:	4620      	mov	r0, r4
 800d27c:	f000 f83e 	bl	800d2fc <_free_r>
 800d280:	6a23      	ldr	r3, [r4, #32]
 800d282:	b11b      	cbz	r3, 800d28c <_reclaim_reent+0xb4>
 800d284:	4620      	mov	r0, r4
 800d286:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d28a:	4718      	bx	r3
 800d28c:	bd70      	pop	{r4, r5, r6, pc}
 800d28e:	bf00      	nop
 800d290:	20000100 	.word	0x20000100

0800d294 <__libc_init_array>:
 800d294:	b570      	push	{r4, r5, r6, lr}
 800d296:	4d0d      	ldr	r5, [pc, #52]	@ (800d2cc <__libc_init_array+0x38>)
 800d298:	4c0d      	ldr	r4, [pc, #52]	@ (800d2d0 <__libc_init_array+0x3c>)
 800d29a:	1b64      	subs	r4, r4, r5
 800d29c:	10a4      	asrs	r4, r4, #2
 800d29e:	2600      	movs	r6, #0
 800d2a0:	42a6      	cmp	r6, r4
 800d2a2:	d109      	bne.n	800d2b8 <__libc_init_array+0x24>
 800d2a4:	4d0b      	ldr	r5, [pc, #44]	@ (800d2d4 <__libc_init_array+0x40>)
 800d2a6:	4c0c      	ldr	r4, [pc, #48]	@ (800d2d8 <__libc_init_array+0x44>)
 800d2a8:	f000 f87e 	bl	800d3a8 <_init>
 800d2ac:	1b64      	subs	r4, r4, r5
 800d2ae:	10a4      	asrs	r4, r4, #2
 800d2b0:	2600      	movs	r6, #0
 800d2b2:	42a6      	cmp	r6, r4
 800d2b4:	d105      	bne.n	800d2c2 <__libc_init_array+0x2e>
 800d2b6:	bd70      	pop	{r4, r5, r6, pc}
 800d2b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800d2bc:	4798      	blx	r3
 800d2be:	3601      	adds	r6, #1
 800d2c0:	e7ee      	b.n	800d2a0 <__libc_init_array+0xc>
 800d2c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800d2c6:	4798      	blx	r3
 800d2c8:	3601      	adds	r6, #1
 800d2ca:	e7f2      	b.n	800d2b2 <__libc_init_array+0x1e>
 800d2cc:	0800d608 	.word	0x0800d608
 800d2d0:	0800d608 	.word	0x0800d608
 800d2d4:	0800d608 	.word	0x0800d608
 800d2d8:	0800d60c 	.word	0x0800d60c

0800d2dc <__retarget_lock_acquire_recursive>:
 800d2dc:	4770      	bx	lr

0800d2de <__retarget_lock_release_recursive>:
 800d2de:	4770      	bx	lr

0800d2e0 <memcpy>:
 800d2e0:	440a      	add	r2, r1
 800d2e2:	4291      	cmp	r1, r2
 800d2e4:	f100 33ff 	add.w	r3, r0, #4294967295
 800d2e8:	d100      	bne.n	800d2ec <memcpy+0xc>
 800d2ea:	4770      	bx	lr
 800d2ec:	b510      	push	{r4, lr}
 800d2ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d2f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d2f6:	4291      	cmp	r1, r2
 800d2f8:	d1f9      	bne.n	800d2ee <memcpy+0xe>
 800d2fa:	bd10      	pop	{r4, pc}

0800d2fc <_free_r>:
 800d2fc:	b538      	push	{r3, r4, r5, lr}
 800d2fe:	4605      	mov	r5, r0
 800d300:	2900      	cmp	r1, #0
 800d302:	d041      	beq.n	800d388 <_free_r+0x8c>
 800d304:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d308:	1f0c      	subs	r4, r1, #4
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	bfb8      	it	lt
 800d30e:	18e4      	addlt	r4, r4, r3
 800d310:	f000 f83e 	bl	800d390 <__malloc_lock>
 800d314:	4a1d      	ldr	r2, [pc, #116]	@ (800d38c <_free_r+0x90>)
 800d316:	6813      	ldr	r3, [r2, #0]
 800d318:	b933      	cbnz	r3, 800d328 <_free_r+0x2c>
 800d31a:	6063      	str	r3, [r4, #4]
 800d31c:	6014      	str	r4, [r2, #0]
 800d31e:	4628      	mov	r0, r5
 800d320:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d324:	f000 b83a 	b.w	800d39c <__malloc_unlock>
 800d328:	42a3      	cmp	r3, r4
 800d32a:	d908      	bls.n	800d33e <_free_r+0x42>
 800d32c:	6820      	ldr	r0, [r4, #0]
 800d32e:	1821      	adds	r1, r4, r0
 800d330:	428b      	cmp	r3, r1
 800d332:	bf01      	itttt	eq
 800d334:	6819      	ldreq	r1, [r3, #0]
 800d336:	685b      	ldreq	r3, [r3, #4]
 800d338:	1809      	addeq	r1, r1, r0
 800d33a:	6021      	streq	r1, [r4, #0]
 800d33c:	e7ed      	b.n	800d31a <_free_r+0x1e>
 800d33e:	461a      	mov	r2, r3
 800d340:	685b      	ldr	r3, [r3, #4]
 800d342:	b10b      	cbz	r3, 800d348 <_free_r+0x4c>
 800d344:	42a3      	cmp	r3, r4
 800d346:	d9fa      	bls.n	800d33e <_free_r+0x42>
 800d348:	6811      	ldr	r1, [r2, #0]
 800d34a:	1850      	adds	r0, r2, r1
 800d34c:	42a0      	cmp	r0, r4
 800d34e:	d10b      	bne.n	800d368 <_free_r+0x6c>
 800d350:	6820      	ldr	r0, [r4, #0]
 800d352:	4401      	add	r1, r0
 800d354:	1850      	adds	r0, r2, r1
 800d356:	4283      	cmp	r3, r0
 800d358:	6011      	str	r1, [r2, #0]
 800d35a:	d1e0      	bne.n	800d31e <_free_r+0x22>
 800d35c:	6818      	ldr	r0, [r3, #0]
 800d35e:	685b      	ldr	r3, [r3, #4]
 800d360:	6053      	str	r3, [r2, #4]
 800d362:	4408      	add	r0, r1
 800d364:	6010      	str	r0, [r2, #0]
 800d366:	e7da      	b.n	800d31e <_free_r+0x22>
 800d368:	d902      	bls.n	800d370 <_free_r+0x74>
 800d36a:	230c      	movs	r3, #12
 800d36c:	602b      	str	r3, [r5, #0]
 800d36e:	e7d6      	b.n	800d31e <_free_r+0x22>
 800d370:	6820      	ldr	r0, [r4, #0]
 800d372:	1821      	adds	r1, r4, r0
 800d374:	428b      	cmp	r3, r1
 800d376:	bf04      	itt	eq
 800d378:	6819      	ldreq	r1, [r3, #0]
 800d37a:	685b      	ldreq	r3, [r3, #4]
 800d37c:	6063      	str	r3, [r4, #4]
 800d37e:	bf04      	itt	eq
 800d380:	1809      	addeq	r1, r1, r0
 800d382:	6021      	streq	r1, [r4, #0]
 800d384:	6054      	str	r4, [r2, #4]
 800d386:	e7ca      	b.n	800d31e <_free_r+0x22>
 800d388:	bd38      	pop	{r3, r4, r5, pc}
 800d38a:	bf00      	nop
 800d38c:	20006ab4 	.word	0x20006ab4

0800d390 <__malloc_lock>:
 800d390:	4801      	ldr	r0, [pc, #4]	@ (800d398 <__malloc_lock+0x8>)
 800d392:	f7ff bfa3 	b.w	800d2dc <__retarget_lock_acquire_recursive>
 800d396:	bf00      	nop
 800d398:	20006ab0 	.word	0x20006ab0

0800d39c <__malloc_unlock>:
 800d39c:	4801      	ldr	r0, [pc, #4]	@ (800d3a4 <__malloc_unlock+0x8>)
 800d39e:	f7ff bf9e 	b.w	800d2de <__retarget_lock_release_recursive>
 800d3a2:	bf00      	nop
 800d3a4:	20006ab0 	.word	0x20006ab0

0800d3a8 <_init>:
 800d3a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3aa:	bf00      	nop
 800d3ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3ae:	bc08      	pop	{r3}
 800d3b0:	469e      	mov	lr, r3
 800d3b2:	4770      	bx	lr

0800d3b4 <_fini>:
 800d3b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3b6:	bf00      	nop
 800d3b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3ba:	bc08      	pop	{r3}
 800d3bc:	469e      	mov	lr, r3
 800d3be:	4770      	bx	lr
