
F3_CAN_test_ver.3.0.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f04  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0800408c  0800408c  0000508c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040c4  080040c4  00006068  2**0
                  CONTENTS
  4 .ARM          00000000  080040c4  080040c4  00006068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080040c4  080040c4  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040c4  080040c4  000050c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080040c8  080040c8  000050c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080040cc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006068  2**0
                  CONTENTS
 10 .bss          0000027c  20000068  20000068  00006068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002e4  200002e4  00006068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ad40  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000018b2  00000000  00000000  00010dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000830  00000000  00000000  00012690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000638  00000000  00000000  00012ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b755  00000000  00000000  000134f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a8d3  00000000  00000000  0002ec4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009f022  00000000  00000000  00039520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d8542  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000026a4  00000000  00000000  000d8588  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  000dac2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004074 	.word	0x08004074

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	08004074 	.word	0x08004074

080001c8 <HAL_CAN_RxFifo0MsgPendingCallback>:
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);
static void MX_CAN_Init(void);
/* USER CODE BEGIN PFP */

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b08c      	sub	sp, #48	@ 0x30
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];
	if(HAL_CAN_GetRxMessage(hcan,CAN_RX_FIFO0,&RxHeader,RxData)==HAL_OK){
 80001d0:	f107 0308 	add.w	r3, r7, #8
 80001d4:	f107 0210 	add.w	r2, r7, #16
 80001d8:	2100      	movs	r1, #0
 80001da:	6878      	ldr	r0, [r7, #4]
 80001dc:	f000 ff1e 	bl	800101c <HAL_CAN_GetRxMessage>
 80001e0:	4603      	mov	r3, r0
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d121      	bne.n	800022a <HAL_CAN_RxFifo0MsgPendingCallback+0x62>
		id  = (RxHeader.IDE == CAN_ID_STD)? RxHeader.StdId : RxHeader.ExtId;
 80001e6:	69bb      	ldr	r3, [r7, #24]
 80001e8:	2b00      	cmp	r3, #0
 80001ea:	d101      	bne.n	80001f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>
 80001ec:	693b      	ldr	r3, [r7, #16]
 80001ee:	e000      	b.n	80001f2 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
 80001f0:	697b      	ldr	r3, [r7, #20]
 80001f2:	4a10      	ldr	r2, [pc, #64]	@ (8000234 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 80001f4:	6013      	str	r3, [r2, #0]
		dlc = RxHeader.DLC;
 80001f6:	6a3b      	ldr	r3, [r7, #32]
 80001f8:	4a0f      	ldr	r2, [pc, #60]	@ (8000238 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 80001fa:	6013      	str	r3, [r2, #0]
		for(uint8_t i = 0 ; i < 8 ; i ++ ){
 80001fc:	2300      	movs	r3, #0
 80001fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000202:	e00e      	b.n	8000222 <HAL_CAN_RxFifo0MsgPendingCallback+0x5a>
			data[i] = RxData[i];
 8000204:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000208:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800020c:	3230      	adds	r2, #48	@ 0x30
 800020e:	443a      	add	r2, r7
 8000210:	f812 1c28 	ldrb.w	r1, [r2, #-40]
 8000214:	4a09      	ldr	r2, [pc, #36]	@ (800023c <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8000216:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 0 ; i < 8 ; i ++ ){
 8000218:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800021c:	3301      	adds	r3, #1
 800021e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000222:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000226:	2b07      	cmp	r3, #7
 8000228:	d9ec      	bls.n	8000204 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>
		}
	}
}
 800022a:	bf00      	nop
 800022c:	3730      	adds	r7, #48	@ 0x30
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}
 8000232:	bf00      	nop
 8000234:	20000180 	.word	0x20000180
 8000238:	20000184 	.word	0x20000184
 800023c:	20000188 	.word	0x20000188

08000240 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b082      	sub	sp, #8
 8000244:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000246:	f000 fb75 	bl	8000934 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800024a:	f000 f8e5 	bl	8000418 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800024e:	f000 f985 	bl	800055c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000252:	f000 f953 	bl	80004fc <MX_USART2_UART_Init>
  MX_CAN_Init();
 8000256:	f000 f91b 	bl	8000490 <MX_CAN_Init>
  /* USER CODE BEGIN 2 */
  uint32_t fid = 0x0200;
 800025a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800025e:	607b      	str	r3, [r7, #4]
  uint32_t fmask = 0xFFF0;
 8000260:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8000264:	603b      	str	r3, [r7, #0]
  filter.FilterIdHigh = 0x02;
 8000266:	4b66      	ldr	r3, [pc, #408]	@ (8000400 <main+0x1c0>)
 8000268:	2202      	movs	r2, #2
 800026a:	601a      	str	r2, [r3, #0]
  filter.FilterIdLow = 0x00;
 800026c:	4b64      	ldr	r3, [pc, #400]	@ (8000400 <main+0x1c0>)
 800026e:	2200      	movs	r2, #0
 8000270:	605a      	str	r2, [r3, #4]
  filter.FilterMaskIdHigh = 0xFF;
 8000272:	4b63      	ldr	r3, [pc, #396]	@ (8000400 <main+0x1c0>)
 8000274:	22ff      	movs	r2, #255	@ 0xff
 8000276:	609a      	str	r2, [r3, #8]
  filter.FilterMaskIdLow = 0xF0;
 8000278:	4b61      	ldr	r3, [pc, #388]	@ (8000400 <main+0x1c0>)
 800027a:	22f0      	movs	r2, #240	@ 0xf0
 800027c:	60da      	str	r2, [r3, #12]
  filter.FilterScale = CAN_FILTERSCALE_32BIT;
 800027e:	4b60      	ldr	r3, [pc, #384]	@ (8000400 <main+0x1c0>)
 8000280:	2201      	movs	r2, #1
 8000282:	61da      	str	r2, [r3, #28]
  filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000284:	4b5e      	ldr	r3, [pc, #376]	@ (8000400 <main+0x1c0>)
 8000286:	2200      	movs	r2, #0
 8000288:	611a      	str	r2, [r3, #16]
  filter.FilterBank = 0;
 800028a:	4b5d      	ldr	r3, [pc, #372]	@ (8000400 <main+0x1c0>)
 800028c:	2200      	movs	r2, #0
 800028e:	615a      	str	r2, [r3, #20]
  filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8000290:	4b5b      	ldr	r3, [pc, #364]	@ (8000400 <main+0x1c0>)
 8000292:	2200      	movs	r2, #0
 8000294:	619a      	str	r2, [r3, #24]
  filter.SlaveStartFilterBank = 14;
 8000296:	4b5a      	ldr	r3, [pc, #360]	@ (8000400 <main+0x1c0>)
 8000298:	220e      	movs	r2, #14
 800029a:	625a      	str	r2, [r3, #36]	@ 0x24
  filter.FilterActivation = ENABLE;
 800029c:	4b58      	ldr	r3, [pc, #352]	@ (8000400 <main+0x1c0>)
 800029e:	2201      	movs	r2, #1
 80002a0:	621a      	str	r2, [r3, #32]
  HAL_CAN_ConfigFilter(&hcan,&filter);
 80002a2:	4957      	ldr	r1, [pc, #348]	@ (8000400 <main+0x1c0>)
 80002a4:	4857      	ldr	r0, [pc, #348]	@ (8000404 <main+0x1c4>)
 80002a6:	f000 fca6 	bl	8000bf6 <HAL_CAN_ConfigFilter>

  HAL_CAN_Start(&hcan);
 80002aa:	4856      	ldr	r0, [pc, #344]	@ (8000404 <main+0x1c4>)
 80002ac:	f000 fd6d 	bl	8000d8a <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 80002b0:	2102      	movs	r1, #2
 80002b2:	4854      	ldr	r0, [pc, #336]	@ (8000404 <main+0x1c4>)
 80002b4:	f000 ffd4 	bl	8001260 <HAL_CAN_ActivateNotification>
  setbuf(stdout, NULL);
 80002b8:	4b53      	ldr	r3, [pc, #332]	@ (8000408 <main+0x1c8>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	689b      	ldr	r3, [r3, #8]
 80002be:	2100      	movs	r1, #0
 80002c0:	4618      	mov	r0, r3
 80002c2:	f003 fb67 	bl	8003994 <setbuf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(0<HAL_CAN_GetTxMailboxesFreeLevel(&hcan)){
 80002c6:	484f      	ldr	r0, [pc, #316]	@ (8000404 <main+0x1c4>)
 80002c8:	f000 fe73 	bl	8000fb2 <HAL_CAN_GetTxMailboxesFreeLevel>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d02d      	beq.n	800032e <main+0xee>
		  TxHeader.StdId = 0x0201;
 80002d2:	4b4e      	ldr	r3, [pc, #312]	@ (800040c <main+0x1cc>)
 80002d4:	f240 2201 	movw	r2, #513	@ 0x201
 80002d8:	601a      	str	r2, [r3, #0]
		  TxHeader.RTR = CAN_RTR_DATA;
 80002da:	4b4c      	ldr	r3, [pc, #304]	@ (800040c <main+0x1cc>)
 80002dc:	2200      	movs	r2, #0
 80002de:	60da      	str	r2, [r3, #12]
		  TxHeader.IDE = CAN_ID_STD;
 80002e0:	4b4a      	ldr	r3, [pc, #296]	@ (800040c <main+0x1cc>)
 80002e2:	2200      	movs	r2, #0
 80002e4:	609a      	str	r2, [r3, #8]
		  TxHeader.DLC = 8;
 80002e6:	4b49      	ldr	r3, [pc, #292]	@ (800040c <main+0x1cc>)
 80002e8:	2208      	movs	r2, #8
 80002ea:	611a      	str	r2, [r3, #16]
		  TxHeader.TransmitGlobalTime = DISABLE;
 80002ec:	4b47      	ldr	r3, [pc, #284]	@ (800040c <main+0x1cc>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	751a      	strb	r2, [r3, #20]
		  TxData[0] = 0x1;
 80002f2:	4b47      	ldr	r3, [pc, #284]	@ (8000410 <main+0x1d0>)
 80002f4:	2201      	movs	r2, #1
 80002f6:	701a      	strb	r2, [r3, #0]
		  TxData[1] = 0x1;
 80002f8:	4b45      	ldr	r3, [pc, #276]	@ (8000410 <main+0x1d0>)
 80002fa:	2201      	movs	r2, #1
 80002fc:	705a      	strb	r2, [r3, #1]
		  TxData[2] = 0x1;
 80002fe:	4b44      	ldr	r3, [pc, #272]	@ (8000410 <main+0x1d0>)
 8000300:	2201      	movs	r2, #1
 8000302:	709a      	strb	r2, [r3, #2]
		  TxData[3] = 0x1;
 8000304:	4b42      	ldr	r3, [pc, #264]	@ (8000410 <main+0x1d0>)
 8000306:	2201      	movs	r2, #1
 8000308:	70da      	strb	r2, [r3, #3]
		  TxData[4] = 0x1;
 800030a:	4b41      	ldr	r3, [pc, #260]	@ (8000410 <main+0x1d0>)
 800030c:	2201      	movs	r2, #1
 800030e:	711a      	strb	r2, [r3, #4]
		  TxData[5] = 0x1;
 8000310:	4b3f      	ldr	r3, [pc, #252]	@ (8000410 <main+0x1d0>)
 8000312:	2201      	movs	r2, #1
 8000314:	715a      	strb	r2, [r3, #5]
		  TxData[6] = 0x1;
 8000316:	4b3e      	ldr	r3, [pc, #248]	@ (8000410 <main+0x1d0>)
 8000318:	2201      	movs	r2, #1
 800031a:	719a      	strb	r2, [r3, #6]
		  TxData[7] = 0x1;
 800031c:	4b3c      	ldr	r3, [pc, #240]	@ (8000410 <main+0x1d0>)
 800031e:	2201      	movs	r2, #1
 8000320:	71da      	strb	r2, [r3, #7]
		  HAL_CAN_AddTxMessage(&hcan,&TxHeader,TxData,&TxMailbox);
 8000322:	4b3c      	ldr	r3, [pc, #240]	@ (8000414 <main+0x1d4>)
 8000324:	4a3a      	ldr	r2, [pc, #232]	@ (8000410 <main+0x1d0>)
 8000326:	4939      	ldr	r1, [pc, #228]	@ (800040c <main+0x1cc>)
 8000328:	4836      	ldr	r0, [pc, #216]	@ (8000404 <main+0x1c4>)
 800032a:	f000 fd72 	bl	8000e12 <HAL_CAN_AddTxMessage>
	  }

	  if(0<HAL_CAN_GetTxMailboxesFreeLevel(&hcan)){
 800032e:	4835      	ldr	r0, [pc, #212]	@ (8000404 <main+0x1c4>)
 8000330:	f000 fe3f 	bl	8000fb2 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d02d      	beq.n	8000396 <main+0x156>
		  TxHeader.StdId = 0x0202;
 800033a:	4b34      	ldr	r3, [pc, #208]	@ (800040c <main+0x1cc>)
 800033c:	f240 2202 	movw	r2, #514	@ 0x202
 8000340:	601a      	str	r2, [r3, #0]
		  TxHeader.RTR = CAN_RTR_DATA;
 8000342:	4b32      	ldr	r3, [pc, #200]	@ (800040c <main+0x1cc>)
 8000344:	2200      	movs	r2, #0
 8000346:	60da      	str	r2, [r3, #12]
		  TxHeader.IDE = CAN_ID_STD;
 8000348:	4b30      	ldr	r3, [pc, #192]	@ (800040c <main+0x1cc>)
 800034a:	2200      	movs	r2, #0
 800034c:	609a      	str	r2, [r3, #8]
		  TxHeader.DLC = 8;
 800034e:	4b2f      	ldr	r3, [pc, #188]	@ (800040c <main+0x1cc>)
 8000350:	2208      	movs	r2, #8
 8000352:	611a      	str	r2, [r3, #16]
		  TxHeader.TransmitGlobalTime = DISABLE;
 8000354:	4b2d      	ldr	r3, [pc, #180]	@ (800040c <main+0x1cc>)
 8000356:	2200      	movs	r2, #0
 8000358:	751a      	strb	r2, [r3, #20]
		  TxData[0] = 0x2;
 800035a:	4b2d      	ldr	r3, [pc, #180]	@ (8000410 <main+0x1d0>)
 800035c:	2202      	movs	r2, #2
 800035e:	701a      	strb	r2, [r3, #0]
		  TxData[1] = 0x2;
 8000360:	4b2b      	ldr	r3, [pc, #172]	@ (8000410 <main+0x1d0>)
 8000362:	2202      	movs	r2, #2
 8000364:	705a      	strb	r2, [r3, #1]
		  TxData[2] = 0x2;
 8000366:	4b2a      	ldr	r3, [pc, #168]	@ (8000410 <main+0x1d0>)
 8000368:	2202      	movs	r2, #2
 800036a:	709a      	strb	r2, [r3, #2]
		  TxData[3] = 0x2;
 800036c:	4b28      	ldr	r3, [pc, #160]	@ (8000410 <main+0x1d0>)
 800036e:	2202      	movs	r2, #2
 8000370:	70da      	strb	r2, [r3, #3]
		  TxData[4] = 0x2;
 8000372:	4b27      	ldr	r3, [pc, #156]	@ (8000410 <main+0x1d0>)
 8000374:	2202      	movs	r2, #2
 8000376:	711a      	strb	r2, [r3, #4]
		  TxData[5] = 0x2;
 8000378:	4b25      	ldr	r3, [pc, #148]	@ (8000410 <main+0x1d0>)
 800037a:	2202      	movs	r2, #2
 800037c:	715a      	strb	r2, [r3, #5]
		  TxData[6] = 0x2;
 800037e:	4b24      	ldr	r3, [pc, #144]	@ (8000410 <main+0x1d0>)
 8000380:	2202      	movs	r2, #2
 8000382:	719a      	strb	r2, [r3, #6]
		  TxData[7] = 0x2;
 8000384:	4b22      	ldr	r3, [pc, #136]	@ (8000410 <main+0x1d0>)
 8000386:	2202      	movs	r2, #2
 8000388:	71da      	strb	r2, [r3, #7]
		  HAL_CAN_AddTxMessage(&hcan,&TxHeader,TxData,&TxMailbox);
 800038a:	4b22      	ldr	r3, [pc, #136]	@ (8000414 <main+0x1d4>)
 800038c:	4a20      	ldr	r2, [pc, #128]	@ (8000410 <main+0x1d0>)
 800038e:	491f      	ldr	r1, [pc, #124]	@ (800040c <main+0x1cc>)
 8000390:	481c      	ldr	r0, [pc, #112]	@ (8000404 <main+0x1c4>)
 8000392:	f000 fd3e 	bl	8000e12 <HAL_CAN_AddTxMessage>
	  	  }

	  if(0<HAL_CAN_GetTxMailboxesFreeLevel(&hcan)){
 8000396:	481b      	ldr	r0, [pc, #108]	@ (8000404 <main+0x1c4>)
 8000398:	f000 fe0b 	bl	8000fb2 <HAL_CAN_GetTxMailboxesFreeLevel>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d091      	beq.n	80002c6 <main+0x86>
		  TxHeader.StdId = 0x0203;
 80003a2:	4b1a      	ldr	r3, [pc, #104]	@ (800040c <main+0x1cc>)
 80003a4:	f240 2203 	movw	r2, #515	@ 0x203
 80003a8:	601a      	str	r2, [r3, #0]
		  TxHeader.RTR = CAN_RTR_DATA;
 80003aa:	4b18      	ldr	r3, [pc, #96]	@ (800040c <main+0x1cc>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	60da      	str	r2, [r3, #12]
		  TxHeader.IDE = CAN_ID_STD;
 80003b0:	4b16      	ldr	r3, [pc, #88]	@ (800040c <main+0x1cc>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	609a      	str	r2, [r3, #8]
		  TxHeader.DLC = 8;
 80003b6:	4b15      	ldr	r3, [pc, #84]	@ (800040c <main+0x1cc>)
 80003b8:	2208      	movs	r2, #8
 80003ba:	611a      	str	r2, [r3, #16]
		  TxHeader.TransmitGlobalTime = DISABLE;
 80003bc:	4b13      	ldr	r3, [pc, #76]	@ (800040c <main+0x1cc>)
 80003be:	2200      	movs	r2, #0
 80003c0:	751a      	strb	r2, [r3, #20]
		  TxData[0] = 0x3;
 80003c2:	4b13      	ldr	r3, [pc, #76]	@ (8000410 <main+0x1d0>)
 80003c4:	2203      	movs	r2, #3
 80003c6:	701a      	strb	r2, [r3, #0]
		  TxData[1] = 0x3;
 80003c8:	4b11      	ldr	r3, [pc, #68]	@ (8000410 <main+0x1d0>)
 80003ca:	2203      	movs	r2, #3
 80003cc:	705a      	strb	r2, [r3, #1]
		  TxData[2] = 0x3;
 80003ce:	4b10      	ldr	r3, [pc, #64]	@ (8000410 <main+0x1d0>)
 80003d0:	2203      	movs	r2, #3
 80003d2:	709a      	strb	r2, [r3, #2]
		  TxData[3] = 0x3;
 80003d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000410 <main+0x1d0>)
 80003d6:	2203      	movs	r2, #3
 80003d8:	70da      	strb	r2, [r3, #3]
		  TxData[4] = 0x3;
 80003da:	4b0d      	ldr	r3, [pc, #52]	@ (8000410 <main+0x1d0>)
 80003dc:	2203      	movs	r2, #3
 80003de:	711a      	strb	r2, [r3, #4]
		  TxData[5] = 0x3;
 80003e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000410 <main+0x1d0>)
 80003e2:	2203      	movs	r2, #3
 80003e4:	715a      	strb	r2, [r3, #5]
		  TxData[6] = 0x3;
 80003e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000410 <main+0x1d0>)
 80003e8:	2203      	movs	r2, #3
 80003ea:	719a      	strb	r2, [r3, #6]
		  TxData[7] = 0x3;
 80003ec:	4b08      	ldr	r3, [pc, #32]	@ (8000410 <main+0x1d0>)
 80003ee:	2203      	movs	r2, #3
 80003f0:	71da      	strb	r2, [r3, #7]
		  HAL_CAN_AddTxMessage(&hcan,&TxHeader,TxData,&TxMailbox);
 80003f2:	4b08      	ldr	r3, [pc, #32]	@ (8000414 <main+0x1d4>)
 80003f4:	4a06      	ldr	r2, [pc, #24]	@ (8000410 <main+0x1d0>)
 80003f6:	4905      	ldr	r1, [pc, #20]	@ (800040c <main+0x1cc>)
 80003f8:	4802      	ldr	r0, [pc, #8]	@ (8000404 <main+0x1c4>)
 80003fa:	f000 fd0a 	bl	8000e12 <HAL_CAN_AddTxMessage>
	  if(0<HAL_CAN_GetTxMailboxesFreeLevel(&hcan)){
 80003fe:	e762      	b.n	80002c6 <main+0x86>
 8000400:	2000009c 	.word	0x2000009c
 8000404:	200000c4 	.word	0x200000c4
 8000408:	20000018 	.word	0x20000018
 800040c:	20000084 	.word	0x20000084
 8000410:	20000178 	.word	0x20000178
 8000414:	20000174 	.word	0x20000174

08000418 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b090      	sub	sp, #64	@ 0x40
 800041c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800041e:	f107 0318 	add.w	r3, r7, #24
 8000422:	2228      	movs	r2, #40	@ 0x28
 8000424:	2100      	movs	r1, #0
 8000426:	4618      	mov	r0, r3
 8000428:	f003 fbb3 	bl	8003b92 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800042c:	1d3b      	adds	r3, r7, #4
 800042e:	2200      	movs	r2, #0
 8000430:	601a      	str	r2, [r3, #0]
 8000432:	605a      	str	r2, [r3, #4]
 8000434:	609a      	str	r2, [r3, #8]
 8000436:	60da      	str	r2, [r3, #12]
 8000438:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800043a:	2302      	movs	r3, #2
 800043c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800043e:	2301      	movs	r3, #1
 8000440:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000442:	2310      	movs	r3, #16
 8000444:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000446:	2300      	movs	r3, #0
 8000448:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800044a:	f107 0318 	add.w	r3, r7, #24
 800044e:	4618      	mov	r0, r3
 8000450:	f001 fbe0 	bl	8001c14 <HAL_RCC_OscConfig>
 8000454:	4603      	mov	r3, r0
 8000456:	2b00      	cmp	r3, #0
 8000458:	d001      	beq.n	800045e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800045a:	f000 f8a3 	bl	80005a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800045e:	230f      	movs	r3, #15
 8000460:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000462:	2300      	movs	r3, #0
 8000464:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000466:	2300      	movs	r3, #0
 8000468:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800046a:	2300      	movs	r3, #0
 800046c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800046e:	2300      	movs	r3, #0
 8000470:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000472:	1d3b      	adds	r3, r7, #4
 8000474:	2100      	movs	r1, #0
 8000476:	4618      	mov	r0, r3
 8000478:	f002 fc0a 	bl	8002c90 <HAL_RCC_ClockConfig>
 800047c:	4603      	mov	r3, r0
 800047e:	2b00      	cmp	r3, #0
 8000480:	d001      	beq.n	8000486 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000482:	f000 f88f 	bl	80005a4 <Error_Handler>
  }
}
 8000486:	bf00      	nop
 8000488:	3740      	adds	r7, #64	@ 0x40
 800048a:	46bd      	mov	sp, r7
 800048c:	bd80      	pop	{r7, pc}
	...

08000490 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000494:	4b17      	ldr	r3, [pc, #92]	@ (80004f4 <MX_CAN_Init+0x64>)
 8000496:	4a18      	ldr	r2, [pc, #96]	@ (80004f8 <MX_CAN_Init+0x68>)
 8000498:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 1;
 800049a:	4b16      	ldr	r3, [pc, #88]	@ (80004f4 <MX_CAN_Init+0x64>)
 800049c:	2201      	movs	r2, #1
 800049e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80004a0:	4b14      	ldr	r3, [pc, #80]	@ (80004f4 <MX_CAN_Init+0x64>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80004a6:	4b13      	ldr	r3, [pc, #76]	@ (80004f4 <MX_CAN_Init+0x64>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 80004ac:	4b11      	ldr	r3, [pc, #68]	@ (80004f4 <MX_CAN_Init+0x64>)
 80004ae:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 80004b2:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 80004b4:	4b0f      	ldr	r3, [pc, #60]	@ (80004f4 <MX_CAN_Init+0x64>)
 80004b6:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80004ba:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80004bc:	4b0d      	ldr	r3, [pc, #52]	@ (80004f4 <MX_CAN_Init+0x64>)
 80004be:	2200      	movs	r2, #0
 80004c0:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80004c2:	4b0c      	ldr	r3, [pc, #48]	@ (80004f4 <MX_CAN_Init+0x64>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80004c8:	4b0a      	ldr	r3, [pc, #40]	@ (80004f4 <MX_CAN_Init+0x64>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80004ce:	4b09      	ldr	r3, [pc, #36]	@ (80004f4 <MX_CAN_Init+0x64>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80004d4:	4b07      	ldr	r3, [pc, #28]	@ (80004f4 <MX_CAN_Init+0x64>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80004da:	4b06      	ldr	r3, [pc, #24]	@ (80004f4 <MX_CAN_Init+0x64>)
 80004dc:	2200      	movs	r2, #0
 80004de:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80004e0:	4804      	ldr	r0, [pc, #16]	@ (80004f4 <MX_CAN_Init+0x64>)
 80004e2:	f000 fa8d 	bl	8000a00 <HAL_CAN_Init>
 80004e6:	4603      	mov	r3, r0
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d001      	beq.n	80004f0 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80004ec:	f000 f85a 	bl	80005a4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80004f0:	bf00      	nop
 80004f2:	bd80      	pop	{r7, pc}
 80004f4:	200000c4 	.word	0x200000c4
 80004f8:	40006400 	.word	0x40006400

080004fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000500:	4b14      	ldr	r3, [pc, #80]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 8000502:	4a15      	ldr	r2, [pc, #84]	@ (8000558 <MX_USART2_UART_Init+0x5c>)
 8000504:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000506:	4b13      	ldr	r3, [pc, #76]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 8000508:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800050c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800050e:	4b11      	ldr	r3, [pc, #68]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 8000510:	2200      	movs	r2, #0
 8000512:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000514:	4b0f      	ldr	r3, [pc, #60]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 8000516:	2200      	movs	r2, #0
 8000518:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800051a:	4b0e      	ldr	r3, [pc, #56]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 800051c:	2200      	movs	r2, #0
 800051e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000520:	4b0c      	ldr	r3, [pc, #48]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 8000522:	220c      	movs	r2, #12
 8000524:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000526:	4b0b      	ldr	r3, [pc, #44]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 8000528:	2200      	movs	r2, #0
 800052a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800052c:	4b09      	ldr	r3, [pc, #36]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 800052e:	2200      	movs	r2, #0
 8000530:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000532:	4b08      	ldr	r3, [pc, #32]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 8000534:	2200      	movs	r2, #0
 8000536:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000538:	4b06      	ldr	r3, [pc, #24]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 800053a:	2200      	movs	r2, #0
 800053c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800053e:	4805      	ldr	r0, [pc, #20]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 8000540:	f002 fdc6 	bl	80030d0 <HAL_UART_Init>
 8000544:	4603      	mov	r3, r0
 8000546:	2b00      	cmp	r3, #0
 8000548:	d001      	beq.n	800054e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800054a:	f000 f82b 	bl	80005a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800054e:	bf00      	nop
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	200000ec 	.word	0x200000ec
 8000558:	40004400 	.word	0x40004400

0800055c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800055c:	b480      	push	{r7}
 800055e:	b083      	sub	sp, #12
 8000560:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000562:	4b0f      	ldr	r3, [pc, #60]	@ (80005a0 <MX_GPIO_Init+0x44>)
 8000564:	695b      	ldr	r3, [r3, #20]
 8000566:	4a0e      	ldr	r2, [pc, #56]	@ (80005a0 <MX_GPIO_Init+0x44>)
 8000568:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800056c:	6153      	str	r3, [r2, #20]
 800056e:	4b0c      	ldr	r3, [pc, #48]	@ (80005a0 <MX_GPIO_Init+0x44>)
 8000570:	695b      	ldr	r3, [r3, #20]
 8000572:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000576:	607b      	str	r3, [r7, #4]
 8000578:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800057a:	4b09      	ldr	r3, [pc, #36]	@ (80005a0 <MX_GPIO_Init+0x44>)
 800057c:	695b      	ldr	r3, [r3, #20]
 800057e:	4a08      	ldr	r2, [pc, #32]	@ (80005a0 <MX_GPIO_Init+0x44>)
 8000580:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000584:	6153      	str	r3, [r2, #20]
 8000586:	4b06      	ldr	r3, [pc, #24]	@ (80005a0 <MX_GPIO_Init+0x44>)
 8000588:	695b      	ldr	r3, [r3, #20]
 800058a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800058e:	603b      	str	r3, [r7, #0]
 8000590:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000592:	bf00      	nop
 8000594:	370c      	adds	r7, #12
 8000596:	46bd      	mov	sp, r7
 8000598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop
 80005a0:	40021000 	.word	0x40021000

080005a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005a8:	b672      	cpsid	i
}
 80005aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005ac:	bf00      	nop
 80005ae:	e7fd      	b.n	80005ac <Error_Handler+0x8>

080005b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005b6:	4b0f      	ldr	r3, [pc, #60]	@ (80005f4 <HAL_MspInit+0x44>)
 80005b8:	699b      	ldr	r3, [r3, #24]
 80005ba:	4a0e      	ldr	r2, [pc, #56]	@ (80005f4 <HAL_MspInit+0x44>)
 80005bc:	f043 0301 	orr.w	r3, r3, #1
 80005c0:	6193      	str	r3, [r2, #24]
 80005c2:	4b0c      	ldr	r3, [pc, #48]	@ (80005f4 <HAL_MspInit+0x44>)
 80005c4:	699b      	ldr	r3, [r3, #24]
 80005c6:	f003 0301 	and.w	r3, r3, #1
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ce:	4b09      	ldr	r3, [pc, #36]	@ (80005f4 <HAL_MspInit+0x44>)
 80005d0:	69db      	ldr	r3, [r3, #28]
 80005d2:	4a08      	ldr	r2, [pc, #32]	@ (80005f4 <HAL_MspInit+0x44>)
 80005d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005d8:	61d3      	str	r3, [r2, #28]
 80005da:	4b06      	ldr	r3, [pc, #24]	@ (80005f4 <HAL_MspInit+0x44>)
 80005dc:	69db      	ldr	r3, [r3, #28]
 80005de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005e2:	603b      	str	r3, [r7, #0]
 80005e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005e6:	bf00      	nop
 80005e8:	370c      	adds	r7, #12
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	40021000 	.word	0x40021000

080005f8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b08a      	sub	sp, #40	@ 0x28
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000600:	f107 0314 	add.w	r3, r7, #20
 8000604:	2200      	movs	r2, #0
 8000606:	601a      	str	r2, [r3, #0]
 8000608:	605a      	str	r2, [r3, #4]
 800060a:	609a      	str	r2, [r3, #8]
 800060c:	60da      	str	r2, [r3, #12]
 800060e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a1c      	ldr	r2, [pc, #112]	@ (8000688 <HAL_CAN_MspInit+0x90>)
 8000616:	4293      	cmp	r3, r2
 8000618:	d131      	bne.n	800067e <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800061a:	4b1c      	ldr	r3, [pc, #112]	@ (800068c <HAL_CAN_MspInit+0x94>)
 800061c:	69db      	ldr	r3, [r3, #28]
 800061e:	4a1b      	ldr	r2, [pc, #108]	@ (800068c <HAL_CAN_MspInit+0x94>)
 8000620:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000624:	61d3      	str	r3, [r2, #28]
 8000626:	4b19      	ldr	r3, [pc, #100]	@ (800068c <HAL_CAN_MspInit+0x94>)
 8000628:	69db      	ldr	r3, [r3, #28]
 800062a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800062e:	613b      	str	r3, [r7, #16]
 8000630:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000632:	4b16      	ldr	r3, [pc, #88]	@ (800068c <HAL_CAN_MspInit+0x94>)
 8000634:	695b      	ldr	r3, [r3, #20]
 8000636:	4a15      	ldr	r2, [pc, #84]	@ (800068c <HAL_CAN_MspInit+0x94>)
 8000638:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800063c:	6153      	str	r3, [r2, #20]
 800063e:	4b13      	ldr	r3, [pc, #76]	@ (800068c <HAL_CAN_MspInit+0x94>)
 8000640:	695b      	ldr	r3, [r3, #20]
 8000642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000646:	60fb      	str	r3, [r7, #12]
 8000648:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800064a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800064e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000650:	2302      	movs	r3, #2
 8000652:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000654:	2300      	movs	r3, #0
 8000656:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000658:	2303      	movs	r3, #3
 800065a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800065c:	2309      	movs	r3, #9
 800065e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	4619      	mov	r1, r3
 8000666:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800066a:	f001 f961 	bl	8001930 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 800066e:	2200      	movs	r2, #0
 8000670:	2100      	movs	r1, #0
 8000672:	2014      	movs	r0, #20
 8000674:	f001 f925 	bl	80018c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8000678:	2014      	movs	r0, #20
 800067a:	f001 f93e 	bl	80018fa <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN_MspInit 1 */

  }

}
 800067e:	bf00      	nop
 8000680:	3728      	adds	r7, #40	@ 0x28
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	40006400 	.word	0x40006400
 800068c:	40021000 	.word	0x40021000

08000690 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b08a      	sub	sp, #40	@ 0x28
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
 80006a0:	605a      	str	r2, [r3, #4]
 80006a2:	609a      	str	r2, [r3, #8]
 80006a4:	60da      	str	r2, [r3, #12]
 80006a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a18      	ldr	r2, [pc, #96]	@ (8000710 <HAL_UART_MspInit+0x80>)
 80006ae:	4293      	cmp	r3, r2
 80006b0:	d129      	bne.n	8000706 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80006b2:	4b18      	ldr	r3, [pc, #96]	@ (8000714 <HAL_UART_MspInit+0x84>)
 80006b4:	69db      	ldr	r3, [r3, #28]
 80006b6:	4a17      	ldr	r2, [pc, #92]	@ (8000714 <HAL_UART_MspInit+0x84>)
 80006b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006bc:	61d3      	str	r3, [r2, #28]
 80006be:	4b15      	ldr	r3, [pc, #84]	@ (8000714 <HAL_UART_MspInit+0x84>)
 80006c0:	69db      	ldr	r3, [r3, #28]
 80006c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006c6:	613b      	str	r3, [r7, #16]
 80006c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ca:	4b12      	ldr	r3, [pc, #72]	@ (8000714 <HAL_UART_MspInit+0x84>)
 80006cc:	695b      	ldr	r3, [r3, #20]
 80006ce:	4a11      	ldr	r2, [pc, #68]	@ (8000714 <HAL_UART_MspInit+0x84>)
 80006d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006d4:	6153      	str	r3, [r2, #20]
 80006d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000714 <HAL_UART_MspInit+0x84>)
 80006d8:	695b      	ldr	r3, [r3, #20]
 80006da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006de:	60fb      	str	r3, [r7, #12]
 80006e0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80006e2:	f248 0304 	movw	r3, #32772	@ 0x8004
 80006e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006e8:	2302      	movs	r3, #2
 80006ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ec:	2300      	movs	r3, #0
 80006ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006f0:	2303      	movs	r3, #3
 80006f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80006f4:	2307      	movs	r3, #7
 80006f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006f8:	f107 0314 	add.w	r3, r7, #20
 80006fc:	4619      	mov	r1, r3
 80006fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000702:	f001 f915 	bl	8001930 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000706:	bf00      	nop
 8000708:	3728      	adds	r7, #40	@ 0x28
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40004400 	.word	0x40004400
 8000714:	40021000 	.word	0x40021000

08000718 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800071c:	bf00      	nop
 800071e:	e7fd      	b.n	800071c <NMI_Handler+0x4>

08000720 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000724:	bf00      	nop
 8000726:	e7fd      	b.n	8000724 <HardFault_Handler+0x4>

08000728 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800072c:	bf00      	nop
 800072e:	e7fd      	b.n	800072c <MemManage_Handler+0x4>

08000730 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000734:	bf00      	nop
 8000736:	e7fd      	b.n	8000734 <BusFault_Handler+0x4>

08000738 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800073c:	bf00      	nop
 800073e:	e7fd      	b.n	800073c <UsageFault_Handler+0x4>

08000740 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000744:	bf00      	nop
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr

0800074e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800074e:	b480      	push	{r7}
 8000750:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000752:	bf00      	nop
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr

0800075c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000760:	bf00      	nop
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr

0800076a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800076e:	f000 f927 	bl	80009c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
	...

08000778 <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800077c:	4802      	ldr	r0, [pc, #8]	@ (8000788 <CAN_RX0_IRQHandler+0x10>)
 800077e:	f000 fd95 	bl	80012ac <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 8000782:	bf00      	nop
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	200000c4 	.word	0x200000c4

0800078c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b086      	sub	sp, #24
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000798:	2300      	movs	r3, #0
 800079a:	617b      	str	r3, [r7, #20]
 800079c:	e00a      	b.n	80007b4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800079e:	f3af 8000 	nop.w
 80007a2:	4601      	mov	r1, r0
 80007a4:	68bb      	ldr	r3, [r7, #8]
 80007a6:	1c5a      	adds	r2, r3, #1
 80007a8:	60ba      	str	r2, [r7, #8]
 80007aa:	b2ca      	uxtb	r2, r1
 80007ac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007ae:	697b      	ldr	r3, [r7, #20]
 80007b0:	3301      	adds	r3, #1
 80007b2:	617b      	str	r3, [r7, #20]
 80007b4:	697a      	ldr	r2, [r7, #20]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	429a      	cmp	r2, r3
 80007ba:	dbf0      	blt.n	800079e <_read+0x12>
  }

  return len;
 80007bc:	687b      	ldr	r3, [r7, #4]
}
 80007be:	4618      	mov	r0, r3
 80007c0:	3718      	adds	r7, #24
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}

080007c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80007c6:	b580      	push	{r7, lr}
 80007c8:	b086      	sub	sp, #24
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	60f8      	str	r0, [r7, #12]
 80007ce:	60b9      	str	r1, [r7, #8]
 80007d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007d2:	2300      	movs	r3, #0
 80007d4:	617b      	str	r3, [r7, #20]
 80007d6:	e009      	b.n	80007ec <_write+0x26>
  {
    __io_putchar(*ptr++);
 80007d8:	68bb      	ldr	r3, [r7, #8]
 80007da:	1c5a      	adds	r2, r3, #1
 80007dc:	60ba      	str	r2, [r7, #8]
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	4618      	mov	r0, r3
 80007e2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007e6:	697b      	ldr	r3, [r7, #20]
 80007e8:	3301      	adds	r3, #1
 80007ea:	617b      	str	r3, [r7, #20]
 80007ec:	697a      	ldr	r2, [r7, #20]
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	429a      	cmp	r2, r3
 80007f2:	dbf1      	blt.n	80007d8 <_write+0x12>
  }
  return len;
 80007f4:	687b      	ldr	r3, [r7, #4]
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	3718      	adds	r7, #24
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}

080007fe <_close>:

int _close(int file)
{
 80007fe:	b480      	push	{r7}
 8000800:	b083      	sub	sp, #12
 8000802:	af00      	add	r7, sp, #0
 8000804:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000806:	f04f 33ff 	mov.w	r3, #4294967295
}
 800080a:	4618      	mov	r0, r3
 800080c:	370c      	adds	r7, #12
 800080e:	46bd      	mov	sp, r7
 8000810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000814:	4770      	bx	lr

08000816 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000816:	b480      	push	{r7}
 8000818:	b083      	sub	sp, #12
 800081a:	af00      	add	r7, sp, #0
 800081c:	6078      	str	r0, [r7, #4]
 800081e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000826:	605a      	str	r2, [r3, #4]
  return 0;
 8000828:	2300      	movs	r3, #0
}
 800082a:	4618      	mov	r0, r3
 800082c:	370c      	adds	r7, #12
 800082e:	46bd      	mov	sp, r7
 8000830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000834:	4770      	bx	lr

08000836 <_lseek>:
  (void)file;
  return 1;
}

int _lseek(int file, int ptr, int dir)
{
 8000836:	b480      	push	{r7}
 8000838:	b085      	sub	sp, #20
 800083a:	af00      	add	r7, sp, #0
 800083c:	60f8      	str	r0, [r7, #12]
 800083e:	60b9      	str	r1, [r7, #8]
 8000840:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000842:	2300      	movs	r3, #0
}
 8000844:	4618      	mov	r0, r3
 8000846:	3714      	adds	r7, #20
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr

08000850 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b086      	sub	sp, #24
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000858:	4a14      	ldr	r2, [pc, #80]	@ (80008ac <_sbrk+0x5c>)
 800085a:	4b15      	ldr	r3, [pc, #84]	@ (80008b0 <_sbrk+0x60>)
 800085c:	1ad3      	subs	r3, r2, r3
 800085e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000864:	4b13      	ldr	r3, [pc, #76]	@ (80008b4 <_sbrk+0x64>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d102      	bne.n	8000872 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800086c:	4b11      	ldr	r3, [pc, #68]	@ (80008b4 <_sbrk+0x64>)
 800086e:	4a12      	ldr	r2, [pc, #72]	@ (80008b8 <_sbrk+0x68>)
 8000870:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000872:	4b10      	ldr	r3, [pc, #64]	@ (80008b4 <_sbrk+0x64>)
 8000874:	681a      	ldr	r2, [r3, #0]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	4413      	add	r3, r2
 800087a:	693a      	ldr	r2, [r7, #16]
 800087c:	429a      	cmp	r2, r3
 800087e:	d207      	bcs.n	8000890 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000880:	f003 f9d6 	bl	8003c30 <__errno>
 8000884:	4603      	mov	r3, r0
 8000886:	220c      	movs	r2, #12
 8000888:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800088a:	f04f 33ff 	mov.w	r3, #4294967295
 800088e:	e009      	b.n	80008a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000890:	4b08      	ldr	r3, [pc, #32]	@ (80008b4 <_sbrk+0x64>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000896:	4b07      	ldr	r3, [pc, #28]	@ (80008b4 <_sbrk+0x64>)
 8000898:	681a      	ldr	r2, [r3, #0]
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	4413      	add	r3, r2
 800089e:	4a05      	ldr	r2, [pc, #20]	@ (80008b4 <_sbrk+0x64>)
 80008a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008a2:	68fb      	ldr	r3, [r7, #12]
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	3718      	adds	r7, #24
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	20003000 	.word	0x20003000
 80008b0:	00000400 	.word	0x00000400
 80008b4:	20000190 	.word	0x20000190
 80008b8:	200002e8 	.word	0x200002e8

080008bc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008c0:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <SystemInit+0x20>)
 80008c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008c6:	4a05      	ldr	r2, [pc, #20]	@ (80008dc <SystemInit+0x20>)
 80008c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008d0:	bf00      	nop
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	e000ed00 	.word	0xe000ed00

080008e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000918 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80008e4:	f7ff ffea 	bl	80008bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008e8:	480c      	ldr	r0, [pc, #48]	@ (800091c <LoopForever+0x6>)
  ldr r1, =_edata
 80008ea:	490d      	ldr	r1, [pc, #52]	@ (8000920 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000924 <LoopForever+0xe>)
  movs r3, #0
 80008ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008f0:	e002      	b.n	80008f8 <LoopCopyDataInit>

080008f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008f6:	3304      	adds	r3, #4

080008f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008fc:	d3f9      	bcc.n	80008f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008fe:	4a0a      	ldr	r2, [pc, #40]	@ (8000928 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000900:	4c0a      	ldr	r4, [pc, #40]	@ (800092c <LoopForever+0x16>)
  movs r3, #0
 8000902:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000904:	e001      	b.n	800090a <LoopFillZerobss>

08000906 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000906:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000908:	3204      	adds	r2, #4

0800090a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800090a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800090c:	d3fb      	bcc.n	8000906 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800090e:	f003 f995 	bl	8003c3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000912:	f7ff fc95 	bl	8000240 <main>

08000916 <LoopForever>:

LoopForever:
    b LoopForever
 8000916:	e7fe      	b.n	8000916 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000918:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800091c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000920:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000924:	080040cc 	.word	0x080040cc
  ldr r2, =_sbss
 8000928:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800092c:	200002e4 	.word	0x200002e4

08000930 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000930:	e7fe      	b.n	8000930 <ADC1_2_IRQHandler>
	...

08000934 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000938:	4b08      	ldr	r3, [pc, #32]	@ (800095c <HAL_Init+0x28>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a07      	ldr	r2, [pc, #28]	@ (800095c <HAL_Init+0x28>)
 800093e:	f043 0310 	orr.w	r3, r3, #16
 8000942:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000944:	2003      	movs	r0, #3
 8000946:	f000 ffb1 	bl	80018ac <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800094a:	2000      	movs	r0, #0
 800094c:	f000 f808 	bl	8000960 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000950:	f7ff fe2e 	bl	80005b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000954:	2300      	movs	r3, #0
}
 8000956:	4618      	mov	r0, r3
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40022000 	.word	0x40022000

08000960 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000968:	4b12      	ldr	r3, [pc, #72]	@ (80009b4 <HAL_InitTick+0x54>)
 800096a:	681a      	ldr	r2, [r3, #0]
 800096c:	4b12      	ldr	r3, [pc, #72]	@ (80009b8 <HAL_InitTick+0x58>)
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	4619      	mov	r1, r3
 8000972:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000976:	fbb3 f3f1 	udiv	r3, r3, r1
 800097a:	fbb2 f3f3 	udiv	r3, r2, r3
 800097e:	4618      	mov	r0, r3
 8000980:	f000 ffc9 	bl	8001916 <HAL_SYSTICK_Config>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800098a:	2301      	movs	r3, #1
 800098c:	e00e      	b.n	80009ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	2b0f      	cmp	r3, #15
 8000992:	d80a      	bhi.n	80009aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000994:	2200      	movs	r2, #0
 8000996:	6879      	ldr	r1, [r7, #4]
 8000998:	f04f 30ff 	mov.w	r0, #4294967295
 800099c:	f000 ff91 	bl	80018c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009a0:	4a06      	ldr	r2, [pc, #24]	@ (80009bc <HAL_InitTick+0x5c>)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80009a6:	2300      	movs	r3, #0
 80009a8:	e000      	b.n	80009ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009aa:	2301      	movs	r3, #1
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	3708      	adds	r7, #8
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	20000000 	.word	0x20000000
 80009b8:	20000008 	.word	0x20000008
 80009bc:	20000004 	.word	0x20000004

080009c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009c4:	4b06      	ldr	r3, [pc, #24]	@ (80009e0 <HAL_IncTick+0x20>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	461a      	mov	r2, r3
 80009ca:	4b06      	ldr	r3, [pc, #24]	@ (80009e4 <HAL_IncTick+0x24>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4413      	add	r3, r2
 80009d0:	4a04      	ldr	r2, [pc, #16]	@ (80009e4 <HAL_IncTick+0x24>)
 80009d2:	6013      	str	r3, [r2, #0]
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	20000008 	.word	0x20000008
 80009e4:	20000194 	.word	0x20000194

080009e8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  return uwTick;  
 80009ec:	4b03      	ldr	r3, [pc, #12]	@ (80009fc <HAL_GetTick+0x14>)
 80009ee:	681b      	ldr	r3, [r3, #0]
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	20000194 	.word	0x20000194

08000a00 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d101      	bne.n	8000a12 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	e0ed      	b.n	8000bee <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d102      	bne.n	8000a24 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000a1e:	6878      	ldr	r0, [r7, #4]
 8000a20:	f7ff fdea 	bl	80005f8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	681a      	ldr	r2, [r3, #0]
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	f042 0201 	orr.w	r2, r2, #1
 8000a32:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000a34:	f7ff ffd8 	bl	80009e8 <HAL_GetTick>
 8000a38:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000a3a:	e012      	b.n	8000a62 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a3c:	f7ff ffd4 	bl	80009e8 <HAL_GetTick>
 8000a40:	4602      	mov	r2, r0
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	1ad3      	subs	r3, r2, r3
 8000a46:	2b0a      	cmp	r3, #10
 8000a48:	d90b      	bls.n	8000a62 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a4e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	2205      	movs	r2, #5
 8000a5a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000a5e:	2301      	movs	r3, #1
 8000a60:	e0c5      	b.n	8000bee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	f003 0301 	and.w	r3, r3, #1
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d0e5      	beq.n	8000a3c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	681a      	ldr	r2, [r3, #0]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f022 0202 	bic.w	r2, r2, #2
 8000a7e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000a80:	f7ff ffb2 	bl	80009e8 <HAL_GetTick>
 8000a84:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000a86:	e012      	b.n	8000aae <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a88:	f7ff ffae 	bl	80009e8 <HAL_GetTick>
 8000a8c:	4602      	mov	r2, r0
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	1ad3      	subs	r3, r2, r3
 8000a92:	2b0a      	cmp	r3, #10
 8000a94:	d90b      	bls.n	8000aae <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a9a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	2205      	movs	r2, #5
 8000aa6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	e09f      	b.n	8000bee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	f003 0302 	and.w	r3, r3, #2
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d1e5      	bne.n	8000a88 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	7e1b      	ldrb	r3, [r3, #24]
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d108      	bne.n	8000ad6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000ad2:	601a      	str	r2, [r3, #0]
 8000ad4:	e007      	b.n	8000ae6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	681a      	ldr	r2, [r3, #0]
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000ae4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	7e5b      	ldrb	r3, [r3, #25]
 8000aea:	2b01      	cmp	r3, #1
 8000aec:	d108      	bne.n	8000b00 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000afc:	601a      	str	r2, [r3, #0]
 8000afe:	e007      	b.n	8000b10 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000b0e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	7e9b      	ldrb	r3, [r3, #26]
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d108      	bne.n	8000b2a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	681a      	ldr	r2, [r3, #0]
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f042 0220 	orr.w	r2, r2, #32
 8000b26:	601a      	str	r2, [r3, #0]
 8000b28:	e007      	b.n	8000b3a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f022 0220 	bic.w	r2, r2, #32
 8000b38:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	7edb      	ldrb	r3, [r3, #27]
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	d108      	bne.n	8000b54 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	681a      	ldr	r2, [r3, #0]
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	f022 0210 	bic.w	r2, r2, #16
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	e007      	b.n	8000b64 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	f042 0210 	orr.w	r2, r2, #16
 8000b62:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	7f1b      	ldrb	r3, [r3, #28]
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d108      	bne.n	8000b7e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	681a      	ldr	r2, [r3, #0]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	f042 0208 	orr.w	r2, r2, #8
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	e007      	b.n	8000b8e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	681a      	ldr	r2, [r3, #0]
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	f022 0208 	bic.w	r2, r2, #8
 8000b8c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	7f5b      	ldrb	r3, [r3, #29]
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d108      	bne.n	8000ba8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	681a      	ldr	r2, [r3, #0]
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f042 0204 	orr.w	r2, r2, #4
 8000ba4:	601a      	str	r2, [r3, #0]
 8000ba6:	e007      	b.n	8000bb8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f022 0204 	bic.w	r2, r2, #4
 8000bb6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	689a      	ldr	r2, [r3, #8]
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	431a      	orrs	r2, r3
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	691b      	ldr	r3, [r3, #16]
 8000bc6:	431a      	orrs	r2, r3
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	695b      	ldr	r3, [r3, #20]
 8000bcc:	ea42 0103 	orr.w	r1, r2, r3
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	685b      	ldr	r3, [r3, #4]
 8000bd4:	1e5a      	subs	r2, r3, #1
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	430a      	orrs	r2, r1
 8000bdc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2200      	movs	r2, #0
 8000be2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2201      	movs	r2, #1
 8000be8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000bec:	2300      	movs	r3, #0
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3710      	adds	r7, #16
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	b087      	sub	sp, #28
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
 8000bfe:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c0c:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000c0e:	7cfb      	ldrb	r3, [r7, #19]
 8000c10:	2b01      	cmp	r3, #1
 8000c12:	d003      	beq.n	8000c1c <HAL_CAN_ConfigFilter+0x26>
 8000c14:	7cfb      	ldrb	r3, [r7, #19]
 8000c16:	2b02      	cmp	r3, #2
 8000c18:	f040 80aa 	bne.w	8000d70 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000c22:	f043 0201 	orr.w	r2, r3, #1
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	695b      	ldr	r3, [r3, #20]
 8000c30:	f003 031f 	and.w	r3, r3, #31
 8000c34:	2201      	movs	r2, #1
 8000c36:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	43db      	mvns	r3, r3
 8000c46:	401a      	ands	r2, r3
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	69db      	ldr	r3, [r3, #28]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d123      	bne.n	8000c9e <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	43db      	mvns	r3, r3
 8000c60:	401a      	ands	r2, r3
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	68db      	ldr	r3, [r3, #12]
 8000c6c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000c74:	683a      	ldr	r2, [r7, #0]
 8000c76:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000c78:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	3248      	adds	r2, #72	@ 0x48
 8000c7e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	689b      	ldr	r3, [r3, #8]
 8000c86:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000c92:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000c94:	6979      	ldr	r1, [r7, #20]
 8000c96:	3348      	adds	r3, #72	@ 0x48
 8000c98:	00db      	lsls	r3, r3, #3
 8000c9a:	440b      	add	r3, r1
 8000c9c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	69db      	ldr	r3, [r3, #28]
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d122      	bne.n	8000cec <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	431a      	orrs	r2, r3
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000cc2:	683a      	ldr	r2, [r7, #0]
 8000cc4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000cc6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	3248      	adds	r2, #72	@ 0x48
 8000ccc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	689b      	ldr	r3, [r3, #8]
 8000cd4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	68db      	ldr	r3, [r3, #12]
 8000cda:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ce0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ce2:	6979      	ldr	r1, [r7, #20]
 8000ce4:	3348      	adds	r3, #72	@ 0x48
 8000ce6:	00db      	lsls	r3, r3, #3
 8000ce8:	440b      	add	r3, r1
 8000cea:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	699b      	ldr	r3, [r3, #24]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d109      	bne.n	8000d08 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	43db      	mvns	r3, r3
 8000cfe:	401a      	ands	r2, r3
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000d06:	e007      	b.n	8000d18 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	431a      	orrs	r2, r3
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	691b      	ldr	r3, [r3, #16]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d109      	bne.n	8000d34 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	43db      	mvns	r3, r3
 8000d2a:	401a      	ands	r2, r3
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000d32:	e007      	b.n	8000d44 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	431a      	orrs	r2, r3
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	6a1b      	ldr	r3, [r3, #32]
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d107      	bne.n	8000d5c <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	431a      	orrs	r2, r3
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000d62:	f023 0201 	bic.w	r2, r3, #1
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	e006      	b.n	8000d7e <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d74:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000d7c:	2301      	movs	r3, #1
  }
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	371c      	adds	r7, #28
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr

08000d8a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b084      	sub	sp, #16
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d12e      	bne.n	8000dfc <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2202      	movs	r2, #2
 8000da2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f022 0201 	bic.w	r2, r2, #1
 8000db4:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000db6:	f7ff fe17 	bl	80009e8 <HAL_GetTick>
 8000dba:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000dbc:	e012      	b.n	8000de4 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000dbe:	f7ff fe13 	bl	80009e8 <HAL_GetTick>
 8000dc2:	4602      	mov	r2, r0
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	1ad3      	subs	r3, r2, r3
 8000dc8:	2b0a      	cmp	r3, #10
 8000dca:	d90b      	bls.n	8000de4 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dd0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2205      	movs	r2, #5
 8000ddc:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000de0:	2301      	movs	r3, #1
 8000de2:	e012      	b.n	8000e0a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d1e5      	bne.n	8000dbe <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	2200      	movs	r2, #0
 8000df6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	e006      	b.n	8000e0a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e00:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000e08:	2301      	movs	r3, #1
  }
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3710      	adds	r7, #16
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000e12:	b480      	push	{r7}
 8000e14:	b089      	sub	sp, #36	@ 0x24
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	60f8      	str	r0, [r7, #12]
 8000e1a:	60b9      	str	r1, [r7, #8]
 8000e1c:	607a      	str	r2, [r7, #4]
 8000e1e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e26:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	689b      	ldr	r3, [r3, #8]
 8000e2e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000e30:	7ffb      	ldrb	r3, [r7, #31]
 8000e32:	2b01      	cmp	r3, #1
 8000e34:	d003      	beq.n	8000e3e <HAL_CAN_AddTxMessage+0x2c>
 8000e36:	7ffb      	ldrb	r3, [r7, #31]
 8000e38:	2b02      	cmp	r3, #2
 8000e3a:	f040 80ad 	bne.w	8000f98 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000e3e:	69bb      	ldr	r3, [r7, #24]
 8000e40:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d10a      	bne.n	8000e5e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000e48:	69bb      	ldr	r3, [r7, #24]
 8000e4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d105      	bne.n	8000e5e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000e52:	69bb      	ldr	r3, [r7, #24]
 8000e54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	f000 8095 	beq.w	8000f88 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000e5e:	69bb      	ldr	r3, [r7, #24]
 8000e60:	0e1b      	lsrs	r3, r3, #24
 8000e62:	f003 0303 	and.w	r3, r3, #3
 8000e66:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000e68:	2201      	movs	r2, #1
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	409a      	lsls	r2, r3
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000e72:	68bb      	ldr	r3, [r7, #8]
 8000e74:	689b      	ldr	r3, [r3, #8]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d10d      	bne.n	8000e96 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000e7a:	68bb      	ldr	r3, [r7, #8]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000e84:	68f9      	ldr	r1, [r7, #12]
 8000e86:	6809      	ldr	r1, [r1, #0]
 8000e88:	431a      	orrs	r2, r3
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	3318      	adds	r3, #24
 8000e8e:	011b      	lsls	r3, r3, #4
 8000e90:	440b      	add	r3, r1
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	e00f      	b.n	8000eb6 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000ea0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000ea2:	68bb      	ldr	r3, [r7, #8]
 8000ea4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000ea6:	68f9      	ldr	r1, [r7, #12]
 8000ea8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000eaa:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	3318      	adds	r3, #24
 8000eb0:	011b      	lsls	r3, r3, #4
 8000eb2:	440b      	add	r3, r1
 8000eb4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	6819      	ldr	r1, [r3, #0]
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	691a      	ldr	r2, [r3, #16]
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	3318      	adds	r3, #24
 8000ec2:	011b      	lsls	r3, r3, #4
 8000ec4:	440b      	add	r3, r1
 8000ec6:	3304      	adds	r3, #4
 8000ec8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	7d1b      	ldrb	r3, [r3, #20]
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d111      	bne.n	8000ef6 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	681a      	ldr	r2, [r3, #0]
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	3318      	adds	r3, #24
 8000eda:	011b      	lsls	r3, r3, #4
 8000edc:	4413      	add	r3, r2
 8000ede:	3304      	adds	r3, #4
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	68fa      	ldr	r2, [r7, #12]
 8000ee4:	6811      	ldr	r1, [r2, #0]
 8000ee6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	3318      	adds	r3, #24
 8000eee:	011b      	lsls	r3, r3, #4
 8000ef0:	440b      	add	r3, r1
 8000ef2:	3304      	adds	r3, #4
 8000ef4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	3307      	adds	r3, #7
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	061a      	lsls	r2, r3, #24
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	3306      	adds	r3, #6
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	041b      	lsls	r3, r3, #16
 8000f06:	431a      	orrs	r2, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	3305      	adds	r3, #5
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	021b      	lsls	r3, r3, #8
 8000f10:	4313      	orrs	r3, r2
 8000f12:	687a      	ldr	r2, [r7, #4]
 8000f14:	3204      	adds	r2, #4
 8000f16:	7812      	ldrb	r2, [r2, #0]
 8000f18:	4610      	mov	r0, r2
 8000f1a:	68fa      	ldr	r2, [r7, #12]
 8000f1c:	6811      	ldr	r1, [r2, #0]
 8000f1e:	ea43 0200 	orr.w	r2, r3, r0
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	011b      	lsls	r3, r3, #4
 8000f26:	440b      	add	r3, r1
 8000f28:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8000f2c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	3303      	adds	r3, #3
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	061a      	lsls	r2, r3, #24
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	3302      	adds	r3, #2
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	041b      	lsls	r3, r3, #16
 8000f3e:	431a      	orrs	r2, r3
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	3301      	adds	r3, #1
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	021b      	lsls	r3, r3, #8
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	687a      	ldr	r2, [r7, #4]
 8000f4c:	7812      	ldrb	r2, [r2, #0]
 8000f4e:	4610      	mov	r0, r2
 8000f50:	68fa      	ldr	r2, [r7, #12]
 8000f52:	6811      	ldr	r1, [r2, #0]
 8000f54:	ea43 0200 	orr.w	r2, r3, r0
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	011b      	lsls	r3, r3, #4
 8000f5c:	440b      	add	r3, r1
 8000f5e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8000f62:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	3318      	adds	r3, #24
 8000f6c:	011b      	lsls	r3, r3, #4
 8000f6e:	4413      	add	r3, r2
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	68fa      	ldr	r2, [r7, #12]
 8000f74:	6811      	ldr	r1, [r2, #0]
 8000f76:	f043 0201 	orr.w	r2, r3, #1
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	3318      	adds	r3, #24
 8000f7e:	011b      	lsls	r3, r3, #4
 8000f80:	440b      	add	r3, r1
 8000f82:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000f84:	2300      	movs	r3, #0
 8000f86:	e00e      	b.n	8000fa6 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f8c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8000f94:	2301      	movs	r3, #1
 8000f96:	e006      	b.n	8000fa6 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f9c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000fa4:	2301      	movs	r3, #1
  }
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3724      	adds	r7, #36	@ 0x24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr

08000fb2 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	b085      	sub	sp, #20
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000fc4:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8000fc6:	7afb      	ldrb	r3, [r7, #11]
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	d002      	beq.n	8000fd2 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8000fcc:	7afb      	ldrb	r3, [r7, #11]
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d11d      	bne.n	800100e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	689b      	ldr	r3, [r3, #8]
 8000fd8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d002      	beq.n	8000fe6 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d002      	beq.n	8000ffa <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001004:	2b00      	cmp	r3, #0
 8001006:	d002      	beq.n	800100e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	3301      	adds	r3, #1
 800100c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800100e:	68fb      	ldr	r3, [r7, #12]
}
 8001010:	4618      	mov	r0, r3
 8001012:	3714      	adds	r7, #20
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr

0800101c <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800101c:	b480      	push	{r7}
 800101e:	b087      	sub	sp, #28
 8001020:	af00      	add	r7, sp, #0
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	60b9      	str	r1, [r7, #8]
 8001026:	607a      	str	r2, [r7, #4]
 8001028:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001030:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001032:	7dfb      	ldrb	r3, [r7, #23]
 8001034:	2b01      	cmp	r3, #1
 8001036:	d003      	beq.n	8001040 <HAL_CAN_GetRxMessage+0x24>
 8001038:	7dfb      	ldrb	r3, [r7, #23]
 800103a:	2b02      	cmp	r3, #2
 800103c:	f040 8103 	bne.w	8001246 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d10e      	bne.n	8001064 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	68db      	ldr	r3, [r3, #12]
 800104c:	f003 0303 	and.w	r3, r3, #3
 8001050:	2b00      	cmp	r3, #0
 8001052:	d116      	bne.n	8001082 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001058:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001060:	2301      	movs	r3, #1
 8001062:	e0f7      	b.n	8001254 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	691b      	ldr	r3, [r3, #16]
 800106a:	f003 0303 	and.w	r3, r3, #3
 800106e:	2b00      	cmp	r3, #0
 8001070:	d107      	bne.n	8001082 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001076:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e0e8      	b.n	8001254 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	331b      	adds	r3, #27
 800108a:	011b      	lsls	r3, r3, #4
 800108c:	4413      	add	r3, r2
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 0204 	and.w	r2, r3, #4
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d10c      	bne.n	80010ba <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	331b      	adds	r3, #27
 80010a8:	011b      	lsls	r3, r3, #4
 80010aa:	4413      	add	r3, r2
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	0d5b      	lsrs	r3, r3, #21
 80010b0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	e00b      	b.n	80010d2 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	68bb      	ldr	r3, [r7, #8]
 80010c0:	331b      	adds	r3, #27
 80010c2:	011b      	lsls	r3, r3, #4
 80010c4:	4413      	add	r3, r2
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	08db      	lsrs	r3, r3, #3
 80010ca:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	331b      	adds	r3, #27
 80010da:	011b      	lsls	r3, r3, #4
 80010dc:	4413      	add	r3, r2
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f003 0202 	and.w	r2, r3, #2
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	331b      	adds	r3, #27
 80010f0:	011b      	lsls	r3, r3, #4
 80010f2:	4413      	add	r3, r2
 80010f4:	3304      	adds	r3, #4
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f003 0308 	and.w	r3, r3, #8
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d003      	beq.n	8001108 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2208      	movs	r2, #8
 8001104:	611a      	str	r2, [r3, #16]
 8001106:	e00b      	b.n	8001120 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	331b      	adds	r3, #27
 8001110:	011b      	lsls	r3, r3, #4
 8001112:	4413      	add	r3, r2
 8001114:	3304      	adds	r3, #4
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 020f 	and.w	r2, r3, #15
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	331b      	adds	r3, #27
 8001128:	011b      	lsls	r3, r3, #4
 800112a:	4413      	add	r3, r2
 800112c:	3304      	adds	r3, #4
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	0a1b      	lsrs	r3, r3, #8
 8001132:	b2da      	uxtb	r2, r3
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	331b      	adds	r3, #27
 8001140:	011b      	lsls	r3, r3, #4
 8001142:	4413      	add	r3, r2
 8001144:	3304      	adds	r3, #4
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	0c1b      	lsrs	r3, r3, #16
 800114a:	b29a      	uxth	r2, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	011b      	lsls	r3, r3, #4
 8001158:	4413      	add	r3, r2
 800115a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	b2da      	uxtb	r2, r3
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	011b      	lsls	r3, r3, #4
 800116e:	4413      	add	r3, r2
 8001170:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	0a1a      	lsrs	r2, r3, #8
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	3301      	adds	r3, #1
 800117c:	b2d2      	uxtb	r2, r2
 800117e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	011b      	lsls	r3, r3, #4
 8001188:	4413      	add	r3, r2
 800118a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	0c1a      	lsrs	r2, r3, #16
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	3302      	adds	r3, #2
 8001196:	b2d2      	uxtb	r2, r2
 8001198:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	011b      	lsls	r3, r3, #4
 80011a2:	4413      	add	r3, r2
 80011a4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	0e1a      	lsrs	r2, r3, #24
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	3303      	adds	r3, #3
 80011b0:	b2d2      	uxtb	r2, r2
 80011b2:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	011b      	lsls	r3, r3, #4
 80011bc:	4413      	add	r3, r2
 80011be:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	3304      	adds	r3, #4
 80011c8:	b2d2      	uxtb	r2, r2
 80011ca:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	011b      	lsls	r3, r3, #4
 80011d4:	4413      	add	r3, r2
 80011d6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	0a1a      	lsrs	r2, r3, #8
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	3305      	adds	r3, #5
 80011e2:	b2d2      	uxtb	r2, r2
 80011e4:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	011b      	lsls	r3, r3, #4
 80011ee:	4413      	add	r3, r2
 80011f0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	0c1a      	lsrs	r2, r3, #16
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	3306      	adds	r3, #6
 80011fc:	b2d2      	uxtb	r2, r2
 80011fe:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	011b      	lsls	r3, r3, #4
 8001208:	4413      	add	r3, r2
 800120a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	0e1a      	lsrs	r2, r3, #24
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	3307      	adds	r3, #7
 8001216:	b2d2      	uxtb	r2, r2
 8001218:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d108      	bne.n	8001232 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	68da      	ldr	r2, [r3, #12]
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f042 0220 	orr.w	r2, r2, #32
 800122e:	60da      	str	r2, [r3, #12]
 8001230:	e007      	b.n	8001242 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	691a      	ldr	r2, [r3, #16]
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f042 0220 	orr.w	r2, r2, #32
 8001240:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001242:	2300      	movs	r3, #0
 8001244:	e006      	b.n	8001254 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800124a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
  }
}
 8001254:	4618      	mov	r0, r3
 8001256:	371c      	adds	r7, #28
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr

08001260 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001260:	b480      	push	{r7}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001270:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	2b01      	cmp	r3, #1
 8001276:	d002      	beq.n	800127e <HAL_CAN_ActivateNotification+0x1e>
 8001278:	7bfb      	ldrb	r3, [r7, #15]
 800127a:	2b02      	cmp	r3, #2
 800127c:	d109      	bne.n	8001292 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	6959      	ldr	r1, [r3, #20]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	683a      	ldr	r2, [r7, #0]
 800128a:	430a      	orrs	r2, r1
 800128c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800128e:	2300      	movs	r3, #0
 8001290:	e006      	b.n	80012a0 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001296:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
  }
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3714      	adds	r7, #20
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08a      	sub	sp, #40	@ 0x28
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80012b4:	2300      	movs	r3, #0
 80012b6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	695b      	ldr	r3, [r3, #20]
 80012be:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	68db      	ldr	r3, [r3, #12]
 80012d6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	691b      	ldr	r3, [r3, #16]
 80012de:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	699b      	ldr	r3, [r3, #24]
 80012e6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80012e8:	6a3b      	ldr	r3, [r7, #32]
 80012ea:	f003 0301 	and.w	r3, r3, #1
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d07c      	beq.n	80013ec <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80012f2:	69bb      	ldr	r3, [r7, #24]
 80012f4:	f003 0301 	and.w	r3, r3, #1
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d023      	beq.n	8001344 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2201      	movs	r2, #1
 8001302:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	2b00      	cmp	r3, #0
 800130c:	d003      	beq.n	8001316 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f000 f983 	bl	800161a <HAL_CAN_TxMailbox0CompleteCallback>
 8001314:	e016      	b.n	8001344 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001316:	69bb      	ldr	r3, [r7, #24]
 8001318:	f003 0304 	and.w	r3, r3, #4
 800131c:	2b00      	cmp	r3, #0
 800131e:	d004      	beq.n	800132a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001322:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001326:	627b      	str	r3, [r7, #36]	@ 0x24
 8001328:	e00c      	b.n	8001344 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	f003 0308 	and.w	r3, r3, #8
 8001330:	2b00      	cmp	r3, #0
 8001332:	d004      	beq.n	800133e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001336:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800133a:	627b      	str	r3, [r7, #36]	@ 0x24
 800133c:	e002      	b.n	8001344 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f000 f989 	bl	8001656 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800134a:	2b00      	cmp	r3, #0
 800134c:	d024      	beq.n	8001398 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001356:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800135e:	2b00      	cmp	r3, #0
 8001360:	d003      	beq.n	800136a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f000 f963 	bl	800162e <HAL_CAN_TxMailbox1CompleteCallback>
 8001368:	e016      	b.n	8001398 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001370:	2b00      	cmp	r3, #0
 8001372:	d004      	beq.n	800137e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001376:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800137a:	627b      	str	r3, [r7, #36]	@ 0x24
 800137c:	e00c      	b.n	8001398 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800137e:	69bb      	ldr	r3, [r7, #24]
 8001380:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001384:	2b00      	cmp	r3, #0
 8001386:	d004      	beq.n	8001392 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800138a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800138e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001390:	e002      	b.n	8001398 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f000 f969 	bl	800166a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d024      	beq.n	80013ec <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80013aa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d003      	beq.n	80013be <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f000 f943 	bl	8001642 <HAL_CAN_TxMailbox2CompleteCallback>
 80013bc:	e016      	b.n	80013ec <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d004      	beq.n	80013d2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80013c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80013ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80013d0:	e00c      	b.n	80013ec <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d004      	beq.n	80013e6 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80013dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80013e4:	e002      	b.n	80013ec <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80013e6:	6878      	ldr	r0, [r7, #4]
 80013e8:	f000 f949 	bl	800167e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80013ec:	6a3b      	ldr	r3, [r7, #32]
 80013ee:	f003 0308 	and.w	r3, r3, #8
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d00c      	beq.n	8001410 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	f003 0310 	and.w	r3, r3, #16
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d007      	beq.n	8001410 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001402:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001406:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2210      	movs	r2, #16
 800140e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001410:	6a3b      	ldr	r3, [r7, #32]
 8001412:	f003 0304 	and.w	r3, r3, #4
 8001416:	2b00      	cmp	r3, #0
 8001418:	d00b      	beq.n	8001432 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	f003 0308 	and.w	r3, r3, #8
 8001420:	2b00      	cmp	r3, #0
 8001422:	d006      	beq.n	8001432 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	2208      	movs	r2, #8
 800142a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f000 f930 	bl	8001692 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001432:	6a3b      	ldr	r3, [r7, #32]
 8001434:	f003 0302 	and.w	r3, r3, #2
 8001438:	2b00      	cmp	r3, #0
 800143a:	d009      	beq.n	8001450 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	68db      	ldr	r3, [r3, #12]
 8001442:	f003 0303 	and.w	r3, r3, #3
 8001446:	2b00      	cmp	r3, #0
 8001448:	d002      	beq.n	8001450 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7fe febc 	bl	80001c8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001450:	6a3b      	ldr	r3, [r7, #32]
 8001452:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001456:	2b00      	cmp	r3, #0
 8001458:	d00c      	beq.n	8001474 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	f003 0310 	and.w	r3, r3, #16
 8001460:	2b00      	cmp	r3, #0
 8001462:	d007      	beq.n	8001474 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001466:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800146a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	2210      	movs	r2, #16
 8001472:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001474:	6a3b      	ldr	r3, [r7, #32]
 8001476:	f003 0320 	and.w	r3, r3, #32
 800147a:	2b00      	cmp	r3, #0
 800147c:	d00b      	beq.n	8001496 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	f003 0308 	and.w	r3, r3, #8
 8001484:	2b00      	cmp	r3, #0
 8001486:	d006      	beq.n	8001496 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2208      	movs	r2, #8
 800148e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f000 f912 	bl	80016ba <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001496:	6a3b      	ldr	r3, [r7, #32]
 8001498:	f003 0310 	and.w	r3, r3, #16
 800149c:	2b00      	cmp	r3, #0
 800149e:	d009      	beq.n	80014b4 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	691b      	ldr	r3, [r3, #16]
 80014a6:	f003 0303 	and.w	r3, r3, #3
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d002      	beq.n	80014b4 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f000 f8f9 	bl	80016a6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80014b4:	6a3b      	ldr	r3, [r7, #32]
 80014b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d00b      	beq.n	80014d6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80014be:	69fb      	ldr	r3, [r7, #28]
 80014c0:	f003 0310 	and.w	r3, r3, #16
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d006      	beq.n	80014d6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	2210      	movs	r2, #16
 80014ce:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f000 f8fc 	bl	80016ce <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80014d6:	6a3b      	ldr	r3, [r7, #32]
 80014d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d00b      	beq.n	80014f8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80014e0:	69fb      	ldr	r3, [r7, #28]
 80014e2:	f003 0308 	and.w	r3, r3, #8
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d006      	beq.n	80014f8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2208      	movs	r2, #8
 80014f0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f000 f8f5 	bl	80016e2 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80014f8:	6a3b      	ldr	r3, [r7, #32]
 80014fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d07b      	beq.n	80015fa <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	f003 0304 	and.w	r3, r3, #4
 8001508:	2b00      	cmp	r3, #0
 800150a:	d072      	beq.n	80015f2 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800150c:	6a3b      	ldr	r3, [r7, #32]
 800150e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001512:	2b00      	cmp	r3, #0
 8001514:	d008      	beq.n	8001528 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800151c:	2b00      	cmp	r3, #0
 800151e:	d003      	beq.n	8001528 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001522:	f043 0301 	orr.w	r3, r3, #1
 8001526:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001528:	6a3b      	ldr	r3, [r7, #32]
 800152a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800152e:	2b00      	cmp	r3, #0
 8001530:	d008      	beq.n	8001544 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001538:	2b00      	cmp	r3, #0
 800153a:	d003      	beq.n	8001544 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800153c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800153e:	f043 0302 	orr.w	r3, r3, #2
 8001542:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001544:	6a3b      	ldr	r3, [r7, #32]
 8001546:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800154a:	2b00      	cmp	r3, #0
 800154c:	d008      	beq.n	8001560 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001554:	2b00      	cmp	r3, #0
 8001556:	d003      	beq.n	8001560 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800155a:	f043 0304 	orr.w	r3, r3, #4
 800155e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001560:	6a3b      	ldr	r3, [r7, #32]
 8001562:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001566:	2b00      	cmp	r3, #0
 8001568:	d043      	beq.n	80015f2 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001570:	2b00      	cmp	r3, #0
 8001572:	d03e      	beq.n	80015f2 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800157a:	2b60      	cmp	r3, #96	@ 0x60
 800157c:	d02b      	beq.n	80015d6 <HAL_CAN_IRQHandler+0x32a>
 800157e:	2b60      	cmp	r3, #96	@ 0x60
 8001580:	d82e      	bhi.n	80015e0 <HAL_CAN_IRQHandler+0x334>
 8001582:	2b50      	cmp	r3, #80	@ 0x50
 8001584:	d022      	beq.n	80015cc <HAL_CAN_IRQHandler+0x320>
 8001586:	2b50      	cmp	r3, #80	@ 0x50
 8001588:	d82a      	bhi.n	80015e0 <HAL_CAN_IRQHandler+0x334>
 800158a:	2b40      	cmp	r3, #64	@ 0x40
 800158c:	d019      	beq.n	80015c2 <HAL_CAN_IRQHandler+0x316>
 800158e:	2b40      	cmp	r3, #64	@ 0x40
 8001590:	d826      	bhi.n	80015e0 <HAL_CAN_IRQHandler+0x334>
 8001592:	2b30      	cmp	r3, #48	@ 0x30
 8001594:	d010      	beq.n	80015b8 <HAL_CAN_IRQHandler+0x30c>
 8001596:	2b30      	cmp	r3, #48	@ 0x30
 8001598:	d822      	bhi.n	80015e0 <HAL_CAN_IRQHandler+0x334>
 800159a:	2b10      	cmp	r3, #16
 800159c:	d002      	beq.n	80015a4 <HAL_CAN_IRQHandler+0x2f8>
 800159e:	2b20      	cmp	r3, #32
 80015a0:	d005      	beq.n	80015ae <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80015a2:	e01d      	b.n	80015e0 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80015a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a6:	f043 0308 	orr.w	r3, r3, #8
 80015aa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015ac:	e019      	b.n	80015e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80015ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015b0:	f043 0310 	orr.w	r3, r3, #16
 80015b4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015b6:	e014      	b.n	80015e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80015b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ba:	f043 0320 	orr.w	r3, r3, #32
 80015be:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015c0:	e00f      	b.n	80015e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80015c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80015c8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015ca:	e00a      	b.n	80015e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80015cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015d2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015d4:	e005      	b.n	80015e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80015d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015dc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015de:	e000      	b.n	80015e2 <HAL_CAN_IRQHandler+0x336>
            break;
 80015e0:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	699a      	ldr	r2, [r3, #24]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80015f0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	2204      	movs	r2, #4
 80015f8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80015fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d008      	beq.n	8001612 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001606:	431a      	orrs	r2, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f000 f872 	bl	80016f6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001612:	bf00      	nop
 8001614:	3728      	adds	r7, #40	@ 0x28
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800161a:	b480      	push	{r7}
 800161c:	b083      	sub	sp, #12
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr

0800162e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800162e:	b480      	push	{r7}
 8001630:	b083      	sub	sp, #12
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001636:	bf00      	nop
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr

08001642 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001642:	b480      	push	{r7}
 8001644:	b083      	sub	sp, #12
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800164a:	bf00      	nop
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr

08001656 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001656:	b480      	push	{r7}
 8001658:	b083      	sub	sp, #12
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800166a:	b480      	push	{r7}
 800166c:	b083      	sub	sp, #12
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001672:	bf00      	nop
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr

0800167e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800167e:	b480      	push	{r7}
 8001680:	b083      	sub	sp, #12
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001686:	bf00      	nop
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001692:	b480      	push	{r7}
 8001694:	b083      	sub	sp, #12
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800169a:	bf00      	nop
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80016a6:	b480      	push	{r7}
 80016a8:	b083      	sub	sp, #12
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80016ae:	bf00      	nop
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr

080016ba <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80016ba:	b480      	push	{r7}
 80016bc:	b083      	sub	sp, #12
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80016c2:	bf00      	nop
 80016c4:	370c      	adds	r7, #12
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr

080016ce <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80016ce:	b480      	push	{r7}
 80016d0:	b083      	sub	sp, #12
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80016d6:	bf00      	nop
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr

080016e2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80016e2:	b480      	push	{r7}
 80016e4:	b083      	sub	sp, #12
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80016ea:	bf00      	nop
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80016f6:	b480      	push	{r7}
 80016f8:	b083      	sub	sp, #12
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
	...

0800170c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f003 0307 	and.w	r3, r3, #7
 800171a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800171c:	4b0c      	ldr	r3, [pc, #48]	@ (8001750 <__NVIC_SetPriorityGrouping+0x44>)
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001722:	68ba      	ldr	r2, [r7, #8]
 8001724:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001728:	4013      	ands	r3, r2
 800172a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001734:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001738:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800173c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800173e:	4a04      	ldr	r2, [pc, #16]	@ (8001750 <__NVIC_SetPriorityGrouping+0x44>)
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	60d3      	str	r3, [r2, #12]
}
 8001744:	bf00      	nop
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	e000ed00 	.word	0xe000ed00

08001754 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001758:	4b04      	ldr	r3, [pc, #16]	@ (800176c <__NVIC_GetPriorityGrouping+0x18>)
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	0a1b      	lsrs	r3, r3, #8
 800175e:	f003 0307 	and.w	r3, r3, #7
}
 8001762:	4618      	mov	r0, r3
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800177a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177e:	2b00      	cmp	r3, #0
 8001780:	db0b      	blt.n	800179a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001782:	79fb      	ldrb	r3, [r7, #7]
 8001784:	f003 021f 	and.w	r2, r3, #31
 8001788:	4907      	ldr	r1, [pc, #28]	@ (80017a8 <__NVIC_EnableIRQ+0x38>)
 800178a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178e:	095b      	lsrs	r3, r3, #5
 8001790:	2001      	movs	r0, #1
 8001792:	fa00 f202 	lsl.w	r2, r0, r2
 8001796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	e000e100 	.word	0xe000e100

080017ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	4603      	mov	r3, r0
 80017b4:	6039      	str	r1, [r7, #0]
 80017b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	db0a      	blt.n	80017d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	b2da      	uxtb	r2, r3
 80017c4:	490c      	ldr	r1, [pc, #48]	@ (80017f8 <__NVIC_SetPriority+0x4c>)
 80017c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ca:	0112      	lsls	r2, r2, #4
 80017cc:	b2d2      	uxtb	r2, r2
 80017ce:	440b      	add	r3, r1
 80017d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017d4:	e00a      	b.n	80017ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	b2da      	uxtb	r2, r3
 80017da:	4908      	ldr	r1, [pc, #32]	@ (80017fc <__NVIC_SetPriority+0x50>)
 80017dc:	79fb      	ldrb	r3, [r7, #7]
 80017de:	f003 030f 	and.w	r3, r3, #15
 80017e2:	3b04      	subs	r3, #4
 80017e4:	0112      	lsls	r2, r2, #4
 80017e6:	b2d2      	uxtb	r2, r2
 80017e8:	440b      	add	r3, r1
 80017ea:	761a      	strb	r2, [r3, #24]
}
 80017ec:	bf00      	nop
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	e000e100 	.word	0xe000e100
 80017fc:	e000ed00 	.word	0xe000ed00

08001800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001800:	b480      	push	{r7}
 8001802:	b089      	sub	sp, #36	@ 0x24
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	f1c3 0307 	rsb	r3, r3, #7
 800181a:	2b04      	cmp	r3, #4
 800181c:	bf28      	it	cs
 800181e:	2304      	movcs	r3, #4
 8001820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	3304      	adds	r3, #4
 8001826:	2b06      	cmp	r3, #6
 8001828:	d902      	bls.n	8001830 <NVIC_EncodePriority+0x30>
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	3b03      	subs	r3, #3
 800182e:	e000      	b.n	8001832 <NVIC_EncodePriority+0x32>
 8001830:	2300      	movs	r3, #0
 8001832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001834:	f04f 32ff 	mov.w	r2, #4294967295
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	fa02 f303 	lsl.w	r3, r2, r3
 800183e:	43da      	mvns	r2, r3
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	401a      	ands	r2, r3
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001848:	f04f 31ff 	mov.w	r1, #4294967295
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	fa01 f303 	lsl.w	r3, r1, r3
 8001852:	43d9      	mvns	r1, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001858:	4313      	orrs	r3, r2
         );
}
 800185a:	4618      	mov	r0, r3
 800185c:	3724      	adds	r7, #36	@ 0x24
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
	...

08001868 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	3b01      	subs	r3, #1
 8001874:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001878:	d301      	bcc.n	800187e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800187a:	2301      	movs	r3, #1
 800187c:	e00f      	b.n	800189e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800187e:	4a0a      	ldr	r2, [pc, #40]	@ (80018a8 <SysTick_Config+0x40>)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	3b01      	subs	r3, #1
 8001884:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001886:	210f      	movs	r1, #15
 8001888:	f04f 30ff 	mov.w	r0, #4294967295
 800188c:	f7ff ff8e 	bl	80017ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001890:	4b05      	ldr	r3, [pc, #20]	@ (80018a8 <SysTick_Config+0x40>)
 8001892:	2200      	movs	r2, #0
 8001894:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001896:	4b04      	ldr	r3, [pc, #16]	@ (80018a8 <SysTick_Config+0x40>)
 8001898:	2207      	movs	r2, #7
 800189a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	e000e010 	.word	0xe000e010

080018ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018b4:	6878      	ldr	r0, [r7, #4]
 80018b6:	f7ff ff29 	bl	800170c <__NVIC_SetPriorityGrouping>
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b086      	sub	sp, #24
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	4603      	mov	r3, r0
 80018ca:	60b9      	str	r1, [r7, #8]
 80018cc:	607a      	str	r2, [r7, #4]
 80018ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018d0:	2300      	movs	r3, #0
 80018d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018d4:	f7ff ff3e 	bl	8001754 <__NVIC_GetPriorityGrouping>
 80018d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018da:	687a      	ldr	r2, [r7, #4]
 80018dc:	68b9      	ldr	r1, [r7, #8]
 80018de:	6978      	ldr	r0, [r7, #20]
 80018e0:	f7ff ff8e 	bl	8001800 <NVIC_EncodePriority>
 80018e4:	4602      	mov	r2, r0
 80018e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018ea:	4611      	mov	r1, r2
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff ff5d 	bl	80017ac <__NVIC_SetPriority>
}
 80018f2:	bf00      	nop
 80018f4:	3718      	adds	r7, #24
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b082      	sub	sp, #8
 80018fe:	af00      	add	r7, sp, #0
 8001900:	4603      	mov	r3, r0
 8001902:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff ff31 	bl	8001770 <__NVIC_EnableIRQ>
}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}

08001916 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001916:	b580      	push	{r7, lr}
 8001918:	b082      	sub	sp, #8
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f7ff ffa2 	bl	8001868 <SysTick_Config>
 8001924:	4603      	mov	r3, r0
}
 8001926:	4618      	mov	r0, r3
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
	...

08001930 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001930:	b480      	push	{r7}
 8001932:	b087      	sub	sp, #28
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800193a:	2300      	movs	r3, #0
 800193c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800193e:	e14e      	b.n	8001bde <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	2101      	movs	r1, #1
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	fa01 f303 	lsl.w	r3, r1, r3
 800194c:	4013      	ands	r3, r2
 800194e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2b00      	cmp	r3, #0
 8001954:	f000 8140 	beq.w	8001bd8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f003 0303 	and.w	r3, r3, #3
 8001960:	2b01      	cmp	r3, #1
 8001962:	d005      	beq.n	8001970 <HAL_GPIO_Init+0x40>
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 0303 	and.w	r3, r3, #3
 800196c:	2b02      	cmp	r3, #2
 800196e:	d130      	bne.n	80019d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	2203      	movs	r2, #3
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	43db      	mvns	r3, r3
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	4013      	ands	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	68da      	ldr	r2, [r3, #12]
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	fa02 f303 	lsl.w	r3, r2, r3
 8001994:	693a      	ldr	r2, [r7, #16]
 8001996:	4313      	orrs	r3, r2
 8001998:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	693a      	ldr	r2, [r7, #16]
 800199e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019a6:	2201      	movs	r2, #1
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	43db      	mvns	r3, r3
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	4013      	ands	r3, r2
 80019b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	091b      	lsrs	r3, r3, #4
 80019bc:	f003 0201 	and.w	r2, r3, #1
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	fa02 f303 	lsl.w	r3, r2, r3
 80019c6:	693a      	ldr	r2, [r7, #16]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f003 0303 	and.w	r3, r3, #3
 80019da:	2b03      	cmp	r3, #3
 80019dc:	d017      	beq.n	8001a0e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	68db      	ldr	r3, [r3, #12]
 80019e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	2203      	movs	r2, #3
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43db      	mvns	r3, r3
 80019f0:	693a      	ldr	r2, [r7, #16]
 80019f2:	4013      	ands	r3, r2
 80019f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	689a      	ldr	r2, [r3, #8]
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001a02:	693a      	ldr	r2, [r7, #16]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f003 0303 	and.w	r3, r3, #3
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d123      	bne.n	8001a62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	08da      	lsrs	r2, r3, #3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	3208      	adds	r2, #8
 8001a22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	f003 0307 	and.w	r3, r3, #7
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	220f      	movs	r2, #15
 8001a32:	fa02 f303 	lsl.w	r3, r2, r3
 8001a36:	43db      	mvns	r3, r3
 8001a38:	693a      	ldr	r2, [r7, #16]
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	691a      	ldr	r2, [r3, #16]
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	f003 0307 	and.w	r3, r3, #7
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	08da      	lsrs	r2, r3, #3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	3208      	adds	r2, #8
 8001a5c:	6939      	ldr	r1, [r7, #16]
 8001a5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	005b      	lsls	r3, r3, #1
 8001a6c:	2203      	movs	r2, #3
 8001a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a72:	43db      	mvns	r3, r3
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	4013      	ands	r3, r2
 8001a78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f003 0203 	and.w	r2, r3, #3
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	005b      	lsls	r3, r3, #1
 8001a86:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	693a      	ldr	r2, [r7, #16]
 8001a94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	f000 809a 	beq.w	8001bd8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa4:	4b55      	ldr	r3, [pc, #340]	@ (8001bfc <HAL_GPIO_Init+0x2cc>)
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	4a54      	ldr	r2, [pc, #336]	@ (8001bfc <HAL_GPIO_Init+0x2cc>)
 8001aaa:	f043 0301 	orr.w	r3, r3, #1
 8001aae:	6193      	str	r3, [r2, #24]
 8001ab0:	4b52      	ldr	r3, [pc, #328]	@ (8001bfc <HAL_GPIO_Init+0x2cc>)
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	f003 0301 	and.w	r3, r3, #1
 8001ab8:	60bb      	str	r3, [r7, #8]
 8001aba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001abc:	4a50      	ldr	r2, [pc, #320]	@ (8001c00 <HAL_GPIO_Init+0x2d0>)
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	089b      	lsrs	r3, r3, #2
 8001ac2:	3302      	adds	r3, #2
 8001ac4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	f003 0303 	and.w	r3, r3, #3
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	220f      	movs	r2, #15
 8001ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad8:	43db      	mvns	r3, r3
 8001ada:	693a      	ldr	r2, [r7, #16]
 8001adc:	4013      	ands	r3, r2
 8001ade:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001ae6:	d013      	beq.n	8001b10 <HAL_GPIO_Init+0x1e0>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	4a46      	ldr	r2, [pc, #280]	@ (8001c04 <HAL_GPIO_Init+0x2d4>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d00d      	beq.n	8001b0c <HAL_GPIO_Init+0x1dc>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	4a45      	ldr	r2, [pc, #276]	@ (8001c08 <HAL_GPIO_Init+0x2d8>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d007      	beq.n	8001b08 <HAL_GPIO_Init+0x1d8>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	4a44      	ldr	r2, [pc, #272]	@ (8001c0c <HAL_GPIO_Init+0x2dc>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d101      	bne.n	8001b04 <HAL_GPIO_Init+0x1d4>
 8001b00:	2303      	movs	r3, #3
 8001b02:	e006      	b.n	8001b12 <HAL_GPIO_Init+0x1e2>
 8001b04:	2305      	movs	r3, #5
 8001b06:	e004      	b.n	8001b12 <HAL_GPIO_Init+0x1e2>
 8001b08:	2302      	movs	r3, #2
 8001b0a:	e002      	b.n	8001b12 <HAL_GPIO_Init+0x1e2>
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e000      	b.n	8001b12 <HAL_GPIO_Init+0x1e2>
 8001b10:	2300      	movs	r3, #0
 8001b12:	697a      	ldr	r2, [r7, #20]
 8001b14:	f002 0203 	and.w	r2, r2, #3
 8001b18:	0092      	lsls	r2, r2, #2
 8001b1a:	4093      	lsls	r3, r2
 8001b1c:	693a      	ldr	r2, [r7, #16]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b22:	4937      	ldr	r1, [pc, #220]	@ (8001c00 <HAL_GPIO_Init+0x2d0>)
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	089b      	lsrs	r3, r3, #2
 8001b28:	3302      	adds	r3, #2
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b30:	4b37      	ldr	r3, [pc, #220]	@ (8001c10 <HAL_GPIO_Init+0x2e0>)
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	43db      	mvns	r3, r3
 8001b3a:	693a      	ldr	r2, [r7, #16]
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d003      	beq.n	8001b54 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001b4c:	693a      	ldr	r2, [r7, #16]
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001b54:	4a2e      	ldr	r2, [pc, #184]	@ (8001c10 <HAL_GPIO_Init+0x2e0>)
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b5a:	4b2d      	ldr	r3, [pc, #180]	@ (8001c10 <HAL_GPIO_Init+0x2e0>)
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	43db      	mvns	r3, r3
 8001b64:	693a      	ldr	r2, [r7, #16]
 8001b66:	4013      	ands	r3, r2
 8001b68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d003      	beq.n	8001b7e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b7e:	4a24      	ldr	r2, [pc, #144]	@ (8001c10 <HAL_GPIO_Init+0x2e0>)
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b84:	4b22      	ldr	r3, [pc, #136]	@ (8001c10 <HAL_GPIO_Init+0x2e0>)
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	43db      	mvns	r3, r3
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	4013      	ands	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d003      	beq.n	8001ba8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001ba0:	693a      	ldr	r2, [r7, #16]
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001ba8:	4a19      	ldr	r2, [pc, #100]	@ (8001c10 <HAL_GPIO_Init+0x2e0>)
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bae:	4b18      	ldr	r3, [pc, #96]	@ (8001c10 <HAL_GPIO_Init+0x2e0>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	43db      	mvns	r3, r3
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	4013      	ands	r3, r2
 8001bbc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d003      	beq.n	8001bd2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001bd2:	4a0f      	ldr	r2, [pc, #60]	@ (8001c10 <HAL_GPIO_Init+0x2e0>)
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	3301      	adds	r3, #1
 8001bdc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	fa22 f303 	lsr.w	r3, r2, r3
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	f47f aea9 	bne.w	8001940 <HAL_GPIO_Init+0x10>
  }
}
 8001bee:	bf00      	nop
 8001bf0:	bf00      	nop
 8001bf2:	371c      	adds	r7, #28
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	40010000 	.word	0x40010000
 8001c04:	48000400 	.word	0x48000400
 8001c08:	48000800 	.word	0x48000800
 8001c0c:	48000c00 	.word	0x48000c00
 8001c10:	40010400 	.word	0x40010400

08001c14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c20:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c24:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d102      	bne.n	8001c3a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	f001 b823 	b.w	8002c80 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c3e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0301 	and.w	r3, r3, #1
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	f000 817d 	beq.w	8001f4a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001c50:	4bbc      	ldr	r3, [pc, #752]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f003 030c 	and.w	r3, r3, #12
 8001c58:	2b04      	cmp	r3, #4
 8001c5a:	d00c      	beq.n	8001c76 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c5c:	4bb9      	ldr	r3, [pc, #740]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f003 030c 	and.w	r3, r3, #12
 8001c64:	2b08      	cmp	r3, #8
 8001c66:	d15c      	bne.n	8001d22 <HAL_RCC_OscConfig+0x10e>
 8001c68:	4bb6      	ldr	r3, [pc, #728]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c74:	d155      	bne.n	8001d22 <HAL_RCC_OscConfig+0x10e>
 8001c76:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c7a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c7e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001c82:	fa93 f3a3 	rbit	r3, r3
 8001c86:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c8a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c8e:	fab3 f383 	clz	r3, r3
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	095b      	lsrs	r3, r3, #5
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	f043 0301 	orr.w	r3, r3, #1
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d102      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x94>
 8001ca2:	4ba8      	ldr	r3, [pc, #672]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	e015      	b.n	8001cd4 <HAL_RCC_OscConfig+0xc0>
 8001ca8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cac:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001cb4:	fa93 f3a3 	rbit	r3, r3
 8001cb8:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001cbc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cc0:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001cc4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001cc8:	fa93 f3a3 	rbit	r3, r3
 8001ccc:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001cd0:	4b9c      	ldr	r3, [pc, #624]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001cd8:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001cdc:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001ce0:	fa92 f2a2 	rbit	r2, r2
 8001ce4:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001ce8:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001cec:	fab2 f282 	clz	r2, r2
 8001cf0:	b2d2      	uxtb	r2, r2
 8001cf2:	f042 0220 	orr.w	r2, r2, #32
 8001cf6:	b2d2      	uxtb	r2, r2
 8001cf8:	f002 021f 	and.w	r2, r2, #31
 8001cfc:	2101      	movs	r1, #1
 8001cfe:	fa01 f202 	lsl.w	r2, r1, r2
 8001d02:	4013      	ands	r3, r2
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	f000 811f 	beq.w	8001f48 <HAL_RCC_OscConfig+0x334>
 8001d0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d0e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	f040 8116 	bne.w	8001f48 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	f000 bfaf 	b.w	8002c80 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d26:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d32:	d106      	bne.n	8001d42 <HAL_RCC_OscConfig+0x12e>
 8001d34:	4b83      	ldr	r3, [pc, #524]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a82      	ldr	r2, [pc, #520]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001d3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d3e:	6013      	str	r3, [r2, #0]
 8001d40:	e036      	b.n	8001db0 <HAL_RCC_OscConfig+0x19c>
 8001d42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d46:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10c      	bne.n	8001d6c <HAL_RCC_OscConfig+0x158>
 8001d52:	4b7c      	ldr	r3, [pc, #496]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a7b      	ldr	r2, [pc, #492]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001d58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d5c:	6013      	str	r3, [r2, #0]
 8001d5e:	4b79      	ldr	r3, [pc, #484]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a78      	ldr	r2, [pc, #480]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001d64:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d68:	6013      	str	r3, [r2, #0]
 8001d6a:	e021      	b.n	8001db0 <HAL_RCC_OscConfig+0x19c>
 8001d6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d70:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d7c:	d10c      	bne.n	8001d98 <HAL_RCC_OscConfig+0x184>
 8001d7e:	4b71      	ldr	r3, [pc, #452]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a70      	ldr	r2, [pc, #448]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001d84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d88:	6013      	str	r3, [r2, #0]
 8001d8a:	4b6e      	ldr	r3, [pc, #440]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a6d      	ldr	r2, [pc, #436]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001d90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d94:	6013      	str	r3, [r2, #0]
 8001d96:	e00b      	b.n	8001db0 <HAL_RCC_OscConfig+0x19c>
 8001d98:	4b6a      	ldr	r3, [pc, #424]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a69      	ldr	r2, [pc, #420]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001d9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001da2:	6013      	str	r3, [r2, #0]
 8001da4:	4b67      	ldr	r3, [pc, #412]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a66      	ldr	r2, [pc, #408]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001daa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dae:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001db0:	4b64      	ldr	r3, [pc, #400]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001db4:	f023 020f 	bic.w	r2, r3, #15
 8001db8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dbc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	495f      	ldr	r1, [pc, #380]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d059      	beq.n	8001e8e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dda:	f7fe fe05 	bl	80009e8 <HAL_GetTick>
 8001dde:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001de2:	e00a      	b.n	8001dfa <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001de4:	f7fe fe00 	bl	80009e8 <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001dee:	1ad3      	subs	r3, r2, r3
 8001df0:	2b64      	cmp	r3, #100	@ 0x64
 8001df2:	d902      	bls.n	8001dfa <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001df4:	2303      	movs	r3, #3
 8001df6:	f000 bf43 	b.w	8002c80 <HAL_RCC_OscConfig+0x106c>
 8001dfa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001dfe:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e02:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001e06:	fa93 f3a3 	rbit	r3, r3
 8001e0a:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001e0e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e12:	fab3 f383 	clz	r3, r3
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	095b      	lsrs	r3, r3, #5
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	f043 0301 	orr.w	r3, r3, #1
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d102      	bne.n	8001e2c <HAL_RCC_OscConfig+0x218>
 8001e26:	4b47      	ldr	r3, [pc, #284]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	e015      	b.n	8001e58 <HAL_RCC_OscConfig+0x244>
 8001e2c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e30:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e34:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001e38:	fa93 f3a3 	rbit	r3, r3
 8001e3c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001e40:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e44:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001e48:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001e4c:	fa93 f3a3 	rbit	r3, r3
 8001e50:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001e54:	4b3b      	ldr	r3, [pc, #236]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e58:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e5c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001e60:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001e64:	fa92 f2a2 	rbit	r2, r2
 8001e68:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001e6c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001e70:	fab2 f282 	clz	r2, r2
 8001e74:	b2d2      	uxtb	r2, r2
 8001e76:	f042 0220 	orr.w	r2, r2, #32
 8001e7a:	b2d2      	uxtb	r2, r2
 8001e7c:	f002 021f 	and.w	r2, r2, #31
 8001e80:	2101      	movs	r1, #1
 8001e82:	fa01 f202 	lsl.w	r2, r1, r2
 8001e86:	4013      	ands	r3, r2
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d0ab      	beq.n	8001de4 <HAL_RCC_OscConfig+0x1d0>
 8001e8c:	e05d      	b.n	8001f4a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e8e:	f7fe fdab 	bl	80009e8 <HAL_GetTick>
 8001e92:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e96:	e00a      	b.n	8001eae <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e98:	f7fe fda6 	bl	80009e8 <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	2b64      	cmp	r3, #100	@ 0x64
 8001ea6:	d902      	bls.n	8001eae <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	f000 bee9 	b.w	8002c80 <HAL_RCC_OscConfig+0x106c>
 8001eae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001eb2:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001eba:	fa93 f3a3 	rbit	r3, r3
 8001ebe:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8001ec2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ec6:	fab3 f383 	clz	r3, r3
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	095b      	lsrs	r3, r3, #5
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	f043 0301 	orr.w	r3, r3, #1
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d102      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x2cc>
 8001eda:	4b1a      	ldr	r3, [pc, #104]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	e015      	b.n	8001f0c <HAL_RCC_OscConfig+0x2f8>
 8001ee0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ee4:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001eec:	fa93 f3a3 	rbit	r3, r3
 8001ef0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001ef4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ef8:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001efc:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001f00:	fa93 f3a3 	rbit	r3, r3
 8001f04:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001f08:	4b0e      	ldr	r3, [pc, #56]	@ (8001f44 <HAL_RCC_OscConfig+0x330>)
 8001f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f0c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f10:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001f14:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001f18:	fa92 f2a2 	rbit	r2, r2
 8001f1c:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001f20:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001f24:	fab2 f282 	clz	r2, r2
 8001f28:	b2d2      	uxtb	r2, r2
 8001f2a:	f042 0220 	orr.w	r2, r2, #32
 8001f2e:	b2d2      	uxtb	r2, r2
 8001f30:	f002 021f 	and.w	r2, r2, #31
 8001f34:	2101      	movs	r1, #1
 8001f36:	fa01 f202 	lsl.w	r2, r1, r2
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d1ab      	bne.n	8001e98 <HAL_RCC_OscConfig+0x284>
 8001f40:	e003      	b.n	8001f4a <HAL_RCC_OscConfig+0x336>
 8001f42:	bf00      	nop
 8001f44:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f4e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	f000 817d 	beq.w	800225a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001f60:	4ba6      	ldr	r3, [pc, #664]	@ (80021fc <HAL_RCC_OscConfig+0x5e8>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f003 030c 	and.w	r3, r3, #12
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d00b      	beq.n	8001f84 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001f6c:	4ba3      	ldr	r3, [pc, #652]	@ (80021fc <HAL_RCC_OscConfig+0x5e8>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f003 030c 	and.w	r3, r3, #12
 8001f74:	2b08      	cmp	r3, #8
 8001f76:	d172      	bne.n	800205e <HAL_RCC_OscConfig+0x44a>
 8001f78:	4ba0      	ldr	r3, [pc, #640]	@ (80021fc <HAL_RCC_OscConfig+0x5e8>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d16c      	bne.n	800205e <HAL_RCC_OscConfig+0x44a>
 8001f84:	2302      	movs	r3, #2
 8001f86:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f8a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001f8e:	fa93 f3a3 	rbit	r3, r3
 8001f92:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001f96:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f9a:	fab3 f383 	clz	r3, r3
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	095b      	lsrs	r3, r3, #5
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	f043 0301 	orr.w	r3, r3, #1
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d102      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x3a0>
 8001fae:	4b93      	ldr	r3, [pc, #588]	@ (80021fc <HAL_RCC_OscConfig+0x5e8>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	e013      	b.n	8001fdc <HAL_RCC_OscConfig+0x3c8>
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fba:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001fbe:	fa93 f3a3 	rbit	r3, r3
 8001fc2:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001fcc:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001fd0:	fa93 f3a3 	rbit	r3, r3
 8001fd4:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001fd8:	4b88      	ldr	r3, [pc, #544]	@ (80021fc <HAL_RCC_OscConfig+0x5e8>)
 8001fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fdc:	2202      	movs	r2, #2
 8001fde:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8001fe2:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001fe6:	fa92 f2a2 	rbit	r2, r2
 8001fea:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8001fee:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001ff2:	fab2 f282 	clz	r2, r2
 8001ff6:	b2d2      	uxtb	r2, r2
 8001ff8:	f042 0220 	orr.w	r2, r2, #32
 8001ffc:	b2d2      	uxtb	r2, r2
 8001ffe:	f002 021f 	and.w	r2, r2, #31
 8002002:	2101      	movs	r1, #1
 8002004:	fa01 f202 	lsl.w	r2, r1, r2
 8002008:	4013      	ands	r3, r2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d00a      	beq.n	8002024 <HAL_RCC_OscConfig+0x410>
 800200e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002012:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	2b01      	cmp	r3, #1
 800201c:	d002      	beq.n	8002024 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	f000 be2e 	b.w	8002c80 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002024:	4b75      	ldr	r3, [pc, #468]	@ (80021fc <HAL_RCC_OscConfig+0x5e8>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800202c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002030:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	695b      	ldr	r3, [r3, #20]
 8002038:	21f8      	movs	r1, #248	@ 0xf8
 800203a:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800203e:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002042:	fa91 f1a1 	rbit	r1, r1
 8002046:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 800204a:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 800204e:	fab1 f181 	clz	r1, r1
 8002052:	b2c9      	uxtb	r1, r1
 8002054:	408b      	lsls	r3, r1
 8002056:	4969      	ldr	r1, [pc, #420]	@ (80021fc <HAL_RCC_OscConfig+0x5e8>)
 8002058:	4313      	orrs	r3, r2
 800205a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800205c:	e0fd      	b.n	800225a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800205e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002062:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	2b00      	cmp	r3, #0
 800206c:	f000 8088 	beq.w	8002180 <HAL_RCC_OscConfig+0x56c>
 8002070:	2301      	movs	r3, #1
 8002072:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002076:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800207a:	fa93 f3a3 	rbit	r3, r3
 800207e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002082:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002086:	fab3 f383 	clz	r3, r3
 800208a:	b2db      	uxtb	r3, r3
 800208c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002090:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	461a      	mov	r2, r3
 8002098:	2301      	movs	r3, #1
 800209a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209c:	f7fe fca4 	bl	80009e8 <HAL_GetTick>
 80020a0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020a4:	e00a      	b.n	80020bc <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020a6:	f7fe fc9f 	bl	80009e8 <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d902      	bls.n	80020bc <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	f000 bde2 	b.w	8002c80 <HAL_RCC_OscConfig+0x106c>
 80020bc:	2302      	movs	r3, #2
 80020be:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80020c6:	fa93 f3a3 	rbit	r3, r3
 80020ca:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80020ce:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020d2:	fab3 f383 	clz	r3, r3
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	095b      	lsrs	r3, r3, #5
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d102      	bne.n	80020ec <HAL_RCC_OscConfig+0x4d8>
 80020e6:	4b45      	ldr	r3, [pc, #276]	@ (80021fc <HAL_RCC_OscConfig+0x5e8>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	e013      	b.n	8002114 <HAL_RCC_OscConfig+0x500>
 80020ec:	2302      	movs	r3, #2
 80020ee:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f2:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80020f6:	fa93 f3a3 	rbit	r3, r3
 80020fa:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80020fe:	2302      	movs	r3, #2
 8002100:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002104:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002108:	fa93 f3a3 	rbit	r3, r3
 800210c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002110:	4b3a      	ldr	r3, [pc, #232]	@ (80021fc <HAL_RCC_OscConfig+0x5e8>)
 8002112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002114:	2202      	movs	r2, #2
 8002116:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800211a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800211e:	fa92 f2a2 	rbit	r2, r2
 8002122:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002126:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800212a:	fab2 f282 	clz	r2, r2
 800212e:	b2d2      	uxtb	r2, r2
 8002130:	f042 0220 	orr.w	r2, r2, #32
 8002134:	b2d2      	uxtb	r2, r2
 8002136:	f002 021f 	and.w	r2, r2, #31
 800213a:	2101      	movs	r1, #1
 800213c:	fa01 f202 	lsl.w	r2, r1, r2
 8002140:	4013      	ands	r3, r2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d0af      	beq.n	80020a6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002146:	4b2d      	ldr	r3, [pc, #180]	@ (80021fc <HAL_RCC_OscConfig+0x5e8>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800214e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002152:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	695b      	ldr	r3, [r3, #20]
 800215a:	21f8      	movs	r1, #248	@ 0xf8
 800215c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002160:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002164:	fa91 f1a1 	rbit	r1, r1
 8002168:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 800216c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002170:	fab1 f181 	clz	r1, r1
 8002174:	b2c9      	uxtb	r1, r1
 8002176:	408b      	lsls	r3, r1
 8002178:	4920      	ldr	r1, [pc, #128]	@ (80021fc <HAL_RCC_OscConfig+0x5e8>)
 800217a:	4313      	orrs	r3, r2
 800217c:	600b      	str	r3, [r1, #0]
 800217e:	e06c      	b.n	800225a <HAL_RCC_OscConfig+0x646>
 8002180:	2301      	movs	r3, #1
 8002182:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002186:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800218a:	fa93 f3a3 	rbit	r3, r3
 800218e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002192:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002196:	fab3 f383 	clz	r3, r3
 800219a:	b2db      	uxtb	r3, r3
 800219c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80021a0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	461a      	mov	r2, r3
 80021a8:	2300      	movs	r3, #0
 80021aa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ac:	f7fe fc1c 	bl	80009e8 <HAL_GetTick>
 80021b0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021b4:	e00a      	b.n	80021cc <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021b6:	f7fe fc17 	bl	80009e8 <HAL_GetTick>
 80021ba:	4602      	mov	r2, r0
 80021bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d902      	bls.n	80021cc <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	f000 bd5a 	b.w	8002c80 <HAL_RCC_OscConfig+0x106c>
 80021cc:	2302      	movs	r3, #2
 80021ce:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80021d6:	fa93 f3a3 	rbit	r3, r3
 80021da:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80021de:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021e2:	fab3 f383 	clz	r3, r3
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	095b      	lsrs	r3, r3, #5
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	f043 0301 	orr.w	r3, r3, #1
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d104      	bne.n	8002200 <HAL_RCC_OscConfig+0x5ec>
 80021f6:	4b01      	ldr	r3, [pc, #4]	@ (80021fc <HAL_RCC_OscConfig+0x5e8>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	e015      	b.n	8002228 <HAL_RCC_OscConfig+0x614>
 80021fc:	40021000 	.word	0x40021000
 8002200:	2302      	movs	r3, #2
 8002202:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002206:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800220a:	fa93 f3a3 	rbit	r3, r3
 800220e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002212:	2302      	movs	r3, #2
 8002214:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002218:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800221c:	fa93 f3a3 	rbit	r3, r3
 8002220:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002224:	4bc8      	ldr	r3, [pc, #800]	@ (8002548 <HAL_RCC_OscConfig+0x934>)
 8002226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002228:	2202      	movs	r2, #2
 800222a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 800222e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002232:	fa92 f2a2 	rbit	r2, r2
 8002236:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 800223a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800223e:	fab2 f282 	clz	r2, r2
 8002242:	b2d2      	uxtb	r2, r2
 8002244:	f042 0220 	orr.w	r2, r2, #32
 8002248:	b2d2      	uxtb	r2, r2
 800224a:	f002 021f 	and.w	r2, r2, #31
 800224e:	2101      	movs	r1, #1
 8002250:	fa01 f202 	lsl.w	r2, r1, r2
 8002254:	4013      	ands	r3, r2
 8002256:	2b00      	cmp	r3, #0
 8002258:	d1ad      	bne.n	80021b6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800225a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800225e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0308 	and.w	r3, r3, #8
 800226a:	2b00      	cmp	r3, #0
 800226c:	f000 8110 	beq.w	8002490 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002270:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002274:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d079      	beq.n	8002374 <HAL_RCC_OscConfig+0x760>
 8002280:	2301      	movs	r3, #1
 8002282:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002286:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800228a:	fa93 f3a3 	rbit	r3, r3
 800228e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002292:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002296:	fab3 f383 	clz	r3, r3
 800229a:	b2db      	uxtb	r3, r3
 800229c:	461a      	mov	r2, r3
 800229e:	4bab      	ldr	r3, [pc, #684]	@ (800254c <HAL_RCC_OscConfig+0x938>)
 80022a0:	4413      	add	r3, r2
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	461a      	mov	r2, r3
 80022a6:	2301      	movs	r3, #1
 80022a8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022aa:	f7fe fb9d 	bl	80009e8 <HAL_GetTick>
 80022ae:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022b2:	e00a      	b.n	80022ca <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022b4:	f7fe fb98 	bl	80009e8 <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d902      	bls.n	80022ca <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	f000 bcdb 	b.w	8002c80 <HAL_RCC_OscConfig+0x106c>
 80022ca:	2302      	movs	r3, #2
 80022cc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80022d4:	fa93 f3a3 	rbit	r3, r3
 80022d8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80022dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022e0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80022e4:	2202      	movs	r2, #2
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022ec:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	fa93 f2a3 	rbit	r2, r3
 80022f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002304:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002308:	2202      	movs	r2, #2
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002310:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	fa93 f2a3 	rbit	r2, r3
 800231a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800231e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002322:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002324:	4b88      	ldr	r3, [pc, #544]	@ (8002548 <HAL_RCC_OscConfig+0x934>)
 8002326:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002328:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800232c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002330:	2102      	movs	r1, #2
 8002332:	6019      	str	r1, [r3, #0]
 8002334:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002338:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	fa93 f1a3 	rbit	r1, r3
 8002342:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002346:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800234a:	6019      	str	r1, [r3, #0]
  return result;
 800234c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002350:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	fab3 f383 	clz	r3, r3
 800235a:	b2db      	uxtb	r3, r3
 800235c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002360:	b2db      	uxtb	r3, r3
 8002362:	f003 031f 	and.w	r3, r3, #31
 8002366:	2101      	movs	r1, #1
 8002368:	fa01 f303 	lsl.w	r3, r1, r3
 800236c:	4013      	ands	r3, r2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d0a0      	beq.n	80022b4 <HAL_RCC_OscConfig+0x6a0>
 8002372:	e08d      	b.n	8002490 <HAL_RCC_OscConfig+0x87c>
 8002374:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002378:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800237c:	2201      	movs	r2, #1
 800237e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002380:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002384:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	fa93 f2a3 	rbit	r2, r3
 800238e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002392:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002396:	601a      	str	r2, [r3, #0]
  return result;
 8002398:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800239c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80023a0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023a2:	fab3 f383 	clz	r3, r3
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	461a      	mov	r2, r3
 80023aa:	4b68      	ldr	r3, [pc, #416]	@ (800254c <HAL_RCC_OscConfig+0x938>)
 80023ac:	4413      	add	r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	461a      	mov	r2, r3
 80023b2:	2300      	movs	r3, #0
 80023b4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023b6:	f7fe fb17 	bl	80009e8 <HAL_GetTick>
 80023ba:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023be:	e00a      	b.n	80023d6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023c0:	f7fe fb12 	bl	80009e8 <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d902      	bls.n	80023d6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80023d0:	2303      	movs	r3, #3
 80023d2:	f000 bc55 	b.w	8002c80 <HAL_RCC_OscConfig+0x106c>
 80023d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023da:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80023de:	2202      	movs	r2, #2
 80023e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023e6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	fa93 f2a3 	rbit	r2, r3
 80023f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023f4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80023f8:	601a      	str	r2, [r3, #0]
 80023fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023fe:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002402:	2202      	movs	r2, #2
 8002404:	601a      	str	r2, [r3, #0]
 8002406:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800240a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	fa93 f2a3 	rbit	r2, r3
 8002414:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002418:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002422:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002426:	2202      	movs	r2, #2
 8002428:	601a      	str	r2, [r3, #0]
 800242a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800242e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	fa93 f2a3 	rbit	r2, r3
 8002438:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800243c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002440:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002442:	4b41      	ldr	r3, [pc, #260]	@ (8002548 <HAL_RCC_OscConfig+0x934>)
 8002444:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002446:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800244a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800244e:	2102      	movs	r1, #2
 8002450:	6019      	str	r1, [r3, #0]
 8002452:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002456:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	fa93 f1a3 	rbit	r1, r3
 8002460:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002464:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002468:	6019      	str	r1, [r3, #0]
  return result;
 800246a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800246e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	fab3 f383 	clz	r3, r3
 8002478:	b2db      	uxtb	r3, r3
 800247a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800247e:	b2db      	uxtb	r3, r3
 8002480:	f003 031f 	and.w	r3, r3, #31
 8002484:	2101      	movs	r1, #1
 8002486:	fa01 f303 	lsl.w	r3, r1, r3
 800248a:	4013      	ands	r3, r2
 800248c:	2b00      	cmp	r3, #0
 800248e:	d197      	bne.n	80023c0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002490:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002494:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0304 	and.w	r3, r3, #4
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	f000 81a1 	beq.w	80027e8 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024a6:	2300      	movs	r3, #0
 80024a8:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024ac:	4b26      	ldr	r3, [pc, #152]	@ (8002548 <HAL_RCC_OscConfig+0x934>)
 80024ae:	69db      	ldr	r3, [r3, #28]
 80024b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d116      	bne.n	80024e6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024b8:	4b23      	ldr	r3, [pc, #140]	@ (8002548 <HAL_RCC_OscConfig+0x934>)
 80024ba:	69db      	ldr	r3, [r3, #28]
 80024bc:	4a22      	ldr	r2, [pc, #136]	@ (8002548 <HAL_RCC_OscConfig+0x934>)
 80024be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024c2:	61d3      	str	r3, [r2, #28]
 80024c4:	4b20      	ldr	r3, [pc, #128]	@ (8002548 <HAL_RCC_OscConfig+0x934>)
 80024c6:	69db      	ldr	r3, [r3, #28]
 80024c8:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80024cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024d0:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80024d4:	601a      	str	r2, [r3, #0]
 80024d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024da:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80024de:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80024e0:	2301      	movs	r3, #1
 80024e2:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002550 <HAL_RCC_OscConfig+0x93c>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d11a      	bne.n	8002528 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024f2:	4b17      	ldr	r3, [pc, #92]	@ (8002550 <HAL_RCC_OscConfig+0x93c>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a16      	ldr	r2, [pc, #88]	@ (8002550 <HAL_RCC_OscConfig+0x93c>)
 80024f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024fc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024fe:	f7fe fa73 	bl	80009e8 <HAL_GetTick>
 8002502:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002506:	e009      	b.n	800251c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002508:	f7fe fa6e 	bl	80009e8 <HAL_GetTick>
 800250c:	4602      	mov	r2, r0
 800250e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	2b64      	cmp	r3, #100	@ 0x64
 8002516:	d901      	bls.n	800251c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e3b1      	b.n	8002c80 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800251c:	4b0c      	ldr	r3, [pc, #48]	@ (8002550 <HAL_RCC_OscConfig+0x93c>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002524:	2b00      	cmp	r3, #0
 8002526:	d0ef      	beq.n	8002508 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002528:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800252c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d10d      	bne.n	8002554 <HAL_RCC_OscConfig+0x940>
 8002538:	4b03      	ldr	r3, [pc, #12]	@ (8002548 <HAL_RCC_OscConfig+0x934>)
 800253a:	6a1b      	ldr	r3, [r3, #32]
 800253c:	4a02      	ldr	r2, [pc, #8]	@ (8002548 <HAL_RCC_OscConfig+0x934>)
 800253e:	f043 0301 	orr.w	r3, r3, #1
 8002542:	6213      	str	r3, [r2, #32]
 8002544:	e03c      	b.n	80025c0 <HAL_RCC_OscConfig+0x9ac>
 8002546:	bf00      	nop
 8002548:	40021000 	.word	0x40021000
 800254c:	10908120 	.word	0x10908120
 8002550:	40007000 	.word	0x40007000
 8002554:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002558:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d10c      	bne.n	800257e <HAL_RCC_OscConfig+0x96a>
 8002564:	4bc1      	ldr	r3, [pc, #772]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 8002566:	6a1b      	ldr	r3, [r3, #32]
 8002568:	4ac0      	ldr	r2, [pc, #768]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 800256a:	f023 0301 	bic.w	r3, r3, #1
 800256e:	6213      	str	r3, [r2, #32]
 8002570:	4bbe      	ldr	r3, [pc, #760]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 8002572:	6a1b      	ldr	r3, [r3, #32]
 8002574:	4abd      	ldr	r2, [pc, #756]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 8002576:	f023 0304 	bic.w	r3, r3, #4
 800257a:	6213      	str	r3, [r2, #32]
 800257c:	e020      	b.n	80025c0 <HAL_RCC_OscConfig+0x9ac>
 800257e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002582:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	68db      	ldr	r3, [r3, #12]
 800258a:	2b05      	cmp	r3, #5
 800258c:	d10c      	bne.n	80025a8 <HAL_RCC_OscConfig+0x994>
 800258e:	4bb7      	ldr	r3, [pc, #732]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 8002590:	6a1b      	ldr	r3, [r3, #32]
 8002592:	4ab6      	ldr	r2, [pc, #728]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 8002594:	f043 0304 	orr.w	r3, r3, #4
 8002598:	6213      	str	r3, [r2, #32]
 800259a:	4bb4      	ldr	r3, [pc, #720]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 800259c:	6a1b      	ldr	r3, [r3, #32]
 800259e:	4ab3      	ldr	r2, [pc, #716]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 80025a0:	f043 0301 	orr.w	r3, r3, #1
 80025a4:	6213      	str	r3, [r2, #32]
 80025a6:	e00b      	b.n	80025c0 <HAL_RCC_OscConfig+0x9ac>
 80025a8:	4bb0      	ldr	r3, [pc, #704]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 80025aa:	6a1b      	ldr	r3, [r3, #32]
 80025ac:	4aaf      	ldr	r2, [pc, #700]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 80025ae:	f023 0301 	bic.w	r3, r3, #1
 80025b2:	6213      	str	r3, [r2, #32]
 80025b4:	4bad      	ldr	r3, [pc, #692]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 80025b6:	6a1b      	ldr	r3, [r3, #32]
 80025b8:	4aac      	ldr	r2, [pc, #688]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 80025ba:	f023 0304 	bic.w	r3, r3, #4
 80025be:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025c4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	f000 8081 	beq.w	80026d4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025d2:	f7fe fa09 	bl	80009e8 <HAL_GetTick>
 80025d6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025da:	e00b      	b.n	80025f4 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025dc:	f7fe fa04 	bl	80009e8 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d901      	bls.n	80025f4 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e345      	b.n	8002c80 <HAL_RCC_OscConfig+0x106c>
 80025f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025f8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80025fc:	2202      	movs	r2, #2
 80025fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002600:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002604:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	fa93 f2a3 	rbit	r2, r3
 800260e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002612:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002616:	601a      	str	r2, [r3, #0]
 8002618:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800261c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002620:	2202      	movs	r2, #2
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002628:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	fa93 f2a3 	rbit	r2, r3
 8002632:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002636:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800263a:	601a      	str	r2, [r3, #0]
  return result;
 800263c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002640:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002644:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002646:	fab3 f383 	clz	r3, r3
 800264a:	b2db      	uxtb	r3, r3
 800264c:	095b      	lsrs	r3, r3, #5
 800264e:	b2db      	uxtb	r3, r3
 8002650:	f043 0302 	orr.w	r3, r3, #2
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2b02      	cmp	r3, #2
 8002658:	d102      	bne.n	8002660 <HAL_RCC_OscConfig+0xa4c>
 800265a:	4b84      	ldr	r3, [pc, #528]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 800265c:	6a1b      	ldr	r3, [r3, #32]
 800265e:	e013      	b.n	8002688 <HAL_RCC_OscConfig+0xa74>
 8002660:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002664:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002668:	2202      	movs	r2, #2
 800266a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800266c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002670:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	fa93 f2a3 	rbit	r2, r3
 800267a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800267e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	4b79      	ldr	r3, [pc, #484]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 8002686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002688:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800268c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002690:	2102      	movs	r1, #2
 8002692:	6011      	str	r1, [r2, #0]
 8002694:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002698:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800269c:	6812      	ldr	r2, [r2, #0]
 800269e:	fa92 f1a2 	rbit	r1, r2
 80026a2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80026a6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80026aa:	6011      	str	r1, [r2, #0]
  return result;
 80026ac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80026b0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80026b4:	6812      	ldr	r2, [r2, #0]
 80026b6:	fab2 f282 	clz	r2, r2
 80026ba:	b2d2      	uxtb	r2, r2
 80026bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80026c0:	b2d2      	uxtb	r2, r2
 80026c2:	f002 021f 	and.w	r2, r2, #31
 80026c6:	2101      	movs	r1, #1
 80026c8:	fa01 f202 	lsl.w	r2, r1, r2
 80026cc:	4013      	ands	r3, r2
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d084      	beq.n	80025dc <HAL_RCC_OscConfig+0x9c8>
 80026d2:	e07f      	b.n	80027d4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026d4:	f7fe f988 	bl	80009e8 <HAL_GetTick>
 80026d8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026dc:	e00b      	b.n	80026f6 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026de:	f7fe f983 	bl	80009e8 <HAL_GetTick>
 80026e2:	4602      	mov	r2, r0
 80026e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e2c4      	b.n	8002c80 <HAL_RCC_OscConfig+0x106c>
 80026f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026fa:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80026fe:	2202      	movs	r2, #2
 8002700:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002702:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002706:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	fa93 f2a3 	rbit	r2, r3
 8002710:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002714:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800271e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002722:	2202      	movs	r2, #2
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800272a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	fa93 f2a3 	rbit	r2, r3
 8002734:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002738:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800273c:	601a      	str	r2, [r3, #0]
  return result;
 800273e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002742:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002746:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002748:	fab3 f383 	clz	r3, r3
 800274c:	b2db      	uxtb	r3, r3
 800274e:	095b      	lsrs	r3, r3, #5
 8002750:	b2db      	uxtb	r3, r3
 8002752:	f043 0302 	orr.w	r3, r3, #2
 8002756:	b2db      	uxtb	r3, r3
 8002758:	2b02      	cmp	r3, #2
 800275a:	d102      	bne.n	8002762 <HAL_RCC_OscConfig+0xb4e>
 800275c:	4b43      	ldr	r3, [pc, #268]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 800275e:	6a1b      	ldr	r3, [r3, #32]
 8002760:	e013      	b.n	800278a <HAL_RCC_OscConfig+0xb76>
 8002762:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002766:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800276a:	2202      	movs	r2, #2
 800276c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800276e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002772:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	fa93 f2a3 	rbit	r2, r3
 800277c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002780:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002784:	601a      	str	r2, [r3, #0]
 8002786:	4b39      	ldr	r3, [pc, #228]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 8002788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800278a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800278e:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002792:	2102      	movs	r1, #2
 8002794:	6011      	str	r1, [r2, #0]
 8002796:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800279a:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800279e:	6812      	ldr	r2, [r2, #0]
 80027a0:	fa92 f1a2 	rbit	r1, r2
 80027a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027a8:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80027ac:	6011      	str	r1, [r2, #0]
  return result;
 80027ae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027b2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80027b6:	6812      	ldr	r2, [r2, #0]
 80027b8:	fab2 f282 	clz	r2, r2
 80027bc:	b2d2      	uxtb	r2, r2
 80027be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80027c2:	b2d2      	uxtb	r2, r2
 80027c4:	f002 021f 	and.w	r2, r2, #31
 80027c8:	2101      	movs	r1, #1
 80027ca:	fa01 f202 	lsl.w	r2, r1, r2
 80027ce:	4013      	ands	r3, r2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d184      	bne.n	80026de <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80027d4:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d105      	bne.n	80027e8 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027dc:	4b23      	ldr	r3, [pc, #140]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 80027de:	69db      	ldr	r3, [r3, #28]
 80027e0:	4a22      	ldr	r2, [pc, #136]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 80027e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027e6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027ec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	69db      	ldr	r3, [r3, #28]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	f000 8242 	beq.w	8002c7e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027fa:	4b1c      	ldr	r3, [pc, #112]	@ (800286c <HAL_RCC_OscConfig+0xc58>)
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	f003 030c 	and.w	r3, r3, #12
 8002802:	2b08      	cmp	r3, #8
 8002804:	f000 8213 	beq.w	8002c2e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002808:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800280c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	69db      	ldr	r3, [r3, #28]
 8002814:	2b02      	cmp	r3, #2
 8002816:	f040 8162 	bne.w	8002ade <HAL_RCC_OscConfig+0xeca>
 800281a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800281e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002822:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002826:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002828:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800282c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	fa93 f2a3 	rbit	r2, r3
 8002836:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800283a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800283e:	601a      	str	r2, [r3, #0]
  return result;
 8002840:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002844:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002848:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800284a:	fab3 f383 	clz	r3, r3
 800284e:	b2db      	uxtb	r3, r3
 8002850:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002854:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	461a      	mov	r2, r3
 800285c:	2300      	movs	r3, #0
 800285e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002860:	f7fe f8c2 	bl	80009e8 <HAL_GetTick>
 8002864:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002868:	e00c      	b.n	8002884 <HAL_RCC_OscConfig+0xc70>
 800286a:	bf00      	nop
 800286c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002870:	f7fe f8ba 	bl	80009e8 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	2b02      	cmp	r3, #2
 800287e:	d901      	bls.n	8002884 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	e1fd      	b.n	8002c80 <HAL_RCC_OscConfig+0x106c>
 8002884:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002888:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800288c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002890:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002892:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002896:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	fa93 f2a3 	rbit	r2, r3
 80028a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028a4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80028a8:	601a      	str	r2, [r3, #0]
  return result;
 80028aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ae:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80028b2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028b4:	fab3 f383 	clz	r3, r3
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	095b      	lsrs	r3, r3, #5
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	f043 0301 	orr.w	r3, r3, #1
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d102      	bne.n	80028ce <HAL_RCC_OscConfig+0xcba>
 80028c8:	4bb0      	ldr	r3, [pc, #704]	@ (8002b8c <HAL_RCC_OscConfig+0xf78>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	e027      	b.n	800291e <HAL_RCC_OscConfig+0xd0a>
 80028ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028d2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80028d6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80028da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028e0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	fa93 f2a3 	rbit	r2, r3
 80028ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ee:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80028f2:	601a      	str	r2, [r3, #0]
 80028f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028f8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80028fc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002900:	601a      	str	r2, [r3, #0]
 8002902:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002906:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	fa93 f2a3 	rbit	r2, r3
 8002910:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002914:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002918:	601a      	str	r2, [r3, #0]
 800291a:	4b9c      	ldr	r3, [pc, #624]	@ (8002b8c <HAL_RCC_OscConfig+0xf78>)
 800291c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002922:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002926:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800292a:	6011      	str	r1, [r2, #0]
 800292c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002930:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002934:	6812      	ldr	r2, [r2, #0]
 8002936:	fa92 f1a2 	rbit	r1, r2
 800293a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800293e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002942:	6011      	str	r1, [r2, #0]
  return result;
 8002944:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002948:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800294c:	6812      	ldr	r2, [r2, #0]
 800294e:	fab2 f282 	clz	r2, r2
 8002952:	b2d2      	uxtb	r2, r2
 8002954:	f042 0220 	orr.w	r2, r2, #32
 8002958:	b2d2      	uxtb	r2, r2
 800295a:	f002 021f 	and.w	r2, r2, #31
 800295e:	2101      	movs	r1, #1
 8002960:	fa01 f202 	lsl.w	r2, r1, r2
 8002964:	4013      	ands	r3, r2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d182      	bne.n	8002870 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800296a:	4b88      	ldr	r3, [pc, #544]	@ (8002b8c <HAL_RCC_OscConfig+0xf78>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002972:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002976:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800297e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002982:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	6a1b      	ldr	r3, [r3, #32]
 800298a:	430b      	orrs	r3, r1
 800298c:	497f      	ldr	r1, [pc, #508]	@ (8002b8c <HAL_RCC_OscConfig+0xf78>)
 800298e:	4313      	orrs	r3, r2
 8002990:	604b      	str	r3, [r1, #4]
 8002992:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002996:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800299a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800299e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a4:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	fa93 f2a3 	rbit	r2, r3
 80029ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029b2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80029b6:	601a      	str	r2, [r3, #0]
  return result;
 80029b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029bc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80029c0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029c2:	fab3 f383 	clz	r3, r3
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80029cc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	461a      	mov	r2, r3
 80029d4:	2301      	movs	r3, #1
 80029d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d8:	f7fe f806 	bl	80009e8 <HAL_GetTick>
 80029dc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029e0:	e009      	b.n	80029f6 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029e2:	f7fe f801 	bl	80009e8 <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d901      	bls.n	80029f6 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80029f2:	2303      	movs	r3, #3
 80029f4:	e144      	b.n	8002c80 <HAL_RCC_OscConfig+0x106c>
 80029f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029fa:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80029fe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a02:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a08:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	fa93 f2a3 	rbit	r2, r3
 8002a12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a16:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002a1a:	601a      	str	r2, [r3, #0]
  return result;
 8002a1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a20:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002a24:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a26:	fab3 f383 	clz	r3, r3
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	095b      	lsrs	r3, r3, #5
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	f043 0301 	orr.w	r3, r3, #1
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d102      	bne.n	8002a40 <HAL_RCC_OscConfig+0xe2c>
 8002a3a:	4b54      	ldr	r3, [pc, #336]	@ (8002b8c <HAL_RCC_OscConfig+0xf78>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	e027      	b.n	8002a90 <HAL_RCC_OscConfig+0xe7c>
 8002a40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a44:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002a48:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a52:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	fa93 f2a3 	rbit	r2, r3
 8002a5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a60:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002a64:	601a      	str	r2, [r3, #0]
 8002a66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a6a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002a6e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a78:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	fa93 f2a3 	rbit	r2, r3
 8002a82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a86:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002a8a:	601a      	str	r2, [r3, #0]
 8002a8c:	4b3f      	ldr	r3, [pc, #252]	@ (8002b8c <HAL_RCC_OscConfig+0xf78>)
 8002a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a90:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a94:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002a98:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002a9c:	6011      	str	r1, [r2, #0]
 8002a9e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002aa2:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002aa6:	6812      	ldr	r2, [r2, #0]
 8002aa8:	fa92 f1a2 	rbit	r1, r2
 8002aac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ab0:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002ab4:	6011      	str	r1, [r2, #0]
  return result;
 8002ab6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002aba:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002abe:	6812      	ldr	r2, [r2, #0]
 8002ac0:	fab2 f282 	clz	r2, r2
 8002ac4:	b2d2      	uxtb	r2, r2
 8002ac6:	f042 0220 	orr.w	r2, r2, #32
 8002aca:	b2d2      	uxtb	r2, r2
 8002acc:	f002 021f 	and.w	r2, r2, #31
 8002ad0:	2101      	movs	r1, #1
 8002ad2:	fa01 f202 	lsl.w	r2, r1, r2
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d082      	beq.n	80029e2 <HAL_RCC_OscConfig+0xdce>
 8002adc:	e0cf      	b.n	8002c7e <HAL_RCC_OscConfig+0x106a>
 8002ade:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ae2:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002ae6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002aea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002af0:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	fa93 f2a3 	rbit	r2, r3
 8002afa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002afe:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002b02:	601a      	str	r2, [r3, #0]
  return result;
 8002b04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b08:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002b0c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b0e:	fab3 f383 	clz	r3, r3
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002b18:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	461a      	mov	r2, r3
 8002b20:	2300      	movs	r3, #0
 8002b22:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b24:	f7fd ff60 	bl	80009e8 <HAL_GetTick>
 8002b28:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b2c:	e009      	b.n	8002b42 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b2e:	f7fd ff5b 	bl	80009e8 <HAL_GetTick>
 8002b32:	4602      	mov	r2, r0
 8002b34:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e09e      	b.n	8002c80 <HAL_RCC_OscConfig+0x106c>
 8002b42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b46:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002b4a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b54:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	fa93 f2a3 	rbit	r2, r3
 8002b5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b62:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002b66:	601a      	str	r2, [r3, #0]
  return result;
 8002b68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b6c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002b70:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b72:	fab3 f383 	clz	r3, r3
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	095b      	lsrs	r3, r3, #5
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	f043 0301 	orr.w	r3, r3, #1
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d104      	bne.n	8002b90 <HAL_RCC_OscConfig+0xf7c>
 8002b86:	4b01      	ldr	r3, [pc, #4]	@ (8002b8c <HAL_RCC_OscConfig+0xf78>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	e029      	b.n	8002be0 <HAL_RCC_OscConfig+0xfcc>
 8002b8c:	40021000 	.word	0x40021000
 8002b90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b94:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002b98:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b9c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ba2:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	fa93 f2a3 	rbit	r2, r3
 8002bac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bb0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002bb4:	601a      	str	r2, [r3, #0]
 8002bb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bba:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002bbe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002bc2:	601a      	str	r2, [r3, #0]
 8002bc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bc8:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	fa93 f2a3 	rbit	r2, r3
 8002bd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bd6:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002bda:	601a      	str	r2, [r3, #0]
 8002bdc:	4b2b      	ldr	r3, [pc, #172]	@ (8002c8c <HAL_RCC_OscConfig+0x1078>)
 8002bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002be4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002be8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002bec:	6011      	str	r1, [r2, #0]
 8002bee:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002bf2:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002bf6:	6812      	ldr	r2, [r2, #0]
 8002bf8:	fa92 f1a2 	rbit	r1, r2
 8002bfc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c00:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002c04:	6011      	str	r1, [r2, #0]
  return result;
 8002c06:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c0a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002c0e:	6812      	ldr	r2, [r2, #0]
 8002c10:	fab2 f282 	clz	r2, r2
 8002c14:	b2d2      	uxtb	r2, r2
 8002c16:	f042 0220 	orr.w	r2, r2, #32
 8002c1a:	b2d2      	uxtb	r2, r2
 8002c1c:	f002 021f 	and.w	r2, r2, #31
 8002c20:	2101      	movs	r1, #1
 8002c22:	fa01 f202 	lsl.w	r2, r1, r2
 8002c26:	4013      	ands	r3, r2
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d180      	bne.n	8002b2e <HAL_RCC_OscConfig+0xf1a>
 8002c2c:	e027      	b.n	8002c7e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c32:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	69db      	ldr	r3, [r3, #28]
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d101      	bne.n	8002c42 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e01e      	b.n	8002c80 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c42:	4b12      	ldr	r3, [pc, #72]	@ (8002c8c <HAL_RCC_OscConfig+0x1078>)
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002c4a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002c4e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002c52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c56:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	6a1b      	ldr	r3, [r3, #32]
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d10b      	bne.n	8002c7a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002c62:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002c66:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002c6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c6e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d001      	beq.n	8002c7e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e000      	b.n	8002c80 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	40021000 	.word	0x40021000

08002c90 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b09e      	sub	sp, #120	@ 0x78
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d101      	bne.n	8002ca8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e162      	b.n	8002f6e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ca8:	4b90      	ldr	r3, [pc, #576]	@ (8002eec <HAL_RCC_ClockConfig+0x25c>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0307 	and.w	r3, r3, #7
 8002cb0:	683a      	ldr	r2, [r7, #0]
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d910      	bls.n	8002cd8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cb6:	4b8d      	ldr	r3, [pc, #564]	@ (8002eec <HAL_RCC_ClockConfig+0x25c>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f023 0207 	bic.w	r2, r3, #7
 8002cbe:	498b      	ldr	r1, [pc, #556]	@ (8002eec <HAL_RCC_ClockConfig+0x25c>)
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cc6:	4b89      	ldr	r3, [pc, #548]	@ (8002eec <HAL_RCC_ClockConfig+0x25c>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0307 	and.w	r3, r3, #7
 8002cce:	683a      	ldr	r2, [r7, #0]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d001      	beq.n	8002cd8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e14a      	b.n	8002f6e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0302 	and.w	r3, r3, #2
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d008      	beq.n	8002cf6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ce4:	4b82      	ldr	r3, [pc, #520]	@ (8002ef0 <HAL_RCC_ClockConfig+0x260>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	497f      	ldr	r1, [pc, #508]	@ (8002ef0 <HAL_RCC_ClockConfig+0x260>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0301 	and.w	r3, r3, #1
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	f000 80dc 	beq.w	8002ebc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d13c      	bne.n	8002d86 <HAL_RCC_ClockConfig+0xf6>
 8002d0c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d10:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d12:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d14:	fa93 f3a3 	rbit	r3, r3
 8002d18:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002d1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d1c:	fab3 f383 	clz	r3, r3
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	095b      	lsrs	r3, r3, #5
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	f043 0301 	orr.w	r3, r3, #1
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d102      	bne.n	8002d36 <HAL_RCC_ClockConfig+0xa6>
 8002d30:	4b6f      	ldr	r3, [pc, #444]	@ (8002ef0 <HAL_RCC_ClockConfig+0x260>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	e00f      	b.n	8002d56 <HAL_RCC_ClockConfig+0xc6>
 8002d36:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d3a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d3e:	fa93 f3a3 	rbit	r3, r3
 8002d42:	667b      	str	r3, [r7, #100]	@ 0x64
 8002d44:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d48:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002d4c:	fa93 f3a3 	rbit	r3, r3
 8002d50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002d52:	4b67      	ldr	r3, [pc, #412]	@ (8002ef0 <HAL_RCC_ClockConfig+0x260>)
 8002d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d56:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002d5a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002d5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002d5e:	fa92 f2a2 	rbit	r2, r2
 8002d62:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002d64:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002d66:	fab2 f282 	clz	r2, r2
 8002d6a:	b2d2      	uxtb	r2, r2
 8002d6c:	f042 0220 	orr.w	r2, r2, #32
 8002d70:	b2d2      	uxtb	r2, r2
 8002d72:	f002 021f 	and.w	r2, r2, #31
 8002d76:	2101      	movs	r1, #1
 8002d78:	fa01 f202 	lsl.w	r2, r1, r2
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d17b      	bne.n	8002e7a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e0f3      	b.n	8002f6e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d13c      	bne.n	8002e08 <HAL_RCC_ClockConfig+0x178>
 8002d8e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d92:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d96:	fa93 f3a3 	rbit	r3, r3
 8002d9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002d9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d9e:	fab3 f383 	clz	r3, r3
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	095b      	lsrs	r3, r3, #5
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	f043 0301 	orr.w	r3, r3, #1
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d102      	bne.n	8002db8 <HAL_RCC_ClockConfig+0x128>
 8002db2:	4b4f      	ldr	r3, [pc, #316]	@ (8002ef0 <HAL_RCC_ClockConfig+0x260>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	e00f      	b.n	8002dd8 <HAL_RCC_ClockConfig+0x148>
 8002db8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002dbc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dc0:	fa93 f3a3 	rbit	r3, r3
 8002dc4:	647b      	str	r3, [r7, #68]	@ 0x44
 8002dc6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002dca:	643b      	str	r3, [r7, #64]	@ 0x40
 8002dcc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002dce:	fa93 f3a3 	rbit	r3, r3
 8002dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002dd4:	4b46      	ldr	r3, [pc, #280]	@ (8002ef0 <HAL_RCC_ClockConfig+0x260>)
 8002dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ddc:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002dde:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002de0:	fa92 f2a2 	rbit	r2, r2
 8002de4:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002de6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002de8:	fab2 f282 	clz	r2, r2
 8002dec:	b2d2      	uxtb	r2, r2
 8002dee:	f042 0220 	orr.w	r2, r2, #32
 8002df2:	b2d2      	uxtb	r2, r2
 8002df4:	f002 021f 	and.w	r2, r2, #31
 8002df8:	2101      	movs	r1, #1
 8002dfa:	fa01 f202 	lsl.w	r2, r1, r2
 8002dfe:	4013      	ands	r3, r2
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d13a      	bne.n	8002e7a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e0b2      	b.n	8002f6e <HAL_RCC_ClockConfig+0x2de>
 8002e08:	2302      	movs	r3, #2
 8002e0a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e0e:	fa93 f3a3 	rbit	r3, r3
 8002e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e16:	fab3 f383 	clz	r3, r3
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	095b      	lsrs	r3, r3, #5
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	f043 0301 	orr.w	r3, r3, #1
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d102      	bne.n	8002e30 <HAL_RCC_ClockConfig+0x1a0>
 8002e2a:	4b31      	ldr	r3, [pc, #196]	@ (8002ef0 <HAL_RCC_ClockConfig+0x260>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	e00d      	b.n	8002e4c <HAL_RCC_ClockConfig+0x1bc>
 8002e30:	2302      	movs	r3, #2
 8002e32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e36:	fa93 f3a3 	rbit	r3, r3
 8002e3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e3c:	2302      	movs	r3, #2
 8002e3e:	623b      	str	r3, [r7, #32]
 8002e40:	6a3b      	ldr	r3, [r7, #32]
 8002e42:	fa93 f3a3 	rbit	r3, r3
 8002e46:	61fb      	str	r3, [r7, #28]
 8002e48:	4b29      	ldr	r3, [pc, #164]	@ (8002ef0 <HAL_RCC_ClockConfig+0x260>)
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4c:	2202      	movs	r2, #2
 8002e4e:	61ba      	str	r2, [r7, #24]
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	fa92 f2a2 	rbit	r2, r2
 8002e56:	617a      	str	r2, [r7, #20]
  return result;
 8002e58:	697a      	ldr	r2, [r7, #20]
 8002e5a:	fab2 f282 	clz	r2, r2
 8002e5e:	b2d2      	uxtb	r2, r2
 8002e60:	f042 0220 	orr.w	r2, r2, #32
 8002e64:	b2d2      	uxtb	r2, r2
 8002e66:	f002 021f 	and.w	r2, r2, #31
 8002e6a:	2101      	movs	r1, #1
 8002e6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002e70:	4013      	ands	r3, r2
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d101      	bne.n	8002e7a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e079      	b.n	8002f6e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e7a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ef0 <HAL_RCC_ClockConfig+0x260>)
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f023 0203 	bic.w	r2, r3, #3
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	491a      	ldr	r1, [pc, #104]	@ (8002ef0 <HAL_RCC_ClockConfig+0x260>)
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e8c:	f7fd fdac 	bl	80009e8 <HAL_GetTick>
 8002e90:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e92:	e00a      	b.n	8002eaa <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e94:	f7fd fda8 	bl	80009e8 <HAL_GetTick>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d901      	bls.n	8002eaa <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e061      	b.n	8002f6e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eaa:	4b11      	ldr	r3, [pc, #68]	@ (8002ef0 <HAL_RCC_ClockConfig+0x260>)
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f003 020c 	and.w	r2, r3, #12
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d1eb      	bne.n	8002e94 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8002eec <HAL_RCC_ClockConfig+0x25c>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0307 	and.w	r3, r3, #7
 8002ec4:	683a      	ldr	r2, [r7, #0]
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d214      	bcs.n	8002ef4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eca:	4b08      	ldr	r3, [pc, #32]	@ (8002eec <HAL_RCC_ClockConfig+0x25c>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f023 0207 	bic.w	r2, r3, #7
 8002ed2:	4906      	ldr	r1, [pc, #24]	@ (8002eec <HAL_RCC_ClockConfig+0x25c>)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eda:	4b04      	ldr	r3, [pc, #16]	@ (8002eec <HAL_RCC_ClockConfig+0x25c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0307 	and.w	r3, r3, #7
 8002ee2:	683a      	ldr	r2, [r7, #0]
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d005      	beq.n	8002ef4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e040      	b.n	8002f6e <HAL_RCC_ClockConfig+0x2de>
 8002eec:	40022000 	.word	0x40022000
 8002ef0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0304 	and.w	r3, r3, #4
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d008      	beq.n	8002f12 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f00:	4b1d      	ldr	r3, [pc, #116]	@ (8002f78 <HAL_RCC_ClockConfig+0x2e8>)
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	491a      	ldr	r1, [pc, #104]	@ (8002f78 <HAL_RCC_ClockConfig+0x2e8>)
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0308 	and.w	r3, r3, #8
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d009      	beq.n	8002f32 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f1e:	4b16      	ldr	r3, [pc, #88]	@ (8002f78 <HAL_RCC_ClockConfig+0x2e8>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	691b      	ldr	r3, [r3, #16]
 8002f2a:	00db      	lsls	r3, r3, #3
 8002f2c:	4912      	ldr	r1, [pc, #72]	@ (8002f78 <HAL_RCC_ClockConfig+0x2e8>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002f32:	f000 f829 	bl	8002f88 <HAL_RCC_GetSysClockFreq>
 8002f36:	4601      	mov	r1, r0
 8002f38:	4b0f      	ldr	r3, [pc, #60]	@ (8002f78 <HAL_RCC_ClockConfig+0x2e8>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f40:	22f0      	movs	r2, #240	@ 0xf0
 8002f42:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f44:	693a      	ldr	r2, [r7, #16]
 8002f46:	fa92 f2a2 	rbit	r2, r2
 8002f4a:	60fa      	str	r2, [r7, #12]
  return result;
 8002f4c:	68fa      	ldr	r2, [r7, #12]
 8002f4e:	fab2 f282 	clz	r2, r2
 8002f52:	b2d2      	uxtb	r2, r2
 8002f54:	40d3      	lsrs	r3, r2
 8002f56:	4a09      	ldr	r2, [pc, #36]	@ (8002f7c <HAL_RCC_ClockConfig+0x2ec>)
 8002f58:	5cd3      	ldrb	r3, [r2, r3]
 8002f5a:	fa21 f303 	lsr.w	r3, r1, r3
 8002f5e:	4a08      	ldr	r2, [pc, #32]	@ (8002f80 <HAL_RCC_ClockConfig+0x2f0>)
 8002f60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002f62:	4b08      	ldr	r3, [pc, #32]	@ (8002f84 <HAL_RCC_ClockConfig+0x2f4>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4618      	mov	r0, r3
 8002f68:	f7fd fcfa 	bl	8000960 <HAL_InitTick>
  
  return HAL_OK;
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3778      	adds	r7, #120	@ 0x78
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	40021000 	.word	0x40021000
 8002f7c:	0800408c 	.word	0x0800408c
 8002f80:	20000000 	.word	0x20000000
 8002f84:	20000004 	.word	0x20000004

08002f88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b087      	sub	sp, #28
 8002f8c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	60fb      	str	r3, [r7, #12]
 8002f92:	2300      	movs	r3, #0
 8002f94:	60bb      	str	r3, [r7, #8]
 8002f96:	2300      	movs	r3, #0
 8002f98:	617b      	str	r3, [r7, #20]
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002fa2:	4b1e      	ldr	r3, [pc, #120]	@ (800301c <HAL_RCC_GetSysClockFreq+0x94>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	f003 030c 	and.w	r3, r3, #12
 8002fae:	2b04      	cmp	r3, #4
 8002fb0:	d002      	beq.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x30>
 8002fb2:	2b08      	cmp	r3, #8
 8002fb4:	d003      	beq.n	8002fbe <HAL_RCC_GetSysClockFreq+0x36>
 8002fb6:	e026      	b.n	8003006 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002fb8:	4b19      	ldr	r3, [pc, #100]	@ (8003020 <HAL_RCC_GetSysClockFreq+0x98>)
 8002fba:	613b      	str	r3, [r7, #16]
      break;
 8002fbc:	e026      	b.n	800300c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	0c9b      	lsrs	r3, r3, #18
 8002fc2:	f003 030f 	and.w	r3, r3, #15
 8002fc6:	4a17      	ldr	r2, [pc, #92]	@ (8003024 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002fc8:	5cd3      	ldrb	r3, [r2, r3]
 8002fca:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002fcc:	4b13      	ldr	r3, [pc, #76]	@ (800301c <HAL_RCC_GetSysClockFreq+0x94>)
 8002fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fd0:	f003 030f 	and.w	r3, r3, #15
 8002fd4:	4a14      	ldr	r2, [pc, #80]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002fd6:	5cd3      	ldrb	r3, [r2, r3]
 8002fd8:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d008      	beq.n	8002ff6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002fe4:	4a0e      	ldr	r2, [pc, #56]	@ (8003020 <HAL_RCC_GetSysClockFreq+0x98>)
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	fb02 f303 	mul.w	r3, r2, r3
 8002ff2:	617b      	str	r3, [r7, #20]
 8002ff4:	e004      	b.n	8003000 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a0c      	ldr	r2, [pc, #48]	@ (800302c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ffa:	fb02 f303 	mul.w	r3, r2, r3
 8002ffe:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	613b      	str	r3, [r7, #16]
      break;
 8003004:	e002      	b.n	800300c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003006:	4b06      	ldr	r3, [pc, #24]	@ (8003020 <HAL_RCC_GetSysClockFreq+0x98>)
 8003008:	613b      	str	r3, [r7, #16]
      break;
 800300a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800300c:	693b      	ldr	r3, [r7, #16]
}
 800300e:	4618      	mov	r0, r3
 8003010:	371c      	adds	r7, #28
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr
 800301a:	bf00      	nop
 800301c:	40021000 	.word	0x40021000
 8003020:	007a1200 	.word	0x007a1200
 8003024:	080040a4 	.word	0x080040a4
 8003028:	080040b4 	.word	0x080040b4
 800302c:	003d0900 	.word	0x003d0900

08003030 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003030:	b480      	push	{r7}
 8003032:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003034:	4b03      	ldr	r3, [pc, #12]	@ (8003044 <HAL_RCC_GetHCLKFreq+0x14>)
 8003036:	681b      	ldr	r3, [r3, #0]
}
 8003038:	4618      	mov	r0, r3
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	20000000 	.word	0x20000000

08003048 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800304e:	f7ff ffef 	bl	8003030 <HAL_RCC_GetHCLKFreq>
 8003052:	4601      	mov	r1, r0
 8003054:	4b0b      	ldr	r3, [pc, #44]	@ (8003084 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800305c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003060:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	fa92 f2a2 	rbit	r2, r2
 8003068:	603a      	str	r2, [r7, #0]
  return result;
 800306a:	683a      	ldr	r2, [r7, #0]
 800306c:	fab2 f282 	clz	r2, r2
 8003070:	b2d2      	uxtb	r2, r2
 8003072:	40d3      	lsrs	r3, r2
 8003074:	4a04      	ldr	r2, [pc, #16]	@ (8003088 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003076:	5cd3      	ldrb	r3, [r2, r3]
 8003078:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800307c:	4618      	mov	r0, r3
 800307e:	3708      	adds	r7, #8
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	40021000 	.word	0x40021000
 8003088:	0800409c 	.word	0x0800409c

0800308c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003092:	f7ff ffcd 	bl	8003030 <HAL_RCC_GetHCLKFreq>
 8003096:	4601      	mov	r1, r0
 8003098:	4b0b      	ldr	r3, [pc, #44]	@ (80030c8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80030a0:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80030a4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	fa92 f2a2 	rbit	r2, r2
 80030ac:	603a      	str	r2, [r7, #0]
  return result;
 80030ae:	683a      	ldr	r2, [r7, #0]
 80030b0:	fab2 f282 	clz	r2, r2
 80030b4:	b2d2      	uxtb	r2, r2
 80030b6:	40d3      	lsrs	r3, r2
 80030b8:	4a04      	ldr	r2, [pc, #16]	@ (80030cc <HAL_RCC_GetPCLK2Freq+0x40>)
 80030ba:	5cd3      	ldrb	r3, [r2, r3]
 80030bc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80030c0:	4618      	mov	r0, r3
 80030c2:	3708      	adds	r7, #8
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	40021000 	.word	0x40021000
 80030cc:	0800409c 	.word	0x0800409c

080030d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d101      	bne.n	80030e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e040      	b.n	8003164 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d106      	bne.n	80030f8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f7fd facc 	bl	8000690 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2224      	movs	r2, #36	@ 0x24
 80030fc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f022 0201 	bic.w	r2, r2, #1
 800310c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003112:	2b00      	cmp	r3, #0
 8003114:	d002      	beq.n	800311c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 f95e 	bl	80033d8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f000 f825 	bl	800316c <UART_SetConfig>
 8003122:	4603      	mov	r3, r0
 8003124:	2b01      	cmp	r3, #1
 8003126:	d101      	bne.n	800312c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e01b      	b.n	8003164 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	685a      	ldr	r2, [r3, #4]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800313a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	689a      	ldr	r2, [r3, #8]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800314a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f042 0201 	orr.w	r2, r2, #1
 800315a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f000 f9dd 	bl	800351c <UART_CheckIdleState>
 8003162:	4603      	mov	r3, r0
}
 8003164:	4618      	mov	r0, r3
 8003166:	3708      	adds	r7, #8
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b088      	sub	sp, #32
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003174:	2300      	movs	r3, #0
 8003176:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	689a      	ldr	r2, [r3, #8]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	431a      	orrs	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	431a      	orrs	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	69db      	ldr	r3, [r3, #28]
 800318c:	4313      	orrs	r3, r2
 800318e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	4b8a      	ldr	r3, [pc, #552]	@ (80033c0 <UART_SetConfig+0x254>)
 8003198:	4013      	ands	r3, r2
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	6812      	ldr	r2, [r2, #0]
 800319e:	6979      	ldr	r1, [r7, #20]
 80031a0:	430b      	orrs	r3, r1
 80031a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	68da      	ldr	r2, [r3, #12]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	699b      	ldr	r3, [r3, #24]
 80031be:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6a1b      	ldr	r3, [r3, #32]
 80031c4:	697a      	ldr	r2, [r7, #20]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	697a      	ldr	r2, [r7, #20]
 80031da:	430a      	orrs	r2, r1
 80031dc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a78      	ldr	r2, [pc, #480]	@ (80033c4 <UART_SetConfig+0x258>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d120      	bne.n	800322a <UART_SetConfig+0xbe>
 80031e8:	4b77      	ldr	r3, [pc, #476]	@ (80033c8 <UART_SetConfig+0x25c>)
 80031ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ec:	f003 0303 	and.w	r3, r3, #3
 80031f0:	2b03      	cmp	r3, #3
 80031f2:	d817      	bhi.n	8003224 <UART_SetConfig+0xb8>
 80031f4:	a201      	add	r2, pc, #4	@ (adr r2, 80031fc <UART_SetConfig+0x90>)
 80031f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031fa:	bf00      	nop
 80031fc:	0800320d 	.word	0x0800320d
 8003200:	08003219 	.word	0x08003219
 8003204:	0800321f 	.word	0x0800321f
 8003208:	08003213 	.word	0x08003213
 800320c:	2300      	movs	r3, #0
 800320e:	77fb      	strb	r3, [r7, #31]
 8003210:	e01d      	b.n	800324e <UART_SetConfig+0xe2>
 8003212:	2302      	movs	r3, #2
 8003214:	77fb      	strb	r3, [r7, #31]
 8003216:	e01a      	b.n	800324e <UART_SetConfig+0xe2>
 8003218:	2304      	movs	r3, #4
 800321a:	77fb      	strb	r3, [r7, #31]
 800321c:	e017      	b.n	800324e <UART_SetConfig+0xe2>
 800321e:	2308      	movs	r3, #8
 8003220:	77fb      	strb	r3, [r7, #31]
 8003222:	e014      	b.n	800324e <UART_SetConfig+0xe2>
 8003224:	2310      	movs	r3, #16
 8003226:	77fb      	strb	r3, [r7, #31]
 8003228:	e011      	b.n	800324e <UART_SetConfig+0xe2>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a67      	ldr	r2, [pc, #412]	@ (80033cc <UART_SetConfig+0x260>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d102      	bne.n	800323a <UART_SetConfig+0xce>
 8003234:	2300      	movs	r3, #0
 8003236:	77fb      	strb	r3, [r7, #31]
 8003238:	e009      	b.n	800324e <UART_SetConfig+0xe2>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a64      	ldr	r2, [pc, #400]	@ (80033d0 <UART_SetConfig+0x264>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d102      	bne.n	800324a <UART_SetConfig+0xde>
 8003244:	2300      	movs	r3, #0
 8003246:	77fb      	strb	r3, [r7, #31]
 8003248:	e001      	b.n	800324e <UART_SetConfig+0xe2>
 800324a:	2310      	movs	r3, #16
 800324c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	69db      	ldr	r3, [r3, #28]
 8003252:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003256:	d15a      	bne.n	800330e <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8003258:	7ffb      	ldrb	r3, [r7, #31]
 800325a:	2b08      	cmp	r3, #8
 800325c:	d827      	bhi.n	80032ae <UART_SetConfig+0x142>
 800325e:	a201      	add	r2, pc, #4	@ (adr r2, 8003264 <UART_SetConfig+0xf8>)
 8003260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003264:	08003289 	.word	0x08003289
 8003268:	08003291 	.word	0x08003291
 800326c:	08003299 	.word	0x08003299
 8003270:	080032af 	.word	0x080032af
 8003274:	0800329f 	.word	0x0800329f
 8003278:	080032af 	.word	0x080032af
 800327c:	080032af 	.word	0x080032af
 8003280:	080032af 	.word	0x080032af
 8003284:	080032a7 	.word	0x080032a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003288:	f7ff fede 	bl	8003048 <HAL_RCC_GetPCLK1Freq>
 800328c:	61b8      	str	r0, [r7, #24]
        break;
 800328e:	e013      	b.n	80032b8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003290:	f7ff fefc 	bl	800308c <HAL_RCC_GetPCLK2Freq>
 8003294:	61b8      	str	r0, [r7, #24]
        break;
 8003296:	e00f      	b.n	80032b8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003298:	4b4e      	ldr	r3, [pc, #312]	@ (80033d4 <UART_SetConfig+0x268>)
 800329a:	61bb      	str	r3, [r7, #24]
        break;
 800329c:	e00c      	b.n	80032b8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800329e:	f7ff fe73 	bl	8002f88 <HAL_RCC_GetSysClockFreq>
 80032a2:	61b8      	str	r0, [r7, #24]
        break;
 80032a4:	e008      	b.n	80032b8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032aa:	61bb      	str	r3, [r7, #24]
        break;
 80032ac:	e004      	b.n	80032b8 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80032ae:	2300      	movs	r3, #0
 80032b0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	77bb      	strb	r3, [r7, #30]
        break;
 80032b6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d074      	beq.n	80033a8 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	005a      	lsls	r2, r3, #1
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	085b      	lsrs	r3, r3, #1
 80032c8:	441a      	add	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80032d2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	2b0f      	cmp	r3, #15
 80032d8:	d916      	bls.n	8003308 <UART_SetConfig+0x19c>
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032e0:	d212      	bcs.n	8003308 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	f023 030f 	bic.w	r3, r3, #15
 80032ea:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	085b      	lsrs	r3, r3, #1
 80032f0:	b29b      	uxth	r3, r3
 80032f2:	f003 0307 	and.w	r3, r3, #7
 80032f6:	b29a      	uxth	r2, r3
 80032f8:	89fb      	ldrh	r3, [r7, #14]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	89fa      	ldrh	r2, [r7, #14]
 8003304:	60da      	str	r2, [r3, #12]
 8003306:	e04f      	b.n	80033a8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	77bb      	strb	r3, [r7, #30]
 800330c:	e04c      	b.n	80033a8 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800330e:	7ffb      	ldrb	r3, [r7, #31]
 8003310:	2b08      	cmp	r3, #8
 8003312:	d828      	bhi.n	8003366 <UART_SetConfig+0x1fa>
 8003314:	a201      	add	r2, pc, #4	@ (adr r2, 800331c <UART_SetConfig+0x1b0>)
 8003316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800331a:	bf00      	nop
 800331c:	08003341 	.word	0x08003341
 8003320:	08003349 	.word	0x08003349
 8003324:	08003351 	.word	0x08003351
 8003328:	08003367 	.word	0x08003367
 800332c:	08003357 	.word	0x08003357
 8003330:	08003367 	.word	0x08003367
 8003334:	08003367 	.word	0x08003367
 8003338:	08003367 	.word	0x08003367
 800333c:	0800335f 	.word	0x0800335f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003340:	f7ff fe82 	bl	8003048 <HAL_RCC_GetPCLK1Freq>
 8003344:	61b8      	str	r0, [r7, #24]
        break;
 8003346:	e013      	b.n	8003370 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003348:	f7ff fea0 	bl	800308c <HAL_RCC_GetPCLK2Freq>
 800334c:	61b8      	str	r0, [r7, #24]
        break;
 800334e:	e00f      	b.n	8003370 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003350:	4b20      	ldr	r3, [pc, #128]	@ (80033d4 <UART_SetConfig+0x268>)
 8003352:	61bb      	str	r3, [r7, #24]
        break;
 8003354:	e00c      	b.n	8003370 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003356:	f7ff fe17 	bl	8002f88 <HAL_RCC_GetSysClockFreq>
 800335a:	61b8      	str	r0, [r7, #24]
        break;
 800335c:	e008      	b.n	8003370 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800335e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003362:	61bb      	str	r3, [r7, #24]
        break;
 8003364:	e004      	b.n	8003370 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003366:	2300      	movs	r3, #0
 8003368:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	77bb      	strb	r3, [r7, #30]
        break;
 800336e:	bf00      	nop
    }

    if (pclk != 0U)
 8003370:	69bb      	ldr	r3, [r7, #24]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d018      	beq.n	80033a8 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	085a      	lsrs	r2, r3, #1
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	441a      	add	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	fbb2 f3f3 	udiv	r3, r2, r3
 8003388:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	2b0f      	cmp	r3, #15
 800338e:	d909      	bls.n	80033a4 <UART_SetConfig+0x238>
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003396:	d205      	bcs.n	80033a4 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	b29a      	uxth	r2, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	60da      	str	r2, [r3, #12]
 80033a2:	e001      	b.n	80033a8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80033b4:	7fbb      	ldrb	r3, [r7, #30]
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3720      	adds	r7, #32
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	efff69f3 	.word	0xefff69f3
 80033c4:	40013800 	.word	0x40013800
 80033c8:	40021000 	.word	0x40021000
 80033cc:	40004400 	.word	0x40004400
 80033d0:	40004800 	.word	0x40004800
 80033d4:	007a1200 	.word	0x007a1200

080033d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e4:	f003 0308 	and.w	r3, r3, #8
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d00a      	beq.n	8003402 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	430a      	orrs	r2, r1
 8003400:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	2b00      	cmp	r3, #0
 800340c:	d00a      	beq.n	8003424 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	430a      	orrs	r2, r1
 8003422:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003428:	f003 0302 	and.w	r3, r3, #2
 800342c:	2b00      	cmp	r3, #0
 800342e:	d00a      	beq.n	8003446 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	430a      	orrs	r2, r1
 8003444:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344a:	f003 0304 	and.w	r3, r3, #4
 800344e:	2b00      	cmp	r3, #0
 8003450:	d00a      	beq.n	8003468 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	430a      	orrs	r2, r1
 8003466:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346c:	f003 0310 	and.w	r3, r3, #16
 8003470:	2b00      	cmp	r3, #0
 8003472:	d00a      	beq.n	800348a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	430a      	orrs	r2, r1
 8003488:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348e:	f003 0320 	and.w	r3, r3, #32
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00a      	beq.n	80034ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	430a      	orrs	r2, r1
 80034aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d01a      	beq.n	80034ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034d6:	d10a      	bne.n	80034ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	430a      	orrs	r2, r1
 80034ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00a      	beq.n	8003510 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	430a      	orrs	r2, r1
 800350e:	605a      	str	r2, [r3, #4]
  }
}
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b098      	sub	sp, #96	@ 0x60
 8003520:	af02      	add	r7, sp, #8
 8003522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800352c:	f7fd fa5c 	bl	80009e8 <HAL_GetTick>
 8003530:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0308 	and.w	r3, r3, #8
 800353c:	2b08      	cmp	r3, #8
 800353e:	d12e      	bne.n	800359e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003540:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003548:	2200      	movs	r2, #0
 800354a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f000 f88c 	bl	800366c <UART_WaitOnFlagUntilTimeout>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d021      	beq.n	800359e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003562:	e853 3f00 	ldrex	r3, [r3]
 8003566:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003568:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800356a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800356e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	461a      	mov	r2, r3
 8003576:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003578:	647b      	str	r3, [r7, #68]	@ 0x44
 800357a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800357c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800357e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003580:	e841 2300 	strex	r3, r2, [r1]
 8003584:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003586:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003588:	2b00      	cmp	r3, #0
 800358a:	d1e6      	bne.n	800355a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2220      	movs	r2, #32
 8003590:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e062      	b.n	8003664 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0304 	and.w	r3, r3, #4
 80035a8:	2b04      	cmp	r3, #4
 80035aa:	d149      	bne.n	8003640 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80035b0:	9300      	str	r3, [sp, #0]
 80035b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035b4:	2200      	movs	r2, #0
 80035b6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 f856 	bl	800366c <UART_WaitOnFlagUntilTimeout>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d03c      	beq.n	8003640 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ce:	e853 3f00 	ldrex	r3, [r3]
 80035d2:	623b      	str	r3, [r7, #32]
   return(result);
 80035d4:	6a3b      	ldr	r3, [r7, #32]
 80035d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	461a      	mov	r2, r3
 80035e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80035e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80035ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035ec:	e841 2300 	strex	r3, r2, [r1]
 80035f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80035f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d1e6      	bne.n	80035c6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	3308      	adds	r3, #8
 80035fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	e853 3f00 	ldrex	r3, [r3]
 8003606:	60fb      	str	r3, [r7, #12]
   return(result);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f023 0301 	bic.w	r3, r3, #1
 800360e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	3308      	adds	r3, #8
 8003616:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003618:	61fa      	str	r2, [r7, #28]
 800361a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800361c:	69b9      	ldr	r1, [r7, #24]
 800361e:	69fa      	ldr	r2, [r7, #28]
 8003620:	e841 2300 	strex	r3, r2, [r1]
 8003624:	617b      	str	r3, [r7, #20]
   return(result);
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d1e5      	bne.n	80035f8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2220      	movs	r2, #32
 8003630:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800363c:	2303      	movs	r3, #3
 800363e:	e011      	b.n	8003664 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2220      	movs	r2, #32
 8003644:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2220      	movs	r2, #32
 800364a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2200      	movs	r2, #0
 8003652:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003662:	2300      	movs	r3, #0
}
 8003664:	4618      	mov	r0, r3
 8003666:	3758      	adds	r7, #88	@ 0x58
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	60b9      	str	r1, [r7, #8]
 8003676:	603b      	str	r3, [r7, #0]
 8003678:	4613      	mov	r3, r2
 800367a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800367c:	e04f      	b.n	800371e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800367e:	69bb      	ldr	r3, [r7, #24]
 8003680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003684:	d04b      	beq.n	800371e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003686:	f7fd f9af 	bl	80009e8 <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	69ba      	ldr	r2, [r7, #24]
 8003692:	429a      	cmp	r2, r3
 8003694:	d302      	bcc.n	800369c <UART_WaitOnFlagUntilTimeout+0x30>
 8003696:	69bb      	ldr	r3, [r7, #24]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d101      	bne.n	80036a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e04e      	b.n	800373e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0304 	and.w	r3, r3, #4
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d037      	beq.n	800371e <UART_WaitOnFlagUntilTimeout+0xb2>
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	2b80      	cmp	r3, #128	@ 0x80
 80036b2:	d034      	beq.n	800371e <UART_WaitOnFlagUntilTimeout+0xb2>
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	2b40      	cmp	r3, #64	@ 0x40
 80036b8:	d031      	beq.n	800371e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	69db      	ldr	r3, [r3, #28]
 80036c0:	f003 0308 	and.w	r3, r3, #8
 80036c4:	2b08      	cmp	r3, #8
 80036c6:	d110      	bne.n	80036ea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2208      	movs	r2, #8
 80036ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036d0:	68f8      	ldr	r0, [r7, #12]
 80036d2:	f000 f838 	bl	8003746 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2208      	movs	r2, #8
 80036da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e029      	b.n	800373e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	69db      	ldr	r3, [r3, #28]
 80036f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036f8:	d111      	bne.n	800371e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003702:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003704:	68f8      	ldr	r0, [r7, #12]
 8003706:	f000 f81e 	bl	8003746 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2220      	movs	r2, #32
 800370e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e00f      	b.n	800373e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	69da      	ldr	r2, [r3, #28]
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	4013      	ands	r3, r2
 8003728:	68ba      	ldr	r2, [r7, #8]
 800372a:	429a      	cmp	r2, r3
 800372c:	bf0c      	ite	eq
 800372e:	2301      	moveq	r3, #1
 8003730:	2300      	movne	r3, #0
 8003732:	b2db      	uxtb	r3, r3
 8003734:	461a      	mov	r2, r3
 8003736:	79fb      	ldrb	r3, [r7, #7]
 8003738:	429a      	cmp	r2, r3
 800373a:	d0a0      	beq.n	800367e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3710      	adds	r7, #16
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003746:	b480      	push	{r7}
 8003748:	b095      	sub	sp, #84	@ 0x54
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003756:	e853 3f00 	ldrex	r3, [r3]
 800375a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800375c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800375e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003762:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	461a      	mov	r2, r3
 800376a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800376c:	643b      	str	r3, [r7, #64]	@ 0x40
 800376e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003770:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003772:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003774:	e841 2300 	strex	r3, r2, [r1]
 8003778:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800377a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800377c:	2b00      	cmp	r3, #0
 800377e:	d1e6      	bne.n	800374e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	3308      	adds	r3, #8
 8003786:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003788:	6a3b      	ldr	r3, [r7, #32]
 800378a:	e853 3f00 	ldrex	r3, [r3]
 800378e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	f023 0301 	bic.w	r3, r3, #1
 8003796:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	3308      	adds	r3, #8
 800379e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80037a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80037a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037a8:	e841 2300 	strex	r3, r2, [r1]
 80037ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80037ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d1e5      	bne.n	8003780 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d118      	bne.n	80037ee <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	e853 3f00 	ldrex	r3, [r3]
 80037c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	f023 0310 	bic.w	r3, r3, #16
 80037d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	461a      	mov	r2, r3
 80037d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037da:	61bb      	str	r3, [r7, #24]
 80037dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037de:	6979      	ldr	r1, [r7, #20]
 80037e0:	69ba      	ldr	r2, [r7, #24]
 80037e2:	e841 2300 	strex	r3, r2, [r1]
 80037e6:	613b      	str	r3, [r7, #16]
   return(result);
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d1e6      	bne.n	80037bc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2220      	movs	r2, #32
 80037f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003802:	bf00      	nop
 8003804:	3754      	adds	r7, #84	@ 0x54
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr
	...

08003810 <std>:
 8003810:	2300      	movs	r3, #0
 8003812:	b510      	push	{r4, lr}
 8003814:	4604      	mov	r4, r0
 8003816:	e9c0 3300 	strd	r3, r3, [r0]
 800381a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800381e:	6083      	str	r3, [r0, #8]
 8003820:	8181      	strh	r1, [r0, #12]
 8003822:	6643      	str	r3, [r0, #100]	@ 0x64
 8003824:	81c2      	strh	r2, [r0, #14]
 8003826:	6183      	str	r3, [r0, #24]
 8003828:	4619      	mov	r1, r3
 800382a:	2208      	movs	r2, #8
 800382c:	305c      	adds	r0, #92	@ 0x5c
 800382e:	f000 f9b0 	bl	8003b92 <memset>
 8003832:	4b0d      	ldr	r3, [pc, #52]	@ (8003868 <std+0x58>)
 8003834:	6263      	str	r3, [r4, #36]	@ 0x24
 8003836:	4b0d      	ldr	r3, [pc, #52]	@ (800386c <std+0x5c>)
 8003838:	62a3      	str	r3, [r4, #40]	@ 0x28
 800383a:	4b0d      	ldr	r3, [pc, #52]	@ (8003870 <std+0x60>)
 800383c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800383e:	4b0d      	ldr	r3, [pc, #52]	@ (8003874 <std+0x64>)
 8003840:	6323      	str	r3, [r4, #48]	@ 0x30
 8003842:	4b0d      	ldr	r3, [pc, #52]	@ (8003878 <std+0x68>)
 8003844:	6224      	str	r4, [r4, #32]
 8003846:	429c      	cmp	r4, r3
 8003848:	d006      	beq.n	8003858 <std+0x48>
 800384a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800384e:	4294      	cmp	r4, r2
 8003850:	d002      	beq.n	8003858 <std+0x48>
 8003852:	33d0      	adds	r3, #208	@ 0xd0
 8003854:	429c      	cmp	r4, r3
 8003856:	d105      	bne.n	8003864 <std+0x54>
 8003858:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800385c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003860:	f000 ba10 	b.w	8003c84 <__retarget_lock_init_recursive>
 8003864:	bd10      	pop	{r4, pc}
 8003866:	bf00      	nop
 8003868:	08003b0d 	.word	0x08003b0d
 800386c:	08003b2f 	.word	0x08003b2f
 8003870:	08003b67 	.word	0x08003b67
 8003874:	08003b8b 	.word	0x08003b8b
 8003878:	20000198 	.word	0x20000198

0800387c <stdio_exit_handler>:
 800387c:	4a02      	ldr	r2, [pc, #8]	@ (8003888 <stdio_exit_handler+0xc>)
 800387e:	4903      	ldr	r1, [pc, #12]	@ (800388c <stdio_exit_handler+0x10>)
 8003880:	4803      	ldr	r0, [pc, #12]	@ (8003890 <stdio_exit_handler+0x14>)
 8003882:	f000 b869 	b.w	8003958 <_fwalk_sglue>
 8003886:	bf00      	nop
 8003888:	2000000c 	.word	0x2000000c
 800388c:	08003f95 	.word	0x08003f95
 8003890:	2000001c 	.word	0x2000001c

08003894 <cleanup_stdio>:
 8003894:	6841      	ldr	r1, [r0, #4]
 8003896:	4b0c      	ldr	r3, [pc, #48]	@ (80038c8 <cleanup_stdio+0x34>)
 8003898:	4299      	cmp	r1, r3
 800389a:	b510      	push	{r4, lr}
 800389c:	4604      	mov	r4, r0
 800389e:	d001      	beq.n	80038a4 <cleanup_stdio+0x10>
 80038a0:	f000 fb78 	bl	8003f94 <_fflush_r>
 80038a4:	68a1      	ldr	r1, [r4, #8]
 80038a6:	4b09      	ldr	r3, [pc, #36]	@ (80038cc <cleanup_stdio+0x38>)
 80038a8:	4299      	cmp	r1, r3
 80038aa:	d002      	beq.n	80038b2 <cleanup_stdio+0x1e>
 80038ac:	4620      	mov	r0, r4
 80038ae:	f000 fb71 	bl	8003f94 <_fflush_r>
 80038b2:	68e1      	ldr	r1, [r4, #12]
 80038b4:	4b06      	ldr	r3, [pc, #24]	@ (80038d0 <cleanup_stdio+0x3c>)
 80038b6:	4299      	cmp	r1, r3
 80038b8:	d004      	beq.n	80038c4 <cleanup_stdio+0x30>
 80038ba:	4620      	mov	r0, r4
 80038bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038c0:	f000 bb68 	b.w	8003f94 <_fflush_r>
 80038c4:	bd10      	pop	{r4, pc}
 80038c6:	bf00      	nop
 80038c8:	20000198 	.word	0x20000198
 80038cc:	20000200 	.word	0x20000200
 80038d0:	20000268 	.word	0x20000268

080038d4 <global_stdio_init.part.0>:
 80038d4:	b510      	push	{r4, lr}
 80038d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003904 <global_stdio_init.part.0+0x30>)
 80038d8:	4c0b      	ldr	r4, [pc, #44]	@ (8003908 <global_stdio_init.part.0+0x34>)
 80038da:	4a0c      	ldr	r2, [pc, #48]	@ (800390c <global_stdio_init.part.0+0x38>)
 80038dc:	601a      	str	r2, [r3, #0]
 80038de:	4620      	mov	r0, r4
 80038e0:	2200      	movs	r2, #0
 80038e2:	2104      	movs	r1, #4
 80038e4:	f7ff ff94 	bl	8003810 <std>
 80038e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80038ec:	2201      	movs	r2, #1
 80038ee:	2109      	movs	r1, #9
 80038f0:	f7ff ff8e 	bl	8003810 <std>
 80038f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80038f8:	2202      	movs	r2, #2
 80038fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038fe:	2112      	movs	r1, #18
 8003900:	f7ff bf86 	b.w	8003810 <std>
 8003904:	200002d0 	.word	0x200002d0
 8003908:	20000198 	.word	0x20000198
 800390c:	0800387d 	.word	0x0800387d

08003910 <__sfp_lock_acquire>:
 8003910:	4801      	ldr	r0, [pc, #4]	@ (8003918 <__sfp_lock_acquire+0x8>)
 8003912:	f000 b9b8 	b.w	8003c86 <__retarget_lock_acquire_recursive>
 8003916:	bf00      	nop
 8003918:	200002d9 	.word	0x200002d9

0800391c <__sfp_lock_release>:
 800391c:	4801      	ldr	r0, [pc, #4]	@ (8003924 <__sfp_lock_release+0x8>)
 800391e:	f000 b9b3 	b.w	8003c88 <__retarget_lock_release_recursive>
 8003922:	bf00      	nop
 8003924:	200002d9 	.word	0x200002d9

08003928 <__sinit>:
 8003928:	b510      	push	{r4, lr}
 800392a:	4604      	mov	r4, r0
 800392c:	f7ff fff0 	bl	8003910 <__sfp_lock_acquire>
 8003930:	6a23      	ldr	r3, [r4, #32]
 8003932:	b11b      	cbz	r3, 800393c <__sinit+0x14>
 8003934:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003938:	f7ff bff0 	b.w	800391c <__sfp_lock_release>
 800393c:	4b04      	ldr	r3, [pc, #16]	@ (8003950 <__sinit+0x28>)
 800393e:	6223      	str	r3, [r4, #32]
 8003940:	4b04      	ldr	r3, [pc, #16]	@ (8003954 <__sinit+0x2c>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d1f5      	bne.n	8003934 <__sinit+0xc>
 8003948:	f7ff ffc4 	bl	80038d4 <global_stdio_init.part.0>
 800394c:	e7f2      	b.n	8003934 <__sinit+0xc>
 800394e:	bf00      	nop
 8003950:	08003895 	.word	0x08003895
 8003954:	200002d0 	.word	0x200002d0

08003958 <_fwalk_sglue>:
 8003958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800395c:	4607      	mov	r7, r0
 800395e:	4688      	mov	r8, r1
 8003960:	4614      	mov	r4, r2
 8003962:	2600      	movs	r6, #0
 8003964:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003968:	f1b9 0901 	subs.w	r9, r9, #1
 800396c:	d505      	bpl.n	800397a <_fwalk_sglue+0x22>
 800396e:	6824      	ldr	r4, [r4, #0]
 8003970:	2c00      	cmp	r4, #0
 8003972:	d1f7      	bne.n	8003964 <_fwalk_sglue+0xc>
 8003974:	4630      	mov	r0, r6
 8003976:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800397a:	89ab      	ldrh	r3, [r5, #12]
 800397c:	2b01      	cmp	r3, #1
 800397e:	d907      	bls.n	8003990 <_fwalk_sglue+0x38>
 8003980:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003984:	3301      	adds	r3, #1
 8003986:	d003      	beq.n	8003990 <_fwalk_sglue+0x38>
 8003988:	4629      	mov	r1, r5
 800398a:	4638      	mov	r0, r7
 800398c:	47c0      	blx	r8
 800398e:	4306      	orrs	r6, r0
 8003990:	3568      	adds	r5, #104	@ 0x68
 8003992:	e7e9      	b.n	8003968 <_fwalk_sglue+0x10>

08003994 <setbuf>:
 8003994:	fab1 f281 	clz	r2, r1
 8003998:	0952      	lsrs	r2, r2, #5
 800399a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800399e:	0052      	lsls	r2, r2, #1
 80039a0:	f000 b800 	b.w	80039a4 <setvbuf>

080039a4 <setvbuf>:
 80039a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80039a8:	461d      	mov	r5, r3
 80039aa:	4b57      	ldr	r3, [pc, #348]	@ (8003b08 <setvbuf+0x164>)
 80039ac:	681f      	ldr	r7, [r3, #0]
 80039ae:	4604      	mov	r4, r0
 80039b0:	460e      	mov	r6, r1
 80039b2:	4690      	mov	r8, r2
 80039b4:	b127      	cbz	r7, 80039c0 <setvbuf+0x1c>
 80039b6:	6a3b      	ldr	r3, [r7, #32]
 80039b8:	b913      	cbnz	r3, 80039c0 <setvbuf+0x1c>
 80039ba:	4638      	mov	r0, r7
 80039bc:	f7ff ffb4 	bl	8003928 <__sinit>
 80039c0:	f1b8 0f02 	cmp.w	r8, #2
 80039c4:	d006      	beq.n	80039d4 <setvbuf+0x30>
 80039c6:	f1b8 0f01 	cmp.w	r8, #1
 80039ca:	f200 809a 	bhi.w	8003b02 <setvbuf+0x15e>
 80039ce:	2d00      	cmp	r5, #0
 80039d0:	f2c0 8097 	blt.w	8003b02 <setvbuf+0x15e>
 80039d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80039d6:	07d9      	lsls	r1, r3, #31
 80039d8:	d405      	bmi.n	80039e6 <setvbuf+0x42>
 80039da:	89a3      	ldrh	r3, [r4, #12]
 80039dc:	059a      	lsls	r2, r3, #22
 80039de:	d402      	bmi.n	80039e6 <setvbuf+0x42>
 80039e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039e2:	f000 f950 	bl	8003c86 <__retarget_lock_acquire_recursive>
 80039e6:	4621      	mov	r1, r4
 80039e8:	4638      	mov	r0, r7
 80039ea:	f000 fad3 	bl	8003f94 <_fflush_r>
 80039ee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80039f0:	b141      	cbz	r1, 8003a04 <setvbuf+0x60>
 80039f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80039f6:	4299      	cmp	r1, r3
 80039f8:	d002      	beq.n	8003a00 <setvbuf+0x5c>
 80039fa:	4638      	mov	r0, r7
 80039fc:	f000 f946 	bl	8003c8c <_free_r>
 8003a00:	2300      	movs	r3, #0
 8003a02:	6363      	str	r3, [r4, #52]	@ 0x34
 8003a04:	2300      	movs	r3, #0
 8003a06:	61a3      	str	r3, [r4, #24]
 8003a08:	6063      	str	r3, [r4, #4]
 8003a0a:	89a3      	ldrh	r3, [r4, #12]
 8003a0c:	061b      	lsls	r3, r3, #24
 8003a0e:	d503      	bpl.n	8003a18 <setvbuf+0x74>
 8003a10:	6921      	ldr	r1, [r4, #16]
 8003a12:	4638      	mov	r0, r7
 8003a14:	f000 f93a 	bl	8003c8c <_free_r>
 8003a18:	89a3      	ldrh	r3, [r4, #12]
 8003a1a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8003a1e:	f023 0303 	bic.w	r3, r3, #3
 8003a22:	f1b8 0f02 	cmp.w	r8, #2
 8003a26:	81a3      	strh	r3, [r4, #12]
 8003a28:	d061      	beq.n	8003aee <setvbuf+0x14a>
 8003a2a:	ab01      	add	r3, sp, #4
 8003a2c:	466a      	mov	r2, sp
 8003a2e:	4621      	mov	r1, r4
 8003a30:	4638      	mov	r0, r7
 8003a32:	f000 fad7 	bl	8003fe4 <__swhatbuf_r>
 8003a36:	89a3      	ldrh	r3, [r4, #12]
 8003a38:	4318      	orrs	r0, r3
 8003a3a:	81a0      	strh	r0, [r4, #12]
 8003a3c:	bb2d      	cbnz	r5, 8003a8a <setvbuf+0xe6>
 8003a3e:	9d00      	ldr	r5, [sp, #0]
 8003a40:	4628      	mov	r0, r5
 8003a42:	f000 f96d 	bl	8003d20 <malloc>
 8003a46:	4606      	mov	r6, r0
 8003a48:	2800      	cmp	r0, #0
 8003a4a:	d152      	bne.n	8003af2 <setvbuf+0x14e>
 8003a4c:	f8dd 9000 	ldr.w	r9, [sp]
 8003a50:	45a9      	cmp	r9, r5
 8003a52:	d140      	bne.n	8003ad6 <setvbuf+0x132>
 8003a54:	f04f 35ff 	mov.w	r5, #4294967295
 8003a58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a5c:	f043 0202 	orr.w	r2, r3, #2
 8003a60:	81a2      	strh	r2, [r4, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	60a2      	str	r2, [r4, #8]
 8003a66:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8003a6a:	6022      	str	r2, [r4, #0]
 8003a6c:	6122      	str	r2, [r4, #16]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	6162      	str	r2, [r4, #20]
 8003a72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003a74:	07d6      	lsls	r6, r2, #31
 8003a76:	d404      	bmi.n	8003a82 <setvbuf+0xde>
 8003a78:	0598      	lsls	r0, r3, #22
 8003a7a:	d402      	bmi.n	8003a82 <setvbuf+0xde>
 8003a7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a7e:	f000 f903 	bl	8003c88 <__retarget_lock_release_recursive>
 8003a82:	4628      	mov	r0, r5
 8003a84:	b003      	add	sp, #12
 8003a86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003a8a:	2e00      	cmp	r6, #0
 8003a8c:	d0d8      	beq.n	8003a40 <setvbuf+0x9c>
 8003a8e:	6a3b      	ldr	r3, [r7, #32]
 8003a90:	b913      	cbnz	r3, 8003a98 <setvbuf+0xf4>
 8003a92:	4638      	mov	r0, r7
 8003a94:	f7ff ff48 	bl	8003928 <__sinit>
 8003a98:	f1b8 0f01 	cmp.w	r8, #1
 8003a9c:	bf08      	it	eq
 8003a9e:	89a3      	ldrheq	r3, [r4, #12]
 8003aa0:	6026      	str	r6, [r4, #0]
 8003aa2:	bf04      	itt	eq
 8003aa4:	f043 0301 	orreq.w	r3, r3, #1
 8003aa8:	81a3      	strheq	r3, [r4, #12]
 8003aaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003aae:	f013 0208 	ands.w	r2, r3, #8
 8003ab2:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003ab6:	d01e      	beq.n	8003af6 <setvbuf+0x152>
 8003ab8:	07d9      	lsls	r1, r3, #31
 8003aba:	bf41      	itttt	mi
 8003abc:	2200      	movmi	r2, #0
 8003abe:	426d      	negmi	r5, r5
 8003ac0:	60a2      	strmi	r2, [r4, #8]
 8003ac2:	61a5      	strmi	r5, [r4, #24]
 8003ac4:	bf58      	it	pl
 8003ac6:	60a5      	strpl	r5, [r4, #8]
 8003ac8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003aca:	07d2      	lsls	r2, r2, #31
 8003acc:	d401      	bmi.n	8003ad2 <setvbuf+0x12e>
 8003ace:	059b      	lsls	r3, r3, #22
 8003ad0:	d513      	bpl.n	8003afa <setvbuf+0x156>
 8003ad2:	2500      	movs	r5, #0
 8003ad4:	e7d5      	b.n	8003a82 <setvbuf+0xde>
 8003ad6:	4648      	mov	r0, r9
 8003ad8:	f000 f922 	bl	8003d20 <malloc>
 8003adc:	4606      	mov	r6, r0
 8003ade:	2800      	cmp	r0, #0
 8003ae0:	d0b8      	beq.n	8003a54 <setvbuf+0xb0>
 8003ae2:	89a3      	ldrh	r3, [r4, #12]
 8003ae4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ae8:	81a3      	strh	r3, [r4, #12]
 8003aea:	464d      	mov	r5, r9
 8003aec:	e7cf      	b.n	8003a8e <setvbuf+0xea>
 8003aee:	2500      	movs	r5, #0
 8003af0:	e7b2      	b.n	8003a58 <setvbuf+0xb4>
 8003af2:	46a9      	mov	r9, r5
 8003af4:	e7f5      	b.n	8003ae2 <setvbuf+0x13e>
 8003af6:	60a2      	str	r2, [r4, #8]
 8003af8:	e7e6      	b.n	8003ac8 <setvbuf+0x124>
 8003afa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003afc:	f000 f8c4 	bl	8003c88 <__retarget_lock_release_recursive>
 8003b00:	e7e7      	b.n	8003ad2 <setvbuf+0x12e>
 8003b02:	f04f 35ff 	mov.w	r5, #4294967295
 8003b06:	e7bc      	b.n	8003a82 <setvbuf+0xde>
 8003b08:	20000018 	.word	0x20000018

08003b0c <__sread>:
 8003b0c:	b510      	push	{r4, lr}
 8003b0e:	460c      	mov	r4, r1
 8003b10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b14:	f000 f868 	bl	8003be8 <_read_r>
 8003b18:	2800      	cmp	r0, #0
 8003b1a:	bfab      	itete	ge
 8003b1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003b1e:	89a3      	ldrhlt	r3, [r4, #12]
 8003b20:	181b      	addge	r3, r3, r0
 8003b22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003b26:	bfac      	ite	ge
 8003b28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003b2a:	81a3      	strhlt	r3, [r4, #12]
 8003b2c:	bd10      	pop	{r4, pc}

08003b2e <__swrite>:
 8003b2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b32:	461f      	mov	r7, r3
 8003b34:	898b      	ldrh	r3, [r1, #12]
 8003b36:	05db      	lsls	r3, r3, #23
 8003b38:	4605      	mov	r5, r0
 8003b3a:	460c      	mov	r4, r1
 8003b3c:	4616      	mov	r6, r2
 8003b3e:	d505      	bpl.n	8003b4c <__swrite+0x1e>
 8003b40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b44:	2302      	movs	r3, #2
 8003b46:	2200      	movs	r2, #0
 8003b48:	f000 f83c 	bl	8003bc4 <_lseek_r>
 8003b4c:	89a3      	ldrh	r3, [r4, #12]
 8003b4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b56:	81a3      	strh	r3, [r4, #12]
 8003b58:	4632      	mov	r2, r6
 8003b5a:	463b      	mov	r3, r7
 8003b5c:	4628      	mov	r0, r5
 8003b5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b62:	f000 b853 	b.w	8003c0c <_write_r>

08003b66 <__sseek>:
 8003b66:	b510      	push	{r4, lr}
 8003b68:	460c      	mov	r4, r1
 8003b6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b6e:	f000 f829 	bl	8003bc4 <_lseek_r>
 8003b72:	1c43      	adds	r3, r0, #1
 8003b74:	89a3      	ldrh	r3, [r4, #12]
 8003b76:	bf15      	itete	ne
 8003b78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003b7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003b7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003b82:	81a3      	strheq	r3, [r4, #12]
 8003b84:	bf18      	it	ne
 8003b86:	81a3      	strhne	r3, [r4, #12]
 8003b88:	bd10      	pop	{r4, pc}

08003b8a <__sclose>:
 8003b8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b8e:	f000 b809 	b.w	8003ba4 <_close_r>

08003b92 <memset>:
 8003b92:	4402      	add	r2, r0
 8003b94:	4603      	mov	r3, r0
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d100      	bne.n	8003b9c <memset+0xa>
 8003b9a:	4770      	bx	lr
 8003b9c:	f803 1b01 	strb.w	r1, [r3], #1
 8003ba0:	e7f9      	b.n	8003b96 <memset+0x4>
	...

08003ba4 <_close_r>:
 8003ba4:	b538      	push	{r3, r4, r5, lr}
 8003ba6:	4d06      	ldr	r5, [pc, #24]	@ (8003bc0 <_close_r+0x1c>)
 8003ba8:	2300      	movs	r3, #0
 8003baa:	4604      	mov	r4, r0
 8003bac:	4608      	mov	r0, r1
 8003bae:	602b      	str	r3, [r5, #0]
 8003bb0:	f7fc fe25 	bl	80007fe <_close>
 8003bb4:	1c43      	adds	r3, r0, #1
 8003bb6:	d102      	bne.n	8003bbe <_close_r+0x1a>
 8003bb8:	682b      	ldr	r3, [r5, #0]
 8003bba:	b103      	cbz	r3, 8003bbe <_close_r+0x1a>
 8003bbc:	6023      	str	r3, [r4, #0]
 8003bbe:	bd38      	pop	{r3, r4, r5, pc}
 8003bc0:	200002d4 	.word	0x200002d4

08003bc4 <_lseek_r>:
 8003bc4:	b538      	push	{r3, r4, r5, lr}
 8003bc6:	4d07      	ldr	r5, [pc, #28]	@ (8003be4 <_lseek_r+0x20>)
 8003bc8:	4604      	mov	r4, r0
 8003bca:	4608      	mov	r0, r1
 8003bcc:	4611      	mov	r1, r2
 8003bce:	2200      	movs	r2, #0
 8003bd0:	602a      	str	r2, [r5, #0]
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	f7fc fe2f 	bl	8000836 <_lseek>
 8003bd8:	1c43      	adds	r3, r0, #1
 8003bda:	d102      	bne.n	8003be2 <_lseek_r+0x1e>
 8003bdc:	682b      	ldr	r3, [r5, #0]
 8003bde:	b103      	cbz	r3, 8003be2 <_lseek_r+0x1e>
 8003be0:	6023      	str	r3, [r4, #0]
 8003be2:	bd38      	pop	{r3, r4, r5, pc}
 8003be4:	200002d4 	.word	0x200002d4

08003be8 <_read_r>:
 8003be8:	b538      	push	{r3, r4, r5, lr}
 8003bea:	4d07      	ldr	r5, [pc, #28]	@ (8003c08 <_read_r+0x20>)
 8003bec:	4604      	mov	r4, r0
 8003bee:	4608      	mov	r0, r1
 8003bf0:	4611      	mov	r1, r2
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	602a      	str	r2, [r5, #0]
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	f7fc fdc8 	bl	800078c <_read>
 8003bfc:	1c43      	adds	r3, r0, #1
 8003bfe:	d102      	bne.n	8003c06 <_read_r+0x1e>
 8003c00:	682b      	ldr	r3, [r5, #0]
 8003c02:	b103      	cbz	r3, 8003c06 <_read_r+0x1e>
 8003c04:	6023      	str	r3, [r4, #0]
 8003c06:	bd38      	pop	{r3, r4, r5, pc}
 8003c08:	200002d4 	.word	0x200002d4

08003c0c <_write_r>:
 8003c0c:	b538      	push	{r3, r4, r5, lr}
 8003c0e:	4d07      	ldr	r5, [pc, #28]	@ (8003c2c <_write_r+0x20>)
 8003c10:	4604      	mov	r4, r0
 8003c12:	4608      	mov	r0, r1
 8003c14:	4611      	mov	r1, r2
 8003c16:	2200      	movs	r2, #0
 8003c18:	602a      	str	r2, [r5, #0]
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	f7fc fdd3 	bl	80007c6 <_write>
 8003c20:	1c43      	adds	r3, r0, #1
 8003c22:	d102      	bne.n	8003c2a <_write_r+0x1e>
 8003c24:	682b      	ldr	r3, [r5, #0]
 8003c26:	b103      	cbz	r3, 8003c2a <_write_r+0x1e>
 8003c28:	6023      	str	r3, [r4, #0]
 8003c2a:	bd38      	pop	{r3, r4, r5, pc}
 8003c2c:	200002d4 	.word	0x200002d4

08003c30 <__errno>:
 8003c30:	4b01      	ldr	r3, [pc, #4]	@ (8003c38 <__errno+0x8>)
 8003c32:	6818      	ldr	r0, [r3, #0]
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop
 8003c38:	20000018 	.word	0x20000018

08003c3c <__libc_init_array>:
 8003c3c:	b570      	push	{r4, r5, r6, lr}
 8003c3e:	4d0d      	ldr	r5, [pc, #52]	@ (8003c74 <__libc_init_array+0x38>)
 8003c40:	4c0d      	ldr	r4, [pc, #52]	@ (8003c78 <__libc_init_array+0x3c>)
 8003c42:	1b64      	subs	r4, r4, r5
 8003c44:	10a4      	asrs	r4, r4, #2
 8003c46:	2600      	movs	r6, #0
 8003c48:	42a6      	cmp	r6, r4
 8003c4a:	d109      	bne.n	8003c60 <__libc_init_array+0x24>
 8003c4c:	4d0b      	ldr	r5, [pc, #44]	@ (8003c7c <__libc_init_array+0x40>)
 8003c4e:	4c0c      	ldr	r4, [pc, #48]	@ (8003c80 <__libc_init_array+0x44>)
 8003c50:	f000 fa10 	bl	8004074 <_init>
 8003c54:	1b64      	subs	r4, r4, r5
 8003c56:	10a4      	asrs	r4, r4, #2
 8003c58:	2600      	movs	r6, #0
 8003c5a:	42a6      	cmp	r6, r4
 8003c5c:	d105      	bne.n	8003c6a <__libc_init_array+0x2e>
 8003c5e:	bd70      	pop	{r4, r5, r6, pc}
 8003c60:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c64:	4798      	blx	r3
 8003c66:	3601      	adds	r6, #1
 8003c68:	e7ee      	b.n	8003c48 <__libc_init_array+0xc>
 8003c6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c6e:	4798      	blx	r3
 8003c70:	3601      	adds	r6, #1
 8003c72:	e7f2      	b.n	8003c5a <__libc_init_array+0x1e>
 8003c74:	080040c4 	.word	0x080040c4
 8003c78:	080040c4 	.word	0x080040c4
 8003c7c:	080040c4 	.word	0x080040c4
 8003c80:	080040c8 	.word	0x080040c8

08003c84 <__retarget_lock_init_recursive>:
 8003c84:	4770      	bx	lr

08003c86 <__retarget_lock_acquire_recursive>:
 8003c86:	4770      	bx	lr

08003c88 <__retarget_lock_release_recursive>:
 8003c88:	4770      	bx	lr
	...

08003c8c <_free_r>:
 8003c8c:	b538      	push	{r3, r4, r5, lr}
 8003c8e:	4605      	mov	r5, r0
 8003c90:	2900      	cmp	r1, #0
 8003c92:	d041      	beq.n	8003d18 <_free_r+0x8c>
 8003c94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c98:	1f0c      	subs	r4, r1, #4
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	bfb8      	it	lt
 8003c9e:	18e4      	addlt	r4, r4, r3
 8003ca0:	f000 f8e8 	bl	8003e74 <__malloc_lock>
 8003ca4:	4a1d      	ldr	r2, [pc, #116]	@ (8003d1c <_free_r+0x90>)
 8003ca6:	6813      	ldr	r3, [r2, #0]
 8003ca8:	b933      	cbnz	r3, 8003cb8 <_free_r+0x2c>
 8003caa:	6063      	str	r3, [r4, #4]
 8003cac:	6014      	str	r4, [r2, #0]
 8003cae:	4628      	mov	r0, r5
 8003cb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003cb4:	f000 b8e4 	b.w	8003e80 <__malloc_unlock>
 8003cb8:	42a3      	cmp	r3, r4
 8003cba:	d908      	bls.n	8003cce <_free_r+0x42>
 8003cbc:	6820      	ldr	r0, [r4, #0]
 8003cbe:	1821      	adds	r1, r4, r0
 8003cc0:	428b      	cmp	r3, r1
 8003cc2:	bf01      	itttt	eq
 8003cc4:	6819      	ldreq	r1, [r3, #0]
 8003cc6:	685b      	ldreq	r3, [r3, #4]
 8003cc8:	1809      	addeq	r1, r1, r0
 8003cca:	6021      	streq	r1, [r4, #0]
 8003ccc:	e7ed      	b.n	8003caa <_free_r+0x1e>
 8003cce:	461a      	mov	r2, r3
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	b10b      	cbz	r3, 8003cd8 <_free_r+0x4c>
 8003cd4:	42a3      	cmp	r3, r4
 8003cd6:	d9fa      	bls.n	8003cce <_free_r+0x42>
 8003cd8:	6811      	ldr	r1, [r2, #0]
 8003cda:	1850      	adds	r0, r2, r1
 8003cdc:	42a0      	cmp	r0, r4
 8003cde:	d10b      	bne.n	8003cf8 <_free_r+0x6c>
 8003ce0:	6820      	ldr	r0, [r4, #0]
 8003ce2:	4401      	add	r1, r0
 8003ce4:	1850      	adds	r0, r2, r1
 8003ce6:	4283      	cmp	r3, r0
 8003ce8:	6011      	str	r1, [r2, #0]
 8003cea:	d1e0      	bne.n	8003cae <_free_r+0x22>
 8003cec:	6818      	ldr	r0, [r3, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	6053      	str	r3, [r2, #4]
 8003cf2:	4408      	add	r0, r1
 8003cf4:	6010      	str	r0, [r2, #0]
 8003cf6:	e7da      	b.n	8003cae <_free_r+0x22>
 8003cf8:	d902      	bls.n	8003d00 <_free_r+0x74>
 8003cfa:	230c      	movs	r3, #12
 8003cfc:	602b      	str	r3, [r5, #0]
 8003cfe:	e7d6      	b.n	8003cae <_free_r+0x22>
 8003d00:	6820      	ldr	r0, [r4, #0]
 8003d02:	1821      	adds	r1, r4, r0
 8003d04:	428b      	cmp	r3, r1
 8003d06:	bf04      	itt	eq
 8003d08:	6819      	ldreq	r1, [r3, #0]
 8003d0a:	685b      	ldreq	r3, [r3, #4]
 8003d0c:	6063      	str	r3, [r4, #4]
 8003d0e:	bf04      	itt	eq
 8003d10:	1809      	addeq	r1, r1, r0
 8003d12:	6021      	streq	r1, [r4, #0]
 8003d14:	6054      	str	r4, [r2, #4]
 8003d16:	e7ca      	b.n	8003cae <_free_r+0x22>
 8003d18:	bd38      	pop	{r3, r4, r5, pc}
 8003d1a:	bf00      	nop
 8003d1c:	200002e0 	.word	0x200002e0

08003d20 <malloc>:
 8003d20:	4b02      	ldr	r3, [pc, #8]	@ (8003d2c <malloc+0xc>)
 8003d22:	4601      	mov	r1, r0
 8003d24:	6818      	ldr	r0, [r3, #0]
 8003d26:	f000 b825 	b.w	8003d74 <_malloc_r>
 8003d2a:	bf00      	nop
 8003d2c:	20000018 	.word	0x20000018

08003d30 <sbrk_aligned>:
 8003d30:	b570      	push	{r4, r5, r6, lr}
 8003d32:	4e0f      	ldr	r6, [pc, #60]	@ (8003d70 <sbrk_aligned+0x40>)
 8003d34:	460c      	mov	r4, r1
 8003d36:	6831      	ldr	r1, [r6, #0]
 8003d38:	4605      	mov	r5, r0
 8003d3a:	b911      	cbnz	r1, 8003d42 <sbrk_aligned+0x12>
 8003d3c:	f000 f98a 	bl	8004054 <_sbrk_r>
 8003d40:	6030      	str	r0, [r6, #0]
 8003d42:	4621      	mov	r1, r4
 8003d44:	4628      	mov	r0, r5
 8003d46:	f000 f985 	bl	8004054 <_sbrk_r>
 8003d4a:	1c43      	adds	r3, r0, #1
 8003d4c:	d103      	bne.n	8003d56 <sbrk_aligned+0x26>
 8003d4e:	f04f 34ff 	mov.w	r4, #4294967295
 8003d52:	4620      	mov	r0, r4
 8003d54:	bd70      	pop	{r4, r5, r6, pc}
 8003d56:	1cc4      	adds	r4, r0, #3
 8003d58:	f024 0403 	bic.w	r4, r4, #3
 8003d5c:	42a0      	cmp	r0, r4
 8003d5e:	d0f8      	beq.n	8003d52 <sbrk_aligned+0x22>
 8003d60:	1a21      	subs	r1, r4, r0
 8003d62:	4628      	mov	r0, r5
 8003d64:	f000 f976 	bl	8004054 <_sbrk_r>
 8003d68:	3001      	adds	r0, #1
 8003d6a:	d1f2      	bne.n	8003d52 <sbrk_aligned+0x22>
 8003d6c:	e7ef      	b.n	8003d4e <sbrk_aligned+0x1e>
 8003d6e:	bf00      	nop
 8003d70:	200002dc 	.word	0x200002dc

08003d74 <_malloc_r>:
 8003d74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d78:	1ccd      	adds	r5, r1, #3
 8003d7a:	f025 0503 	bic.w	r5, r5, #3
 8003d7e:	3508      	adds	r5, #8
 8003d80:	2d0c      	cmp	r5, #12
 8003d82:	bf38      	it	cc
 8003d84:	250c      	movcc	r5, #12
 8003d86:	2d00      	cmp	r5, #0
 8003d88:	4606      	mov	r6, r0
 8003d8a:	db01      	blt.n	8003d90 <_malloc_r+0x1c>
 8003d8c:	42a9      	cmp	r1, r5
 8003d8e:	d904      	bls.n	8003d9a <_malloc_r+0x26>
 8003d90:	230c      	movs	r3, #12
 8003d92:	6033      	str	r3, [r6, #0]
 8003d94:	2000      	movs	r0, #0
 8003d96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003e70 <_malloc_r+0xfc>
 8003d9e:	f000 f869 	bl	8003e74 <__malloc_lock>
 8003da2:	f8d8 3000 	ldr.w	r3, [r8]
 8003da6:	461c      	mov	r4, r3
 8003da8:	bb44      	cbnz	r4, 8003dfc <_malloc_r+0x88>
 8003daa:	4629      	mov	r1, r5
 8003dac:	4630      	mov	r0, r6
 8003dae:	f7ff ffbf 	bl	8003d30 <sbrk_aligned>
 8003db2:	1c43      	adds	r3, r0, #1
 8003db4:	4604      	mov	r4, r0
 8003db6:	d158      	bne.n	8003e6a <_malloc_r+0xf6>
 8003db8:	f8d8 4000 	ldr.w	r4, [r8]
 8003dbc:	4627      	mov	r7, r4
 8003dbe:	2f00      	cmp	r7, #0
 8003dc0:	d143      	bne.n	8003e4a <_malloc_r+0xd6>
 8003dc2:	2c00      	cmp	r4, #0
 8003dc4:	d04b      	beq.n	8003e5e <_malloc_r+0xea>
 8003dc6:	6823      	ldr	r3, [r4, #0]
 8003dc8:	4639      	mov	r1, r7
 8003dca:	4630      	mov	r0, r6
 8003dcc:	eb04 0903 	add.w	r9, r4, r3
 8003dd0:	f000 f940 	bl	8004054 <_sbrk_r>
 8003dd4:	4581      	cmp	r9, r0
 8003dd6:	d142      	bne.n	8003e5e <_malloc_r+0xea>
 8003dd8:	6821      	ldr	r1, [r4, #0]
 8003dda:	1a6d      	subs	r5, r5, r1
 8003ddc:	4629      	mov	r1, r5
 8003dde:	4630      	mov	r0, r6
 8003de0:	f7ff ffa6 	bl	8003d30 <sbrk_aligned>
 8003de4:	3001      	adds	r0, #1
 8003de6:	d03a      	beq.n	8003e5e <_malloc_r+0xea>
 8003de8:	6823      	ldr	r3, [r4, #0]
 8003dea:	442b      	add	r3, r5
 8003dec:	6023      	str	r3, [r4, #0]
 8003dee:	f8d8 3000 	ldr.w	r3, [r8]
 8003df2:	685a      	ldr	r2, [r3, #4]
 8003df4:	bb62      	cbnz	r2, 8003e50 <_malloc_r+0xdc>
 8003df6:	f8c8 7000 	str.w	r7, [r8]
 8003dfa:	e00f      	b.n	8003e1c <_malloc_r+0xa8>
 8003dfc:	6822      	ldr	r2, [r4, #0]
 8003dfe:	1b52      	subs	r2, r2, r5
 8003e00:	d420      	bmi.n	8003e44 <_malloc_r+0xd0>
 8003e02:	2a0b      	cmp	r2, #11
 8003e04:	d917      	bls.n	8003e36 <_malloc_r+0xc2>
 8003e06:	1961      	adds	r1, r4, r5
 8003e08:	42a3      	cmp	r3, r4
 8003e0a:	6025      	str	r5, [r4, #0]
 8003e0c:	bf18      	it	ne
 8003e0e:	6059      	strne	r1, [r3, #4]
 8003e10:	6863      	ldr	r3, [r4, #4]
 8003e12:	bf08      	it	eq
 8003e14:	f8c8 1000 	streq.w	r1, [r8]
 8003e18:	5162      	str	r2, [r4, r5]
 8003e1a:	604b      	str	r3, [r1, #4]
 8003e1c:	4630      	mov	r0, r6
 8003e1e:	f000 f82f 	bl	8003e80 <__malloc_unlock>
 8003e22:	f104 000b 	add.w	r0, r4, #11
 8003e26:	1d23      	adds	r3, r4, #4
 8003e28:	f020 0007 	bic.w	r0, r0, #7
 8003e2c:	1ac2      	subs	r2, r0, r3
 8003e2e:	bf1c      	itt	ne
 8003e30:	1a1b      	subne	r3, r3, r0
 8003e32:	50a3      	strne	r3, [r4, r2]
 8003e34:	e7af      	b.n	8003d96 <_malloc_r+0x22>
 8003e36:	6862      	ldr	r2, [r4, #4]
 8003e38:	42a3      	cmp	r3, r4
 8003e3a:	bf0c      	ite	eq
 8003e3c:	f8c8 2000 	streq.w	r2, [r8]
 8003e40:	605a      	strne	r2, [r3, #4]
 8003e42:	e7eb      	b.n	8003e1c <_malloc_r+0xa8>
 8003e44:	4623      	mov	r3, r4
 8003e46:	6864      	ldr	r4, [r4, #4]
 8003e48:	e7ae      	b.n	8003da8 <_malloc_r+0x34>
 8003e4a:	463c      	mov	r4, r7
 8003e4c:	687f      	ldr	r7, [r7, #4]
 8003e4e:	e7b6      	b.n	8003dbe <_malloc_r+0x4a>
 8003e50:	461a      	mov	r2, r3
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	42a3      	cmp	r3, r4
 8003e56:	d1fb      	bne.n	8003e50 <_malloc_r+0xdc>
 8003e58:	2300      	movs	r3, #0
 8003e5a:	6053      	str	r3, [r2, #4]
 8003e5c:	e7de      	b.n	8003e1c <_malloc_r+0xa8>
 8003e5e:	230c      	movs	r3, #12
 8003e60:	6033      	str	r3, [r6, #0]
 8003e62:	4630      	mov	r0, r6
 8003e64:	f000 f80c 	bl	8003e80 <__malloc_unlock>
 8003e68:	e794      	b.n	8003d94 <_malloc_r+0x20>
 8003e6a:	6005      	str	r5, [r0, #0]
 8003e6c:	e7d6      	b.n	8003e1c <_malloc_r+0xa8>
 8003e6e:	bf00      	nop
 8003e70:	200002e0 	.word	0x200002e0

08003e74 <__malloc_lock>:
 8003e74:	4801      	ldr	r0, [pc, #4]	@ (8003e7c <__malloc_lock+0x8>)
 8003e76:	f7ff bf06 	b.w	8003c86 <__retarget_lock_acquire_recursive>
 8003e7a:	bf00      	nop
 8003e7c:	200002d8 	.word	0x200002d8

08003e80 <__malloc_unlock>:
 8003e80:	4801      	ldr	r0, [pc, #4]	@ (8003e88 <__malloc_unlock+0x8>)
 8003e82:	f7ff bf01 	b.w	8003c88 <__retarget_lock_release_recursive>
 8003e86:	bf00      	nop
 8003e88:	200002d8 	.word	0x200002d8

08003e8c <__sflush_r>:
 8003e8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003e90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e94:	0716      	lsls	r6, r2, #28
 8003e96:	4605      	mov	r5, r0
 8003e98:	460c      	mov	r4, r1
 8003e9a:	d454      	bmi.n	8003f46 <__sflush_r+0xba>
 8003e9c:	684b      	ldr	r3, [r1, #4]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	dc02      	bgt.n	8003ea8 <__sflush_r+0x1c>
 8003ea2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	dd48      	ble.n	8003f3a <__sflush_r+0xae>
 8003ea8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003eaa:	2e00      	cmp	r6, #0
 8003eac:	d045      	beq.n	8003f3a <__sflush_r+0xae>
 8003eae:	2300      	movs	r3, #0
 8003eb0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003eb4:	682f      	ldr	r7, [r5, #0]
 8003eb6:	6a21      	ldr	r1, [r4, #32]
 8003eb8:	602b      	str	r3, [r5, #0]
 8003eba:	d030      	beq.n	8003f1e <__sflush_r+0x92>
 8003ebc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003ebe:	89a3      	ldrh	r3, [r4, #12]
 8003ec0:	0759      	lsls	r1, r3, #29
 8003ec2:	d505      	bpl.n	8003ed0 <__sflush_r+0x44>
 8003ec4:	6863      	ldr	r3, [r4, #4]
 8003ec6:	1ad2      	subs	r2, r2, r3
 8003ec8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003eca:	b10b      	cbz	r3, 8003ed0 <__sflush_r+0x44>
 8003ecc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003ece:	1ad2      	subs	r2, r2, r3
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003ed4:	6a21      	ldr	r1, [r4, #32]
 8003ed6:	4628      	mov	r0, r5
 8003ed8:	47b0      	blx	r6
 8003eda:	1c43      	adds	r3, r0, #1
 8003edc:	89a3      	ldrh	r3, [r4, #12]
 8003ede:	d106      	bne.n	8003eee <__sflush_r+0x62>
 8003ee0:	6829      	ldr	r1, [r5, #0]
 8003ee2:	291d      	cmp	r1, #29
 8003ee4:	d82b      	bhi.n	8003f3e <__sflush_r+0xb2>
 8003ee6:	4a2a      	ldr	r2, [pc, #168]	@ (8003f90 <__sflush_r+0x104>)
 8003ee8:	410a      	asrs	r2, r1
 8003eea:	07d6      	lsls	r6, r2, #31
 8003eec:	d427      	bmi.n	8003f3e <__sflush_r+0xb2>
 8003eee:	2200      	movs	r2, #0
 8003ef0:	6062      	str	r2, [r4, #4]
 8003ef2:	04d9      	lsls	r1, r3, #19
 8003ef4:	6922      	ldr	r2, [r4, #16]
 8003ef6:	6022      	str	r2, [r4, #0]
 8003ef8:	d504      	bpl.n	8003f04 <__sflush_r+0x78>
 8003efa:	1c42      	adds	r2, r0, #1
 8003efc:	d101      	bne.n	8003f02 <__sflush_r+0x76>
 8003efe:	682b      	ldr	r3, [r5, #0]
 8003f00:	b903      	cbnz	r3, 8003f04 <__sflush_r+0x78>
 8003f02:	6560      	str	r0, [r4, #84]	@ 0x54
 8003f04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003f06:	602f      	str	r7, [r5, #0]
 8003f08:	b1b9      	cbz	r1, 8003f3a <__sflush_r+0xae>
 8003f0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003f0e:	4299      	cmp	r1, r3
 8003f10:	d002      	beq.n	8003f18 <__sflush_r+0x8c>
 8003f12:	4628      	mov	r0, r5
 8003f14:	f7ff feba 	bl	8003c8c <_free_r>
 8003f18:	2300      	movs	r3, #0
 8003f1a:	6363      	str	r3, [r4, #52]	@ 0x34
 8003f1c:	e00d      	b.n	8003f3a <__sflush_r+0xae>
 8003f1e:	2301      	movs	r3, #1
 8003f20:	4628      	mov	r0, r5
 8003f22:	47b0      	blx	r6
 8003f24:	4602      	mov	r2, r0
 8003f26:	1c50      	adds	r0, r2, #1
 8003f28:	d1c9      	bne.n	8003ebe <__sflush_r+0x32>
 8003f2a:	682b      	ldr	r3, [r5, #0]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d0c6      	beq.n	8003ebe <__sflush_r+0x32>
 8003f30:	2b1d      	cmp	r3, #29
 8003f32:	d001      	beq.n	8003f38 <__sflush_r+0xac>
 8003f34:	2b16      	cmp	r3, #22
 8003f36:	d11e      	bne.n	8003f76 <__sflush_r+0xea>
 8003f38:	602f      	str	r7, [r5, #0]
 8003f3a:	2000      	movs	r0, #0
 8003f3c:	e022      	b.n	8003f84 <__sflush_r+0xf8>
 8003f3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f42:	b21b      	sxth	r3, r3
 8003f44:	e01b      	b.n	8003f7e <__sflush_r+0xf2>
 8003f46:	690f      	ldr	r7, [r1, #16]
 8003f48:	2f00      	cmp	r7, #0
 8003f4a:	d0f6      	beq.n	8003f3a <__sflush_r+0xae>
 8003f4c:	0793      	lsls	r3, r2, #30
 8003f4e:	680e      	ldr	r6, [r1, #0]
 8003f50:	bf08      	it	eq
 8003f52:	694b      	ldreq	r3, [r1, #20]
 8003f54:	600f      	str	r7, [r1, #0]
 8003f56:	bf18      	it	ne
 8003f58:	2300      	movne	r3, #0
 8003f5a:	eba6 0807 	sub.w	r8, r6, r7
 8003f5e:	608b      	str	r3, [r1, #8]
 8003f60:	f1b8 0f00 	cmp.w	r8, #0
 8003f64:	dde9      	ble.n	8003f3a <__sflush_r+0xae>
 8003f66:	6a21      	ldr	r1, [r4, #32]
 8003f68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003f6a:	4643      	mov	r3, r8
 8003f6c:	463a      	mov	r2, r7
 8003f6e:	4628      	mov	r0, r5
 8003f70:	47b0      	blx	r6
 8003f72:	2800      	cmp	r0, #0
 8003f74:	dc08      	bgt.n	8003f88 <__sflush_r+0xfc>
 8003f76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f7e:	81a3      	strh	r3, [r4, #12]
 8003f80:	f04f 30ff 	mov.w	r0, #4294967295
 8003f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f88:	4407      	add	r7, r0
 8003f8a:	eba8 0800 	sub.w	r8, r8, r0
 8003f8e:	e7e7      	b.n	8003f60 <__sflush_r+0xd4>
 8003f90:	dfbffffe 	.word	0xdfbffffe

08003f94 <_fflush_r>:
 8003f94:	b538      	push	{r3, r4, r5, lr}
 8003f96:	690b      	ldr	r3, [r1, #16]
 8003f98:	4605      	mov	r5, r0
 8003f9a:	460c      	mov	r4, r1
 8003f9c:	b913      	cbnz	r3, 8003fa4 <_fflush_r+0x10>
 8003f9e:	2500      	movs	r5, #0
 8003fa0:	4628      	mov	r0, r5
 8003fa2:	bd38      	pop	{r3, r4, r5, pc}
 8003fa4:	b118      	cbz	r0, 8003fae <_fflush_r+0x1a>
 8003fa6:	6a03      	ldr	r3, [r0, #32]
 8003fa8:	b90b      	cbnz	r3, 8003fae <_fflush_r+0x1a>
 8003faa:	f7ff fcbd 	bl	8003928 <__sinit>
 8003fae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d0f3      	beq.n	8003f9e <_fflush_r+0xa>
 8003fb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003fb8:	07d0      	lsls	r0, r2, #31
 8003fba:	d404      	bmi.n	8003fc6 <_fflush_r+0x32>
 8003fbc:	0599      	lsls	r1, r3, #22
 8003fbe:	d402      	bmi.n	8003fc6 <_fflush_r+0x32>
 8003fc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003fc2:	f7ff fe60 	bl	8003c86 <__retarget_lock_acquire_recursive>
 8003fc6:	4628      	mov	r0, r5
 8003fc8:	4621      	mov	r1, r4
 8003fca:	f7ff ff5f 	bl	8003e8c <__sflush_r>
 8003fce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003fd0:	07da      	lsls	r2, r3, #31
 8003fd2:	4605      	mov	r5, r0
 8003fd4:	d4e4      	bmi.n	8003fa0 <_fflush_r+0xc>
 8003fd6:	89a3      	ldrh	r3, [r4, #12]
 8003fd8:	059b      	lsls	r3, r3, #22
 8003fda:	d4e1      	bmi.n	8003fa0 <_fflush_r+0xc>
 8003fdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003fde:	f7ff fe53 	bl	8003c88 <__retarget_lock_release_recursive>
 8003fe2:	e7dd      	b.n	8003fa0 <_fflush_r+0xc>

08003fe4 <__swhatbuf_r>:
 8003fe4:	b570      	push	{r4, r5, r6, lr}
 8003fe6:	460c      	mov	r4, r1
 8003fe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003fec:	2900      	cmp	r1, #0
 8003fee:	b096      	sub	sp, #88	@ 0x58
 8003ff0:	4615      	mov	r5, r2
 8003ff2:	461e      	mov	r6, r3
 8003ff4:	da0d      	bge.n	8004012 <__swhatbuf_r+0x2e>
 8003ff6:	89a3      	ldrh	r3, [r4, #12]
 8003ff8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003ffc:	f04f 0100 	mov.w	r1, #0
 8004000:	bf14      	ite	ne
 8004002:	2340      	movne	r3, #64	@ 0x40
 8004004:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004008:	2000      	movs	r0, #0
 800400a:	6031      	str	r1, [r6, #0]
 800400c:	602b      	str	r3, [r5, #0]
 800400e:	b016      	add	sp, #88	@ 0x58
 8004010:	bd70      	pop	{r4, r5, r6, pc}
 8004012:	466a      	mov	r2, sp
 8004014:	f000 f80c 	bl	8004030 <_fstat_r>
 8004018:	2800      	cmp	r0, #0
 800401a:	dbec      	blt.n	8003ff6 <__swhatbuf_r+0x12>
 800401c:	9901      	ldr	r1, [sp, #4]
 800401e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004022:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004026:	4259      	negs	r1, r3
 8004028:	4159      	adcs	r1, r3
 800402a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800402e:	e7eb      	b.n	8004008 <__swhatbuf_r+0x24>

08004030 <_fstat_r>:
 8004030:	b538      	push	{r3, r4, r5, lr}
 8004032:	4d07      	ldr	r5, [pc, #28]	@ (8004050 <_fstat_r+0x20>)
 8004034:	2300      	movs	r3, #0
 8004036:	4604      	mov	r4, r0
 8004038:	4608      	mov	r0, r1
 800403a:	4611      	mov	r1, r2
 800403c:	602b      	str	r3, [r5, #0]
 800403e:	f7fc fbea 	bl	8000816 <_fstat>
 8004042:	1c43      	adds	r3, r0, #1
 8004044:	d102      	bne.n	800404c <_fstat_r+0x1c>
 8004046:	682b      	ldr	r3, [r5, #0]
 8004048:	b103      	cbz	r3, 800404c <_fstat_r+0x1c>
 800404a:	6023      	str	r3, [r4, #0]
 800404c:	bd38      	pop	{r3, r4, r5, pc}
 800404e:	bf00      	nop
 8004050:	200002d4 	.word	0x200002d4

08004054 <_sbrk_r>:
 8004054:	b538      	push	{r3, r4, r5, lr}
 8004056:	4d06      	ldr	r5, [pc, #24]	@ (8004070 <_sbrk_r+0x1c>)
 8004058:	2300      	movs	r3, #0
 800405a:	4604      	mov	r4, r0
 800405c:	4608      	mov	r0, r1
 800405e:	602b      	str	r3, [r5, #0]
 8004060:	f7fc fbf6 	bl	8000850 <_sbrk>
 8004064:	1c43      	adds	r3, r0, #1
 8004066:	d102      	bne.n	800406e <_sbrk_r+0x1a>
 8004068:	682b      	ldr	r3, [r5, #0]
 800406a:	b103      	cbz	r3, 800406e <_sbrk_r+0x1a>
 800406c:	6023      	str	r3, [r4, #0]
 800406e:	bd38      	pop	{r3, r4, r5, pc}
 8004070:	200002d4 	.word	0x200002d4

08004074 <_init>:
 8004074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004076:	bf00      	nop
 8004078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800407a:	bc08      	pop	{r3}
 800407c:	469e      	mov	lr, r3
 800407e:	4770      	bx	lr

08004080 <_fini>:
 8004080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004082:	bf00      	nop
 8004084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004086:	bc08      	pop	{r3}
 8004088:	469e      	mov	lr, r3
 800408a:	4770      	bx	lr
