#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Dec 14 17:28:29 2023
# Process ID: 21936
# Current directory: C:/Users/Cesar/Documents/GitHub/FPinGA
# Command line: vivado.exe -mode batch -source build.tcl
# Log file: C:/Users/Cesar/Documents/GitHub/FPinGA/vivado.log
# Journal file: C:/Users/Cesar/Documents/GitHub/FPinGA\vivado.jou
# Running On: DESKTOP-M3QN9GM, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 34056 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
deleting contents of obj
# read_verilog -sv [ glob ./hdl/*.sv ]
read_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1460.602 ; gain = 160.535
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_ip ./ip/xfft_1/xfft_1.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/xfft_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/div_gen_0/div_gen_0.xci
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/div_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/mult_gen_0/mult_gen_0.xci
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip/mult_gen_0/mult_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/mult_gen_0/ip/mult_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/div_gen_0.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Cesar/Documents/GitHub/FPinGA/ip/mult_gen_0/mult_gen_0.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/xfft_1.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4248
WARNING: [Synth 8-10795] illegal cast without ' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/debouncer.sv:12]
WARNING: [Synth 8-11065] parameter 'COUNTER_MAX' becomes localparam in 'debouncer' with formal parameter declaration list [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/debouncer.sv:12]
WARNING: [Synth 8-11065] parameter 'COUNTER_SIZE' becomes localparam in 'debouncer' with formal parameter declaration list [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/debouncer.sv:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2279.961 ; gain = 407.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/bto7s.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/bto7s.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/debouncer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/debouncer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'recorder' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:3]
WARNING: [Synth 8-6090] variable 'audio_in_final' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:76]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 18000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (15) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:101]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (15) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:110]
INFO: [Synth 8-6155] done synthesizing module 'recorder' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-21936-DESKTOP-M3QN9GM/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div_gen_0' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-21936-DESKTOP-M3QN9GM/realtime/div_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (62) of port connection 'm_axis_dout_tdata' does not match port width (64) of module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:134]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'div_gen_0' is unconnected for instance 'fft_spacing' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:128]
WARNING: [Synth 8-7023] instance 'fft_spacing' of module 'div_gen_0' has 7 connections declared, but only 6 given [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:128]
INFO: [Synth 8-6157] synthesizing module 'xfft_1' [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-21936-DESKTOP-M3QN9GM/realtime/xfft_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xfft_1' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-21936-DESKTOP-M3QN9GM/realtime/xfft_1_stub.v:6]
WARNING: [Synth 8-7071] port 'event_status_channel_halt' of module 'xfft_1' is unconnected for instance 'fft' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:187]
WARNING: [Synth 8-7023] instance 'fft' of module 'xfft_1' has 18 connections declared, but only 17 given [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:187]
INFO: [Synth 8-6157] synthesizing module 'tone_detection_fsm' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:57]
WARNING: [Synth 8-689] width (62) of port connection 'm_axis_dout_tdata' does not match port width (64) of module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:159]
WARNING: [Synth 8-689] width (62) of port connection 'm_axis_dout_tdata' does not match port width (64) of module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:168]
WARNING: [Synth 8-689] width (62) of port connection 'm_axis_dout_tdata' does not match port width (64) of module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'tone_detection_fsm' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:4]
WARNING: [Synth 8-87] always_comb on 'audio_in_final_reg' did not result in combinational logic [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:72]
WARNING: [Synth 8-6014] Unused sequential element ready_to_div_reg was removed.  [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pwm_counter_reg was removed.  [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:81]
WARNING: [Synth 8-6014] Unused sequential element sampled_mic_data_reg was removed.  [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:96]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2413.344 ; gain = 541.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2413.344 ; gain = 541.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2413.344 ; gain = 541.137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2413.344 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1/xfft_1/xfft_1_in_context.xdc] for cell 'fft'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1/xfft_1/xfft_1_in_context.xdc] for cell 'fft'
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/first_div'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/first_div'
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/second_div'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/second_div'
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/third_div'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/third_div'
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'fft_spacing'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'fft_spacing'
Parsing XDC File [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'ss0_cdp'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'ss1_c[7]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'pmoda[0]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'pmoda[1]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'pmoda[2]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'pmoda[3]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'pmoda[4]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'pmoda[5]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'pmoda[6]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'pmoda[7]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'pmodb[0]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'pmodb[1]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'pmodb[2]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'pmodbclk'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'pmodblock'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'pmodb[3]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'pmodb[4]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'pmodb[5]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'pmodb[6]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'pmodb[7]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'spkl'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'spkr'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'spk*'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:122]
Finished Parsing XDC File [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2480.273 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'fft_spacing' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'tone_detection/first_div' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'tone_detection/second_div' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'tone_detection/third_div' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2484.625 ; gain = 612.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2484.625 ; gain = 612.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for fft. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fft_spacing. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tone_detection/first_div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tone_detection/second_div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tone_detection/third_div. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2484.625 ; gain = 612.418
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'audio_in_final_reg' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:72]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2484.625 ; gain = 612.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Multipliers : 
	               7x33  Multipliers := 3     
+---RAMs : 
	             140K Bit	(18000 X 8 bit)          RAMs := 1     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   3 Input   16 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 5     
	  21 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 41    
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element recorder/audio_buffer/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2484.625 ; gain = 612.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | recorder/audio_buffer/BRAM_reg | 17 K x 8(READ_FIRST)   | W |   | 17 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2484.625 ; gain = 612.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2484.625 ; gain = 612.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | recorder/audio_buffer/BRAM_reg | 17 K x 8(READ_FIRST)   | W |   | 17 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2484.625 ; gain = 612.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module fft_spacing has unconnected pin s_axis_dividend_tvalid
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2484.625 ; gain = 612.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2484.625 ; gain = 612.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2484.625 ; gain = 612.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2484.625 ; gain = 612.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2484.625 ; gain = 612.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2484.625 ; gain = 612.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |div_gen_0     |         4|
|2     |xfft_1        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |div_gen   |     1|
|2     |div_gen_0 |     3|
|5     |xfft      |     1|
|6     |BUFG      |     1|
|7     |CARRY4    |    94|
|8     |LUT1      |    16|
|9     |LUT2      |   116|
|10    |LUT3      |   134|
|11    |LUT4      |   143|
|12    |LUT5      |    25|
|13    |LUT6      |    30|
|14    |RAMB36E1  |     8|
|15    |FDRE      |   469|
|16    |FDSE      |     2|
|17    |LD        |     8|
|18    |IBUF      |    20|
|19    |OBUF      |    45|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2484.625 ; gain = 612.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2484.625 ; gain = 541.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2484.625 ; gain = 612.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0.dcp' for cell 'fft_spacing'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1/xfft_1.dcp' for cell 'fft'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2484.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2903 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'ss0_cdp'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[7]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda[0]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda[1]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda[2]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda[3]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda[4]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda[5]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda[6]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda[7]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb[0]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb[1]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb[2]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodbclk'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodblock'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb[3]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb[4]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb[5]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb[6]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb[7]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkl'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkr'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spk*'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1/xfft_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2619.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  LD => LDCE: 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 31 instances

Synth Design complete | Checksum: d3534592
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 104 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 2619.344 ; gain = 1127.781
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2619.344 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cesar/Documents/GitHub/FPinGA/obj/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.344 ; gain = 0.000
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
