// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_99 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
input  [17:0] p_read23;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_418_p2;
reg   [0:0] icmp_ln86_reg_1416;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1416_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1416_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1_fu_424_p2;
reg   [0:0] icmp_ln86_1_reg_1427;
wire   [0:0] icmp_ln86_2_fu_430_p2;
reg   [0:0] icmp_ln86_2_reg_1432;
reg   [0:0] icmp_ln86_2_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2_reg_1432_pp0_iter2_reg;
wire   [0:0] icmp_ln86_3_fu_436_p2;
reg   [0:0] icmp_ln86_3_reg_1438;
wire   [0:0] icmp_ln86_4_fu_442_p2;
reg   [0:0] icmp_ln86_4_reg_1444;
reg   [0:0] icmp_ln86_4_reg_1444_pp0_iter1_reg;
wire   [0:0] icmp_ln86_5_fu_448_p2;
reg   [0:0] icmp_ln86_5_reg_1450;
reg   [0:0] icmp_ln86_5_reg_1450_pp0_iter1_reg;
reg   [0:0] icmp_ln86_5_reg_1450_pp0_iter2_reg;
reg   [0:0] icmp_ln86_5_reg_1450_pp0_iter3_reg;
wire   [0:0] icmp_ln86_6_fu_454_p2;
reg   [0:0] icmp_ln86_6_reg_1456;
reg   [0:0] icmp_ln86_6_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_6_reg_1456_pp0_iter2_reg;
reg   [0:0] icmp_ln86_6_reg_1456_pp0_iter3_reg;
wire   [0:0] icmp_ln86_7_fu_460_p2;
reg   [0:0] icmp_ln86_7_reg_1462;
wire   [0:0] icmp_ln86_8_fu_466_p2;
reg   [0:0] icmp_ln86_8_reg_1468;
reg   [0:0] icmp_ln86_8_reg_1468_pp0_iter1_reg;
wire   [0:0] icmp_ln86_9_fu_472_p2;
reg   [0:0] icmp_ln86_9_reg_1474;
reg   [0:0] icmp_ln86_9_reg_1474_pp0_iter1_reg;
reg   [0:0] icmp_ln86_9_reg_1474_pp0_iter2_reg;
wire   [0:0] icmp_ln86_10_fu_478_p2;
reg   [0:0] icmp_ln86_10_reg_1480;
reg   [0:0] icmp_ln86_10_reg_1480_pp0_iter1_reg;
reg   [0:0] icmp_ln86_10_reg_1480_pp0_iter2_reg;
reg   [0:0] icmp_ln86_10_reg_1480_pp0_iter3_reg;
wire   [0:0] icmp_ln86_11_fu_484_p2;
reg   [0:0] icmp_ln86_11_reg_1486;
reg   [0:0] icmp_ln86_11_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_11_reg_1486_pp0_iter2_reg;
reg   [0:0] icmp_ln86_11_reg_1486_pp0_iter3_reg;
wire   [0:0] icmp_ln86_12_fu_500_p2;
reg   [0:0] icmp_ln86_12_reg_1492;
reg   [0:0] icmp_ln86_12_reg_1492_pp0_iter1_reg;
reg   [0:0] icmp_ln86_12_reg_1492_pp0_iter2_reg;
reg   [0:0] icmp_ln86_12_reg_1492_pp0_iter3_reg;
reg   [0:0] icmp_ln86_12_reg_1492_pp0_iter4_reg;
wire   [0:0] icmp_ln86_13_fu_506_p2;
reg   [0:0] icmp_ln86_13_reg_1498;
reg   [0:0] icmp_ln86_13_reg_1498_pp0_iter1_reg;
reg   [0:0] icmp_ln86_13_reg_1498_pp0_iter2_reg;
reg   [0:0] icmp_ln86_13_reg_1498_pp0_iter3_reg;
reg   [0:0] icmp_ln86_13_reg_1498_pp0_iter4_reg;
reg   [0:0] icmp_ln86_13_reg_1498_pp0_iter5_reg;
wire   [0:0] icmp_ln86_14_fu_512_p2;
reg   [0:0] icmp_ln86_14_reg_1504;
reg   [0:0] icmp_ln86_14_reg_1504_pp0_iter1_reg;
reg   [0:0] icmp_ln86_14_reg_1504_pp0_iter2_reg;
reg   [0:0] icmp_ln86_14_reg_1504_pp0_iter3_reg;
reg   [0:0] icmp_ln86_14_reg_1504_pp0_iter4_reg;
reg   [0:0] icmp_ln86_14_reg_1504_pp0_iter5_reg;
reg   [0:0] icmp_ln86_14_reg_1504_pp0_iter6_reg;
wire   [0:0] icmp_ln86_15_fu_518_p2;
reg   [0:0] icmp_ln86_15_reg_1510;
reg   [0:0] icmp_ln86_15_reg_1510_pp0_iter1_reg;
wire   [0:0] icmp_ln86_16_fu_524_p2;
reg   [0:0] icmp_ln86_16_reg_1515;
wire   [0:0] icmp_ln86_17_fu_530_p2;
reg   [0:0] icmp_ln86_17_reg_1520;
reg   [0:0] icmp_ln86_17_reg_1520_pp0_iter1_reg;
wire   [0:0] icmp_ln86_18_fu_536_p2;
reg   [0:0] icmp_ln86_18_reg_1525;
reg   [0:0] icmp_ln86_18_reg_1525_pp0_iter1_reg;
wire   [0:0] icmp_ln86_19_fu_542_p2;
reg   [0:0] icmp_ln86_19_reg_1530;
reg   [0:0] icmp_ln86_19_reg_1530_pp0_iter1_reg;
reg   [0:0] icmp_ln86_19_reg_1530_pp0_iter2_reg;
wire   [0:0] icmp_ln86_20_fu_548_p2;
reg   [0:0] icmp_ln86_20_reg_1535;
reg   [0:0] icmp_ln86_20_reg_1535_pp0_iter1_reg;
reg   [0:0] icmp_ln86_20_reg_1535_pp0_iter2_reg;
wire   [0:0] icmp_ln86_21_fu_554_p2;
reg   [0:0] icmp_ln86_21_reg_1540;
reg   [0:0] icmp_ln86_21_reg_1540_pp0_iter1_reg;
reg   [0:0] icmp_ln86_21_reg_1540_pp0_iter2_reg;
wire   [0:0] icmp_ln86_22_fu_560_p2;
reg   [0:0] icmp_ln86_22_reg_1545;
reg   [0:0] icmp_ln86_22_reg_1545_pp0_iter1_reg;
reg   [0:0] icmp_ln86_22_reg_1545_pp0_iter2_reg;
reg   [0:0] icmp_ln86_22_reg_1545_pp0_iter3_reg;
wire   [0:0] icmp_ln86_23_fu_566_p2;
reg   [0:0] icmp_ln86_23_reg_1550;
reg   [0:0] icmp_ln86_23_reg_1550_pp0_iter1_reg;
reg   [0:0] icmp_ln86_23_reg_1550_pp0_iter2_reg;
reg   [0:0] icmp_ln86_23_reg_1550_pp0_iter3_reg;
wire   [0:0] icmp_ln86_24_fu_572_p2;
reg   [0:0] icmp_ln86_24_reg_1555;
reg   [0:0] icmp_ln86_24_reg_1555_pp0_iter1_reg;
reg   [0:0] icmp_ln86_24_reg_1555_pp0_iter2_reg;
reg   [0:0] icmp_ln86_24_reg_1555_pp0_iter3_reg;
wire   [0:0] icmp_ln86_25_fu_578_p2;
reg   [0:0] icmp_ln86_25_reg_1560;
reg   [0:0] icmp_ln86_25_reg_1560_pp0_iter1_reg;
reg   [0:0] icmp_ln86_25_reg_1560_pp0_iter2_reg;
reg   [0:0] icmp_ln86_25_reg_1560_pp0_iter3_reg;
reg   [0:0] icmp_ln86_25_reg_1560_pp0_iter4_reg;
wire   [0:0] icmp_ln86_26_fu_584_p2;
reg   [0:0] icmp_ln86_26_reg_1565;
reg   [0:0] icmp_ln86_26_reg_1565_pp0_iter1_reg;
reg   [0:0] icmp_ln86_26_reg_1565_pp0_iter2_reg;
reg   [0:0] icmp_ln86_26_reg_1565_pp0_iter3_reg;
reg   [0:0] icmp_ln86_26_reg_1565_pp0_iter4_reg;
wire   [0:0] icmp_ln86_27_fu_590_p2;
reg   [0:0] icmp_ln86_27_reg_1570;
reg   [0:0] icmp_ln86_27_reg_1570_pp0_iter1_reg;
reg   [0:0] icmp_ln86_27_reg_1570_pp0_iter2_reg;
reg   [0:0] icmp_ln86_27_reg_1570_pp0_iter3_reg;
reg   [0:0] icmp_ln86_27_reg_1570_pp0_iter4_reg;
wire   [0:0] icmp_ln86_28_fu_596_p2;
reg   [0:0] icmp_ln86_28_reg_1575;
reg   [0:0] icmp_ln86_28_reg_1575_pp0_iter1_reg;
reg   [0:0] icmp_ln86_28_reg_1575_pp0_iter2_reg;
reg   [0:0] icmp_ln86_28_reg_1575_pp0_iter3_reg;
reg   [0:0] icmp_ln86_28_reg_1575_pp0_iter4_reg;
reg   [0:0] icmp_ln86_28_reg_1575_pp0_iter5_reg;
wire   [0:0] icmp_ln86_29_fu_602_p2;
reg   [0:0] icmp_ln86_29_reg_1580;
reg   [0:0] icmp_ln86_29_reg_1580_pp0_iter1_reg;
reg   [0:0] icmp_ln86_29_reg_1580_pp0_iter2_reg;
reg   [0:0] icmp_ln86_29_reg_1580_pp0_iter3_reg;
reg   [0:0] icmp_ln86_29_reg_1580_pp0_iter4_reg;
reg   [0:0] icmp_ln86_29_reg_1580_pp0_iter5_reg;
wire   [0:0] icmp_ln86_30_fu_608_p2;
reg   [0:0] icmp_ln86_30_reg_1585;
reg   [0:0] icmp_ln86_30_reg_1585_pp0_iter1_reg;
reg   [0:0] icmp_ln86_30_reg_1585_pp0_iter2_reg;
reg   [0:0] icmp_ln86_30_reg_1585_pp0_iter3_reg;
reg   [0:0] icmp_ln86_30_reg_1585_pp0_iter4_reg;
reg   [0:0] icmp_ln86_30_reg_1585_pp0_iter5_reg;
reg   [0:0] icmp_ln86_30_reg_1585_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_614_p2;
reg   [0:0] and_ln102_reg_1590;
reg   [0:0] and_ln102_reg_1590_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1590_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_625_p2;
reg   [0:0] and_ln104_reg_1600;
wire   [0:0] and_ln102_2_fu_630_p2;
reg   [0:0] and_ln102_2_reg_1606;
wire   [0:0] and_ln104_2_fu_639_p2;
reg   [0:0] and_ln104_2_reg_1613;
wire   [0:0] and_ln102_6_fu_644_p2;
reg   [0:0] and_ln102_6_reg_1618;
wire   [0:0] and_ln102_7_fu_654_p2;
reg   [0:0] and_ln102_7_reg_1624;
wire   [0:0] or_ln117_fu_670_p2;
reg   [0:0] or_ln117_reg_1630;
wire   [0:0] xor_ln104_fu_676_p2;
reg   [0:0] xor_ln104_reg_1635;
wire   [0:0] and_ln102_3_fu_681_p2;
reg   [0:0] and_ln102_3_reg_1641;
wire   [0:0] and_ln104_3_fu_690_p2;
reg   [0:0] and_ln104_3_reg_1647;
reg   [0:0] and_ln104_3_reg_1647_pp0_iter3_reg;
wire   [0:0] and_ln102_8_fu_700_p2;
reg   [0:0] and_ln102_8_reg_1653;
wire   [3:0] select_ln117_6_fu_801_p3;
reg   [3:0] select_ln117_6_reg_1658;
wire   [0:0] or_ln117_5_fu_808_p2;
reg   [0:0] or_ln117_5_reg_1663;
wire   [0:0] and_ln102_1_fu_813_p2;
reg   [0:0] and_ln102_1_reg_1669;
wire   [0:0] and_ln104_1_fu_822_p2;
reg   [0:0] and_ln104_1_reg_1675;
wire   [0:0] and_ln102_4_fu_827_p2;
reg   [0:0] and_ln102_4_reg_1681;
wire   [0:0] and_ln102_10_fu_841_p2;
reg   [0:0] and_ln102_10_reg_1687;
wire   [0:0] or_ln117_9_fu_915_p2;
reg   [0:0] or_ln117_9_reg_1693;
wire   [3:0] select_ln117_12_fu_929_p3;
reg   [3:0] select_ln117_12_reg_1698;
wire   [0:0] and_ln104_4_fu_942_p2;
reg   [0:0] and_ln104_4_reg_1703;
wire   [0:0] and_ln102_5_fu_947_p2;
reg   [0:0] and_ln102_5_reg_1708;
reg   [0:0] and_ln102_5_reg_1708_pp0_iter5_reg;
wire   [0:0] and_ln104_5_fu_956_p2;
reg   [0:0] and_ln104_5_reg_1715;
reg   [0:0] and_ln104_5_reg_1715_pp0_iter5_reg;
reg   [0:0] and_ln104_5_reg_1715_pp0_iter6_reg;
wire   [0:0] and_ln102_11_fu_971_p2;
reg   [0:0] and_ln102_11_reg_1721;
wire   [0:0] or_ln117_14_fu_1054_p2;
reg   [0:0] or_ln117_14_reg_1726;
wire   [4:0] select_ln117_18_fu_1066_p3;
reg   [4:0] select_ln117_18_reg_1731;
wire   [0:0] or_ln117_16_fu_1074_p2;
reg   [0:0] or_ln117_16_reg_1736;
wire   [0:0] or_ln117_18_fu_1080_p2;
reg   [0:0] or_ln117_18_reg_1742;
reg   [0:0] or_ln117_18_reg_1742_pp0_iter5_reg;
wire   [0:0] or_ln117_20_fu_1156_p2;
reg   [0:0] or_ln117_20_reg_1750;
wire   [4:0] select_ln117_24_fu_1169_p3;
reg   [4:0] select_ln117_24_reg_1755;
wire   [0:0] or_ln117_24_fu_1231_p2;
reg   [0:0] or_ln117_24_reg_1760;
wire   [4:0] select_ln117_28_fu_1245_p3;
reg   [4:0] select_ln117_28_reg_1765;
wire    ap_block_pp0_stage0;
wire   [16:0] tmp_fu_490_p4;
wire   [0:0] xor_ln104_1_fu_620_p2;
wire   [0:0] xor_ln104_3_fu_634_p2;
wire   [0:0] xor_ln104_7_fu_649_p2;
wire   [0:0] and_ln102_15_fu_659_p2;
wire   [0:0] and_ln102_16_fu_664_p2;
wire   [0:0] xor_ln104_4_fu_685_p2;
wire   [0:0] xor_ln104_8_fu_695_p2;
wire   [0:0] and_ln102_18_fu_713_p2;
wire   [0:0] and_ln102_14_fu_705_p2;
wire   [0:0] xor_ln117_fu_723_p2;
wire   [1:0] zext_ln117_fu_729_p1;
wire   [1:0] select_ln117_fu_733_p3;
wire   [1:0] select_ln117_1_fu_740_p3;
wire   [0:0] and_ln102_17_fu_709_p2;
wire   [2:0] zext_ln117_1_fu_747_p1;
wire   [0:0] or_ln117_1_fu_751_p2;
wire   [2:0] select_ln117_2_fu_756_p3;
wire   [0:0] or_ln117_2_fu_763_p2;
wire   [0:0] and_ln102_19_fu_718_p2;
wire   [2:0] select_ln117_3_fu_767_p3;
wire   [0:0] or_ln117_3_fu_775_p2;
wire   [2:0] select_ln117_4_fu_781_p3;
wire   [2:0] select_ln117_5_fu_789_p3;
wire   [3:0] zext_ln117_2_fu_797_p1;
wire   [0:0] xor_ln104_2_fu_817_p2;
wire   [0:0] xor_ln104_9_fu_832_p2;
wire   [0:0] and_ln102_21_fu_850_p2;
wire   [0:0] and_ln102_9_fu_837_p2;
wire   [0:0] and_ln102_20_fu_846_p2;
wire   [0:0] or_ln117_4_fu_865_p2;
wire   [0:0] and_ln102_22_fu_855_p2;
wire   [3:0] select_ln117_7_fu_870_p3;
wire   [0:0] or_ln117_6_fu_877_p2;
wire   [3:0] select_ln117_8_fu_882_p3;
wire   [0:0] or_ln117_7_fu_889_p2;
wire   [0:0] and_ln102_23_fu_860_p2;
wire   [3:0] select_ln117_9_fu_893_p3;
wire   [0:0] or_ln117_8_fu_901_p2;
wire   [3:0] select_ln117_10_fu_907_p3;
wire   [3:0] select_ln117_11_fu_921_p3;
wire   [0:0] xor_ln104_5_fu_937_p2;
wire   [0:0] xor_ln104_6_fu_951_p2;
wire   [0:0] xor_ln104_10_fu_961_p2;
wire   [0:0] and_ln102_24_fu_976_p2;
wire   [0:0] xor_ln104_11_fu_966_p2;
wire   [0:0] and_ln102_27_fu_990_p2;
wire   [0:0] and_ln102_25_fu_981_p2;
wire   [0:0] or_ln117_10_fu_1000_p2;
wire   [3:0] select_ln117_13_fu_1005_p3;
wire   [0:0] and_ln102_26_fu_986_p2;
wire   [4:0] zext_ln117_3_fu_1012_p1;
wire   [0:0] or_ln117_11_fu_1016_p2;
wire   [4:0] select_ln117_14_fu_1021_p3;
wire   [0:0] or_ln117_12_fu_1028_p2;
wire   [0:0] and_ln102_28_fu_995_p2;
wire   [4:0] select_ln117_15_fu_1032_p3;
wire   [0:0] or_ln117_13_fu_1040_p2;
wire   [4:0] select_ln117_16_fu_1046_p3;
wire   [4:0] select_ln117_17_fu_1058_p3;
wire   [0:0] xor_ln104_12_fu_1084_p2;
wire   [0:0] and_ln102_30_fu_1097_p2;
wire   [0:0] and_ln102_12_fu_1089_p2;
wire   [0:0] and_ln102_29_fu_1093_p2;
wire   [0:0] or_ln117_15_fu_1112_p2;
wire   [0:0] and_ln102_31_fu_1102_p2;
wire   [4:0] select_ln117_19_fu_1117_p3;
wire   [0:0] or_ln117_17_fu_1124_p2;
wire   [4:0] select_ln117_20_fu_1129_p3;
wire   [0:0] and_ln102_32_fu_1107_p2;
wire   [4:0] select_ln117_21_fu_1136_p3;
wire   [0:0] or_ln117_19_fu_1144_p2;
wire   [4:0] select_ln117_22_fu_1149_p3;
wire   [4:0] select_ln117_23_fu_1161_p3;
wire   [0:0] xor_ln104_13_fu_1177_p2;
wire   [0:0] and_ln102_33_fu_1186_p2;
wire   [0:0] and_ln102_13_fu_1182_p2;
wire   [0:0] and_ln102_34_fu_1191_p2;
wire   [0:0] or_ln117_21_fu_1201_p2;
wire   [0:0] or_ln117_22_fu_1206_p2;
wire   [0:0] and_ln102_35_fu_1196_p2;
wire   [4:0] select_ln117_25_fu_1210_p3;
wire   [0:0] or_ln117_23_fu_1217_p2;
wire   [4:0] select_ln117_26_fu_1223_p3;
wire   [4:0] select_ln117_27_fu_1237_p3;
wire   [0:0] xor_ln104_14_fu_1253_p2;
wire   [0:0] and_ln102_36_fu_1258_p2;
wire   [0:0] and_ln102_37_fu_1263_p2;
wire   [0:0] or_ln117_25_fu_1268_p2;
wire   [11:0] agg_result_fu_1280_p65;
wire   [4:0] agg_result_fu_1280_p66;
wire   [11:0] agg_result_fu_1280_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
reg   [17:0] p_read23_int_reg;
wire   [4:0] agg_result_fu_1280_p1;
wire   [4:0] agg_result_fu_1280_p3;
wire   [4:0] agg_result_fu_1280_p5;
wire   [4:0] agg_result_fu_1280_p7;
wire   [4:0] agg_result_fu_1280_p9;
wire   [4:0] agg_result_fu_1280_p11;
wire   [4:0] agg_result_fu_1280_p13;
wire   [4:0] agg_result_fu_1280_p15;
wire   [4:0] agg_result_fu_1280_p17;
wire   [4:0] agg_result_fu_1280_p19;
wire   [4:0] agg_result_fu_1280_p21;
wire   [4:0] agg_result_fu_1280_p23;
wire   [4:0] agg_result_fu_1280_p25;
wire   [4:0] agg_result_fu_1280_p27;
wire   [4:0] agg_result_fu_1280_p29;
wire   [4:0] agg_result_fu_1280_p31;
wire  signed [4:0] agg_result_fu_1280_p33;
wire  signed [4:0] agg_result_fu_1280_p35;
wire  signed [4:0] agg_result_fu_1280_p37;
wire  signed [4:0] agg_result_fu_1280_p39;
wire  signed [4:0] agg_result_fu_1280_p41;
wire  signed [4:0] agg_result_fu_1280_p43;
wire  signed [4:0] agg_result_fu_1280_p45;
wire  signed [4:0] agg_result_fu_1280_p47;
wire  signed [4:0] agg_result_fu_1280_p49;
wire  signed [4:0] agg_result_fu_1280_p51;
wire  signed [4:0] agg_result_fu_1280_p53;
wire  signed [4:0] agg_result_fu_1280_p55;
wire  signed [4:0] agg_result_fu_1280_p57;
wire  signed [4:0] agg_result_fu_1280_p59;
wire  signed [4:0] agg_result_fu_1280_p61;
wire  signed [4:0] agg_result_fu_1280_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x38 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x38_U2699(
    .din0(12'd3951),
    .din1(12'd393),
    .din2(12'd26),
    .din3(12'd3858),
    .din4(12'd1205),
    .din5(12'd4043),
    .din6(12'd4019),
    .din7(12'd166),
    .din8(12'd3881),
    .din9(12'd127),
    .din10(12'd3854),
    .din11(12'd997),
    .din12(12'd3849),
    .din13(12'd1028),
    .din14(12'd640),
    .din15(12'd4093),
    .din16(12'd162),
    .din17(12'd3743),
    .din18(12'd38),
    .din19(12'd160),
    .din20(12'd3598),
    .din21(12'd4027),
    .din22(12'd3745),
    .din23(12'd945),
    .din24(12'd3966),
    .din25(12'd156),
    .din26(12'd4059),
    .din27(12'd244),
    .din28(12'd490),
    .din29(12'd1625),
    .din30(12'd13),
    .din31(12'd4060),
    .def(agg_result_fu_1280_p65),
    .sel(agg_result_fu_1280_p66),
    .dout(agg_result_fu_1280_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_10_reg_1687 <= and_ln102_10_fu_841_p2;
        and_ln102_11_reg_1721 <= and_ln102_11_fu_971_p2;
        and_ln102_1_reg_1669 <= and_ln102_1_fu_813_p2;
        and_ln102_2_reg_1606 <= and_ln102_2_fu_630_p2;
        and_ln102_3_reg_1641 <= and_ln102_3_fu_681_p2;
        and_ln102_4_reg_1681 <= and_ln102_4_fu_827_p2;
        and_ln102_5_reg_1708 <= and_ln102_5_fu_947_p2;
        and_ln102_5_reg_1708_pp0_iter5_reg <= and_ln102_5_reg_1708;
        and_ln102_6_reg_1618 <= and_ln102_6_fu_644_p2;
        and_ln102_7_reg_1624 <= and_ln102_7_fu_654_p2;
        and_ln102_8_reg_1653 <= and_ln102_8_fu_700_p2;
        and_ln102_reg_1590 <= and_ln102_fu_614_p2;
        and_ln102_reg_1590_pp0_iter1_reg <= and_ln102_reg_1590;
        and_ln102_reg_1590_pp0_iter2_reg <= and_ln102_reg_1590_pp0_iter1_reg;
        and_ln104_1_reg_1675 <= and_ln104_1_fu_822_p2;
        and_ln104_2_reg_1613 <= and_ln104_2_fu_639_p2;
        and_ln104_3_reg_1647 <= and_ln104_3_fu_690_p2;
        and_ln104_3_reg_1647_pp0_iter3_reg <= and_ln104_3_reg_1647;
        and_ln104_4_reg_1703 <= and_ln104_4_fu_942_p2;
        and_ln104_5_reg_1715 <= and_ln104_5_fu_956_p2;
        and_ln104_5_reg_1715_pp0_iter5_reg <= and_ln104_5_reg_1715;
        and_ln104_5_reg_1715_pp0_iter6_reg <= and_ln104_5_reg_1715_pp0_iter5_reg;
        and_ln104_reg_1600 <= and_ln104_fu_625_p2;
        icmp_ln86_10_reg_1480 <= icmp_ln86_10_fu_478_p2;
        icmp_ln86_10_reg_1480_pp0_iter1_reg <= icmp_ln86_10_reg_1480;
        icmp_ln86_10_reg_1480_pp0_iter2_reg <= icmp_ln86_10_reg_1480_pp0_iter1_reg;
        icmp_ln86_10_reg_1480_pp0_iter3_reg <= icmp_ln86_10_reg_1480_pp0_iter2_reg;
        icmp_ln86_11_reg_1486 <= icmp_ln86_11_fu_484_p2;
        icmp_ln86_11_reg_1486_pp0_iter1_reg <= icmp_ln86_11_reg_1486;
        icmp_ln86_11_reg_1486_pp0_iter2_reg <= icmp_ln86_11_reg_1486_pp0_iter1_reg;
        icmp_ln86_11_reg_1486_pp0_iter3_reg <= icmp_ln86_11_reg_1486_pp0_iter2_reg;
        icmp_ln86_12_reg_1492 <= icmp_ln86_12_fu_500_p2;
        icmp_ln86_12_reg_1492_pp0_iter1_reg <= icmp_ln86_12_reg_1492;
        icmp_ln86_12_reg_1492_pp0_iter2_reg <= icmp_ln86_12_reg_1492_pp0_iter1_reg;
        icmp_ln86_12_reg_1492_pp0_iter3_reg <= icmp_ln86_12_reg_1492_pp0_iter2_reg;
        icmp_ln86_12_reg_1492_pp0_iter4_reg <= icmp_ln86_12_reg_1492_pp0_iter3_reg;
        icmp_ln86_13_reg_1498 <= icmp_ln86_13_fu_506_p2;
        icmp_ln86_13_reg_1498_pp0_iter1_reg <= icmp_ln86_13_reg_1498;
        icmp_ln86_13_reg_1498_pp0_iter2_reg <= icmp_ln86_13_reg_1498_pp0_iter1_reg;
        icmp_ln86_13_reg_1498_pp0_iter3_reg <= icmp_ln86_13_reg_1498_pp0_iter2_reg;
        icmp_ln86_13_reg_1498_pp0_iter4_reg <= icmp_ln86_13_reg_1498_pp0_iter3_reg;
        icmp_ln86_13_reg_1498_pp0_iter5_reg <= icmp_ln86_13_reg_1498_pp0_iter4_reg;
        icmp_ln86_14_reg_1504 <= icmp_ln86_14_fu_512_p2;
        icmp_ln86_14_reg_1504_pp0_iter1_reg <= icmp_ln86_14_reg_1504;
        icmp_ln86_14_reg_1504_pp0_iter2_reg <= icmp_ln86_14_reg_1504_pp0_iter1_reg;
        icmp_ln86_14_reg_1504_pp0_iter3_reg <= icmp_ln86_14_reg_1504_pp0_iter2_reg;
        icmp_ln86_14_reg_1504_pp0_iter4_reg <= icmp_ln86_14_reg_1504_pp0_iter3_reg;
        icmp_ln86_14_reg_1504_pp0_iter5_reg <= icmp_ln86_14_reg_1504_pp0_iter4_reg;
        icmp_ln86_14_reg_1504_pp0_iter6_reg <= icmp_ln86_14_reg_1504_pp0_iter5_reg;
        icmp_ln86_15_reg_1510 <= icmp_ln86_15_fu_518_p2;
        icmp_ln86_15_reg_1510_pp0_iter1_reg <= icmp_ln86_15_reg_1510;
        icmp_ln86_16_reg_1515 <= icmp_ln86_16_fu_524_p2;
        icmp_ln86_17_reg_1520 <= icmp_ln86_17_fu_530_p2;
        icmp_ln86_17_reg_1520_pp0_iter1_reg <= icmp_ln86_17_reg_1520;
        icmp_ln86_18_reg_1525 <= icmp_ln86_18_fu_536_p2;
        icmp_ln86_18_reg_1525_pp0_iter1_reg <= icmp_ln86_18_reg_1525;
        icmp_ln86_19_reg_1530 <= icmp_ln86_19_fu_542_p2;
        icmp_ln86_19_reg_1530_pp0_iter1_reg <= icmp_ln86_19_reg_1530;
        icmp_ln86_19_reg_1530_pp0_iter2_reg <= icmp_ln86_19_reg_1530_pp0_iter1_reg;
        icmp_ln86_1_reg_1427 <= icmp_ln86_1_fu_424_p2;
        icmp_ln86_20_reg_1535 <= icmp_ln86_20_fu_548_p2;
        icmp_ln86_20_reg_1535_pp0_iter1_reg <= icmp_ln86_20_reg_1535;
        icmp_ln86_20_reg_1535_pp0_iter2_reg <= icmp_ln86_20_reg_1535_pp0_iter1_reg;
        icmp_ln86_21_reg_1540 <= icmp_ln86_21_fu_554_p2;
        icmp_ln86_21_reg_1540_pp0_iter1_reg <= icmp_ln86_21_reg_1540;
        icmp_ln86_21_reg_1540_pp0_iter2_reg <= icmp_ln86_21_reg_1540_pp0_iter1_reg;
        icmp_ln86_22_reg_1545 <= icmp_ln86_22_fu_560_p2;
        icmp_ln86_22_reg_1545_pp0_iter1_reg <= icmp_ln86_22_reg_1545;
        icmp_ln86_22_reg_1545_pp0_iter2_reg <= icmp_ln86_22_reg_1545_pp0_iter1_reg;
        icmp_ln86_22_reg_1545_pp0_iter3_reg <= icmp_ln86_22_reg_1545_pp0_iter2_reg;
        icmp_ln86_23_reg_1550 <= icmp_ln86_23_fu_566_p2;
        icmp_ln86_23_reg_1550_pp0_iter1_reg <= icmp_ln86_23_reg_1550;
        icmp_ln86_23_reg_1550_pp0_iter2_reg <= icmp_ln86_23_reg_1550_pp0_iter1_reg;
        icmp_ln86_23_reg_1550_pp0_iter3_reg <= icmp_ln86_23_reg_1550_pp0_iter2_reg;
        icmp_ln86_24_reg_1555 <= icmp_ln86_24_fu_572_p2;
        icmp_ln86_24_reg_1555_pp0_iter1_reg <= icmp_ln86_24_reg_1555;
        icmp_ln86_24_reg_1555_pp0_iter2_reg <= icmp_ln86_24_reg_1555_pp0_iter1_reg;
        icmp_ln86_24_reg_1555_pp0_iter3_reg <= icmp_ln86_24_reg_1555_pp0_iter2_reg;
        icmp_ln86_25_reg_1560 <= icmp_ln86_25_fu_578_p2;
        icmp_ln86_25_reg_1560_pp0_iter1_reg <= icmp_ln86_25_reg_1560;
        icmp_ln86_25_reg_1560_pp0_iter2_reg <= icmp_ln86_25_reg_1560_pp0_iter1_reg;
        icmp_ln86_25_reg_1560_pp0_iter3_reg <= icmp_ln86_25_reg_1560_pp0_iter2_reg;
        icmp_ln86_25_reg_1560_pp0_iter4_reg <= icmp_ln86_25_reg_1560_pp0_iter3_reg;
        icmp_ln86_26_reg_1565 <= icmp_ln86_26_fu_584_p2;
        icmp_ln86_26_reg_1565_pp0_iter1_reg <= icmp_ln86_26_reg_1565;
        icmp_ln86_26_reg_1565_pp0_iter2_reg <= icmp_ln86_26_reg_1565_pp0_iter1_reg;
        icmp_ln86_26_reg_1565_pp0_iter3_reg <= icmp_ln86_26_reg_1565_pp0_iter2_reg;
        icmp_ln86_26_reg_1565_pp0_iter4_reg <= icmp_ln86_26_reg_1565_pp0_iter3_reg;
        icmp_ln86_27_reg_1570 <= icmp_ln86_27_fu_590_p2;
        icmp_ln86_27_reg_1570_pp0_iter1_reg <= icmp_ln86_27_reg_1570;
        icmp_ln86_27_reg_1570_pp0_iter2_reg <= icmp_ln86_27_reg_1570_pp0_iter1_reg;
        icmp_ln86_27_reg_1570_pp0_iter3_reg <= icmp_ln86_27_reg_1570_pp0_iter2_reg;
        icmp_ln86_27_reg_1570_pp0_iter4_reg <= icmp_ln86_27_reg_1570_pp0_iter3_reg;
        icmp_ln86_28_reg_1575 <= icmp_ln86_28_fu_596_p2;
        icmp_ln86_28_reg_1575_pp0_iter1_reg <= icmp_ln86_28_reg_1575;
        icmp_ln86_28_reg_1575_pp0_iter2_reg <= icmp_ln86_28_reg_1575_pp0_iter1_reg;
        icmp_ln86_28_reg_1575_pp0_iter3_reg <= icmp_ln86_28_reg_1575_pp0_iter2_reg;
        icmp_ln86_28_reg_1575_pp0_iter4_reg <= icmp_ln86_28_reg_1575_pp0_iter3_reg;
        icmp_ln86_28_reg_1575_pp0_iter5_reg <= icmp_ln86_28_reg_1575_pp0_iter4_reg;
        icmp_ln86_29_reg_1580 <= icmp_ln86_29_fu_602_p2;
        icmp_ln86_29_reg_1580_pp0_iter1_reg <= icmp_ln86_29_reg_1580;
        icmp_ln86_29_reg_1580_pp0_iter2_reg <= icmp_ln86_29_reg_1580_pp0_iter1_reg;
        icmp_ln86_29_reg_1580_pp0_iter3_reg <= icmp_ln86_29_reg_1580_pp0_iter2_reg;
        icmp_ln86_29_reg_1580_pp0_iter4_reg <= icmp_ln86_29_reg_1580_pp0_iter3_reg;
        icmp_ln86_29_reg_1580_pp0_iter5_reg <= icmp_ln86_29_reg_1580_pp0_iter4_reg;
        icmp_ln86_2_reg_1432 <= icmp_ln86_2_fu_430_p2;
        icmp_ln86_2_reg_1432_pp0_iter1_reg <= icmp_ln86_2_reg_1432;
        icmp_ln86_2_reg_1432_pp0_iter2_reg <= icmp_ln86_2_reg_1432_pp0_iter1_reg;
        icmp_ln86_30_reg_1585 <= icmp_ln86_30_fu_608_p2;
        icmp_ln86_30_reg_1585_pp0_iter1_reg <= icmp_ln86_30_reg_1585;
        icmp_ln86_30_reg_1585_pp0_iter2_reg <= icmp_ln86_30_reg_1585_pp0_iter1_reg;
        icmp_ln86_30_reg_1585_pp0_iter3_reg <= icmp_ln86_30_reg_1585_pp0_iter2_reg;
        icmp_ln86_30_reg_1585_pp0_iter4_reg <= icmp_ln86_30_reg_1585_pp0_iter3_reg;
        icmp_ln86_30_reg_1585_pp0_iter5_reg <= icmp_ln86_30_reg_1585_pp0_iter4_reg;
        icmp_ln86_30_reg_1585_pp0_iter6_reg <= icmp_ln86_30_reg_1585_pp0_iter5_reg;
        icmp_ln86_3_reg_1438 <= icmp_ln86_3_fu_436_p2;
        icmp_ln86_4_reg_1444 <= icmp_ln86_4_fu_442_p2;
        icmp_ln86_4_reg_1444_pp0_iter1_reg <= icmp_ln86_4_reg_1444;
        icmp_ln86_5_reg_1450 <= icmp_ln86_5_fu_448_p2;
        icmp_ln86_5_reg_1450_pp0_iter1_reg <= icmp_ln86_5_reg_1450;
        icmp_ln86_5_reg_1450_pp0_iter2_reg <= icmp_ln86_5_reg_1450_pp0_iter1_reg;
        icmp_ln86_5_reg_1450_pp0_iter3_reg <= icmp_ln86_5_reg_1450_pp0_iter2_reg;
        icmp_ln86_6_reg_1456 <= icmp_ln86_6_fu_454_p2;
        icmp_ln86_6_reg_1456_pp0_iter1_reg <= icmp_ln86_6_reg_1456;
        icmp_ln86_6_reg_1456_pp0_iter2_reg <= icmp_ln86_6_reg_1456_pp0_iter1_reg;
        icmp_ln86_6_reg_1456_pp0_iter3_reg <= icmp_ln86_6_reg_1456_pp0_iter2_reg;
        icmp_ln86_7_reg_1462 <= icmp_ln86_7_fu_460_p2;
        icmp_ln86_8_reg_1468 <= icmp_ln86_8_fu_466_p2;
        icmp_ln86_8_reg_1468_pp0_iter1_reg <= icmp_ln86_8_reg_1468;
        icmp_ln86_9_reg_1474 <= icmp_ln86_9_fu_472_p2;
        icmp_ln86_9_reg_1474_pp0_iter1_reg <= icmp_ln86_9_reg_1474;
        icmp_ln86_9_reg_1474_pp0_iter2_reg <= icmp_ln86_9_reg_1474_pp0_iter1_reg;
        icmp_ln86_reg_1416 <= icmp_ln86_fu_418_p2;
        icmp_ln86_reg_1416_pp0_iter1_reg <= icmp_ln86_reg_1416;
        icmp_ln86_reg_1416_pp0_iter2_reg <= icmp_ln86_reg_1416_pp0_iter1_reg;
        icmp_ln86_reg_1416_pp0_iter3_reg <= icmp_ln86_reg_1416_pp0_iter2_reg;
        or_ln117_14_reg_1726 <= or_ln117_14_fu_1054_p2;
        or_ln117_16_reg_1736 <= or_ln117_16_fu_1074_p2;
        or_ln117_18_reg_1742 <= or_ln117_18_fu_1080_p2;
        or_ln117_18_reg_1742_pp0_iter5_reg <= or_ln117_18_reg_1742;
        or_ln117_20_reg_1750 <= or_ln117_20_fu_1156_p2;
        or_ln117_24_reg_1760 <= or_ln117_24_fu_1231_p2;
        or_ln117_5_reg_1663 <= or_ln117_5_fu_808_p2;
        or_ln117_9_reg_1693 <= or_ln117_9_fu_915_p2;
        or_ln117_reg_1630 <= or_ln117_fu_670_p2;
        select_ln117_12_reg_1698 <= select_ln117_12_fu_929_p3;
        select_ln117_18_reg_1731 <= select_ln117_18_fu_1066_p3;
        select_ln117_24_reg_1755 <= select_ln117_24_fu_1169_p3;
        select_ln117_28_reg_1765 <= select_ln117_28_fu_1245_p3;
        select_ln117_6_reg_1658 <= select_ln117_6_fu_801_p3;
        xor_ln104_reg_1635 <= xor_ln104_fu_676_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1280_p65 = 'bx;

assign agg_result_fu_1280_p66 = ((or_ln117_25_fu_1268_p2[0:0] == 1'b1) ? select_ln117_28_reg_1765 : 5'd31);

assign and_ln102_10_fu_841_p2 = (icmp_ln86_11_reg_1486_pp0_iter2_reg & and_ln102_4_fu_827_p2);

assign and_ln102_11_fu_971_p2 = (icmp_ln86_12_reg_1492_pp0_iter3_reg & and_ln104_4_fu_942_p2);

assign and_ln102_12_fu_1089_p2 = (icmp_ln86_13_reg_1498_pp0_iter4_reg & and_ln102_5_reg_1708);

assign and_ln102_13_fu_1182_p2 = (icmp_ln86_14_reg_1504_pp0_iter5_reg & and_ln104_5_reg_1715_pp0_iter5_reg);

assign and_ln102_14_fu_705_p2 = (icmp_ln86_15_reg_1510_pp0_iter1_reg & and_ln102_6_reg_1618);

assign and_ln102_15_fu_659_p2 = (xor_ln104_7_fu_649_p2 & icmp_ln86_16_reg_1515);

assign and_ln102_16_fu_664_p2 = (and_ln102_2_fu_630_p2 & and_ln102_15_fu_659_p2);

assign and_ln102_17_fu_709_p2 = (icmp_ln86_17_reg_1520_pp0_iter1_reg & and_ln102_7_reg_1624);

assign and_ln102_18_fu_713_p2 = (xor_ln104_8_fu_695_p2 & icmp_ln86_18_reg_1525_pp0_iter1_reg);

assign and_ln102_19_fu_718_p2 = (and_ln104_2_reg_1613 & and_ln102_18_fu_713_p2);

assign and_ln102_1_fu_813_p2 = (xor_ln104_reg_1635 & icmp_ln86_2_reg_1432_pp0_iter2_reg);

assign and_ln102_20_fu_846_p2 = (icmp_ln86_19_reg_1530_pp0_iter2_reg & and_ln102_8_reg_1653);

assign and_ln102_21_fu_850_p2 = (xor_ln104_9_fu_832_p2 & icmp_ln86_20_reg_1535_pp0_iter2_reg);

assign and_ln102_22_fu_855_p2 = (and_ln102_3_reg_1641 & and_ln102_21_fu_850_p2);

assign and_ln102_23_fu_860_p2 = (icmp_ln86_21_reg_1540_pp0_iter2_reg & and_ln102_9_fu_837_p2);

assign and_ln102_24_fu_976_p2 = (xor_ln104_10_fu_961_p2 & icmp_ln86_22_reg_1545_pp0_iter3_reg);

assign and_ln102_25_fu_981_p2 = (and_ln104_3_reg_1647_pp0_iter3_reg & and_ln102_24_fu_976_p2);

assign and_ln102_26_fu_986_p2 = (icmp_ln86_23_reg_1550_pp0_iter3_reg & and_ln102_10_reg_1687);

assign and_ln102_27_fu_990_p2 = (xor_ln104_11_fu_966_p2 & icmp_ln86_24_reg_1555_pp0_iter3_reg);

assign and_ln102_28_fu_995_p2 = (and_ln102_4_reg_1681 & and_ln102_27_fu_990_p2);

assign and_ln102_29_fu_1093_p2 = (icmp_ln86_25_reg_1560_pp0_iter4_reg & and_ln102_11_reg_1721);

assign and_ln102_2_fu_630_p2 = (icmp_ln86_3_reg_1438 & and_ln102_reg_1590);

assign and_ln102_30_fu_1097_p2 = (xor_ln104_12_fu_1084_p2 & icmp_ln86_26_reg_1565_pp0_iter4_reg);

assign and_ln102_31_fu_1102_p2 = (and_ln104_4_reg_1703 & and_ln102_30_fu_1097_p2);

assign and_ln102_32_fu_1107_p2 = (icmp_ln86_27_reg_1570_pp0_iter4_reg & and_ln102_12_fu_1089_p2);

assign and_ln102_33_fu_1186_p2 = (xor_ln104_13_fu_1177_p2 & icmp_ln86_28_reg_1575_pp0_iter5_reg);

assign and_ln102_34_fu_1191_p2 = (and_ln102_5_reg_1708_pp0_iter5_reg & and_ln102_33_fu_1186_p2);

assign and_ln102_35_fu_1196_p2 = (icmp_ln86_29_reg_1580_pp0_iter5_reg & and_ln102_13_fu_1182_p2);

assign and_ln102_36_fu_1258_p2 = (xor_ln104_14_fu_1253_p2 & icmp_ln86_30_reg_1585_pp0_iter6_reg);

assign and_ln102_37_fu_1263_p2 = (and_ln104_5_reg_1715_pp0_iter6_reg & and_ln102_36_fu_1258_p2);

assign and_ln102_3_fu_681_p2 = (icmp_ln86_4_reg_1444_pp0_iter1_reg & and_ln104_reg_1600);

assign and_ln102_4_fu_827_p2 = (icmp_ln86_5_reg_1450_pp0_iter2_reg & and_ln102_1_fu_813_p2);

assign and_ln102_5_fu_947_p2 = (icmp_ln86_6_reg_1456_pp0_iter3_reg & and_ln104_1_reg_1675);

assign and_ln102_6_fu_644_p2 = (icmp_ln86_7_reg_1462 & and_ln102_2_fu_630_p2);

assign and_ln102_7_fu_654_p2 = (icmp_ln86_8_reg_1468 & and_ln104_2_fu_639_p2);

assign and_ln102_8_fu_700_p2 = (icmp_ln86_9_reg_1474_pp0_iter1_reg & and_ln102_3_fu_681_p2);

assign and_ln102_9_fu_837_p2 = (icmp_ln86_10_reg_1480_pp0_iter2_reg & and_ln104_3_reg_1647);

assign and_ln102_fu_614_p2 = (icmp_ln86_fu_418_p2 & icmp_ln86_1_fu_424_p2);

assign and_ln104_1_fu_822_p2 = (xor_ln104_reg_1635 & xor_ln104_2_fu_817_p2);

assign and_ln104_2_fu_639_p2 = (xor_ln104_3_fu_634_p2 & and_ln102_reg_1590);

assign and_ln104_3_fu_690_p2 = (xor_ln104_4_fu_685_p2 & and_ln104_reg_1600);

assign and_ln104_4_fu_942_p2 = (xor_ln104_5_fu_937_p2 & and_ln102_1_reg_1669);

assign and_ln104_5_fu_956_p2 = (xor_ln104_6_fu_951_p2 & and_ln104_1_reg_1675);

assign and_ln104_fu_625_p2 = (xor_ln104_1_fu_620_p2 & icmp_ln86_reg_1416);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1280_p67;

assign icmp_ln86_10_fu_478_p2 = (($signed(p_read7_int_reg) < $signed(18'd208)) ? 1'b1 : 1'b0);

assign icmp_ln86_11_fu_484_p2 = (($signed(p_read3_int_reg) < $signed(18'd320)) ? 1'b1 : 1'b0);

assign icmp_ln86_12_fu_500_p2 = (($signed(tmp_fu_490_p4) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_13_fu_506_p2 = (($signed(p_read7_int_reg) < $signed(18'd322)) ? 1'b1 : 1'b0);

assign icmp_ln86_14_fu_512_p2 = (($signed(p_read23_int_reg) < $signed(18'd24958)) ? 1'b1 : 1'b0);

assign icmp_ln86_15_fu_518_p2 = (($signed(p_read2_int_reg) < $signed(18'd2288)) ? 1'b1 : 1'b0);

assign icmp_ln86_16_fu_524_p2 = (($signed(p_read8_int_reg) < $signed(18'd28)) ? 1'b1 : 1'b0);

assign icmp_ln86_17_fu_530_p2 = (($signed(p_read13_int_reg) < $signed(18'd671)) ? 1'b1 : 1'b0);

assign icmp_ln86_18_fu_536_p2 = (($signed(p_read1_int_reg) < $signed(18'd41444)) ? 1'b1 : 1'b0);

assign icmp_ln86_19_fu_542_p2 = (($signed(p_read17_int_reg) < $signed(18'd3029)) ? 1'b1 : 1'b0);

assign icmp_ln86_1_fu_424_p2 = (($signed(p_read12_int_reg) < $signed(18'd17)) ? 1'b1 : 1'b0);

assign icmp_ln86_20_fu_548_p2 = (($signed(p_read4_int_reg) < $signed(18'd80)) ? 1'b1 : 1'b0);

assign icmp_ln86_21_fu_554_p2 = (($signed(p_read14_int_reg) < $signed(18'd13)) ? 1'b1 : 1'b0);

assign icmp_ln86_22_fu_560_p2 = (($signed(p_read10_int_reg) < $signed(18'd3925)) ? 1'b1 : 1'b0);

assign icmp_ln86_23_fu_566_p2 = (($signed(p_read4_int_reg) < $signed(18'd31)) ? 1'b1 : 1'b0);

assign icmp_ln86_24_fu_572_p2 = (($signed(p_read21_int_reg) < $signed(18'd16056)) ? 1'b1 : 1'b0);

assign icmp_ln86_25_fu_578_p2 = (($signed(p_read6_int_reg) < $signed(18'd4731)) ? 1'b1 : 1'b0);

assign icmp_ln86_26_fu_584_p2 = (($signed(p_read19_int_reg) < $signed(18'd298)) ? 1'b1 : 1'b0);

assign icmp_ln86_27_fu_590_p2 = (($signed(p_read17_int_reg) < $signed(18'd2407)) ? 1'b1 : 1'b0);

assign icmp_ln86_28_fu_596_p2 = (($signed(p_read13_int_reg) < $signed(18'd804)) ? 1'b1 : 1'b0);

assign icmp_ln86_29_fu_602_p2 = (($signed(p_read23_int_reg) < $signed(18'd24588)) ? 1'b1 : 1'b0);

assign icmp_ln86_2_fu_430_p2 = (($signed(p_read11_int_reg) < $signed(18'd4865)) ? 1'b1 : 1'b0);

assign icmp_ln86_30_fu_608_p2 = (($signed(p_read20_int_reg) < $signed(18'd231)) ? 1'b1 : 1'b0);

assign icmp_ln86_3_fu_436_p2 = (($signed(p_read12_int_reg) < $signed(18'd13)) ? 1'b1 : 1'b0);

assign icmp_ln86_4_fu_442_p2 = (($signed(p_read18_int_reg) < $signed(18'd299)) ? 1'b1 : 1'b0);

assign icmp_ln86_5_fu_448_p2 = (($signed(p_read16_int_reg) < $signed(18'd2380)) ? 1'b1 : 1'b0);

assign icmp_ln86_6_fu_454_p2 = (($signed(p_read15_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_7_fu_460_p2 = (($signed(p_read9_int_reg) < $signed(18'd237)) ? 1'b1 : 1'b0);

assign icmp_ln86_8_fu_466_p2 = (($signed(p_read5_int_reg) < $signed(18'd17)) ? 1'b1 : 1'b0);

assign icmp_ln86_9_fu_472_p2 = (($signed(p_read13_int_reg) < $signed(18'd882)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_418_p2 = (($signed(p_read22_int_reg) < $signed(18'd13655)) ? 1'b1 : 1'b0);

assign or_ln117_10_fu_1000_p2 = (or_ln117_9_reg_1693 | and_ln102_25_fu_981_p2);

assign or_ln117_11_fu_1016_p2 = (icmp_ln86_reg_1416_pp0_iter3_reg | and_ln102_26_fu_986_p2);

assign or_ln117_12_fu_1028_p2 = (icmp_ln86_reg_1416_pp0_iter3_reg | and_ln102_10_reg_1687);

assign or_ln117_13_fu_1040_p2 = (or_ln117_12_fu_1028_p2 | and_ln102_28_fu_995_p2);

assign or_ln117_14_fu_1054_p2 = (icmp_ln86_reg_1416_pp0_iter3_reg | and_ln102_4_reg_1681);

assign or_ln117_15_fu_1112_p2 = (or_ln117_14_reg_1726 | and_ln102_29_fu_1093_p2);

assign or_ln117_16_fu_1074_p2 = (or_ln117_14_fu_1054_p2 | and_ln102_11_fu_971_p2);

assign or_ln117_17_fu_1124_p2 = (or_ln117_16_reg_1736 | and_ln102_31_fu_1102_p2);

assign or_ln117_18_fu_1080_p2 = (icmp_ln86_reg_1416_pp0_iter3_reg | and_ln102_1_reg_1669);

assign or_ln117_19_fu_1144_p2 = (or_ln117_18_reg_1742 | and_ln102_32_fu_1107_p2);

assign or_ln117_1_fu_751_p2 = (and_ln102_2_reg_1606 | and_ln102_17_fu_709_p2);

assign or_ln117_20_fu_1156_p2 = (or_ln117_18_reg_1742 | and_ln102_12_fu_1089_p2);

assign or_ln117_21_fu_1201_p2 = (or_ln117_20_reg_1750 | and_ln102_34_fu_1191_p2);

assign or_ln117_22_fu_1206_p2 = (or_ln117_18_reg_1742_pp0_iter5_reg | and_ln102_5_reg_1708_pp0_iter5_reg);

assign or_ln117_23_fu_1217_p2 = (or_ln117_22_fu_1206_p2 | and_ln102_35_fu_1196_p2);

assign or_ln117_24_fu_1231_p2 = (or_ln117_22_fu_1206_p2 | and_ln102_13_fu_1182_p2);

assign or_ln117_25_fu_1268_p2 = (or_ln117_24_reg_1760 | and_ln102_37_fu_1263_p2);

assign or_ln117_2_fu_763_p2 = (and_ln102_7_reg_1624 | and_ln102_2_reg_1606);

assign or_ln117_3_fu_775_p2 = (or_ln117_2_fu_763_p2 | and_ln102_19_fu_718_p2);

assign or_ln117_4_fu_865_p2 = (and_ln102_reg_1590_pp0_iter2_reg | and_ln102_20_fu_846_p2);

assign or_ln117_5_fu_808_p2 = (and_ln102_reg_1590_pp0_iter1_reg | and_ln102_8_fu_700_p2);

assign or_ln117_6_fu_877_p2 = (or_ln117_5_reg_1663 | and_ln102_22_fu_855_p2);

assign or_ln117_7_fu_889_p2 = (and_ln102_reg_1590_pp0_iter2_reg | and_ln102_3_reg_1641);

assign or_ln117_8_fu_901_p2 = (or_ln117_7_fu_889_p2 | and_ln102_23_fu_860_p2);

assign or_ln117_9_fu_915_p2 = (or_ln117_7_fu_889_p2 | and_ln102_9_fu_837_p2);

assign or_ln117_fu_670_p2 = (and_ln102_6_fu_644_p2 | and_ln102_16_fu_664_p2);

assign select_ln117_10_fu_907_p3 = ((or_ln117_7_fu_889_p2[0:0] == 1'b1) ? select_ln117_9_fu_893_p3 : 4'd12);

assign select_ln117_11_fu_921_p3 = ((or_ln117_8_fu_901_p2[0:0] == 1'b1) ? select_ln117_10_fu_907_p3 : 4'd13);

assign select_ln117_12_fu_929_p3 = ((or_ln117_9_fu_915_p2[0:0] == 1'b1) ? select_ln117_11_fu_921_p3 : 4'd14);

assign select_ln117_13_fu_1005_p3 = ((or_ln117_10_fu_1000_p2[0:0] == 1'b1) ? select_ln117_12_reg_1698 : 4'd15);

assign select_ln117_14_fu_1021_p3 = ((icmp_ln86_reg_1416_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_3_fu_1012_p1 : 5'd16);

assign select_ln117_15_fu_1032_p3 = ((or_ln117_11_fu_1016_p2[0:0] == 1'b1) ? select_ln117_14_fu_1021_p3 : 5'd17);

assign select_ln117_16_fu_1046_p3 = ((or_ln117_12_fu_1028_p2[0:0] == 1'b1) ? select_ln117_15_fu_1032_p3 : 5'd18);

assign select_ln117_17_fu_1058_p3 = ((or_ln117_13_fu_1040_p2[0:0] == 1'b1) ? select_ln117_16_fu_1046_p3 : 5'd19);

assign select_ln117_18_fu_1066_p3 = ((or_ln117_14_fu_1054_p2[0:0] == 1'b1) ? select_ln117_17_fu_1058_p3 : 5'd20);

assign select_ln117_19_fu_1117_p3 = ((or_ln117_15_fu_1112_p2[0:0] == 1'b1) ? select_ln117_18_reg_1731 : 5'd21);

assign select_ln117_1_fu_740_p3 = ((or_ln117_reg_1630[0:0] == 1'b1) ? select_ln117_fu_733_p3 : 2'd3);

assign select_ln117_20_fu_1129_p3 = ((or_ln117_16_reg_1736[0:0] == 1'b1) ? select_ln117_19_fu_1117_p3 : 5'd22);

assign select_ln117_21_fu_1136_p3 = ((or_ln117_17_fu_1124_p2[0:0] == 1'b1) ? select_ln117_20_fu_1129_p3 : 5'd23);

assign select_ln117_22_fu_1149_p3 = ((or_ln117_18_reg_1742[0:0] == 1'b1) ? select_ln117_21_fu_1136_p3 : 5'd24);

assign select_ln117_23_fu_1161_p3 = ((or_ln117_19_fu_1144_p2[0:0] == 1'b1) ? select_ln117_22_fu_1149_p3 : 5'd25);

assign select_ln117_24_fu_1169_p3 = ((or_ln117_20_fu_1156_p2[0:0] == 1'b1) ? select_ln117_23_fu_1161_p3 : 5'd26);

assign select_ln117_25_fu_1210_p3 = ((or_ln117_21_fu_1201_p2[0:0] == 1'b1) ? select_ln117_24_reg_1755 : 5'd27);

assign select_ln117_26_fu_1223_p3 = ((or_ln117_22_fu_1206_p2[0:0] == 1'b1) ? select_ln117_25_fu_1210_p3 : 5'd28);

assign select_ln117_27_fu_1237_p3 = ((or_ln117_23_fu_1217_p2[0:0] == 1'b1) ? select_ln117_26_fu_1223_p3 : 5'd29);

assign select_ln117_28_fu_1245_p3 = ((or_ln117_24_fu_1231_p2[0:0] == 1'b1) ? select_ln117_27_fu_1237_p3 : 5'd30);

assign select_ln117_2_fu_756_p3 = ((and_ln102_2_reg_1606[0:0] == 1'b1) ? zext_ln117_1_fu_747_p1 : 3'd4);

assign select_ln117_3_fu_767_p3 = ((or_ln117_1_fu_751_p2[0:0] == 1'b1) ? select_ln117_2_fu_756_p3 : 3'd5);

assign select_ln117_4_fu_781_p3 = ((or_ln117_2_fu_763_p2[0:0] == 1'b1) ? select_ln117_3_fu_767_p3 : 3'd6);

assign select_ln117_5_fu_789_p3 = ((or_ln117_3_fu_775_p2[0:0] == 1'b1) ? select_ln117_4_fu_781_p3 : 3'd7);

assign select_ln117_6_fu_801_p3 = ((and_ln102_reg_1590_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_2_fu_797_p1 : 4'd8);

assign select_ln117_7_fu_870_p3 = ((or_ln117_4_fu_865_p2[0:0] == 1'b1) ? select_ln117_6_reg_1658 : 4'd9);

assign select_ln117_8_fu_882_p3 = ((or_ln117_5_reg_1663[0:0] == 1'b1) ? select_ln117_7_fu_870_p3 : 4'd10);

assign select_ln117_9_fu_893_p3 = ((or_ln117_6_fu_877_p2[0:0] == 1'b1) ? select_ln117_8_fu_882_p3 : 4'd11);

assign select_ln117_fu_733_p3 = ((and_ln102_6_reg_1618[0:0] == 1'b1) ? zext_ln117_fu_729_p1 : 2'd2);

assign tmp_fu_490_p4 = {{p_read15_int_reg[17:1]}};

assign xor_ln104_10_fu_961_p2 = (icmp_ln86_10_reg_1480_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_11_fu_966_p2 = (icmp_ln86_11_reg_1486_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_12_fu_1084_p2 = (icmp_ln86_12_reg_1492_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_13_fu_1177_p2 = (icmp_ln86_13_reg_1498_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_14_fu_1253_p2 = (icmp_ln86_14_reg_1504_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_1_fu_620_p2 = (icmp_ln86_1_reg_1427 ^ 1'd1);

assign xor_ln104_2_fu_817_p2 = (icmp_ln86_2_reg_1432_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_3_fu_634_p2 = (icmp_ln86_3_reg_1438 ^ 1'd1);

assign xor_ln104_4_fu_685_p2 = (icmp_ln86_4_reg_1444_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_5_fu_937_p2 = (icmp_ln86_5_reg_1450_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_6_fu_951_p2 = (icmp_ln86_6_reg_1456_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_7_fu_649_p2 = (icmp_ln86_7_reg_1462 ^ 1'd1);

assign xor_ln104_8_fu_695_p2 = (icmp_ln86_8_reg_1468_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_9_fu_832_p2 = (icmp_ln86_9_reg_1474_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_fu_676_p2 = (icmp_ln86_reg_1416_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_723_p2 = (1'd1 ^ and_ln102_14_fu_705_p2);

assign zext_ln117_1_fu_747_p1 = select_ln117_1_fu_740_p3;

assign zext_ln117_2_fu_797_p1 = select_ln117_5_fu_789_p3;

assign zext_ln117_3_fu_1012_p1 = select_ln117_13_fu_1005_p3;

assign zext_ln117_fu_729_p1 = xor_ln117_fu_723_p2;

endmodule //conifer_jettag_accelerator_decision_function_99
