Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jan 29 13:03:59 2021
| Host         : Sudhar-Windows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Execution_main_source_timing_summary_routed.rpt -pb Execution_main_source_timing_summary_routed.pb -rpx Execution_main_source_timing_summary_routed.rpx -warn_on_violation
| Design       : Execution_main_source
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core1/decode/funct3_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core1/decode/funct3_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core1/decode/funct3_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core1/decode/opcode_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core1/decode/opcode_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core1/decode/opcode_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core1/decode/opcode_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core1/decode/opcode_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core1/decode/opcode_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core1/decode/opcode_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core1/decode/re1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core1/decode/re2_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core1/decode/src1[4]_INST_0_i_1/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core1/decode/src1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core1/decode/src1_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core1/decode/src1_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core1/decode/src1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core1/decode/src1_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core1/decode/src2[4]_INST_0_i_1/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core1/decode/src2_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core1/decode/src2_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core1/decode/src2_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core1/decode/src2_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core1/decode/src2_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core1/execute/ALU_CU/ALU_control_line_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core1/execute/ALU_CU/ALU_control_line_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core1/execute/ALU_CU/ALU_control_line_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core1/execute/ALU_CU/ALU_control_line_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core1/execute/ALU_CU/ALU_control_line_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core1/fetch/using_mem_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core1/fetch/waiting_reg/L7/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core1/reg_EX_MEM0/MEM_funct3_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core1/reg_EX_MEM0/MEM_funct3_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core1/reg_EX_MEM0/MEM_funct3_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core1/reg_EX_MEM0/MEM_mem_read_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_alu_op_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_alu_op_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_dest_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_dest_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_dest_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_dest_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_dest_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_funct3_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_funct3_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_funct3_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_funct7_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_funct7_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_funct7_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_funct7_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_funct7_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_funct7_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_funct7_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: core1/reg_ID_EX0/EX_load_reg/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: core1/reg_IF_ID0/ID_instr_reg[0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: core1/reg_IF_ID0/ID_instr_reg[1]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: core1/reg_IF_ID0/ID_instr_reg[2]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: core1/reg_IF_ID0/ID_instr_reg[3]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: core1/reg_IF_ID0/ID_instr_reg[4]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: core1/reg_IF_ID0/ID_instr_reg[5]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: core1/reg_IF_ID0/ID_instr_reg[6]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: core1/reg_MEM_WB0/WB_dest_reg[0]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: core1/reg_MEM_WB0/WB_dest_reg[1]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: core1/reg_MEM_WB0/WB_dest_reg[2]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: core1/reg_MEM_WB0/WB_dest_reg[3]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: core1/reg_MEM_WB0/WB_dest_reg[4]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: core1/reg_MEM_WB0/WB_wr_enable_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: core1/reg_PC0/PC_ready_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1512 pins that are not constrained for maximum delay. (HIGH)

 There are 14 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.903        0.000                      0                  877        0.100        0.000                      0                  877        9.500        0.000                       0                   405  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.903        0.000                      0                  877        0.100        0.000                      0                  877        9.500        0.000                       0                   405  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stall[0]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.062ns  (logic 5.425ns (49.040%)  route 5.637ns (50.960%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    L5                                                0.000     4.000 f  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    L5                   IBUF (Prop_ibuf_I_O)         1.440     5.440 f  rst_IBUF_inst/O
                         net (fo=458, routed)         2.214     7.653    core1/decode/rst
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.777 r  core1/decode/stallreq_INST_0/O
                         net (fo=2, routed)           0.560     8.337    core1/control_unit/stallreq_ID
    SLICE_X34Y49         LUT3 (Prop_lut3_I1_O)        0.116     8.453 r  core1/control_unit/stall[1]_INST_0/O
                         net (fo=9, routed)           2.864    11.317    stall_OBUF[0]
    J3                   OBUF (Prop_obuf_I_O)         3.745    15.062 r  stall_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.062    stall[0]
    J3                                                                r  stall[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -4.000    15.965    
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                         -15.062    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stall[1]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.924ns  (logic 5.427ns (49.685%)  route 5.496ns (50.315%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    L5                                                0.000     4.000 f  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    L5                   IBUF (Prop_ibuf_I_O)         1.440     5.440 f  rst_IBUF_inst/O
                         net (fo=458, routed)         2.214     7.653    core1/decode/rst
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.777 r  core1/decode/stallreq_INST_0/O
                         net (fo=2, routed)           0.560     8.337    core1/control_unit/stallreq_ID
    SLICE_X34Y49         LUT3 (Prop_lut3_I1_O)        0.116     8.453 r  core1/control_unit/stall[1]_INST_0/O
                         net (fo=9, routed)           2.723    11.176    stall_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         3.748    14.924 r  stall_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.924    stall[1]
    H3                                                                r  stall[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -4.000    15.965    
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                         -14.924    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stall[2]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.765ns  (logic 5.216ns (48.455%)  route 5.549ns (51.545%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    L5                                                0.000     4.000 f  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    L5                   IBUF (Prop_ibuf_I_O)         1.440     5.440 f  rst_IBUF_inst/O
                         net (fo=458, routed)         2.214     7.653    core1/decode/rst
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.777 r  core1/decode/stallreq_INST_0/O
                         net (fo=2, routed)           0.560     8.337    core1/control_unit/stallreq_ID
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.124     8.461 r  core1/control_unit/stall[2]_INST_0/O
                         net (fo=3, routed)           2.775    11.236    stall_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         3.529    14.765 r  stall_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.765    stall[2]
    J1                                                                r  stall[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -4.000    15.965    
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                         -14.765    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 core1/reg_EX_MEM0/MEM_funct3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Dm/m1/RAM_mem_reg/ENBWREN
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.840ns (20.288%)  route 3.300ns (79.712%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.567     5.154    core1/reg_EX_MEM0/clk
    SLICE_X47Y45         FDRE                                         r  core1/reg_EX_MEM0/MEM_funct3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.419     5.573 r  core1/reg_EX_MEM0/MEM_funct3_reg[0]/Q
                         net (fo=35, routed)          2.000     7.573    core1/access_dm/MemControl/funct3[0]
    SLICE_X49Y40         LUT5 (Prop_lut5_I4_O)        0.297     7.870 r  core1/access_dm/MemControl/cs[1]_INST_0/O
                         net (fo=4, routed)           0.825     8.695    Dm/m1/cs
    SLICE_X49Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.819 r  Dm/m1/RAM_mem_reg_i_3/O
                         net (fo=1, routed)           0.475     9.294    Dm/m1/RAM_mem_reg_i_3_n_11
    RAMB18_X1Y16         RAMB18E1                                     r  Dm/m1/RAM_mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    N11                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.407 f  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.493    14.900    Dm/m1/clk
    RAMB18_X1Y16         RAMB18E1                                     r  Dm/m1/RAM_mem_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.681    Dm/m1/RAM_mem_reg
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 core1/reg_EX_MEM0/MEM_Addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Dm/m3/RAM_mem_reg/ENBWREN
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.704ns (17.155%)  route 3.400ns (82.845%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.567     5.154    core1/reg_EX_MEM0/clk
    SLICE_X47Y45         FDRE                                         r  core1/reg_EX_MEM0/MEM_Addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  core1/reg_EX_MEM0/MEM_Addr_reg[0]/Q
                         net (fo=59, routed)          1.692     7.301    core1/access_dm/MemControl/Addr_i[0]
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124     7.425 r  core1/access_dm/MemControl/cs[3]_INST_0/O
                         net (fo=4, routed)           1.058     8.484    Dm/m3/cs
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.608 r  Dm/m3/RAM_mem_reg_i_3/O
                         net (fo=1, routed)           0.650     9.257    Dm/m3/RAM_mem_reg_i_3_n_11
    RAMB18_X1Y17         RAMB18E1                                     r  Dm/m3/RAM_mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    N11                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.407 f  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.493    14.900    Dm/m3/clk
    RAMB18_X1Y17         RAMB18E1                                     r  Dm/m3/RAM_mem_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.681    Dm/m3/RAM_mem_reg
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 core1/reg_EX_MEM0/MEM_Addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Dm/m2/RAM_mem_reg/ENBWREN
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.704ns (17.555%)  route 3.306ns (82.445%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.567     5.154    core1/reg_EX_MEM0/clk
    SLICE_X47Y45         FDRE                                         r  core1/reg_EX_MEM0/MEM_Addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  core1/reg_EX_MEM0/MEM_Addr_reg[0]/Q
                         net (fo=59, routed)          2.239     7.849    core1/access_dm/MemControl/Addr_i[0]
    SLICE_X48Y38         LUT4 (Prop_lut4_I2_O)        0.124     7.973 r  core1/access_dm/MemControl/cs[2]_INST_0/O
                         net (fo=3, routed)           0.586     8.559    Dm/m2/cs
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.124     8.683 r  Dm/m2/RAM_mem_reg_i_3/O
                         net (fo=1, routed)           0.481     9.164    Dm/m2/RAM_mem_reg_i_3_n_11
    RAMB18_X1Y15         RAMB18E1                                     r  Dm/m2/RAM_mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    N11                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.407 f  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.489    14.896    Dm/m2/clk
    RAMB18_X1Y15         RAMB18E1                                     r  Dm/m2/RAM_mem_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.677    Dm/m2/RAM_mem_reg
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 core1/reg_EX_MEM0/MEM_Addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Dm/m0/RAM_mem_reg/ENBWREN
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.934ns (24.304%)  route 2.909ns (75.696%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.567     5.154    core1/reg_EX_MEM0/clk
    SLICE_X47Y45         FDRE                                         r  core1/reg_EX_MEM0/MEM_Addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  core1/reg_EX_MEM0/MEM_Addr_reg[0]/Q
                         net (fo=59, routed)          2.088     7.697    core1/access_dm/MemControl/Addr_i[0]
    SLICE_X48Y39         LUT5 (Prop_lut5_I3_O)        0.152     7.849 r  core1/access_dm/MemControl/re[0]_INST_0/O
                         net (fo=3, routed)           0.489     8.338    Dm/m0/re
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.326     8.664 r  Dm/m0/RAM_mem_reg_i_3/O
                         net (fo=1, routed)           0.332     8.997    Dm/m0/RAM_mem_reg_i_3_n_11
    RAMB18_X1Y14         RAMB18E1                                     r  Dm/m0/RAM_mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    N11                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.407 f  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.489    14.896    Dm/m0/clk
    RAMB18_X1Y14         RAMB18E1                                     r  Dm/m0/RAM_mem_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.677    Dm/m0/RAM_mem_reg
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 fetch_instr/ROM_mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core1/reg_IF_ID0/ID_instr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.716ns  (logic 2.454ns (66.036%)  route 1.262ns (33.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 24.854 - 20.000 ) 
    Source Clock Delay      (SCD):    5.199ns = ( 15.199 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    N11                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519    11.519 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.586 f  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.613    15.199    fetch_instr/clk
    RAMB36_X1Y9          RAMB36E1                                     r  fetch_instr/ROM_mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454    17.653 r  fetch_instr/ROM_mem_reg/DOBDO[10]
                         net (fo=1, routed)           1.262    18.915    core1/reg_IF_ID0/IF_instr[10]
    SLICE_X41Y46         FDRE                                         r  core1/reg_IF_ID0/ID_instr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.447    24.854    core1/reg_IF_ID0/clk
    SLICE_X41Y46         FDRE                                         r  core1/reg_IF_ID0/ID_instr_reg[10]/C
                         clock pessimism              0.259    25.114    
                         clock uncertainty           -0.035    25.078    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)       -0.105    24.973    core1/reg_IF_ID0/ID_instr_reg[10]
  -------------------------------------------------------------------
                         required time                         24.973    
                         arrival time                         -18.915    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 fetch_instr/ROM_mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core1/reg_IF_ID0/ID_instr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.679ns  (logic 2.454ns (66.701%)  route 1.225ns (33.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 24.853 - 20.000 ) 
    Source Clock Delay      (SCD):    5.199ns = ( 15.199 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    N11                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519    11.519 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.586 f  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.613    15.199    fetch_instr/clk
    RAMB36_X1Y9          RAMB36E1                                     r  fetch_instr/ROM_mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    17.653 r  fetch_instr/ROM_mem_reg/DOBDO[7]
                         net (fo=1, routed)           1.225    18.878    core1/reg_IF_ID0/IF_instr[7]
    SLICE_X37Y48         FDRE                                         r  core1/reg_IF_ID0/ID_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.446    24.853    core1/reg_IF_ID0/clk
    SLICE_X37Y48         FDRE                                         r  core1/reg_IF_ID0/ID_instr_reg[7]/C
                         clock pessimism              0.259    25.113    
                         clock uncertainty           -0.035    25.077    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)       -0.067    25.010    core1/reg_IF_ID0/ID_instr_reg[7]
  -------------------------------------------------------------------
                         required time                         25.010    
                         arrival time                         -18.878    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 fetch_instr/ROM_mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core1/reg_IF_ID0/ID_instr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.501ns  (logic 2.454ns (70.103%)  route 1.047ns (29.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 24.845 - 20.000 ) 
    Source Clock Delay      (SCD):    5.199ns = ( 15.199 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    N11                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519    11.519 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.586 f  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.613    15.199    fetch_instr/clk
    RAMB36_X1Y9          RAMB36E1                                     r  fetch_instr/ROM_mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454    17.653 r  fetch_instr/ROM_mem_reg/DOBDO[17]
                         net (fo=1, routed)           1.047    18.700    core1/reg_IF_ID0/IF_instr[17]
    SLICE_X43Y50         FDRE                                         r  core1/reg_IF_ID0/ID_instr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.438    24.845    core1/reg_IF_ID0/clk
    SLICE_X43Y50         FDRE                                         r  core1/reg_IF_ID0/ID_instr_reg[17]/C
                         clock pessimism              0.179    25.024    
                         clock uncertainty           -0.035    24.989    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)       -0.081    24.908    core1/reg_IF_ID0/ID_instr_reg[17]
  -------------------------------------------------------------------
                         required time                         24.908    
                         arrival time                         -18.700    
  -------------------------------------------------------------------
                         slack                                  6.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 core1/reg_PC0/PC_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core1/reg_PC0/pc_o_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.378ns (80.102%)  route 0.094ns (19.898%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.564     1.510    core1/reg_PC0/clk
    SLICE_X38Y49         FDSE                                         r  core1/reg_PC0/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDSE (Prop_fdse_C_Q)         0.164     1.674 r  core1/reg_PC0/PC_reg[7]/Q
                         net (fo=2, routed)           0.093     1.767    core1/reg_PC0/PC_reg[7]
    SLICE_X39Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.812 r  core1/reg_PC0/pc_o[7]_i_2/O
                         net (fo=1, routed)           0.000     1.812    core1/reg_PC0/pc_o[7]_i_2_n_11
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.927 r  core1/reg_PC0/pc_o_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.928    core1/reg_PC0/pc_o_reg[7]_i_1_n_11
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.982 r  core1/reg_PC0/pc_o_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.982    core1/reg_PC0/pc_o_reg[11]_i_1_n_18
    SLICE_X39Y50         FDSE                                         r  core1/reg_PC0/pc_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.830     2.023    core1/reg_PC0/clk
    SLICE_X39Y50         FDSE                                         r  core1/reg_PC0/pc_o_reg[8]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X39Y50         FDSE (Hold_fdse_C_D)         0.105     1.882    core1/reg_PC0/pc_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 core1/reg_PC0/PC_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core1/reg_PC0/pc_o_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.389ns (80.555%)  route 0.094ns (19.445%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.564     1.510    core1/reg_PC0/clk
    SLICE_X38Y49         FDSE                                         r  core1/reg_PC0/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDSE (Prop_fdse_C_Q)         0.164     1.674 r  core1/reg_PC0/PC_reg[7]/Q
                         net (fo=2, routed)           0.093     1.767    core1/reg_PC0/PC_reg[7]
    SLICE_X39Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.812 r  core1/reg_PC0/pc_o[7]_i_2/O
                         net (fo=1, routed)           0.000     1.812    core1/reg_PC0/pc_o[7]_i_2_n_11
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.927 r  core1/reg_PC0/pc_o_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.928    core1/reg_PC0/pc_o_reg[7]_i_1_n_11
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.993 r  core1/reg_PC0/pc_o_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.993    core1/reg_PC0/pc_o_reg[11]_i_1_n_16
    SLICE_X39Y50         FDSE                                         r  core1/reg_PC0/pc_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.830     2.023    core1/reg_PC0/clk
    SLICE_X39Y50         FDSE                                         r  core1/reg_PC0/pc_o_reg[10]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X39Y50         FDSE (Hold_fdse_C_D)         0.105     1.882    core1/reg_PC0/pc_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core1/reg_PC0/PC_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.753ns (38.746%)  route 2.772ns (61.254%))
  Logic Levels:           3  (IBUF=1 LUT3=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    L5                                                0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    L5                   IBUF (Prop_ibuf_I_O)         1.369     2.369 f  rst_IBUF_inst/O
                         net (fo=458, routed)         1.911     4.280    core1/control_unit/rst
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.120     4.400 r  core1/control_unit/stall[1]_INST_0/O
                         net (fo=9, routed)           0.589     4.989    core1/reg_PC0/stall[0]
    SLICE_X37Y54         LUT3 (Prop_lut3_I1_O)        0.264     5.253 r  core1/reg_PC0/PC_ready_o_i_1/O
                         net (fo=2, routed)           0.272     5.525    core1/reg_PC0/PC_ready_o_i_1_n_11
    SLICE_X38Y54         FDRE                                         r  core1/reg_PC0/PC_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.553     5.139    core1/reg_PC0/clk
    SLICE_X38Y54         FDRE                                         r  core1/reg_PC0/PC_ready_reg/C
                         clock pessimism              0.000     5.139    
                         clock uncertainty            0.035     5.175    
    SLICE_X38Y54         FDRE (Hold_fdre_C_D)         0.234     5.409    core1/reg_PC0/PC_ready_reg
  -------------------------------------------------------------------
                         required time                         -5.409    
                         arrival time                           5.525    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core1/reg_PC0/PC_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core1/reg_PC0/PC_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.360%)  route 0.149ns (28.640%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.564     1.510    core1/reg_PC0/clk
    SLICE_X38Y49         FDSE                                         r  core1/reg_PC0/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDSE (Prop_fdse_C_Q)         0.164     1.674 r  core1/reg_PC0/PC_reg[7]/Q
                         net (fo=2, routed)           0.148     1.822    core1/reg_PC0/PC_reg[7]
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.867 r  core1/reg_PC0/PC[4]_i_2/O
                         net (fo=1, routed)           0.000     1.867    core1/reg_PC0/PC[4]_i_2_n_11
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.976 r  core1/reg_PC0/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.977    core1/reg_PC0/PC_reg[4]_i_1_n_11
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.030 r  core1/reg_PC0/PC_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.030    core1/reg_PC0/PC_reg[8]_i_1_n_18
    SLICE_X38Y50         FDSE                                         r  core1/reg_PC0/PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.830     2.023    core1/reg_PC0/clk
    SLICE_X38Y50         FDSE                                         r  core1/reg_PC0/PC_reg[8]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X38Y50         FDSE (Hold_fdse_C_D)         0.134     1.911    core1/reg_PC0/PC_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 core1/reg_PC0/pc_o_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core1/reg_IF_ID0/ID_PC_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.649%)  route 0.319ns (69.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.562     1.508    core1/reg_PC0/clk
    SLICE_X39Y51         FDSE                                         r  core1/reg_PC0/pc_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  core1/reg_PC0/pc_o_reg[12]/Q
                         net (fo=1, routed)           0.319     1.968    core1/reg_IF_ID0/IF_PC[12]
    SLICE_X41Y48         FDRE                                         r  core1/reg_IF_ID0/ID_PC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.834     2.026    core1/reg_IF_ID0/clk
    SLICE_X41Y48         FDRE                                         r  core1/reg_IF_ID0/ID_PC_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.059     1.839    core1/reg_IF_ID0/ID_PC_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 core1/reg_ID_EX0/EX_reg_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core1/reg_EX_MEM0/MEM_reg_write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.668%)  route 0.296ns (64.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.563     1.509    core1/reg_ID_EX0/clk
    SLICE_X38Y46         FDRE                                         r  core1/reg_ID_EX0/EX_reg_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  core1/reg_ID_EX0/EX_reg_write_reg/Q
                         net (fo=3, routed)           0.296     1.969    core1/reg_EX_MEM0/EX_reg_write
    SLICE_X35Y44         FDRE                                         r  core1/reg_EX_MEM0/MEM_reg_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.831     2.023    core1/reg_EX_MEM0/clk
    SLICE_X35Y44         FDRE                                         r  core1/reg_EX_MEM0/MEM_reg_write_reg/C
                         clock pessimism             -0.251     1.772    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.066     1.838    core1/reg_EX_MEM0/MEM_reg_write_reg
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 core1/reg_PC0/pc_o_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core1/reg_IF_ID0/ID_PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.784%)  route 0.349ns (71.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.562     1.508    core1/reg_PC0/clk
    SLICE_X39Y50         FDSE                                         r  core1/reg_PC0/pc_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  core1/reg_PC0/pc_o_reg[9]/Q
                         net (fo=3, routed)           0.349     1.998    core1/reg_IF_ID0/IF_PC[9]
    SLICE_X42Y49         FDRE                                         r  core1/reg_IF_ID0/ID_PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.834     2.026    core1/reg_IF_ID0/clk
    SLICE_X42Y49         FDRE                                         r  core1/reg_IF_ID0/ID_PC_reg[9]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.087     1.867    core1/reg_IF_ID0/ID_PC_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 core1/reg_PC0/PC_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core1/reg_PC0/PC_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.058%)  route 0.149ns (27.942%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.564     1.510    core1/reg_PC0/clk
    SLICE_X38Y49         FDSE                                         r  core1/reg_PC0/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDSE (Prop_fdse_C_Q)         0.164     1.674 r  core1/reg_PC0/PC_reg[7]/Q
                         net (fo=2, routed)           0.148     1.822    core1/reg_PC0/PC_reg[7]
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.867 r  core1/reg_PC0/PC[4]_i_2/O
                         net (fo=1, routed)           0.000     1.867    core1/reg_PC0/PC[4]_i_2_n_11
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.976 r  core1/reg_PC0/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.977    core1/reg_PC0/PC_reg[4]_i_1_n_11
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.043 r  core1/reg_PC0/PC_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.043    core1/reg_PC0/PC_reg[8]_i_1_n_16
    SLICE_X38Y50         FDSE                                         r  core1/reg_PC0/PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.830     2.023    core1/reg_PC0/clk
    SLICE_X38Y50         FDSE                                         r  core1/reg_PC0/PC_reg[10]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X38Y50         FDSE (Hold_fdse_C_D)         0.134     1.911    core1/reg_PC0/PC_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 core1/reg_PC0/PC_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core1/reg_PC0/pc_o_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.414ns (81.512%)  route 0.094ns (18.488%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.564     1.510    core1/reg_PC0/clk
    SLICE_X38Y49         FDSE                                         r  core1/reg_PC0/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDSE (Prop_fdse_C_Q)         0.164     1.674 r  core1/reg_PC0/PC_reg[7]/Q
                         net (fo=2, routed)           0.093     1.767    core1/reg_PC0/PC_reg[7]
    SLICE_X39Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.812 r  core1/reg_PC0/pc_o[7]_i_2/O
                         net (fo=1, routed)           0.000     1.812    core1/reg_PC0/pc_o[7]_i_2_n_11
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.927 r  core1/reg_PC0/pc_o_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.928    core1/reg_PC0/pc_o_reg[7]_i_1_n_11
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.018 r  core1/reg_PC0/pc_o_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.018    core1/reg_PC0/pc_o_reg[11]_i_1_n_15
    SLICE_X39Y50         FDSE                                         r  core1/reg_PC0/pc_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.830     2.023    core1/reg_PC0/clk
    SLICE_X39Y50         FDSE                                         r  core1/reg_PC0/pc_o_reg[11]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X39Y50         FDSE (Hold_fdse_C_D)         0.105     1.882    core1/reg_PC0/pc_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 core1/reg_PC0/PC_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core1/reg_PC0/pc_o_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.414ns (81.512%)  route 0.094ns (18.488%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.564     1.510    core1/reg_PC0/clk
    SLICE_X38Y49         FDSE                                         r  core1/reg_PC0/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDSE (Prop_fdse_C_Q)         0.164     1.674 r  core1/reg_PC0/PC_reg[7]/Q
                         net (fo=2, routed)           0.093     1.767    core1/reg_PC0/PC_reg[7]
    SLICE_X39Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.812 r  core1/reg_PC0/pc_o[7]_i_2/O
                         net (fo=1, routed)           0.000     1.812    core1/reg_PC0/pc_o[7]_i_2_n_11
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.927 r  core1/reg_PC0/pc_o_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.928    core1/reg_PC0/pc_o_reg[7]_i_1_n_11
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.018 r  core1/reg_PC0/pc_o_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.018    core1/reg_PC0/pc_o_reg[11]_i_1_n_17
    SLICE_X39Y50         FDSE                                         r  core1/reg_PC0/pc_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.830     2.023    core1/reg_PC0/clk
    SLICE_X39Y50         FDSE                                         r  core1/reg_PC0/pc_o_reg[9]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X39Y50         FDSE (Hold_fdse_C_D)         0.105     1.882    core1/reg_PC0/pc_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y14  Dm/m0/RAM_mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y16  Dm/m1/RAM_mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y15  Dm/m2/RAM_mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y17  Dm/m3/RAM_mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9   fetch_instr/ROM_mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y14  Dm/m0/RAM_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y16  Dm/m1/RAM_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y15  Dm/m2/RAM_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y17  Dm/m3/RAM_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9   fetch_instr/ROM_mem_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y48  core1/reg_ID_EX0/EX_data_src2_R_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46  core1/reg_ID_EX0/EX_data_src2_R_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y47  core1/reg_ID_EX0/EX_data_src2_R_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46  core1/reg_ID_EX0/EX_data_src2_R_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46  core1/reg_ID_EX0/EX_data_src2_R_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y49  core1/reg_ID_EX0/EX_data_src2_R_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y47  core1/reg_ID_EX0/EX_data_src2_R_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y44  core1/reg_ID_EX0/EX_data_src2_R_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y46  core1/reg_ID_EX0/EX_data_src2_R_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y47  core1/reg_ID_EX0/EX_data_src2_R_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y48  core1/reg_ID_EX0/EX_data_src2_R_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y49  core1/reg_ID_EX0/EX_data_src2_R_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y49  core1/reg_ID_EX0/EX_data_src2_R_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y47  core1/reg_ID_EX0/EX_data_src2_R_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y44  core1/reg_ID_EX0/EX_data_src2_R_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y47  core1/reg_ID_EX0/EX_data_src2_R_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y48  core1/reg_ID_EX0/EX_data_src2_R_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y47  core1/reg_ID_EX0/EX_data_src2_R_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y47  core1/reg_ID_EX0/EX_data_src2_R_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y48  core1/reg_ID_EX0/EX_data_src2_R_reg[25]/C



