/////////////////////DESIGN/////////////

module ALU(X,Y,Z, Sign,Zero,Carry,Parity,Overflow);
  
  input [15:0]X,Y;
  output[15:0]Z;
  output Sign,Zero,Carry,Parity,Overflow;

  assign [Carry,Z]=X+Y;
  assign Sign =Z[15];
    assign Z=~|Z;
  assign Parity=~^Z;
  assign Overflow=(X[15]&Y[15]&~Z[15])|(~X[15]&~Y[15]&Z[15]);
endmodule


TESTBENCH/////////////////////

module alutest;
  reg[15:0]X,Y;
  wire[15:0]Z; wire S,ZR,CY,P,V;
  ALU DUT [X,Y,Z,S,ZR,CY,P,V]
  initial
    begin
      $dumpfile("alu.vcd")
      $dumpvars(0,alutest);
      $monitor($time,"X=%h,Y=%h,Z=%h,S=%b,Z=%b,CY=%b,P=%b,V=%b",X,Y,Z,S,ZR,CY,P,V);
    #5 x=16'h8fff; Y=16'h8000;
       #5 x=16'hfffe; Y=16'h0002;
       #5 x=16'hAAAA; Y=16'h5555;
      #5 $finish;
    end
      endmodule
      
