

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.1 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
aac5d326b1dd6cd3ecb35457bed67f72  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=laplace3d.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS > _cuobjdump_complete_output_kEPUkf"
Parsing file _cuobjdump_complete_output_kEPUkf
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: laplace3d.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: laplace3d.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z13GPU_laplace3diiiiPfS_ : hostFun 0x0x403bc0, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z13GPU_laplace3diiiiPfS_" from 0x100 to 0x114 (global memory space) 1
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z13GPU_laplace3diiiiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z13GPU_laplace3diiiiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:63) @$p0.eq bra l0x00000178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (_1.ptx:67) @$p0.ne bra l0x000000a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x098 (_1.ptx:71) bra l0x000000f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (_1.ptx:99) bra l0x00000190;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:114) @$p0.eq bra l0x00000220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220 (_1.ptx:122) l0x00000220: set.ne.s32.s32 $p1/$r4, $r8, $r124;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2a8 (_1.ptx:139) @$p1.ne bra l0x00000318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:154) l0x00000318: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x328 (_1.ptx:156) @$p0.eq bra l0x000003a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a0 (_1.ptx:172) l0x000003a0: nop;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3c0 (_1.ptx:176) @$p1.ne bra l0x000004b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (_1.ptx:207) l0x000004b0: nop;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3d8 (_1.ptx:179) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3e8 (_1.ptx:181) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f8 (_1.ptx:183) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x408 (_1.ptx:185) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x418 (_1.ptx:187) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x428 (_1.ptx:189) @$p1.ne bra l0x00000448;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x440 (_1.ptx:192) bra l0x00000498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4d0 (_1.ptx:211) @$p1.ne bra l0x00000298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:212) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13GPU_laplace3diiiiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_47zAzN"
Running: cat _ptx_47zAzN | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_mWgiOl
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_mWgiOl --output-file  /dev/null 2> _ptx_47zAzNinfo"
GPGPU-Sim PTX: Kernel '_Z13GPU_laplace3diiiiPfS_' : regs=17, lmem=0, smem=4080, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_47zAzN _ptx2_mWgiOl _ptx_47zAzNinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

Grid dimensions: 256 x 256 x 100
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

Copy u1 to device: 1808.892944 (ms) 

 dimGrid  = 8 32 1 
 dimBlock = 32 8 1 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13GPU_laplace3diiiiPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
kernel '_Z13GPU_laplace3diiiiPfS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: CTA/core = 10, limited by: regs
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(10,0)
GPGPU-Sim PTX: WARNING (_1.ptx:87) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 9 finished CTA #5 (221324,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(221325,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (221470,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(221471,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (222804,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(222805,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (222976,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(222977,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (222989,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(222990,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (223556,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(223557,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (223632,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(223633,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (223690,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(223691,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (223887,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(223888,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (224626,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(224627,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (225139,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(225140,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (226693,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(226694,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (226735,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(226736,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (227066,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(227067,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (228173,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(228174,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (228390,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(228391,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (228555,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(228556,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (228832,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(228833,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (229201,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(229202,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (229351,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(229352,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (229402,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(229403,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (229450,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(229451,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (229537,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(229538,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (229693,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(229694,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (230204,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(230205,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (230271,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(230272,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (230446,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(230447,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (230787,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(230788,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (230829,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(230830,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (230852,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(230853,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (230869,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(230870,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (230985,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(230986,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (231178,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(231179,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (231880,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(231881,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (232097,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(232098,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (232157,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(232158,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (232204,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(232205,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (232758,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(232759,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (233039,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(233040,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (233109,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(233110,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (233729,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(233730,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (234521,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(234522,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (234712,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(234713,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (235399,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(235400,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (235403,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(235404,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (235601,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(235602,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (236242,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(236243,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (236555,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(236556,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (236735,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(236736,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (236785,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(236786,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (237127,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(237128,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (237245,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(237246,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (239638,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(239639,0)
GPGPU-Sim uArch: Shader 3 finished CTA #9 (240146,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(240147,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (240263,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(240264,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (240698,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(240699,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (241107,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(241108,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (241156,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(241157,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (241229,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(241230,0)
GPGPU-Sim uArch: Shader 6 finished CTA #9 (241435,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(241436,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (241448,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(241449,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (241517,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(241518,0)
GPGPU-Sim uArch: Shader 8 finished CTA #9 (241655,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(241656,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (241684,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(241685,0)
GPGPU-Sim uArch: Shader 4 finished CTA #9 (241867,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(241868,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (241904,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(241905,0)
GPGPU-Sim uArch: Shader 7 finished CTA #9 (242031,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(242032,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (242749,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(242750,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (242785,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(242786,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (243164,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(243165,0)
GPGPU-Sim uArch: Shader 11 finished CTA #8 (244720,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(244721,0)
GPGPU-Sim uArch: Shader 12 finished CTA #8 (245845,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(245846,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (245970,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(245971,0)
GPGPU-Sim uArch: Shader 13 finished CTA #8 (246026,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(246027,0)
GPGPU-Sim uArch: Shader 12 finished CTA #9 (246443,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(246444,0)
GPGPU-Sim uArch: Shader 13 finished CTA #9 (246722,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(246723,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (248653,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(248654,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (250725,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(250726,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (252203,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(252204,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (256844,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(256845,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (256888,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(256889,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (258949,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(258950,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (261974,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(261975,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (261984,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(261985,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (451044,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(451045,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (451988,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(451989,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (452491,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(452492,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (453057,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(453058,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (453556,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(453557,0)
GPGPU-Sim uArch: Shader 9 finished CTA #9 (453918,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(453919,0)
GPGPU-Sim uArch: Shader 10 finished CTA #9 (454431,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(454432,0)
GPGPU-Sim uArch: Shader 2 finished CTA #9 (456896,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(456897,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (457027,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(457028,0)
GPGPU-Sim uArch: Shader 1 finished CTA #9 (458658,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(458659,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (460140,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(460141,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (460877,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(460878,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (461468,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(461469,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (461748,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(461749,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (462456,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(462457,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463004,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(463005,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (463038,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(463039,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (463977,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(463978,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (464010,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(464011,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (464270,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(464271,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (464276,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(464277,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (464348,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(464349,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (464395,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(464396,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (464477,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(464478,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (465138,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(465139,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (465660,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465661,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (466450,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(466451,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (466473,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(466474,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (466642,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(466643,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (466993,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(466994,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (467219,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(467220,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (467230,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(467231,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (467379,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (468045,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (468402,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (468430,0), 9 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (468640,0), 9 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (469802,0), 9 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (469822,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (469958,0), 9 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (470274,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (470745,0), 8 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (470800,0), 8 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (470902,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (471272,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (472312,0), 8 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #8 (472769,0), 9 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #8 (472910,0), 8 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (473644,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (474062,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (474689,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (475033,0), 9 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (475172,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (476154,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (476539,0), 8 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (476916,0), 9 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (477306,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (477567,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (477831,0), 8 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (477938,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (480088,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (480575,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #9 (482386,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (482421,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #8 (482845,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (482972,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484525,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (484994,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (485374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (486761,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (488244,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (488934,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (492511,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (494580,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (497667,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (498773,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (500789,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (503933,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (507385,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #8 (507894,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #8 (511435,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (512482,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #8 (515500,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #9 (520448,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (647357,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (652467,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (654757,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (655998,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (656680,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (657641,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (658039,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (659193,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (660811,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (662307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (663210,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (663234,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (663959,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #9 (664029,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (664209,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #8 (664509,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #9 (664688,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #9 (664994,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (665166,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (666763,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #8 (666934,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (667397,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #9 (668944,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (669127,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (669500,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #8 (669546,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (670757,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #8 (672165,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (673348,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #8 (673698,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #8 (674110,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (674232,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #9 (674278,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (674503,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (675463,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #8 (675873,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (676103,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (677354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (678377,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (679653,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (680909,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (681063,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #9 (682121,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (682440,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (682487,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (684155,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (684782,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (685436,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (685527,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (686081,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (686221,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (686375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (686511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #8 (686776,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #9 (689158,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (689505,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (691706,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (691940,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 9 finished CTA #7 (692746,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (692979,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (693841,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (701553,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (701847,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (704309,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (708754,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #9 (712010,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (715238,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (721633,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (771606,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (772754,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (773873,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (774707,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 1 finished CTA #9 (775708,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (775717,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (775998,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (779029,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (781680,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (785881,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (789085,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (794041,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (794588,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #9 (798560,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 10 finished CTA #9 (813104,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #9 (813493,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (814186,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (815459,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (815854,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (820299,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: GPU detected kernel '_Z13GPU_laplace3diiiiPfS_' finished on shader 9.
kernel_name = _Z13GPU_laplace3diiiiPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 820300
gpu_sim_insn = 356907776
gpu_ipc =     435.0942
gpu_tot_sim_cycle = 820300
gpu_tot_sim_insn = 356907776
gpu_tot_ipc =     435.0942
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 803073
gpu_stall_icnt2sh    = 4355977
gpu_total_sim_rate=242135

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6993994
	L1I_total_cache_misses = 3292
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6780
L1D_cache:
	L1D_cache_core[0]: Access = 60400, Miss = 60400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 254486
	L1D_cache_core[1]: Access = 63000, Miss = 63000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 243058
	L1D_cache_core[2]: Access = 69700, Miss = 69647, Miss_rate = 0.999, Pending_hits = 32, Reservation_fails = 246477
	L1D_cache_core[3]: Access = 69100, Miss = 68558, Miss_rate = 0.992, Pending_hits = 113, Reservation_fails = 229613
	L1D_cache_core[4]: Access = 61000, Miss = 57631, Miss_rate = 0.945, Pending_hits = 1311, Reservation_fails = 246524
	L1D_cache_core[5]: Access = 63100, Miss = 63096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 223387
	L1D_cache_core[6]: Access = 64100, Miss = 64083, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 233753
	L1D_cache_core[7]: Access = 60000, Miss = 59768, Miss_rate = 0.996, Pending_hits = 109, Reservation_fails = 250271
	L1D_cache_core[8]: Access = 64200, Miss = 62564, Miss_rate = 0.975, Pending_hits = 580, Reservation_fails = 259115
	L1D_cache_core[9]: Access = 71400, Miss = 71400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 281160
	L1D_cache_core[10]: Access = 72000, Miss = 72000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 273373
	L1D_cache_core[11]: Access = 60400, Miss = 60400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 225274
	L1D_cache_core[12]: Access = 64400, Miss = 64299, Miss_rate = 0.998, Pending_hits = 10, Reservation_fails = 242980
	L1D_cache_core[13]: Access = 61600, Miss = 60910, Miss_rate = 0.989, Pending_hits = 213, Reservation_fails = 230837
	L1D_total_cache_accesses = 904400
	L1D_total_cache_misses = 897756
	L1D_total_cache_miss_rate = 0.9927
	L1D_total_cache_pending_hits = 2368
	L1D_total_cache_reservation_fails = 3440308
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 692956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3369763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70545
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6990702
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3292
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6780
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 
distro:
14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 15112, 13612, 15130, 12066, 12066, 12066, 12066, 10884, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 
gpgpu_n_tot_thrd_icount = 416711680
gpgpu_n_tot_w_icount = 13022240
gpgpu_n_stall_shd_mem = 3859908
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 692956
gpgpu_n_mem_write_global = 204800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8586000
gpgpu_n_store_insn = 6553600
gpgpu_n_shmem_insn = 58069600
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3859908
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6222135	W0_Idle:106270	W0_Scoreboard:2167661	W1:153600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:6000	W10:90000	W11:0	W12:768	W13:0	W14:0	W15:0	W16:0	W17:0	W18:18000	W19:0	W20:278192	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1009656	W32:11466024
Stall[0]:  456132 Stall[1]:  447796 Stall[2]:  443649 Stall[3]:  403240 Stall[4]:  449550 Stall[5]:  413112 Stall[6]:  429933 Stall[7]:  458013 Stall[8]:  468684 Stall[9]:  497990 Stall[10]:  484307 Stall[11]:  411431 Stall[12]:  438465 Stall[13]:  419833 
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5543648 {8:692956,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27852800 {136:204800,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94242016 {136:692956,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1638400 {8:204800,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1069956 n_nop=726120 n_act=36599 n_pre=36583 n_req=135327 n_rd=202386 n_write=68268 bw_util=0.5059
n_activity=1005016 dram_eff=0.5386
bk0: 10664a 843411i bk1: 13076a 813104i bk2: 12862a 804481i bk3: 12856a 804080i bk4: 13036a 831970i bk5: 12198a 829404i bk6: 11532a 811877i bk7: 13342a 778222i bk8: 13406a 821738i bk9: 13242a 829032i bk10: 11366a 841517i bk11: 12546a 816159i bk12: 12058a 812598i bk13: 13526a 789409i bk14: 13986a 806573i bk15: 12690a 820152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.33374
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1069956 n_nop=733212 n_act=35173 n_pre=35157 n_req=133207 n_rd=198146 n_write=68268 bw_util=0.498
n_activity=999621 dram_eff=0.533
bk0: 11670a 839279i bk1: 11974a 833013i bk2: 13562a 795333i bk3: 11280a 830605i bk4: 12670a 832977i bk5: 12002a 839705i bk6: 12836a 794418i bk7: 12034a 806850i bk8: 13274a 824402i bk9: 11998a 845284i bk10: 12088a 827362i bk11: 12432a 826725i bk12: 12436a 807641i bk13: 11822a 819567i bk14: 13602a 810412i bk15: 12466a 828671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.88689
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x831fe080, atomic=0 1 entries : 0x7f5d5f596270 :  mf: uid=11550282, sid09:w24, part=2, addr=0x831fe080, load , size=128, unknown  status = IN_PARTITION_DRAM (820297), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1069956 n_nop=723916 n_act=37704 n_pre=37688 n_req=135324 n_rd=202380 n_write=68268 bw_util=0.5059
n_activity=1007162 dram_eff=0.5374
bk0: 12942a 815914i bk1: 10430a 838785i bk2: 12728a 805712i bk3: 12796a 802743i bk4: 12362a 830391i bk5: 12726a 832327i bk6: 13344a 782126i bk7: 11946a 803957i bk8: 13396a 823891i bk9: 13356a 821257i bk10: 12522a 814975i bk11: 11470a 834108i bk12: 13290a 787062i bk13: 12748a 800639i bk14: 12854a 817670i bk15: 13470a 811287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.30527
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1069956 n_nop=731366 n_act=36102 n_pre=36086 n_req=133201 n_rd=198134 n_write=68268 bw_util=0.498
n_activity=1000408 dram_eff=0.5326
bk0: 11864a 834511i bk1: 11604a 827336i bk2: 11160a 832177i bk3: 13426a 793982i bk4: 12268a 839633i bk5: 12258a 833403i bk6: 12162a 807504i bk7: 12950a 789128i bk8: 12006a 845238i bk9: 13116a 829017i bk10: 12260a 827209i bk11: 12378a 820685i bk12: 11632a 817656i bk13: 13152a 789834i bk14: 12650a 822033i bk15: 13248a 810283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.98354
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1069956 n_nop=725710 n_act=36793 n_pre=36777 n_req=135338 n_rd=202412 n_write=68264 bw_util=0.506
n_activity=1007304 dram_eff=0.5374
bk0: 10656a 844011i bk1: 13036a 812105i bk2: 12864a 811151i bk3: 12692a 805553i bk4: 12580a 838882i bk5: 12224a 826329i bk6: 11338a 817355i bk7: 13570a 773803i bk8: 13350a 826620i bk9: 13094a 826733i bk10: 11502a 842718i bk11: 12678a 811779i bk12: 12758a 809106i bk13: 13626a 783903i bk14: 13926a 810820i bk15: 12518a 818836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.2904
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1069956 n_nop=733600 n_act=34978 n_pre=34962 n_req=133208 n_rd=198152 n_write=68264 bw_util=0.498
n_activity=998346 dram_eff=0.5337
bk0: 11740a 833129i bk1: 11862a 831565i bk2: 13992a 793815i bk3: 11288a 830921i bk4: 11974a 840440i bk5: 12188a 834204i bk6: 12710a 799520i bk7: 12176a 802637i bk8: 12748a 832533i bk9: 11828a 841815i bk10: 12342a 831298i bk11: 12524a 824656i bk12: 12708a 806898i bk13: 11948a 816805i bk14: 13938a 809358i bk15: 12186a 827379i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.94795

========= L2 cache stats =========
L2_cache_bank[0]: Access = 70089, Miss = 49455, Miss_rate = 0.706, Pending_hits = 1859, Reservation_fails = 5113
L2_cache_bank[1]: Access = 79240, Miss = 51738, Miss_rate = 0.653, Pending_hits = 1954, Reservation_fails = 6078
L2_cache_bank[2]: Access = 80494, Miss = 51069, Miss_rate = 0.634, Pending_hits = 2055, Reservation_fails = 3294
L2_cache_bank[3]: Access = 69472, Miss = 48004, Miss_rate = 0.691, Pending_hits = 1625, Reservation_fails = 2305
L2_cache_bank[4]: Access = 79293, Miss = 51719, Miss_rate = 0.652, Pending_hits = 2023, Reservation_fails = 5930
L2_cache_bank[5]: Access = 70060, Miss = 49471, Miss_rate = 0.706, Pending_hits = 1826, Reservation_fails = 4879
L2_cache_bank[6]: Access = 69506, Miss = 48001, Miss_rate = 0.691, Pending_hits = 1640, Reservation_fails = 2538
L2_cache_bank[7]: Access = 80466, Miss = 51066, Miss_rate = 0.635, Pending_hits = 2108, Reservation_fails = 3622
L2_cache_bank[8]: Access = 70087, Miss = 49487, Miss_rate = 0.706, Pending_hits = 1832, Reservation_fails = 4320
L2_cache_bank[9]: Access = 79251, Miss = 51719, Miss_rate = 0.653, Pending_hits = 2004, Reservation_fails = 5813
L2_cache_bank[10]: Access = 80465, Miss = 51076, Miss_rate = 0.635, Pending_hits = 2038, Reservation_fails = 4206
L2_cache_bank[11]: Access = 69473, Miss = 48000, Miss_rate = 0.691, Pending_hits = 1635, Reservation_fails = 2719
L2_total_cache_accesses = 897896
L2_total_cache_misses = 600805
L2_total_cache_miss_rate = 0.6691
L2_total_cache_pending_hits = 22599
L2_total_cache_reservation_fails = 50817
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 395995
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 34093
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16234
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 490
L2_cache_data_port_util = 0.112
L2_cache_fill_port_util = 0.244

icnt_total_pkts_mem_to_simt=3670280
icnt_total_pkts_simt_to_mem=1717096
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.8938
	minimum = 6
	maximum = 479
Network latency average = 20.1822
	minimum = 6
	maximum = 425
Slowest packet = 10427
Flit latency average = 16.3411
	minimum = 6
	maximum = 425
Slowest flit = 3281045
Fragmentation average = 0.0701963
	minimum = 0
	maximum = 337
Injected packet rate average = 0.0841996
	minimum = 0.0702682 (at node 4)
	maximum = 0.0981275 (at node 16)
Accepted packet rate average = 0.0841996
	minimum = 0.0702682 (at node 4)
	maximum = 0.0981275 (at node 16)
Injected flit rate average = 0.252599
	minimum = 0.136585 (at node 4)
	maximum = 0.407409 (at node 16)
Accepted flit rate average= 0.252599
	minimum = 0.167909 (at node 17)
	maximum = 0.360905 (at node 10)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.8938 (1 samples)
	minimum = 6 (1 samples)
	maximum = 479 (1 samples)
Network latency average = 20.1822 (1 samples)
	minimum = 6 (1 samples)
	maximum = 425 (1 samples)
Flit latency average = 16.3411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 425 (1 samples)
Fragmentation average = 0.0701963 (1 samples)
	minimum = 0 (1 samples)
	maximum = 337 (1 samples)
Injected packet rate average = 0.0841996 (1 samples)
	minimum = 0.0702682 (1 samples)
	maximum = 0.0981275 (1 samples)
Accepted packet rate average = 0.0841996 (1 samples)
	minimum = 0.0702682 (1 samples)
	maximum = 0.0981275 (1 samples)
Injected flit rate average = 0.252599 (1 samples)
	minimum = 0.136585 (1 samples)
	maximum = 0.407409 (1 samples)
Accepted flit rate average = 0.252599 (1 samples)
	minimum = 0.167909 (1 samples)
	maximum = 0.360905 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 34 sec (1474 sec)
gpgpu_simulation_rate = 242135 (inst/sec)
gpgpu_simulation_rate = 556 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

1x GPU_laplace3d: 1472099.375000 (ms) 

Copy u2 to host: 897.721985 (ms) 

1x Gold_laplace3d: 71.653000 (ms) 
 

 rms error = 0.000000 
CUDA_SAFE_CALL( cudaFree(d_u1) );
CUDA_SAFE_CALL( cudaFree(d_u2) );
free(h_u1);
free(h_u2);
free(h_u3);

Press ENTER to exit...
