$comment
	File created using the following command:
		vcd file aula13.msim.vcd -direction
$end
$date
	Tue Nov  1 17:23:12 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula13_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & out_rd [31] $end
$var wire 1 ' out_rd [30] $end
$var wire 1 ( out_rd [29] $end
$var wire 1 ) out_rd [28] $end
$var wire 1 * out_rd [27] $end
$var wire 1 + out_rd [26] $end
$var wire 1 , out_rd [25] $end
$var wire 1 - out_rd [24] $end
$var wire 1 . out_rd [23] $end
$var wire 1 / out_rd [22] $end
$var wire 1 0 out_rd [21] $end
$var wire 1 1 out_rd [20] $end
$var wire 1 2 out_rd [19] $end
$var wire 1 3 out_rd [18] $end
$var wire 1 4 out_rd [17] $end
$var wire 1 5 out_rd [16] $end
$var wire 1 6 out_rd [15] $end
$var wire 1 7 out_rd [14] $end
$var wire 1 8 out_rd [13] $end
$var wire 1 9 out_rd [12] $end
$var wire 1 : out_rd [11] $end
$var wire 1 ; out_rd [10] $end
$var wire 1 < out_rd [9] $end
$var wire 1 = out_rd [8] $end
$var wire 1 > out_rd [7] $end
$var wire 1 ? out_rd [6] $end
$var wire 1 @ out_rd [5] $end
$var wire 1 A out_rd [4] $end
$var wire 1 B out_rd [3] $end
$var wire 1 C out_rd [2] $end
$var wire 1 D out_rd [1] $end
$var wire 1 E out_rd [0] $end
$var wire 1 F out_rs [31] $end
$var wire 1 G out_rs [30] $end
$var wire 1 H out_rs [29] $end
$var wire 1 I out_rs [28] $end
$var wire 1 J out_rs [27] $end
$var wire 1 K out_rs [26] $end
$var wire 1 L out_rs [25] $end
$var wire 1 M out_rs [24] $end
$var wire 1 N out_rs [23] $end
$var wire 1 O out_rs [22] $end
$var wire 1 P out_rs [21] $end
$var wire 1 Q out_rs [20] $end
$var wire 1 R out_rs [19] $end
$var wire 1 S out_rs [18] $end
$var wire 1 T out_rs [17] $end
$var wire 1 U out_rs [16] $end
$var wire 1 V out_rs [15] $end
$var wire 1 W out_rs [14] $end
$var wire 1 X out_rs [13] $end
$var wire 1 Y out_rs [12] $end
$var wire 1 Z out_rs [11] $end
$var wire 1 [ out_rs [10] $end
$var wire 1 \ out_rs [9] $end
$var wire 1 ] out_rs [8] $end
$var wire 1 ^ out_rs [7] $end
$var wire 1 _ out_rs [6] $end
$var wire 1 ` out_rs [5] $end
$var wire 1 a out_rs [4] $end
$var wire 1 b out_rs [3] $end
$var wire 1 c out_rs [2] $end
$var wire 1 d out_rs [1] $end
$var wire 1 e out_rs [0] $end
$var wire 1 f out_rt [31] $end
$var wire 1 g out_rt [30] $end
$var wire 1 h out_rt [29] $end
$var wire 1 i out_rt [28] $end
$var wire 1 j out_rt [27] $end
$var wire 1 k out_rt [26] $end
$var wire 1 l out_rt [25] $end
$var wire 1 m out_rt [24] $end
$var wire 1 n out_rt [23] $end
$var wire 1 o out_rt [22] $end
$var wire 1 p out_rt [21] $end
$var wire 1 q out_rt [20] $end
$var wire 1 r out_rt [19] $end
$var wire 1 s out_rt [18] $end
$var wire 1 t out_rt [17] $end
$var wire 1 u out_rt [16] $end
$var wire 1 v out_rt [15] $end
$var wire 1 w out_rt [14] $end
$var wire 1 x out_rt [13] $end
$var wire 1 y out_rt [12] $end
$var wire 1 z out_rt [11] $end
$var wire 1 { out_rt [10] $end
$var wire 1 | out_rt [9] $end
$var wire 1 } out_rt [8] $end
$var wire 1 ~ out_rt [7] $end
$var wire 1 !! out_rt [6] $end
$var wire 1 "! out_rt [5] $end
$var wire 1 #! out_rt [4] $end
$var wire 1 $! out_rt [3] $end
$var wire 1 %! out_rt [2] $end
$var wire 1 &! out_rt [1] $end
$var wire 1 '! out_rt [0] $end
$var wire 1 (! ula_op $end
$var wire 1 )! WR_rd $end

$scope module i1 $end
$var wire 1 *! gnd $end
$var wire 1 +! vcc $end
$var wire 1 ,! unknown $end
$var wire 1 -! devoe $end
$var wire 1 .! devclrn $end
$var wire 1 /! devpor $end
$var wire 1 0! ww_devoe $end
$var wire 1 1! ww_devclrn $end
$var wire 1 2! ww_devpor $end
$var wire 1 3! ww_CLOCK_50 $end
$var wire 1 4! ww_KEY [3] $end
$var wire 1 5! ww_KEY [2] $end
$var wire 1 6! ww_KEY [1] $end
$var wire 1 7! ww_KEY [0] $end
$var wire 1 8! ww_WR_rd $end
$var wire 1 9! ww_ula_op $end
$var wire 1 :! ww_out_rd [31] $end
$var wire 1 ;! ww_out_rd [30] $end
$var wire 1 <! ww_out_rd [29] $end
$var wire 1 =! ww_out_rd [28] $end
$var wire 1 >! ww_out_rd [27] $end
$var wire 1 ?! ww_out_rd [26] $end
$var wire 1 @! ww_out_rd [25] $end
$var wire 1 A! ww_out_rd [24] $end
$var wire 1 B! ww_out_rd [23] $end
$var wire 1 C! ww_out_rd [22] $end
$var wire 1 D! ww_out_rd [21] $end
$var wire 1 E! ww_out_rd [20] $end
$var wire 1 F! ww_out_rd [19] $end
$var wire 1 G! ww_out_rd [18] $end
$var wire 1 H! ww_out_rd [17] $end
$var wire 1 I! ww_out_rd [16] $end
$var wire 1 J! ww_out_rd [15] $end
$var wire 1 K! ww_out_rd [14] $end
$var wire 1 L! ww_out_rd [13] $end
$var wire 1 M! ww_out_rd [12] $end
$var wire 1 N! ww_out_rd [11] $end
$var wire 1 O! ww_out_rd [10] $end
$var wire 1 P! ww_out_rd [9] $end
$var wire 1 Q! ww_out_rd [8] $end
$var wire 1 R! ww_out_rd [7] $end
$var wire 1 S! ww_out_rd [6] $end
$var wire 1 T! ww_out_rd [5] $end
$var wire 1 U! ww_out_rd [4] $end
$var wire 1 V! ww_out_rd [3] $end
$var wire 1 W! ww_out_rd [2] $end
$var wire 1 X! ww_out_rd [1] $end
$var wire 1 Y! ww_out_rd [0] $end
$var wire 1 Z! ww_out_rs [31] $end
$var wire 1 [! ww_out_rs [30] $end
$var wire 1 \! ww_out_rs [29] $end
$var wire 1 ]! ww_out_rs [28] $end
$var wire 1 ^! ww_out_rs [27] $end
$var wire 1 _! ww_out_rs [26] $end
$var wire 1 `! ww_out_rs [25] $end
$var wire 1 a! ww_out_rs [24] $end
$var wire 1 b! ww_out_rs [23] $end
$var wire 1 c! ww_out_rs [22] $end
$var wire 1 d! ww_out_rs [21] $end
$var wire 1 e! ww_out_rs [20] $end
$var wire 1 f! ww_out_rs [19] $end
$var wire 1 g! ww_out_rs [18] $end
$var wire 1 h! ww_out_rs [17] $end
$var wire 1 i! ww_out_rs [16] $end
$var wire 1 j! ww_out_rs [15] $end
$var wire 1 k! ww_out_rs [14] $end
$var wire 1 l! ww_out_rs [13] $end
$var wire 1 m! ww_out_rs [12] $end
$var wire 1 n! ww_out_rs [11] $end
$var wire 1 o! ww_out_rs [10] $end
$var wire 1 p! ww_out_rs [9] $end
$var wire 1 q! ww_out_rs [8] $end
$var wire 1 r! ww_out_rs [7] $end
$var wire 1 s! ww_out_rs [6] $end
$var wire 1 t! ww_out_rs [5] $end
$var wire 1 u! ww_out_rs [4] $end
$var wire 1 v! ww_out_rs [3] $end
$var wire 1 w! ww_out_rs [2] $end
$var wire 1 x! ww_out_rs [1] $end
$var wire 1 y! ww_out_rs [0] $end
$var wire 1 z! ww_out_rt [31] $end
$var wire 1 {! ww_out_rt [30] $end
$var wire 1 |! ww_out_rt [29] $end
$var wire 1 }! ww_out_rt [28] $end
$var wire 1 ~! ww_out_rt [27] $end
$var wire 1 !" ww_out_rt [26] $end
$var wire 1 "" ww_out_rt [25] $end
$var wire 1 #" ww_out_rt [24] $end
$var wire 1 $" ww_out_rt [23] $end
$var wire 1 %" ww_out_rt [22] $end
$var wire 1 &" ww_out_rt [21] $end
$var wire 1 '" ww_out_rt [20] $end
$var wire 1 (" ww_out_rt [19] $end
$var wire 1 )" ww_out_rt [18] $end
$var wire 1 *" ww_out_rt [17] $end
$var wire 1 +" ww_out_rt [16] $end
$var wire 1 ," ww_out_rt [15] $end
$var wire 1 -" ww_out_rt [14] $end
$var wire 1 ." ww_out_rt [13] $end
$var wire 1 /" ww_out_rt [12] $end
$var wire 1 0" ww_out_rt [11] $end
$var wire 1 1" ww_out_rt [10] $end
$var wire 1 2" ww_out_rt [9] $end
$var wire 1 3" ww_out_rt [8] $end
$var wire 1 4" ww_out_rt [7] $end
$var wire 1 5" ww_out_rt [6] $end
$var wire 1 6" ww_out_rt [5] $end
$var wire 1 7" ww_out_rt [4] $end
$var wire 1 8" ww_out_rt [3] $end
$var wire 1 9" ww_out_rt [2] $end
$var wire 1 :" ww_out_rt [1] $end
$var wire 1 ;" ww_out_rt [0] $end
$var wire 1 <" \CLOCK_50~input_o\ $end
$var wire 1 =" \KEY[1]~input_o\ $end
$var wire 1 >" \KEY[2]~input_o\ $end
$var wire 1 ?" \KEY[3]~input_o\ $end
$var wire 1 @" \out_rd[0]~output_o\ $end
$var wire 1 A" \out_rd[1]~output_o\ $end
$var wire 1 B" \out_rd[2]~output_o\ $end
$var wire 1 C" \out_rd[3]~output_o\ $end
$var wire 1 D" \out_rd[4]~output_o\ $end
$var wire 1 E" \out_rd[5]~output_o\ $end
$var wire 1 F" \out_rd[6]~output_o\ $end
$var wire 1 G" \out_rd[7]~output_o\ $end
$var wire 1 H" \out_rd[8]~output_o\ $end
$var wire 1 I" \out_rd[9]~output_o\ $end
$var wire 1 J" \out_rd[10]~output_o\ $end
$var wire 1 K" \out_rd[11]~output_o\ $end
$var wire 1 L" \out_rd[12]~output_o\ $end
$var wire 1 M" \out_rd[13]~output_o\ $end
$var wire 1 N" \out_rd[14]~output_o\ $end
$var wire 1 O" \out_rd[15]~output_o\ $end
$var wire 1 P" \out_rd[16]~output_o\ $end
$var wire 1 Q" \out_rd[17]~output_o\ $end
$var wire 1 R" \out_rd[18]~output_o\ $end
$var wire 1 S" \out_rd[19]~output_o\ $end
$var wire 1 T" \out_rd[20]~output_o\ $end
$var wire 1 U" \out_rd[21]~output_o\ $end
$var wire 1 V" \out_rd[22]~output_o\ $end
$var wire 1 W" \out_rd[23]~output_o\ $end
$var wire 1 X" \out_rd[24]~output_o\ $end
$var wire 1 Y" \out_rd[25]~output_o\ $end
$var wire 1 Z" \out_rd[26]~output_o\ $end
$var wire 1 [" \out_rd[27]~output_o\ $end
$var wire 1 \" \out_rd[28]~output_o\ $end
$var wire 1 ]" \out_rd[29]~output_o\ $end
$var wire 1 ^" \out_rd[30]~output_o\ $end
$var wire 1 _" \out_rd[31]~output_o\ $end
$var wire 1 `" \out_rs[0]~output_o\ $end
$var wire 1 a" \out_rs[1]~output_o\ $end
$var wire 1 b" \out_rs[2]~output_o\ $end
$var wire 1 c" \out_rs[3]~output_o\ $end
$var wire 1 d" \out_rs[4]~output_o\ $end
$var wire 1 e" \out_rs[5]~output_o\ $end
$var wire 1 f" \out_rs[6]~output_o\ $end
$var wire 1 g" \out_rs[7]~output_o\ $end
$var wire 1 h" \out_rs[8]~output_o\ $end
$var wire 1 i" \out_rs[9]~output_o\ $end
$var wire 1 j" \out_rs[10]~output_o\ $end
$var wire 1 k" \out_rs[11]~output_o\ $end
$var wire 1 l" \out_rs[12]~output_o\ $end
$var wire 1 m" \out_rs[13]~output_o\ $end
$var wire 1 n" \out_rs[14]~output_o\ $end
$var wire 1 o" \out_rs[15]~output_o\ $end
$var wire 1 p" \out_rs[16]~output_o\ $end
$var wire 1 q" \out_rs[17]~output_o\ $end
$var wire 1 r" \out_rs[18]~output_o\ $end
$var wire 1 s" \out_rs[19]~output_o\ $end
$var wire 1 t" \out_rs[20]~output_o\ $end
$var wire 1 u" \out_rs[21]~output_o\ $end
$var wire 1 v" \out_rs[22]~output_o\ $end
$var wire 1 w" \out_rs[23]~output_o\ $end
$var wire 1 x" \out_rs[24]~output_o\ $end
$var wire 1 y" \out_rs[25]~output_o\ $end
$var wire 1 z" \out_rs[26]~output_o\ $end
$var wire 1 {" \out_rs[27]~output_o\ $end
$var wire 1 |" \out_rs[28]~output_o\ $end
$var wire 1 }" \out_rs[29]~output_o\ $end
$var wire 1 ~" \out_rs[30]~output_o\ $end
$var wire 1 !# \out_rs[31]~output_o\ $end
$var wire 1 "# \out_rt[0]~output_o\ $end
$var wire 1 ## \out_rt[1]~output_o\ $end
$var wire 1 $# \out_rt[2]~output_o\ $end
$var wire 1 %# \out_rt[3]~output_o\ $end
$var wire 1 &# \out_rt[4]~output_o\ $end
$var wire 1 '# \out_rt[5]~output_o\ $end
$var wire 1 (# \out_rt[6]~output_o\ $end
$var wire 1 )# \out_rt[7]~output_o\ $end
$var wire 1 *# \out_rt[8]~output_o\ $end
$var wire 1 +# \out_rt[9]~output_o\ $end
$var wire 1 ,# \out_rt[10]~output_o\ $end
$var wire 1 -# \out_rt[11]~output_o\ $end
$var wire 1 .# \out_rt[12]~output_o\ $end
$var wire 1 /# \out_rt[13]~output_o\ $end
$var wire 1 0# \out_rt[14]~output_o\ $end
$var wire 1 1# \out_rt[15]~output_o\ $end
$var wire 1 2# \out_rt[16]~output_o\ $end
$var wire 1 3# \out_rt[17]~output_o\ $end
$var wire 1 4# \out_rt[18]~output_o\ $end
$var wire 1 5# \out_rt[19]~output_o\ $end
$var wire 1 6# \out_rt[20]~output_o\ $end
$var wire 1 7# \out_rt[21]~output_o\ $end
$var wire 1 8# \out_rt[22]~output_o\ $end
$var wire 1 9# \out_rt[23]~output_o\ $end
$var wire 1 :# \out_rt[24]~output_o\ $end
$var wire 1 ;# \out_rt[25]~output_o\ $end
$var wire 1 <# \out_rt[26]~output_o\ $end
$var wire 1 =# \out_rt[27]~output_o\ $end
$var wire 1 ># \out_rt[28]~output_o\ $end
$var wire 1 ?# \out_rt[29]~output_o\ $end
$var wire 1 @# \out_rt[30]~output_o\ $end
$var wire 1 A# \out_rt[31]~output_o\ $end
$var wire 1 B# \KEY[0]~input_o\ $end
$var wire 1 C# \program_counter|DOUT[2]~0_combout\ $end
$var wire 1 D# \soma_constante|Add0~17_sumout\ $end
$var wire 1 E# \soma_constante|Add0~18\ $end
$var wire 1 F# \soma_constante|Add0~13_sumout\ $end
$var wire 1 G# \soma_constante|Add0~14\ $end
$var wire 1 H# \soma_constante|Add0~9_sumout\ $end
$var wire 1 I# \soma_constante|Add0~10\ $end
$var wire 1 J# \soma_constante|Add0~5_sumout\ $end
$var wire 1 K# \soma_constante|Add0~6\ $end
$var wire 1 L# \soma_constante|Add0~1_sumout\ $end
$var wire 1 M# \rom|memROM~0_combout\ $end
$var wire 1 N# \banco_reg|registrador[8][0]~1_combout\ $end
$var wire 1 O# \WR_rd~input_o\ $end
$var wire 1 P# \banco_reg|registrador[8][0]~0_combout\ $end
$var wire 1 Q# \banco_reg|registrador[8][0]~q\ $end
$var wire 1 R# \banco_reg|saidaC[0]~0_combout\ $end
$var wire 1 S# \ula_op~input_o\ $end
$var wire 1 T# \ula|Add0~0_combout\ $end
$var wire 1 U# \banco_reg|registrador[8][1]~q\ $end
$var wire 1 V# \banco_reg|saidaC[1]~1_combout\ $end
$var wire 1 W# \banco_reg|registrador[8][2]~2_combout\ $end
$var wire 1 X# \banco_reg|registrador[8][2]~q\ $end
$var wire 1 Y# \banco_reg|saidaC[2]~2_combout\ $end
$var wire 1 Z# \ula|Add0~1_combout\ $end
$var wire 1 [# \banco_reg|registrador[8][3]~q\ $end
$var wire 1 \# \banco_reg|saidaC[3]~3_combout\ $end
$var wire 1 ]# \program_counter|DOUT\ [31] $end
$var wire 1 ^# \program_counter|DOUT\ [30] $end
$var wire 1 _# \program_counter|DOUT\ [29] $end
$var wire 1 `# \program_counter|DOUT\ [28] $end
$var wire 1 a# \program_counter|DOUT\ [27] $end
$var wire 1 b# \program_counter|DOUT\ [26] $end
$var wire 1 c# \program_counter|DOUT\ [25] $end
$var wire 1 d# \program_counter|DOUT\ [24] $end
$var wire 1 e# \program_counter|DOUT\ [23] $end
$var wire 1 f# \program_counter|DOUT\ [22] $end
$var wire 1 g# \program_counter|DOUT\ [21] $end
$var wire 1 h# \program_counter|DOUT\ [20] $end
$var wire 1 i# \program_counter|DOUT\ [19] $end
$var wire 1 j# \program_counter|DOUT\ [18] $end
$var wire 1 k# \program_counter|DOUT\ [17] $end
$var wire 1 l# \program_counter|DOUT\ [16] $end
$var wire 1 m# \program_counter|DOUT\ [15] $end
$var wire 1 n# \program_counter|DOUT\ [14] $end
$var wire 1 o# \program_counter|DOUT\ [13] $end
$var wire 1 p# \program_counter|DOUT\ [12] $end
$var wire 1 q# \program_counter|DOUT\ [11] $end
$var wire 1 r# \program_counter|DOUT\ [10] $end
$var wire 1 s# \program_counter|DOUT\ [9] $end
$var wire 1 t# \program_counter|DOUT\ [8] $end
$var wire 1 u# \program_counter|DOUT\ [7] $end
$var wire 1 v# \program_counter|DOUT\ [6] $end
$var wire 1 w# \program_counter|DOUT\ [5] $end
$var wire 1 x# \program_counter|DOUT\ [4] $end
$var wire 1 y# \program_counter|DOUT\ [3] $end
$var wire 1 z# \program_counter|DOUT\ [2] $end
$var wire 1 {# \program_counter|DOUT\ [1] $end
$var wire 1 |# \program_counter|DOUT\ [0] $end
$var wire 1 }# \program_counter|ALT_INV_DOUT\ [7] $end
$var wire 1 ~# \program_counter|ALT_INV_DOUT\ [6] $end
$var wire 1 !$ \program_counter|ALT_INV_DOUT\ [5] $end
$var wire 1 "$ \program_counter|ALT_INV_DOUT\ [4] $end
$var wire 1 #$ \program_counter|ALT_INV_DOUT\ [3] $end
$var wire 1 $$ \program_counter|ALT_INV_DOUT\ [2] $end
$var wire 1 %$ \ula|ALT_INV_Add0~0_combout\ $end
$var wire 1 &$ \rom|ALT_INV_memROM~0_combout\ $end
$var wire 1 '$ \banco_reg|ALT_INV_registrador[8][3]~q\ $end
$var wire 1 ($ \banco_reg|ALT_INV_registrador[8][2]~q\ $end
$var wire 1 )$ \banco_reg|ALT_INV_registrador[8][1]~q\ $end
$var wire 1 *$ \banco_reg|ALT_INV_registrador[8][0]~q\ $end
$var wire 1 +$ \ALT_INV_WR_rd~input_o\ $end
$var wire 1 ,$ \ALT_INV_ula_op~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
1(!
1)!
0*!
1+!
x,!
1-!
1.!
1/!
10!
11!
12!
x3!
18!
19!
x<"
x="
x>"
x?"
1@"
0A"
1B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
1c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
1"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
1B#
1C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
1M#
0N#
1O#
1P#
0Q#
1R#
1S#
0T#
0U#
0V#
1W#
0X#
1Y#
1Z#
0[#
0\#
1%$
0&$
1'$
1($
1)$
1*$
0+$
0,$
x"
x#
x$
1%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
1C
0D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
1b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
1'!
x4!
x5!
x6!
17!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
1W!
0X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
1v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
1;"
x]#
x^#
x_#
x`#
xa#
xb#
xc#
xd#
xe#
xf#
xg#
xh#
xi#
xj#
xk#
xl#
xm#
xn#
xo#
xp#
xq#
xr#
xs#
xt#
0u#
0v#
0w#
0x#
0y#
0z#
x{#
x|#
1}#
1~#
1!$
1"$
1#$
1$$
$end
#10000
0%
07!
0B#
#20000
1%
17!
1B#
1z#
1X#
1[#
0'$
0($
0$$
0C#
1D#
0Y#
1\#
1C"
0B"
1V!
0W!
0C
1B
#30000
0%
07!
0B#
#40000
1%
17!
1B#
0z#
1y#
0#$
1$$
1C#
0M#
0P#
0R#
0Z#
0\#
1&$
1N#
0C"
0@"
0c"
0"#
0V!
0Y!
0v!
0;"
0E
0B
0b
0'!
#50000
0%
07!
0B#
#60000
1%
17!
1B#
1z#
0$$
0C#
0D#
1E#
1F#
#70000
0%
07!
0B#
#80000
1%
17!
1B#
0z#
0y#
1x#
0"$
1#$
1$$
1C#
0E#
0F#
1G#
1H#
1F#
0G#
0H#
#90000
0%
07!
0B#
#100000
1%
17!
1B#
1z#
0$$
0C#
1D#
#110000
0%
07!
0B#
#120000
1%
17!
1B#
0z#
1y#
0#$
1$$
1C#
#130000
0%
07!
0B#
#140000
1%
17!
1B#
1z#
0$$
0C#
0D#
1E#
0F#
1G#
1H#
#150000
0%
07!
0B#
#160000
1%
17!
1B#
0z#
0y#
0x#
1w#
0!$
1"$
1#$
1$$
1C#
0E#
1F#
0G#
0H#
1I#
1J#
1H#
0I#
0F#
0J#
#170000
0%
07!
0B#
#180000
1%
17!
1B#
1z#
0$$
0C#
1D#
#190000
0%
07!
0B#
#200000
1%
17!
1B#
0z#
1y#
0#$
1$$
1C#
#210000
0%
07!
0B#
#220000
1%
17!
1B#
1z#
0$$
0C#
0D#
1E#
1F#
#230000
0%
07!
0B#
#240000
1%
17!
1B#
0z#
0y#
1x#
0"$
1#$
1$$
1C#
0E#
0F#
1G#
0H#
1I#
1F#
0G#
1H#
0I#
1J#
0J#
#250000
0%
07!
0B#
#260000
1%
17!
1B#
1z#
0$$
0C#
1D#
#270000
0%
07!
0B#
#280000
1%
17!
1B#
0z#
1y#
0#$
1$$
1C#
#290000
0%
07!
0B#
#300000
1%
17!
1B#
1z#
0$$
0C#
0D#
1E#
0F#
1G#
0H#
1I#
1J#
#310000
0%
07!
0B#
#320000
1%
17!
1B#
0z#
0y#
0x#
0w#
1v#
0~#
1!$
1"$
1#$
1$$
1C#
0E#
1F#
0G#
1H#
0I#
0J#
1K#
1L#
1J#
0K#
0H#
0F#
0L#
#330000
0%
07!
0B#
#340000
1%
17!
1B#
1z#
0$$
0C#
1D#
#350000
0%
07!
0B#
#360000
1%
17!
1B#
0z#
1y#
0#$
1$$
1C#
#370000
0%
07!
0B#
#380000
1%
17!
1B#
1z#
0$$
0C#
0D#
1E#
1F#
#390000
0%
07!
0B#
#400000
1%
17!
1B#
0z#
0y#
1x#
0"$
1#$
1$$
1C#
0E#
0F#
1G#
1H#
1F#
0G#
0H#
#410000
0%
07!
0B#
#420000
1%
17!
1B#
1z#
0$$
0C#
1D#
#430000
0%
07!
0B#
#440000
1%
17!
1B#
0z#
1y#
0#$
1$$
1C#
#450000
0%
07!
0B#
#460000
1%
17!
1B#
1z#
0$$
0C#
0D#
1E#
0F#
1G#
1H#
#470000
0%
07!
0B#
#480000
1%
17!
1B#
0z#
0y#
0x#
1w#
0!$
1"$
1#$
1$$
1C#
0E#
1F#
0G#
0H#
1I#
0J#
1K#
1H#
0I#
0F#
1J#
0K#
1L#
0L#
#490000
0%
07!
0B#
#500000
1%
17!
1B#
1z#
0$$
0C#
1D#
#510000
0%
07!
0B#
#520000
1%
17!
1B#
0z#
1y#
0#$
1$$
1C#
#530000
0%
07!
0B#
#540000
1%
17!
1B#
1z#
0$$
0C#
0D#
1E#
1F#
#550000
0%
07!
0B#
#560000
1%
17!
1B#
0z#
0y#
1x#
0"$
1#$
1$$
1C#
0E#
0F#
1G#
0H#
1I#
1F#
0G#
1H#
0I#
0J#
1K#
1L#
1J#
0K#
0L#
#570000
0%
07!
0B#
#580000
1%
17!
1B#
1z#
0$$
0C#
1D#
#590000
0%
07!
0B#
#600000
1%
17!
1B#
0z#
1y#
0#$
1$$
1C#
#610000
0%
07!
0B#
#620000
1%
17!
1B#
1z#
0$$
0C#
0D#
1E#
0F#
1G#
0H#
1I#
0J#
1K#
1L#
#630000
0%
07!
0B#
#640000
1%
17!
1B#
0z#
0y#
0x#
0w#
0v#
1u#
0}#
1~#
1!$
1"$
1#$
1$$
1C#
0E#
1F#
0G#
1H#
0I#
1J#
0K#
0L#
1L#
0J#
0H#
0F#
#650000
0%
07!
0B#
#660000
1%
17!
1B#
1z#
0$$
0C#
1D#
#670000
0%
07!
0B#
#680000
1%
17!
1B#
0z#
1y#
0#$
1$$
1C#
#690000
0%
07!
0B#
#700000
1%
17!
1B#
1z#
0$$
0C#
0D#
1E#
1F#
#710000
0%
07!
0B#
#720000
1%
17!
1B#
0z#
0y#
1x#
0"$
1#$
1$$
1C#
0E#
0F#
1G#
1H#
1F#
0G#
0H#
#730000
0%
07!
0B#
#740000
1%
17!
1B#
1z#
0$$
0C#
1D#
#750000
0%
07!
0B#
#760000
1%
17!
1B#
0z#
1y#
0#$
1$$
1C#
#770000
0%
07!
0B#
#780000
1%
17!
1B#
1z#
0$$
0C#
0D#
1E#
0F#
1G#
1H#
#790000
0%
07!
0B#
#800000
1%
17!
1B#
0z#
0y#
0x#
1w#
0!$
1"$
1#$
1$$
1C#
0E#
1F#
0G#
0H#
1I#
1J#
1H#
0I#
0F#
0J#
#810000
0%
07!
0B#
#820000
1%
17!
1B#
1z#
0$$
0C#
1D#
#830000
0%
07!
0B#
#840000
1%
17!
1B#
0z#
1y#
0#$
1$$
1C#
#850000
0%
07!
0B#
#860000
1%
17!
1B#
1z#
0$$
0C#
0D#
1E#
1F#
#870000
0%
07!
0B#
#880000
1%
17!
1B#
0z#
0y#
1x#
0"$
1#$
1$$
1C#
0E#
0F#
1G#
0H#
1I#
1F#
0G#
1H#
0I#
1J#
0J#
#890000
0%
07!
0B#
#900000
1%
17!
1B#
1z#
0$$
0C#
1D#
#910000
0%
07!
0B#
#920000
1%
17!
1B#
0z#
1y#
0#$
1$$
1C#
#930000
0%
07!
0B#
#940000
1%
17!
1B#
1z#
0$$
0C#
0D#
1E#
0F#
1G#
0H#
1I#
1J#
#950000
0%
07!
0B#
#960000
1%
17!
1B#
0z#
0y#
0x#
0w#
1v#
0~#
1!$
1"$
1#$
1$$
1C#
0E#
1F#
0G#
1H#
0I#
0J#
1K#
0L#
1J#
0K#
0H#
0F#
1L#
#970000
0%
07!
0B#
#980000
1%
17!
1B#
1z#
0$$
0C#
1D#
#990000
0%
07!
0B#
#1000000
