select point: [128, 175, 246]
select point: [17, 129, 160]
select point: [238, 129, 160]
select point: [128, 115, 153]
select point: [174, 113, 89]
select point: [81, 115, 95]
select point: [131, 127, 212]
select point: [185, 124, 142]
select point: [129, 141, 104]
select point: [90, 139, 243]
select point: [67, 125, 144]
select point: [166, 139, 243]
select point: [130, 114, 71]
select point: [148, 109, 118]
select point: [102, 122, 126]
select point: [128, 126, 2]
select point: [49, 118, 114]
select point: [130, 140, 178]
select point: [206, 117, 115]
select point: [127, 160, 217]
select point: [130, 108, 29]
select point: [127, 139, 241]
select point: [132, 140, 135]
select point: [111, 118, 94]
select point: [126, 143, 66]
select point: [215, 127, 141]
select point: [172, 126, 116]
select point: [149, 125, 91]
select point: [106, 136, 219]
select point: [38, 127, 143]
select point: [139, 124, 48]
Test passed!
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_farthest_point_sampling_top glbl -prj farthest_point_sampling.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --lib ieee_proposed=./ieee_proposed -s farthest_point_sampling 
Multi-threading is on. Using 30 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_mul_44ns_49ns_93_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_44ns_49ns_93_1_1_Multiplier_12
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_44ns_49ns_93_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_gmem_m_axi
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_gmem_m_axi_throttl
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_gmem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_pow_generic_double_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_mux_6416_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mux_6416_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_mul_6ns_77ns_83_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_77ns_83_1_1_Multiplier_7
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_77ns_83_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_mac_muladd_16s_16ns_19s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mac_muladd_16s_16ns_19s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_mux_6416_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mux_6416_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_mul_6ns_82ns_88_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_82ns_88_1_1_Multiplier_6
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_82ns_88_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_dadd_64ns_64ns_64_3_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_dadd_64ns_64ns_64_3_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_sitodp_32s_64_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_sitodp_32s_64_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_mul_40ns_40ns_80_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_40ns_40ns_80_1_1_Multiplier_9
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_40ns_40ns_80_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_p_min_distance_distance_mask_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_p_min_distance_distance_mask_0_ram
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_p_min_distance_distance_mask_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_mul_50ns_50ns_100_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_50ns_50ns_100_1_1_Multiplier_13
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_50ns_50ns_100_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_mul_12s_80ns_90_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_12s_80ns_90_1_1_Multiplier_8
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_12s_80ns_90_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_mul_13s_71s_71_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_13s_71s_71_1_1_Multiplier_10
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_13s_71s_71_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_p_min_distance_distance_array_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_p_min_distance_distance_array_0_ram
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_p_min_distance_distance_array_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_mul_6ns_73ns_79_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_73ns_79_1_1_Multiplier_2
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_73ns_79_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_mul_6ns_87ns_93_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_87ns_93_1_1_Multiplier_5
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_87ns_93_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_mul_36ns_43ns_79_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_36ns_43ns_79_1_1_Multiplier_11
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_36ns_43ns_79_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_mul_4ns_71ns_75_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_4ns_71ns_75_1_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_4ns_71ns_75_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_mul_6ns_92ns_98_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_92ns_98_1_1_Multiplier_4
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_92ns_98_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_mul_6ns_83ns_89_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_83ns_89_1_1_Multiplier_3
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_83ns_89_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_farthest_point_sampling_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling_mul_6ns_54s_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_54s_54_1_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_54s_54_1_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/ip/xil_defaultlib/farthest_point_sampling_ap_sitodp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'farthest_point_sampling_ap_sitodp_0_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/ip/xil_defaultlib/farthest_point_sampling_ap_dadd_1_full_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'farthest_point_sampling_ap_dadd_1_full_dsp_64'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_10' of instantiated unit conflicts with visible identifier [/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/ip/xil_defaultlib/farthest_point_sampling_ap_dadd_1_full_dsp_64.vhd:202]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_10' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/farthest_point_sampling_ap_sitodp_0_no_dsp_32.vhd:191]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_exp_table...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_pkg
Compiling package floating_point_v7_1_10.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_10.vt2mutils
Compiling package floating_point_v7_1_10.vt2mcomps
Compiling module xil_defaultlib.farthest_point_sampling_control_...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_p_min_di...
Compiling module xil_defaultlib.farthest_point_sampling_p_min_di...
Compiling module xil_defaultlib.farthest_point_sampling_p_min_di...
Compiling module xil_defaultlib.farthest_point_sampling_p_min_di...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_4ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_4ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_12s_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_12s_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_40ns...
Compiling module xil_defaultlib.farthest_point_sampling_mul_40ns...
Compiling module xil_defaultlib.farthest_point_sampling_mul_13s_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_13s_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_36ns...
Compiling module xil_defaultlib.farthest_point_sampling_mul_36ns...
Compiling module xil_defaultlib.farthest_point_sampling_mul_44ns...
Compiling module xil_defaultlib.farthest_point_sampling_mul_44ns...
Compiling module xil_defaultlib.farthest_point_sampling_mul_50ns...
Compiling module xil_defaultlib.farthest_point_sampling_mul_50ns...
Compiling module xil_defaultlib.farthest_point_sampling_mac_mula...
Compiling module xil_defaultlib.farthest_point_sampling_mac_mula...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_10.zero_det_sel [\zero_det_sel(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_10.alignment [\alignment(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_10.addsub_dsp [\addsub_dsp(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_10.addsub [\addsub(c_xdevicefamily="virtexu...]
Compiling architecture rtl of entity floating_point_v7_1_10.align_add [\align_add(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_10.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_10.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_10.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture rtl of entity floating_point_v7_1_10.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_10.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_10.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_10.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_10.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_10.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_10.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_add_exp [\flt_add_exp(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10_viv [\floating_point_v7_1_10_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10 [\floating_point_v7_1_10(c_xdevic...]
Compiling architecture farthest_point_sampling_ap_dadd_1_full_dsp_64_arch of entity xil_defaultlib.farthest_point_sampling_ap_dadd_1_full_dsp_64 [farthest_point_sampling_ap_dadd_...]
Compiling module xil_defaultlib.farthest_point_sampling_dadd_64n...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_10.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_10.shift_msb_first [\shift_msb_first(a_width=32,dist...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=27,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_10.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_10.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_10.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_1_10.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10_viv [\floating_point_v7_1_10_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10 [\floating_point_v7_1_10(c_xdevic...]
Compiling architecture farthest_point_sampling_ap_sitodp_0_no_dsp_32_arch of entity xil_defaultlib.farthest_point_sampling_ap_sitodp_0_no_dsp_32 [farthest_point_sampling_ap_sitod...]
Compiling module xil_defaultlib.farthest_point_sampling_sitodp_3...
Compiling module xil_defaultlib.farthest_point_sampling_mux_6416...
Compiling module xil_defaultlib.farthest_point_sampling_mux_6416...
Compiling module xil_defaultlib.farthest_point_sampling
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.apatb_farthest_point_sampling_to...
Compiling module work.glbl
Built simulation snapshot farthest_point_sampling

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/xsim.dir/farthest_point_sampling/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 26 14:21:36 2021...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/farthest_point_sampling/xsim_script.tcl
# xsim {farthest_point_sampling} -autoloadwcfg -tclbatch {farthest_point_sampling.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source farthest_point_sampling.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "1125000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3225 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4245 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48655 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48675 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50495 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94925 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94945 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96765 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141195 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141215 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143025 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187455 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187475 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189285 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233715 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233735 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235555 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279985 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280005 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281825 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326255 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326275 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328085 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372515 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372535 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374345 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418775 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418795 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420615 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465045 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465065 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466885 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 511315 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 511335 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 513085 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 557575 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 557595 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 559345 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 603835 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 603855 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 605615 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 650105 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 650125 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 651885 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 695995 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 696015 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 697765 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 741875 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 741895 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 743645 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 787755 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 787775 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 789535 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 833645 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 833665 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 879535 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 879555 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 881305 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 925415 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 925435 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 927185 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 971295 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 971315 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 973075 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1017185 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1017205 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1018965 ns  Iteration: 16  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1063075 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1063095 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1064845 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1108955 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1108975 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1110725 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1154835 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1154855 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1156615 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1200725 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1200745 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1202505 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1246615 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1246635 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1248385 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1292495 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1292515 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1294265 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1338375 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1338395 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1340155 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1384265 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1384285 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1386045 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1429775 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1429795 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "1430705000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1430745 ns : File "/home/hanmeng/Documents/tinyFPS/hls/FPS/opt/sim/verilog/farthest_point_sampling.autotb.v" Line 435
run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:09 . Memory (MB): peak = 2231.430 ; gain = 0.000 ; free physical = 21197 ; free virtual = 32887
## quit
INFO: [Common 17-206] Exiting xsim at Fri Feb 26 14:22:55 2021...
Test passed!
