; WIP Last Changed Rev: 11205
;**************************************************************************************       
; Copyright 2012 ON Semiconductor. All rights reserved.                             
;                                                                                             
;                                                                                             
; No permission to use, copy, modify, or distribute this software and/or                      
; its documentation for any purpose has been granted by ON Semiconductor.           
; If any such permission has been granted ( by separate agreement ), it                       
; is required that the above copyright notice appear in all copies and                        
; that both that copyright notice and this permission notice appear in                        
; supporting documentation, and that the name of ON Semiconductor or any            
; of its trademarks may not be used in advertising or publicity pertaining                    
; to distribution of the software without specific, written prior permission.                 
;                                                                                             
;                                                                                             
;      This software and any associated documentation are provided "AS IS" and                
;      without warranty of any kind.   ON Semiconductor EXPRESSLY DISCLAIMS         
;      ALL WARRANTIES EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO, NONINFRINGEMENT       
;      OF THIRD PARTY RIGHTS, AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS        
;      FOR A PARTICULAR PURPOSE.  ON Semiconductor DOES NOT WARRANT THAT THE FUNCTIONS CONTAINED        
;      IN THIS SOFTWARE WILL MEET YOUR REQUIREMENTS, OR THAT THE OPERATION OF THIS SOFTWARE   
;      WILL BE UNINTERRUPTED OR ERROR-FREE.  FURTHERMORE, ON Semiconductor DOES NOT WARRANT OR          
;      MAKE ANY REPRESENTATIONS REGARDING THE USE OR THE RESULTS OF THE USE OF ANY            
;      ACCOMPANYING DOCUMENTATION IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY,         
;      OR OTHERWISE.                                                                          
;*************************************************************************************/       
; Default INI file for AR0134-REV1 (Chip ID 0x2406)
;
; $Revision: 46261 $
; $Date: 2016-11-10 12:27:13 -0800 (Thu, 10 Nov 2016) $
;
; This file holds groups of register presets (sections) specific for this sensor. The
; presets allow you to overwrite the power-on default settings with optimized register
; settings.
; The [Demo Initialization] section contains all optimized register settings for running
; the sensor in the demo environment. Other sections include settings optimized for a
; variety of situations like: Running at different master clock speeds, running under
; different lighting situations, running with different lenses, etc.
; Most of the demonstration software (DevWare, SensorDemo, ...) make use of this file
; to load and store the user presets.
;
; Keyname description:
; REG      = assign a new register value
; BITFIELD = do a READ-MODIFY-WRITE to part of a register. The part is defined as a mask.
; FIELD_WR = Write any register, variable or bitfield, specified by its symbol name
; LOAD     = load an alternate section from this section
; STATE    = set non-register state
; DELAY    = delay a certain amount of milliseconds before continuing
; POLL_REG = Read a register a specified number of times, or until the register
;            value no longer meets a specified condition. You specify the
;            register by its address, and it only works with simple registers.
;            You also specify a delay between each iteration of the loop.
; POLL_FIELD = Like POLL_REG except you specify the register by its symbol name
;            as defined in the sensor data file. POLL_FIELD works with any kind
;            of register or variable.
;
; Keyname format:
; REG      = [<page>,] <address>, <value>             //<comment>
; BITFIELD = [<page>,] <address>, <mask>, <value>
;            Some examples:
;            BITFIELD=2, 0x05, 0x0020, 1 //for register 5 on page 2, set the 6th bit to 1
;            BITFIELD=0x06, 0x000F, 0    //for register 6, clear the first 4 bits
; FIELD_WR = <registername>, [<bitfieldname>,] <value>
; LOAD     = <section>
; STATE    = <state>, <value>
; DELAY    = <milliseconds>
; POLL_REG = [<page>,]<address>,<mask>,<condition>,DELAY=<milliseconds>,TIMEOUT=<count> //<comment>
;            Example:  Poll every 50ms, stop when value <= 8 or after 5 times (250ms).
;            POLL_REG= 2, 0x3F, 0xFFFF, >8, DELAY=50, TIMEOUT=5
; POLL_FIELD = <registername>, [<bitfieldname>,] <condition>, DELAY=<milliseconds>, TIMEOUT=<count> //<comment>
;            Example:  Poll every 10 ms, stop when the value = 0, or after 500ms.
;            POLL_FIELD= SEQ_CMD, !=0, DELAY=10, TIMEOUT=50
;
; <page>         Optional address space for this register. Some sensors (mostly SOC's)
;                have multiple register pages (see the sensor spec or developer's guide)
; <address>      the register address
; <value>        the new value to assign to the register
; <mask>         is the part of a register value that needs to be updated with a new value
; <registername> Name of a register or variable as defined the sensor data (.sdat) file
; <bitfieldname> Optional name of a bitfield
; <condition>    <  <=  ==  !=  >  or  >=  followed by a numerical value
; <count>        Number of iterations of the polling loop
; <section>      the name of another section to load
; <state>        non-register program state names [do not modify]
; <milliseconds> wait for this ammount of milliseconds before continuing
; <comment>      Some form of C-style comments are supported in this .ini file
;
;*************************************************************************************/

[Demo Initialization]
LOAD= Demo Initialization Message

[HIDDEN: Demo Initialization Message]
PROMPT= "Select the sensor interface.  Do not skip:","Parallel (Default: 1M 45fps)",LOAD= Full Resolution 1280x960 45fps - Parallel,"HiSPi - 3 Lane (Default: 1M 45fps)",LOAD= Full Resolution 1280x960 45fps - 3 Lane HiSPi

[Reset]
STATE= Sensor Reset, 1
Delay = 200
STATE= Sensor Reset, 0
FIELD_WR= RESET_REGISTER, 0x00D9	//Reg= 0x301A, 0x00D8

[]
[============= Initialization Presets =============]
[============== Parallel Interface ==============]
[Full Resolution 1280x960 54fps - Parallel]
Load = Reset
Delay = 200
Load = AR0134 REV1 Optimized Sequencer
Load = Column Correction ReTriggering
Load = PLL Enabled 27Mhz to 74.25Mhz for Parallel Mode
Load = 1280x960 54fps
FIELD_WR = DIGITAL_BINNING, 0x0020	//Reg= 0x3032, 0x0020
FIELD_WR = ROW_SPEED, 0x0010		//Reg= 0x3028, 0x0010
FIELD_WR= RESET_REGISTER, 0x10DC	//Reg= 0x301A, 0x10DC
//STATE= Detect Master Clock, 1		//This STATE= can be used on DEMO2X setups instead of the following
STATE= Master Clock, 74250000  		//DEMO3 needs to be told the specific frequency

[Full Resolution 1280x960 45fps - Parallel]
Load = Reset
Delay = 200
Load = AR0134 REV1 Optimized Sequencer
Load = Column Correction ReTriggering
Load = PLL Enabled 27Mhz to 74.25Mhz for Parallel Mode
Load = 1280x960 45fps
FIELD_WR = DIGITAL_BINNING, 0x0020	//Reg= 0x3032, 0x0020
FIELD_WR = ROW_SPEED, 0x0010		//Reg= 0x3028, 0x0010
FIELD_WR= RESET_REGISTER, 0x10DC	//Reg= 0x301A, 0x10DC
STATE= Master Clock, 74250000  		//DEMO3 needs to be told the specific frequency

[720p60 - Parallel]
Load = Reset
Delay = 200
Load = AR0134 REV1 Optimized Sequencer
Load = Column Correction ReTriggering
Load = PLL Enabled 27Mhz to 74.25Mhz for Parallel Mode
Load = 720p60
FIELD_WR = DIGITAL_BINNING, 0x0020	//Reg= 0x3032, 0x0020
FIELD_WR = ROW_SPEED, 0x0010		//Reg= 0x3028, 0x0010
FIELD_WR= RESET_REGISTER, 0x10DC	//Reg= 0x301A, 0x10DC
STATE= Master Clock, 74250000  		//DEMO3 needs to be told the specific frequency

[]
[============== HiSPi Interface ==============]
[============ 3 Lane SP-Packetized ============]
[Full Resolution 1280x960 54fps - 3 Lane HiSPi]
Load = Reset
Delay = 200
Load = AR0134 REV1 Optimized Sequencer
Load = Column Correction ReTriggering
Load = PLL Enabled 27Mhz to 74.25Mhz for HiSPi 12-bit 3 lane timing
Load = 1280x960 54fps
FIELD_WR = HISPI_CONTROL_STATUS, 0x0008	//REG = 0x31C6, 0x0008
FIELD_WR = DIGITAL_BINNING, 0x0020	//Reg= 0x3032, 0x0020
FIELD_WR = ROW_SPEED, 0x0010		//Reg= 0x3028, 0x0010
FIELD_WR= RESET_REGISTER, 0x005C	//Reg= 0x301A, 0x005C
STATE= Master Clock, 74250000  		//DEMO3 needs to be told the specific frequency

[Full Resolution 1280x960 45fps - 3 Lane HiSPi]
Load = Reset
Delay = 200
Load = AR0134 REV1 Optimized Sequencer
Load = Column Correction ReTriggering
Load = PLL Enabled 27Mhz to 74.25Mhz for HiSPi 12-bit 3 lane timing
Load = 1280x960 45fps
FIELD_WR = HISPI_CONTROL_STATUS, 0x0008 //Reg= 0x31C6, 0x0008
FIELD_WR = DIGITAL_BINNING, 0x0020	//Reg= 0x3032, 0x0020
FIELD_WR = ROW_SPEED, 0x0010		//Reg= 0x3028, 0x0010
FIELD_WR= RESET_REGISTER, 0x005C	//Reg= 0x301A, 0x005C
STATE= Master Clock, 74250000  		//DEMO3 needs to be told the specific frequency

[720p60 - 3 Lane HiSPi]
Load = Reset
Delay = 200
Load = AR0134 REV1 Optimized Sequencer
Load = Column Correction ReTriggering
Load = PLL Enabled 27Mhz to 74.25Mhz for HiSPi 12-bit 3 lane timing
Load = 720p60
FIELD_WR = HISPI_CONTROL_STATUS, 0x0008 //Reg= 0x31C6, 0x0008
FIELD_WR = DIGITAL_BINNING, 0x0020	//Reg= 0x3032, 0x0020
FIELD_WR = ROW_SPEED, 0x0010		//Reg= 0x3028, 0x0010
FIELD_WR= RESET_REGISTER, 0x005C	//Reg= 0x301A, 0x005C
STATE= Master Clock, 74250000  		//DEMO3 needs to be told the specific frequency

[]
[============ 2 Lane SP-Packetized ============]
[Full Resolution 1280x960 54fps - 2 Lane HiSPi]
Load = Reset
Delay = 200
Load = AR0134 REV1 Optimized Sequencer
Load = Column Correction ReTriggering
Load = PLL Enabled 27Mhz to 74.25Mhz for HiSPi 12-bit 2 lane timing
Load = 1280x960 54fps
FIELD_WR = HISPI_CONTROL_STATUS, 0x0000 //Reg= 0x31C6, 0x0000
FIELD_WR = DIGITAL_BINNING, 0x0020	//Reg= 0x3032, 0x0020
FIELD_WR = ROW_SPEED, 0x0010		//Reg= 0x3028, 0x0010
FIELD_WR= RESET_REGISTER, 0x005C	//Reg= 0x301A, 0x005C
STATE= Master Clock, 74250000  		//DEMO3 needs to be told the specific frequency

[Full Resolution 1280x960 45fps - 2 Lane HiSPi]
Load = Reset
Delay = 200
Load = AR0134 REV1 Optimized Sequencer
Load = Column Correction ReTriggering
Load = PLL Enabled 27Mhz to 74.25Mhz for HiSPi 12-bit 2 lane timing
Load = 1280x960 45fps
FIELD_WR = HISPI_CONTROL_STATUS, 0x0000 //Reg= 0x31C6, 0x0000
FIELD_WR = DIGITAL_BINNING, 0x0020	//Reg= 0x3032, 0x0020
FIELD_WR = ROW_SPEED, 0x0010		//Reg= 0x3028, 0x0010
FIELD_WR= RESET_REGISTER, 0x005C	//Reg= 0x301A, 0x005C
STATE= Master Clock, 74250000  		//DEMO3 needs to be told the specific frequency

[720p60 - 2 Lane HiSPi]
Load = Reset
Delay = 200
Load = AR0134 REV1 Optimized Sequencer
Load = Column Correction ReTriggering
Load = PLL Enabled 27Mhz to 74.25Mhz for HiSPi 12-bit 2 lane timing
Load = 720p60
FIELD_WR = HISPI_CONTROL_STATUS, 0x0000 //Reg= 0x31C6, 0x0000
FIELD_WR = DIGITAL_BINNING, 0x0020	//Reg= 0x3032, 0x0020
FIELD_WR = ROW_SPEED, 0x0010		//Reg= 0x3028, 0x0010
FIELD_WR= RESET_REGISTER, 0x005C	//Reg= 0x301A, 0x005C
STATE= Master Clock, 74250000  		//DEMO3 needs to be told the specific frequency

[]
[============= Resolution and Frame Rate =============]
[1280x960 54fps]
FIELD_WR= Y_ADDR_START, 0x0000 			// REG= 0x3002, 0x0000
FIELD_WR= X_ADDR_START, 0x0000 			// REG= 0x3004, 0x0000
FIELD_WR= Y_ADDR_END, 0x03BF 			// REG= 0x3006, 0x03BF
FIELD_WR= X_ADDR_END, 0x04FF 			// REG= 0x3008, 0x04FF
FIELD_WR= FRAME_LENGTH_LINES, 0x03E5	 	// REG= 0x300A, 0x03E5
FIELD_WR= LINE_LENGTH_PCK, 0x056C 		// REG= 0x300C, 0x056C
FIELD_WR= DIGITAL_TEST, ENABLE_SHORT_LLPCK, 0x1 // REG= 0x30B0, 0x0480
FIELD_WR= COARSE_INTEGRATION_TIME, 0x0064 	// REG= 0x3012, 0x0064
FIELD_WR= X_ODD_INC, 0x0001 			// REG= 0x30A2, 0x0001
FIELD_WR= Y_ODD_INC, 0x0001 			// REG= 0x30A6, 0x0001
FIELD_WR= READ_MODE, 0x0000 			// REG= 0x3040, 0x0000

[1280x960 45fps]
FIELD_WR= Y_ADDR_START, 0x0000 			// REG= 0x3002, 0x0000
FIELD_WR= X_ADDR_START, 0x0000 			// REG= 0x3004, 0x0000
FIELD_WR= Y_ADDR_END, 0x03BF 			// REG= 0x3006, 0x03BF
FIELD_WR= X_ADDR_END, 0x04FF 			// REG= 0x3008, 0x04FF
FIELD_WR= FRAME_LENGTH_LINES, 0x03E5	 	// REG= 0x300A, 0x03E5
FIELD_WR= LINE_LENGTH_PCK, 0x0672 		// REG= 0x300C, 0x0672
FIELD_WR= DIGITAL_TEST, ENABLE_SHORT_LLPCK, 0x0 // REG= 0x30B0, 0x0080
FIELD_WR= COARSE_INTEGRATION_TIME, 0x0064 	// REG= 0x3012, 0x0064
FIELD_WR= X_ODD_INC, 0x0001 			// REG= 0x30A2, 0x0001
FIELD_WR= Y_ODD_INC, 0x0001 			// REG= 0x30A6, 0x0001
FIELD_WR= READ_MODE, 0x0000 			// REG= 0x3040, 0x0000

[720p60]
FIELD_WR= Y_ADDR_START, 0x0078 			// REG= 0x3002, 0x0078
FIELD_WR= X_ADDR_START, 0x0000 			// REG= 0x3004, 0x0000
FIELD_WR= Y_ADDR_END, 0x0347 			// REG= 0x3006, 0x0347
FIELD_WR= X_ADDR_END, 0x04FF 			// REG= 0x3008, 0x04FF
FIELD_WR= FRAME_LENGTH_LINES, 0x02EB	 	// REG= 0x300A, 0x02EB
FIELD_WR= LINE_LENGTH_PCK, 0x0672 		// REG= 0x300C, 0x0672
FIELD_WR= DIGITAL_TEST, ENABLE_SHORT_LLPCK, 0x0 // REG= 0x30B0, 0x0080
FIELD_WR= COARSE_INTEGRATION_TIME, 0x0064 	// REG= 0x3012, 0x0064
FIELD_WR= X_ODD_INC, 0x0001 			// REG= 0x30A2, 0x0001
FIELD_WR= Y_ODD_INC, 0x0001 			// REG= 0x30A6, 0x0001
FIELD_WR= READ_MODE, 0x0000 			// REG= 0x3040, 0x0000

[]
[=== 2x2 Digital Binning ===]
[Horizontal & Vertical 1280x964 to 640x484 with embedded data]
LOAD= Enable Embedded Data and Stats
REG=0x3032, 0x0002
REG=0x306E, 0x9000

[Horizontal & Vertical 1280x960 to 640x480 No embedded data]
LOAD= Disable Embedded Data and Stats
REG=0x3032, 0x0002
REG=0x306E, 0x9000

[]
[=== 2x1 Digital Binning ===]
[Horizontal & Vertical 1280x964 to 640x964 with embedded data]
LOAD= Enable Embedded Data and Stats
REG=0x3032, 0x0001
REG=0x306E, 0x9000

[Horizontal & Vertical 1280x960 to 640x960 No embedded data]
LOAD= Disable Embedded Data and Stats
REG=0x3032, 0x0001
REG=0x306E, 0x9000

[Disable Digital Binning to 1280x964]
REG=0x306E, 0x9000
REG= 0x3032, 0x0000
LOAD= Enable Embedded Data and Stats

[]
[=== Row Skip  ===]
[1x RowSkip]
FIELD_WR= DIGITAL_TEST, ENABLE_SHORT_LLPCK, 0x0	// REG= 0x30B0, 0x0080
FIELD_WR=Y_ODD_INC, 0x0001 			// REG= 0x30A6, 0x0001

[2x RowSkip]
FIELD_WR= DIGITAL_TEST, ENABLE_SHORT_LLPCK, 0x0	// REG= 0x30B0, 0x0080
FIELD_WR=Y_ODD_INC, 0x0003 			// REG= 0x30A6, 0x0003

[4x RowSkip]
FIELD_WR= DIGITAL_TEST, ENABLE_SHORT_LLPCK, 0x0	// REG= 0x30B0, 0x0080
FIELD_WR=Y_ODD_INC, 0x0007 			// REG= 0x30A6, 0x0007

[8x RowSkip]
FIELD_WR= DIGITAL_TEST, ENABLE_SHORT_LLPCK, 0x0	// REG= 0x30B0, 0x0080
FIELD_WR=Y_ODD_INC, 0x000F 			// REG= 0x30A6, 0x000F

[16x RowSkip]
FIELD_WR= DIGITAL_TEST, ENABLE_SHORT_LLPCK, 0x0	// REG= 0x30B0, 0x0080
FIELD_WR=Y_ODD_INC, 0x001F 			// REG= 0x30A6, 0x001F

[32x RowSkip]
FIELD_WR= DIGITAL_TEST, ENABLE_SHORT_LLPCK, 0x0	// REG= 0x30B0, 0x0080
FIELD_WR=Y_ODD_INC, 0x003F 			// REG= 0x30A6, 0x003F


[]
[=== Analog Gain Control ===]
[1x Column Gain]
FIELD_WR=DIGITAL_TEST, COL_GAIN, 0x00 	

[2x Column Gain]
FIELD_WR=DIGITAL_TEST, COL_GAIN, 0x01 	

[4x Column Gain]
FIELD_WR=DIGITAL_TEST, COL_GAIN, 0x02 	

[8x Column Gain]
FIELD_WR=DIGITAL_TEST, COL_GAIN, 0x03 

[]
[=== PLL Settings ===]
[PLL Enabled 27Mhz to 74.25Mhz for Parallel Mode]
FIELD_WR=VT_SYS_CLK_DIV, 0x0001             //0x0001
FIELD_WR=VT_PIX_CLK_DIV, 0x0008             //0x0008
FIELD_WR=PRE_PLL_CLK_DIV, 0x0002            //0x0002
FIELD_WR=PLL_MULTIPLIER, 0x002C             //0x002C
FIELD_WR=DIGITAL_TEST, PLL_COMPLETE_BYPASS, 0x0000
DELAY=100

[HIDDEN: PLL Enabled 27Mhz to 74.25Mhz for HiSPi 12-bit 2 lane timing]
FIELD_WR=VT_SYS_CLK_DIV, 0x0001             //0001
FIELD_WR=VT_PIX_CLK_DIV, 0x0006             //0006
FIELD_WR=PRE_PLL_CLK_DIV, 0x0002            //0002
FIELD_WR=PLL_MULTIPLIER, 0x0021             //0021
FIELD_WR=DIGITAL_TEST, PLL_COMPLETE_BYPASS, 0x0000
DELAY=100

[PLL Enabled 27Mhz to 74.25Mhz for HiSPi 12-bit 3 lane timing]
FIELD_WR=VT_SYS_CLK_DIV, 0x0002             //0002
FIELD_WR=VT_PIX_CLK_DIV, 0x0005             //0005
FIELD_WR=PRE_PLL_CLK_DIV, 0x0002            //0002
FIELD_WR=PLL_MULTIPLIER, 0x0037             //0037
FIELD_WR=DIGITAL_TEST, PLL_COMPLETE_BYPASS, 0x0000
DELAY=100

[]
[=== Additional Controls ===]

[Enable Embedded Data and Stats]
BITFIELD= 0x3064, 0x0080, 0x0001	
BITFIELD= 0x3064, 0x0100, 0x0001	 

[Disable Embedded Data and Stats]
BITFIELD= 0x3064, 0x0080, 0x0000
BITFIELD= 0x3064, 0x0100, 0x0000

[Enable Trigger Mode]
FIELD_WR= RESET_REGISTER, STREAM, 0
FIELD_WR= RESET_REGISTER, GPI_EN, 1
FIELD_WR= RESET_REGISTER, FORCED_PLL_ON, 1

[Disable Trigger Mode]
FIELD_WR= RESET_REGISTER, STREAM, 1
FIELD_WR= RESET_REGISTER, GPI_EN, 0
FIELD_WR= RESET_REGISTER, FORCED_PLL_ON, 0

[]
[Columncorrection enable]
FIELD_WR=RESET_REGISTER, STREAM, 0x0000
DELAY=100
FIELD_WR=COLUMN_CORRECTION, ENABLE, 0x0001 	// BITFIELD= 0x30D4, 0x8000, 0x0001
DELAY=100
FIELD_WR=RESET_REGISTER, STREAM, 0x0001

[Columncorrection disable]
FIELD_WR=RESET_REGISTER, STREAM, 0x0000
DELAY=100
FIELD_WR=COLUMN_CORRECTION, ENABLE, 0x0000 	// BITFIELD= 0x30D4, 0x8000, 0x0000
DELAY=100
FIELD_WR=RESET_REGISTER, STREAM, 0x0001

[Column Correction ReTriggering]
FIELD_WR=RESET_REGISTER, STREAM, 0x0000	//Disable Streaming
FIELD_WR=COLUMN_CORRECTION, ENABLE, 0x0000 //Disable column correction
DELAY=200
FIELD_WR=RESET_REGISTER, STREAM, 0x0001	//Enable Streaming
DELAY=200
FIELD_WR=RESET_REGISTER, STREAM, 0x0000	//Disable Streaming
FIELD_WR=COLUMN_CORRECTION, ENABLE, 0x0001 //Enable column correction
DELAY=200
FIELD_WR=RESET_REGISTER, STREAM, 0x0001	//Enable Streaming

[]
[=========== Test Patterns ==============]
[Solid Color Test Pattern Enable]
FIELD_WR=TEST_PATTERN_MODE, 0x0001 	// REG= 0x3070, 0x0001
[Color Bar Test Pattern Enable]
FIELD_WR=TEST_PATTERN_MODE, 0x0002 	// REG= 0x3070, 0x0002
[Test Pattern Disable]
FIELD_WR=TEST_PATTERN_MODE, 0x0000 	// REG= 0x3070, 0x0000

[]
[Enable Flash Pin]
FIELD_WR= FLASH, 0x100 //Register FLASH	page 3, address 12358 (0x3046)	Wrote 256 (0x0100)
[Disable Flash Pin]
FIELD_WR= FLASH, 0x0000 //Register FLASH	page 3, address 12358 (0x3046)	Wrote 000 (0x0000)

[]
[========= Configuration (DO NOT CHANGE) =========]
[AR0134 REV1 Optimized Sequencer]
Reg= 0x3088, 0x8000
Reg= 0x3086, 0x3227
Reg= 0x3086, 0x101
Reg= 0x3086, 0xF25
Reg= 0x3086, 0x808
Reg= 0x3086, 0x227
Reg= 0x3086, 0x101
Reg= 0x3086, 0x837
Reg= 0x3086, 0x2700
Reg= 0x3086, 0x138
Reg= 0x3086, 0x2701
Reg= 0x3086, 0x13A
Reg= 0x3086, 0x2700
Reg= 0x3086, 0x125
Reg= 0x3086, 0x20
Reg= 0x3086, 0x3C25
Reg= 0x3086, 0x40
Reg= 0x3086, 0x3427
Reg= 0x3086, 0x3F
Reg= 0x3086, 0x2500
Reg= 0x3086, 0x2037
Reg= 0x3086, 0x2540
Reg= 0x3086, 0x4036
Reg= 0x3086, 0x2500
Reg= 0x3086, 0x4031
Reg= 0x3086, 0x2540
Reg= 0x3086, 0x403D
Reg= 0x3086, 0x6425
Reg= 0x3086, 0x2020
Reg= 0x3086, 0x3D64
Reg= 0x3086, 0x2510
Reg= 0x3086, 0x1037
Reg= 0x3086, 0x2520
Reg= 0x3086, 0x2010
Reg= 0x3086, 0x2510
Reg= 0x3086, 0x100F
Reg= 0x3086, 0x2708
Reg= 0x3086, 0x802
Reg= 0x3086, 0x2540
Reg= 0x3086, 0x402D
Reg= 0x3086, 0x2608
Reg= 0x3086, 0x280D
Reg= 0x3086, 0x1709
Reg= 0x3086, 0x2600
Reg= 0x3086, 0x2805
Reg= 0x3086, 0x26A7
Reg= 0x3086, 0x2807
Reg= 0x3086, 0x2580
Reg= 0x3086, 0x8029
Reg= 0x3086, 0x1705
Reg= 0x3086, 0x2500
Reg= 0x3086, 0x4027
Reg= 0x3086, 0x2222
Reg= 0x3086, 0x1616
Reg= 0x3086, 0x2726
Reg= 0x3086, 0x2617
Reg= 0x3086, 0x3626
Reg= 0x3086, 0xA617
Reg= 0x3086, 0x326
Reg= 0x3086, 0xA417
Reg= 0x3086, 0x1F28
Reg= 0x3086, 0x526
Reg= 0x3086, 0x2028
Reg= 0x3086, 0x425
Reg= 0x3086, 0x2020
Reg= 0x3086, 0x2700
Reg= 0x3086, 0x2625
Reg= 0x3086, 0x0
Reg= 0x3086, 0x171E
Reg= 0x3086, 0x2500
Reg= 0x3086, 0x425
Reg= 0x3086, 0x20
Reg= 0x3086, 0x2117
Reg= 0x3086, 0x121B
Reg= 0x3086, 0x1703
Reg= 0x3086, 0x2726
Reg= 0x3086, 0x2617
Reg= 0x3086, 0x2828
Reg= 0x3086, 0x517
Reg= 0x3086, 0x1A26
Reg= 0x3086, 0x6017
Reg= 0x3086, 0xAE25
Reg= 0x3086, 0x80
Reg= 0x3086, 0x2700
Reg= 0x3086, 0x2626
Reg= 0x3086, 0x1828
Reg= 0x3086, 0x2E
Reg= 0x3086, 0x2A28
Reg= 0x3086, 0x81E
Reg= 0x3086, 0x4127
Reg= 0x3086, 0x1010
Reg= 0x3086, 0x214
Reg= 0x3086, 0x6060
Reg= 0x3086, 0xA14
Reg= 0x3086, 0x6060
Reg= 0x3086, 0xB14
Reg= 0x3086, 0x6060
Reg= 0x3086, 0xC14
Reg= 0x3086, 0x6060
Reg= 0x3086, 0xD14
Reg= 0x3086, 0x6060
Reg= 0x3086, 0x217
Reg= 0x3086, 0x3C14
Reg= 0x3086, 0x60
Reg= 0x3086, 0xA14
Reg= 0x3086, 0x60
Reg= 0x3086, 0xB14
Reg= 0x3086, 0x60
Reg= 0x3086, 0xC14
Reg= 0x3086, 0x60
Reg= 0x3086, 0xD14
Reg= 0x3086, 0x60
Reg= 0x3086, 0x811
Reg= 0x3086, 0x2500
Reg= 0x3086, 0x1027
Reg= 0x3086, 0x10
Reg= 0x3086, 0x2F6F
Reg= 0x3086, 0xF3E
Reg= 0x3086, 0x2500
Reg= 0x3086, 0x827
Reg= 0x3086, 0x8
Reg= 0x3086, 0x3066
Reg= 0x3086, 0x3225
Reg= 0x3086, 0x8
Reg= 0x3086, 0x2700
Reg= 0x3086, 0x830
Reg= 0x3086, 0x6631
Reg= 0x3086, 0x3D64
Reg= 0x3086, 0x2508
Reg= 0x3086, 0x83D
Reg= 0x3086, 0xFF3D
Reg= 0x3086, 0x2A27
Reg= 0x3086, 0x83F
Reg= 0x3086, 0x2C00

[]
[=== Tool Bar ===]
[Toolbar: Parallel Presets]
ICON= red circle
TOOLTIP="Select parallel mode resolution and frame rate"
MENUITEM="Full Resolution 1280x960 54fps", LOAD= Full Resolution 1280x960 54fps - Parallel
MENUITEM="Full Resolution 1280x960 45fps", LOAD= Full Resolution 1280x960 45fps - Parallel
MENUITEM="720p60", LOAD= 720p60 - Parallel

[Toolbar: HiSPi Presets]
ICON= red triangle
TOOLTIP="Select HiSPi mode resolution and frame rate"
MENUITEM="Full Resolution 1280x960 54fps - 3 Lane HiSPi", LOAD= Full Resolution 1280x960 54fps - 3 Lane HiSPi
MENUITEM="Full Resolution 1280x960 45fps - 3 Lane HiSPi", LOAD= Full Resolution 1280x960 45fps - 3 Lane HiSPi
MENUITEM="720p60 - 3 Lane HiSPi", LOAD= 720p60 - 3 Lane HiSPi

[Toolbar: Column Gain]
ICON= violet circle
TOOLTIP="Set column (analog) gain"
MENUITEM="1x", LOAD= 1x Column Gain
MENUITEM="2x", LOAD= 2x Column Gain
MENUITEM="4x", LOAD= 4x Column Gain
MENUITEM="8x", LOAD= 8x Column Gain

[Toolbar: Embedded Data]
ICON=icons\oszillograph.ico, CHECKED=EMBEDDED_DATA_CTRL:EMBEDDED_DATA==1
TOOLTIP="Toggle embedded data/stats"
MENUITEM="Enable Embedded Data and Stats", LOAD= Enable Embedded Data and Stats
MENUITEM="Disable Embedded Data and Stats", LOAD= Disable Embedded Data and Stats

[Toolbar: Column Correction]
ICON= blue triangle
TOOLTIP="Toggle column correction"
MENUITEM="Columncorrection enable", LOAD= Columncorrection enable
MENUITEM="Columncorrection disable", LOAD= Columncorrection disable
MENUITEM="Column Correction ReTriggering", LOAD= Column Correction ReTriggering

[Toolbar: Skip Modes]
ICON= yellow circle
TOOLTIP="Set skip mode"
MENUITEM="1x RowSkip (Disable skip)", LOAD= 1x RowSkip
MENUITEM="2x RowSkip", LOAD= 2x RowSkip
MENUITEM="4x RowSkip", LOAD= 4x RowSkip
MENUITEM="8x RowSkip", LOAD= 8x RowSkip
MENUITEM="16x RowSkip", LOAD= 16x RowSkip
MENUITEM="32x RowSkip", LOAD= 32x RowSkip

[Toolbar: Binning Modes]
ICON= yellow square
TOOLTIP="Set binning mode"
MENUITEM="Horizontal & Vertical 1280x964 to 640x484 with embedded data", LOAD= Horizontal & Vertical 1280x964 to 640x484 with embedded data
MENUITEM="Horizontal & Vertical 1280x960 to 640x480 No embedded data", LOAD= Horizontal & Vertical 1280x960 to 640x480 No embedded data
MENUITEM="Horizontal & Vertical 1280x964 to 640x964 with embedded data", LOAD= Horizontal & Vertical 1280x964 to 640x964 with embedded data
MENUITEM="Horizontal & Vertical 1280x960 to 640x960 No embedded data", LOAD= Horizontal & Vertical 1280x960 to 640x960 No embedded data
MENUITEM="Disable Digital Binning to 1280x964", LOAD= Disable Digital Binning to 1280x964

[Toolbar: Test Patterns]
ICON= green square
TOOLTIP="Enable digital test patterns"
MENUITEM="Solid Color Test Pattern Enable", LOAD= Solid Color Test Pattern Enable
MENUITEM="Color Bar Test Pattern Enable", LOAD= Color Bar Test Pattern Enable
MENUITEM="Test Pattern Disable", LOAD= Test Pattern Disable

[Toolbar: Trigger Mode]
ICON= black square
TOOLTIP="Enable Trigger Mode (NOT SUPPORTED WITH HISPI INTERFACE)"
MENUITEM="Enable Trigger Mode", LOAD= Enable Trigger Mode
MENUITEM="Disable Trigger Mode (Disables GPI, Resumes Streaming)", LOAD= Disable Trigger Mode

[Toolbar: Auto Functions]
TOOLTIP="Enable color processing and auto exposure"
MENUITEM="Enable Auto Functions", LOAD=Color Processing ON
MENUITEM="Disable Auto Functions", LOAD=Color Processing OFF

//ADD SKIPPING and BINNING MODES

[]
[Color Processing ON]
STATE=Auto Exposure,                    0
STATE=True Black Enable,                1
STATE=Aperture Enable,                  1
STATE=Color Correction,                 1
STATE=WB Adjust Gains, 			0
STATE=White Balance,                    1
LOAD= Enable Embedded Data and Stats
LOAD= Enable DevWare Colorpipe CCM and AWB settings
FIELD_WR= AE_CTRL_REG, 0x0001  				// REG=0x3100, 0x0001

[Color Processing OFF]
STATE=Auto Exposure,                    0
STATE=True Black Enable,                0
STATE=Aperture Enable,                  0
STATE=Color Correction,                 0
STATE=White Balance,                    0
LOAD= Disable Embedded Data and Stats
FIELD_WR= AE_CTRL_REG, 0x0000 

[Enable DevWare Colorpipe CCM and AWB settings]
STATE= AWB Incandescent, 1.6190 -0.3223 -0.2966 -0.3445 1.0661 0.2784 -0.0178 -0.7206 1.7384
STATE= AWB Incandescent Gain, 0.8550 3.2780
STATE= AWB Sun, 1.7353 -0.4165 -0.3189 -0.2844 1.3505 -0.0661 0.0502 -0.4043 1.3541
STATE= AWB Sun Gain, 1.4200 1.2460
STATE= AWB Weight Map Method, 2
STATE= AWB Weight Map, 0 0 10000 273 0 1 29185 6007 0 0 4119 4369 0 0 23 4369 4369 4353 1 6007 30583 30519 8449 14199 30583 30583 30503 30583 30583 30583 12583 29815
STATE= AWB Weight Map X Scale, 141
STATE= AWB Weight Map Y Scale, 195
STATE= AWB Weight Map X Shift, 29
STATE= AWB Weight Map Y Shift, 10
STATE= AWB Weight Map X Center, -12
STATE= AWB Weight Map Y Center, -35
STATE= AWB Weight Map Angle Sin, 57
STATE= AWB Weight Map Angle Cos, 28
STATE= AWB Weight Map Luma Low, 4
STATE= AWB Weight Map Luma High, 251





