<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_B5850D1F-DA2D-40F0-9FCC-D3E8E5FFE447"><title>VCCA_XTAL_PLL_1P8</title><body><section id="SECTION_DC711797-E831-430B-9A5B-E097A175CB0A" /><section id="SECTION_Power_Integrity_PCH_Power_Rails_B5850D1F-DA2D-40F0-9FCC-D3E8E5FFE447_DC711797-E831-430B-9A5B-E097A175CB0A_Settings"><table id="TABLE_Power_Integrity_PCH_Power_Rails_B5850D1F-DA2D-40F0-9FCC-D3E8E5FFE447_DC711797-E831-430B-9A5B-E097A175CB0A_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>All 3 pins, i.e. Y15, Y17, V15 can be shorted together at surface layer, and share common power rail, called VCCA_XTAL_PLL_1P8.</p></entry><entry><p>VCCA_XTAL_PLL_1P8_1</p></entry></row><row><entry><p>2</p></entry><entry><p>Recommended minimum VCCA_XTAL_PLL_1P8 power plane width of 2 mm, with immediate GND reference. Wherever possible, it is recommended to provide GND shielding along VCCA_XTAL_PLL_1P8 power plane to further minimize coupling noise from adjacent power rail/ signals.</p></entry><entry><p>VCCA_XTAL_PLL_1P8_1</p></entry></row><row><entry><p>3</p></entry><entry><p>VCCA_XTAL_PLL_1P8 can be merged with VCCPRIM_1P8_PCH after LC filter.</p></entry><entry><p>VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</p></entry></row></tbody></tgroup></table><fig id="FIG_vcca_xtal_pll_1p8_1_1"><title>VCCA_XTAL_PLL_1P8_1</title><image href="FIG_vcca_xtal_pll_1p8_1_1.png" scalefit="yes" id="IMG_vcca_xtal_pll_1p8_1_1_png" /></fig><table id="TABLE_Power_Integrity_PCH_Power_Rails_B5850D1F-DA2D-40F0-9FCC-D3E8E5FFE447_DC711797-E831-430B-9A5B-E097A175CB0A_Settings_2" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary side</p></entry><entry><p>0603 / 0805</p></entry><entry><p>47 uF</p></entry><entry><p>1</p></entry><entry><p>Place Capacitor_1 &lt;10 mm from package edge, with immediate GND reference.</p></entry><entry><p>VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</p></entry></row><row><entry><p>Primary side</p></entry><entry><p>0402</p></entry><entry><p>Placeholder</p></entry><entry><p>1</p></entry><entry><p>Place Capacitor_2 &lt;10 mm from package edge, with immediate GND reference.</p></entry><entry><p>VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</p></entry></row><row><entry><p>Primary side</p></entry><entry><p>0603 / 0805</p></entry><entry><p>2.2uH</p></entry><entry><p>1</p></entry><entry><p>If inductor is not stuffed, place a 0 Ohm resistor.</p><p /><p>If inductor is stuffed, the following requirements must be met:  </p><p>- Rated at least 150 mA .</p><p>- Minimum inductance = 2.2 uH.</p></entry><entry><p>VCCA_XTAL_PLL_1P8_1VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</p></entry></row></tbody></tgroup></table><fig id="FIG_vcca_xtal_pll_1p8_2_1"><title>VCCA_XTAL_PLL_1P8_2</title><image href="FIG_vcca_xtal_pll_1p8_2_1.png" scalefit="yes" id="IMG_vcca_xtal_pll_1p8_2_1_png" /></fig></section></body></topic>