#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Feb 16 14:02:57 2023
# Process ID: 22348
# Current directory: C:/test/generate_transmitter
# Command line: vivado.exe -mode batch -source ProjectGeneration.tcl -notrace
# Log file: C:/test/generate_transmitter/vivado.log
# Journal file: C:/test/generate_transmitter\vivado.jou
# Running On: Envy-16, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 34056 MB
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'transmitter_cic_compiler_v4_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'transmitter_cic_compiler_v4_0_i0' to 'transmitter_cic_compiler_v4_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'transmitter_mult_gen_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'transmitter_mult_gen_v12_0_i0' to 'transmitter_mult_gen_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'transmitter_mult_gen_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '16' has been ignored for IP 'transmitter_mult_gen_v12_0_i0'
WARNING: [IP_Flow 19-4832] The IP name 'transmitter_fir_compiler_v7_2_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'transmitter_fir_compiler_v7_2_i0' to 'transmitter_fir_compiler_v7_2_i0' is not allowed and is ignored.
IP Repository Located at : C:/Xilinx/Vivado/2022.1/data/ip
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Adding File c:/test/generate_transmitter/ip_catalog/transmitter.srcs/sources_1/ip/transmitter_cic_compiler_v4_0_i0/transmitter_cic_compiler_v4_0_i0.xci
Adding File c:/test/generate_transmitter/ip_catalog/transmitter.srcs/sources_1/ip/transmitter_fir_compiler_v7_2_i0/transmitter_fir_compiler_v7_2_i0.xci
Adding File c:/test/generate_transmitter/ip_catalog/transmitter.srcs/sources_1/ip/transmitter_mult_gen_v12_0_i0/transmitter_mult_gen_v12_0_i0.xci
Adding File C:/test/generate_transmitter/sysgen/transmitter.xdc
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_op' of definition 'xilinx.com:interface:axis:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'transmitter_s_axi' of definition 'xilinx.com:interface:aximm:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'transmitter_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'transmitter_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
CRITICAL WARNING: [IP_Flow 19-3834] Port 'm_axis_op_tdata': Port mapped to the logical port 'TDATA' of 'xilinx.com:interface:axis:1.0' interface must have a width of multiples of 8 bits.  The current port width is '34'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/test/generate_transmitter/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/test/generate_transmitter/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/test/generate_transmitter/ip_catalog'.)
0
Wrote  : <C:\test\generate_transmitter\ip_catalog\transmitter.srcs\sources_1\bd\transmitter_bd\transmitter_bd.bd> 
create_bd_cell: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2335.734 ; gain = 398.930
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces /microblaze_1'
apply_bd_automation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 2335.734 ; gain = 398.930
Slave segment '/transmitter_1/transmitter_s_axi/reg0' is being assigned into address space '/microblaze_1/Data' at <0x0001_0000 [ 4K ]>.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/transmitter_1/s_axis_tvalid

Wrote  : <C:\test\generate_transmitter\ip_catalog\transmitter.srcs\sources_1\bd\transmitter_bd\transmitter_bd.bd> 
INFO: [Common 17-206] Exiting Vivado at Thu Feb 16 14:03:46 2023...
