<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1065" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1065{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_1065{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_1065{left:590px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_1065{left:96px;bottom:1088px;}
#t5_1065{left:122px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t6_1065{left:823px;bottom:1088px;letter-spacing:-0.19px;}
#t7_1065{left:122px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t8_1065{left:122px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_1065{left:96px;bottom:1030px;}
#ta_1065{left:122px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#tb_1065{left:122px;bottom:1013px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tc_1065{left:293px;bottom:1013px;letter-spacing:-0.19px;}
#td_1065{left:334px;bottom:1013px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#te_1065{left:70px;bottom:987px;}
#tf_1065{left:96px;bottom:990px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_1065{left:96px;bottom:973px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#th_1065{left:70px;bottom:947px;}
#ti_1065{left:96px;bottom:950px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_1065{left:96px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_1065{left:392px;bottom:933px;letter-spacing:-0.19px;}
#tl_1065{left:422px;bottom:933px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tm_1065{left:96px;bottom:917px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_1065{left:96px;bottom:900px;letter-spacing:-0.16px;}
#to_1065{left:70px;bottom:841px;letter-spacing:0.13px;}
#tp_1065{left:152px;bottom:841px;letter-spacing:0.16px;word-spacing:0.01px;}
#tq_1065{left:70px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#tr_1065{left:639px;bottom:824px;}
#ts_1065{left:650px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#tt_1065{left:70px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_1065{left:806px;bottom:807px;}
#tv_1065{left:70px;bottom:776px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tw_1065{left:70px;bottom:750px;}
#tx_1065{left:96px;bottom:753px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_1065{left:96px;bottom:736px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#tz_1065{left:96px;bottom:719px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t10_1065{left:96px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_1065{left:96px;bottom:678px;}
#t12_1065{left:122px;bottom:678px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t13_1065{left:96px;bottom:654px;}
#t14_1065{left:122px;bottom:654px;letter-spacing:-0.23px;word-spacing:-0.3px;}
#t15_1065{left:96px;bottom:629px;}
#t16_1065{left:122px;bottom:629px;letter-spacing:-0.15px;word-spacing:-0.34px;}
#t17_1065{left:96px;bottom:605px;}
#t18_1065{left:122px;bottom:605px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#t19_1065{left:96px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1a_1065{left:96px;bottom:565px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1b_1065{left:70px;bottom:539px;}
#t1c_1065{left:96px;bottom:542px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1d_1065{left:96px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t1e_1065{left:96px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_1065{left:96px;bottom:484px;}
#t1g_1065{left:122px;bottom:484px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t1h_1065{left:96px;bottom:460px;}
#t1i_1065{left:122px;bottom:460px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t1j_1065{left:96px;bottom:435px;}
#t1k_1065{left:122px;bottom:435px;letter-spacing:-0.15px;word-spacing:-0.34px;}
#t1l_1065{left:96px;bottom:411px;}
#t1m_1065{left:122px;bottom:411px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#t1n_1065{left:70px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t1o_1065{left:70px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1p_1065{left:822px;bottom:376px;}
#t1q_1065{left:70px;bottom:343px;}
#t1r_1065{left:96px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t1s_1065{left:96px;bottom:330px;letter-spacing:-0.14px;}
#t1t_1065{left:96px;bottom:305px;}
#t1u_1065{left:122px;bottom:305px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t1v_1065{left:96px;bottom:281px;}
#t1w_1065{left:122px;bottom:281px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1x_1065{left:70px;bottom:243px;letter-spacing:-0.14px;}
#t1y_1065{left:92px;bottom:243px;letter-spacing:-0.12px;}
#t1z_1065{left:92px;bottom:226px;letter-spacing:-0.12px;}
#t20_1065{left:92px;bottom:209px;letter-spacing:-0.11px;}
#t21_1065{left:92px;bottom:192px;letter-spacing:-0.12px;}
#t22_1065{left:70px;bottom:171px;letter-spacing:-0.12px;}
#t23_1065{left:92px;bottom:171px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t24_1065{left:92px;bottom:154px;letter-spacing:-0.12px;}
#t25_1065{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t26_1065{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.29px;}
#t27_1065{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_1065{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1065{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1065{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1065{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_1065{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_1065{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1065{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_1065{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1065" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1065Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1065" style="-webkit-user-select: none;"><object width="935" height="1210" data="1065/1065.svg" type="image/svg+xml" id="pdf1065" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1065" class="t s1_1065">Vol. 3C </span><span id="t2_1065" class="t s1_1065">29-3 </span>
<span id="t3_1065" class="t s2_1065">VMX SUPPORT FOR ADDRESS TRANSLATION </span>
<span id="t4_1065" class="t s3_1065">— </span><span id="t5_1065" class="t s3_1065">If PAE paging is not being used, the instruction does not use that address to access memory and does </span><span id="t6_1065" class="t s4_1065">not </span>
<span id="t7_1065" class="t s3_1065">cause it to be translated through EPT. (If CR0.PG = 1, the address will be translated through EPT on the </span>
<span id="t8_1065" class="t s3_1065">next memory accessing using a linear address.) </span>
<span id="t9_1065" class="t s3_1065">— </span><span id="ta_1065" class="t s3_1065">If PAE paging is being used, the instruction loads the four (4) page-directory-pointer-table entries (PDPTEs) </span>
<span id="tb_1065" class="t s3_1065">from that address and it </span><span id="tc_1065" class="t s4_1065">does </span><span id="td_1065" class="t s3_1065">cause the address to be translated through EPT. </span>
<span id="te_1065" class="t s5_1065">• </span><span id="tf_1065" class="t s3_1065">Section 4.4.1 identifies executions of MOV to CR0 and MOV to CR4 that load the PDPTEs from the guest- </span>
<span id="tg_1065" class="t s3_1065">physical address in CR3. Such executions cause that address to be translated through EPT. </span>
<span id="th_1065" class="t s5_1065">• </span><span id="ti_1065" class="t s3_1065">The PDPTEs contain guest-physical addresses. The instructions that load the PDPTEs (see above) do not use </span>
<span id="tj_1065" class="t s3_1065">those addresses to access memory and do </span><span id="tk_1065" class="t s4_1065">not </span><span id="tl_1065" class="t s3_1065">cause them to be translated through EPT. The address in a </span>
<span id="tm_1065" class="t s3_1065">PDPTE will be translated through EPT on the next memory accessing using a linear address that uses that </span>
<span id="tn_1065" class="t s3_1065">PDPTE. </span>
<span id="to_1065" class="t s6_1065">29.3.2 </span><span id="tp_1065" class="t s6_1065">EPT Translation Mechanism </span>
<span id="tq_1065" class="t s3_1065">The EPT translation mechanism uses only bits 47:0 of each guest-physical address. </span>
<span id="tr_1065" class="t s7_1065">1 </span>
<span id="ts_1065" class="t s3_1065">It uses a page-walk length of </span>
<span id="tt_1065" class="t s3_1065">4, meaning that at most 4 EPT paging-structure entries are accessed to translate a guest-physical address. </span>
<span id="tu_1065" class="t s7_1065">2 </span>
<span id="tv_1065" class="t s3_1065">These 48 bits are partitioned by the logical processor to traverse the EPT paging structures: </span>
<span id="tw_1065" class="t s5_1065">• </span><span id="tx_1065" class="t s3_1065">A 4-KByte naturally aligned EPT PML4 table is located at the physical address specified in bits 51:12 of the </span>
<span id="ty_1065" class="t s3_1065">extended-page-table pointer (EPTP), a VM-execution control field (see Table 25-9 in Section 25.6.11). An EPT </span>
<span id="tz_1065" class="t s3_1065">PML4 table comprises 512 64-bit entries (EPT PML4Es). An EPT PML4E is selected using the physical address </span>
<span id="t10_1065" class="t s3_1065">defined as follows: </span>
<span id="t11_1065" class="t s3_1065">— </span><span id="t12_1065" class="t s3_1065">Bits 63:52 are all 0. </span>
<span id="t13_1065" class="t s3_1065">— </span><span id="t14_1065" class="t s3_1065">Bits 51:12 are from the EPTP. </span>
<span id="t15_1065" class="t s3_1065">— </span><span id="t16_1065" class="t s3_1065">Bits 11:3 are bits 47:39 of the guest-physical address. </span>
<span id="t17_1065" class="t s3_1065">— </span><span id="t18_1065" class="t s3_1065">Bits 2:0 are all 0. </span>
<span id="t19_1065" class="t s3_1065">Because an EPT PML4E is identified using bits 47:39 of the guest-physical address, it controls access to a 512- </span>
<span id="t1a_1065" class="t s3_1065">GByte region of the guest-physical-address space. The format of an EPT PML4E is given in Table 29-1. </span>
<span id="t1b_1065" class="t s5_1065">• </span><span id="t1c_1065" class="t s3_1065">A 4-KByte naturally aligned EPT page-directory-pointer table is located at the physical address specified in </span>
<span id="t1d_1065" class="t s3_1065">bits 51:12 of the EPT PML4E. An EPT page-directory-pointer table comprises 512 64-bit entries (EPT PDPTEs). </span>
<span id="t1e_1065" class="t s3_1065">An EPT PDPTE is selected using the physical address defined as follows: </span>
<span id="t1f_1065" class="t s3_1065">— </span><span id="t1g_1065" class="t s3_1065">Bits 63:52 are all 0. </span>
<span id="t1h_1065" class="t s3_1065">— </span><span id="t1i_1065" class="t s3_1065">Bits 51:12 are from the EPT PML4E. </span>
<span id="t1j_1065" class="t s3_1065">— </span><span id="t1k_1065" class="t s3_1065">Bits 11:3 are bits 38:30 of the guest-physical address. </span>
<span id="t1l_1065" class="t s3_1065">— </span><span id="t1m_1065" class="t s3_1065">Bits 2:0 are all 0. </span>
<span id="t1n_1065" class="t s3_1065">Because an EPT PDPTE is identified using bits 47:30 of the guest-physical address, it controls access to a 1-GByte </span>
<span id="t1o_1065" class="t s3_1065">region of the guest-physical-address space. Use of the EPT PDPTE depends on the value of bit 7 in that entry: </span>
<span id="t1p_1065" class="t s7_1065">3 </span>
<span id="t1q_1065" class="t s5_1065">• </span><span id="t1r_1065" class="t s3_1065">If bit 7 of the EPT PDPTE is 1, the EPT PDPTE maps a 1-GByte page. The final physical address is computed as </span>
<span id="t1s_1065" class="t s3_1065">follows: </span>
<span id="t1t_1065" class="t s3_1065">— </span><span id="t1u_1065" class="t s3_1065">Bits 63:52 are all 0. </span>
<span id="t1v_1065" class="t s3_1065">— </span><span id="t1w_1065" class="t s3_1065">Bits 51:30 are from the EPT PDPTE. </span>
<span id="t1x_1065" class="t s8_1065">1. </span><span id="t1y_1065" class="t s8_1065">No processors supporting the Intel 64 architecture support more than 48 physical-address bits. Thus, no such processor can pro- </span>
<span id="t1z_1065" class="t s8_1065">duce a guest-physical address with more than 48 bits. An attempt to use such an address causes a page fault. An attempt to load </span>
<span id="t20_1065" class="t s8_1065">CR3 with such an address causes a general-protection fault. If PAE paging is being used, an attempt to load CR3 that would load a </span>
<span id="t21_1065" class="t s8_1065">PDPTE with such an address causes a general-protection fault. </span>
<span id="t22_1065" class="t s8_1065">2. </span><span id="t23_1065" class="t s8_1065">Future processors may include support for other EPT page-walk lengths. Software should read the VMX capability MSR IA32_VMX- </span>
<span id="t24_1065" class="t s8_1065">_EPT_VPID_CAP (see Appendix A.10) to determine what EPT page-walk lengths are supported. </span>
<span id="t25_1065" class="t s8_1065">3. </span><span id="t26_1065" class="t s8_1065">Not all processors allow bit 7 of an EPT PDPTE to be set to 1. Software should read the VMX capability MSR IA32_VMX_EPT_VPID_- </span>
<span id="t27_1065" class="t s8_1065">CAP (see Appendix A.10) to determine whether this is allowed. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
