Classic Timing Analyzer report for Diviseur
Tue Sep 15 09:15:01 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+--------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From         ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.307 ns                         ; A_res        ; sig_clk_out ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.553 ns                         ; clk_out~reg0 ; clk_out     ; clk_in     ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.077 ns                        ; A_res        ; sig_clk_out ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; 273.52 MHz ( period = 3.656 ns ) ; div[1]       ; div[13]     ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;              ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; div[1]  ; div[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; div[1]  ; div[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; div[1]  ; div[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; div[1]  ; div[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; div[1]  ; div[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; div[1]  ; div[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; div[1]  ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; div[1]  ; div[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; div[1]  ; div[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; div[1]  ; div[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; div[1]  ; div[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; div[1]  ; div[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; div[1]  ; div[23] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; div[1]  ; div[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; div[22] ; div[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; div[22] ; div[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; div[22] ; div[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; div[22] ; div[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; div[22] ; div[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; div[22] ; div[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; div[22] ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; div[22] ; div[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; div[22] ; div[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; div[22] ; div[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; div[22] ; div[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; div[22] ; div[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; div[22] ; div[23] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; div[22] ; div[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; div[2]  ; div[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; div[2]  ; div[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; div[2]  ; div[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; div[2]  ; div[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; div[2]  ; div[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; div[2]  ; div[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; div[2]  ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; div[2]  ; div[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; div[2]  ; div[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; div[2]  ; div[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; div[2]  ; div[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; div[2]  ; div[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; div[2]  ; div[23] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; div[2]  ; div[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 287.94 MHz ( period = 3.473 ns )                    ; div[0]  ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.259 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; div[23] ; div[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; div[23] ; div[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; div[23] ; div[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; div[23] ; div[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; div[23] ; div[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; div[23] ; div[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; div[23] ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; div[23] ; div[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; div[23] ; div[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; div[23] ; div[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; div[23] ; div[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; div[23] ; div[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; div[23] ; div[23] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; div[23] ; div[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[19] ; div[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[4]  ; div[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[19] ; div[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[4]  ; div[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[19] ; div[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[4]  ; div[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[19] ; div[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[4]  ; div[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[19] ; div[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[4]  ; div[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[19] ; div[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[4]  ; div[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[19] ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[4]  ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[19] ; div[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[4]  ; div[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[19] ; div[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[4]  ; div[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[19] ; div[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[4]  ; div[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[19] ; div[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[4]  ; div[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[19] ; div[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[4]  ; div[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[19] ; div[23] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[4]  ; div[23] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[19] ; div[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; div[4]  ; div[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; div[14] ; div[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; div[14] ; div[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; div[14] ; div[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; div[14] ; div[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; div[14] ; div[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; div[14] ; div[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; div[14] ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; div[14] ; div[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; div[14] ; div[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; div[14] ; div[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; div[14] ; div[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; div[14] ; div[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; div[14] ; div[23] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; div[14] ; div[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; div[0]  ; div[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.188 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; div[26] ; div[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; div[26] ; div[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; div[26] ; div[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; div[26] ; div[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; div[26] ; div[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; div[26] ; div[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; div[26] ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; div[26] ; div[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; div[26] ; div[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; div[26] ; div[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; div[26] ; div[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; div[26] ; div[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; div[26] ; div[23] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; div[26] ; div[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; div[1]  ; div[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; div[1]  ; div[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; div[1]  ; div[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; div[1]  ; div[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; div[1]  ; div[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; div[1]  ; div[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; div[1]  ; div[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; div[1]  ; div[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; div[1]  ; div[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; div[1]  ; div[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; div[1]  ; div[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; div[1]  ; div[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; div[1]  ; div[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; div[8]  ; div[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; div[8]  ; div[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; div[8]  ; div[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; div[8]  ; div[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; div[8]  ; div[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; div[8]  ; div[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; div[8]  ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; div[8]  ; div[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; div[8]  ; div[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; div[8]  ; div[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; div[8]  ; div[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; div[8]  ; div[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; div[8]  ; div[23] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; div[8]  ; div[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; div[18] ; div[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.137 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; div[18] ; div[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.137 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; div[18] ; div[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.137 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; div[18] ; div[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.137 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; div[18] ; div[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.137 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; div[18] ; div[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.137 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; div[18] ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.137 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; div[18] ; div[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.137 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; div[18] ; div[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.137 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; div[18] ; div[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.137 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; div[18] ; div[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.137 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; div[18] ; div[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.137 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; div[18] ; div[23] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.137 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; div[18] ; div[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.137 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; div[17] ; div[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; div[17] ; div[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; div[17] ; div[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; div[17] ; div[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; div[17] ; div[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; div[17] ; div[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; div[17] ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; div[17] ; div[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; div[17] ; div[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; div[17] ; div[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; div[17] ; div[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; div[17] ; div[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; div[17] ; div[23] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; div[17] ; div[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 300.21 MHz ( period = 3.331 ns )                    ; div[0]  ; div[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.117 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; div[25] ; div[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; div[25] ; div[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; div[25] ; div[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; div[25] ; div[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; div[25] ; div[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; div[25] ; div[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; div[25] ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; div[25] ; div[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; div[25] ; div[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; div[25] ; div[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; div[25] ; div[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; div[25] ; div[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; div[25] ; div[23] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; div[25] ; div[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; div[16] ; div[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; div[16] ; div[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; div[16] ; div[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; div[16] ; div[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; div[16] ; div[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; div[16] ; div[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; div[16] ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; div[16] ; div[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; div[16] ; div[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; div[16] ; div[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; div[16] ; div[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; div[16] ; div[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; div[16] ; div[23] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; div[16] ; div[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 303.58 MHz ( period = 3.294 ns )                    ; div[15] ; div[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; 303.58 MHz ( period = 3.294 ns )                    ; div[15] ; div[23] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.080 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;         ;         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+-------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To          ; To Clock ;
+-------+--------------+------------+-------+-------------+----------+
; N/A   ; None         ; 0.307 ns   ; A_res ; sig_clk_out ; clk_in   ;
+-------+--------------+------------+-------+-------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 7.553 ns   ; clk_out~reg0 ; clk_out ; clk_in     ;
+-------+--------------+------------+--------------+---------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+-------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To          ; To Clock ;
+---------------+-------------+-----------+-------+-------------+----------+
; N/A           ; None        ; -0.077 ns ; A_res ; sig_clk_out ; clk_in   ;
+---------------+-------------+-----------+-------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Sep 15 09:15:01 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Diviseur -c Diviseur --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Info: Clock "clk_in" has Internal fmax of 273.52 MHz between source register "div[1]" and destination register "div[17]" (period= 3.656 ns)
    Info: + Longest register to register delay is 3.442 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y19_N9; Fanout = 3; REG Node = 'div[1]'
        Info: 2: + IC(0.726 ns) + CELL(0.416 ns) = 1.142 ns; Loc. = LCCOMB_X35_Y19_N24; Fanout = 1; COMB Node = 'LessThan0~2'
        Info: 3: + IC(0.265 ns) + CELL(0.413 ns) = 1.820 ns; Loc. = LCCOMB_X35_Y19_N10; Fanout = 1; COMB Node = 'LessThan0~3'
        Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 2.217 ns; Loc. = LCCOMB_X35_Y19_N12; Fanout = 29; COMB Node = 'LessThan0~8'
        Info: 5: + IC(0.715 ns) + CELL(0.510 ns) = 3.442 ns; Loc. = LCFF_X34_Y18_N9; Fanout = 3; REG Node = 'div[17]'
        Info: Total cell delay = 1.489 ns ( 43.26 % )
        Info: Total interconnect delay = 1.953 ns ( 56.74 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 2.668 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk_in~clkctrl'
            Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X34_Y18_N9; Fanout = 3; REG Node = 'div[17]'
            Info: Total cell delay = 1.536 ns ( 57.57 % )
            Info: Total interconnect delay = 1.132 ns ( 42.43 % )
        Info: - Longest clock path from clock "clk_in" to source register is 2.668 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk_in~clkctrl'
            Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X34_Y19_N9; Fanout = 3; REG Node = 'div[1]'
            Info: Total cell delay = 1.536 ns ( 57.57 % )
            Info: Total interconnect delay = 1.132 ns ( 42.43 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "sig_clk_out" (data pin = "A_res", clock pin = "clk_in") is 0.307 ns
    Info: + Longest pin to register delay is 3.012 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'A_res'
        Info: 2: + IC(1.510 ns) + CELL(0.419 ns) = 2.928 ns; Loc. = LCCOMB_X35_Y19_N18; Fanout = 1; COMB Node = 'sig_clk_out~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.012 ns; Loc. = LCFF_X35_Y19_N19; Fanout = 2; REG Node = 'sig_clk_out'
        Info: Total cell delay = 1.502 ns ( 49.87 % )
        Info: Total interconnect delay = 1.510 ns ( 50.13 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 2.669 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X35_Y19_N19; Fanout = 2; REG Node = 'sig_clk_out'
        Info: Total cell delay = 1.536 ns ( 57.55 % )
        Info: Total interconnect delay = 1.133 ns ( 42.45 % )
Info: tco from clock "clk_in" to destination pin "clk_out" through register "clk_out~reg0" is 7.553 ns
    Info: + Longest clock path from clock "clk_in" to source register is 2.669 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X35_Y19_N9; Fanout = 2; REG Node = 'clk_out~reg0'
        Info: Total cell delay = 1.536 ns ( 57.55 % )
        Info: Total interconnect delay = 1.133 ns ( 42.45 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.634 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y19_N9; Fanout = 2; REG Node = 'clk_out~reg0'
        Info: 2: + IC(1.836 ns) + CELL(2.798 ns) = 4.634 ns; Loc. = PIN_A14; Fanout = 0; PIN Node = 'clk_out'
        Info: Total cell delay = 2.798 ns ( 60.38 % )
        Info: Total interconnect delay = 1.836 ns ( 39.62 % )
Info: th for register "sig_clk_out" (data pin = "A_res", clock pin = "clk_in") is -0.077 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 2.669 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X35_Y19_N19; Fanout = 2; REG Node = 'sig_clk_out'
        Info: Total cell delay = 1.536 ns ( 57.55 % )
        Info: Total interconnect delay = 1.133 ns ( 42.45 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.012 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'A_res'
        Info: 2: + IC(1.510 ns) + CELL(0.419 ns) = 2.928 ns; Loc. = LCCOMB_X35_Y19_N18; Fanout = 1; COMB Node = 'sig_clk_out~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.012 ns; Loc. = LCFF_X35_Y19_N19; Fanout = 2; REG Node = 'sig_clk_out'
        Info: Total cell delay = 1.502 ns ( 49.87 % )
        Info: Total interconnect delay = 1.510 ns ( 50.13 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Tue Sep 15 09:15:01 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


