--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 286920 paths analyzed, 36351 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.909ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_28 (SLICE_X45Y103.BY), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/state_FSM_FFd66 (FF)
  Destination:          tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.889ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (1.683 - 1.703)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/state_FSM_FFd66 to tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y35.XQ      Tcko                  0.360   tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/state_FSM_FFd66
                                                       tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/state_FSM_FFd66
    SLICE_X45Y93.BX      net (fanout=71)       7.220   tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/state_FSM_FFd66
    SLICE_X45Y93.XMUX    Tbxx                  0.511   tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_mux0000<28>6
                                                       tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_mux0000<28>6_f5
    SLICE_X45Y103.BY     net (fanout=1)        0.750   tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_mux0000<28>6
    SLICE_X45Y103.CLK    Tsrck                 1.048   tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal<28>
                                                       tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_28
    -------------------------------------------------  ---------------------------
    Total                                      9.889ns (1.919ns logic, 7.970ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/state_FSM_FFd19 (FF)
  Destination:          tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.673ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (1.683 - 1.699)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/state_FSM_FFd19 to tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y31.XQ      Tcko                  0.360   tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/state_FSM_FFd19
                                                       tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/state_FSM_FFd19
    SLICE_X45Y93.G4      net (fanout=75)       2.941   tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/state_FSM_FFd19
    SLICE_X45Y93.XMUX    Tif5x                 0.574   tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_mux0000<28>6
                                                       tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_mux0000<28>62
                                                       tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_mux0000<28>6_f5
    SLICE_X45Y103.BY     net (fanout=1)        0.750   tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_mux0000<28>6
    SLICE_X45Y103.CLK    Tsrck                 1.048   tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal<28>
                                                       tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_28
    -------------------------------------------------  ---------------------------
    Total                                      5.673ns (1.982ns logic, 3.691ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/state_FSM_FFd19 (FF)
  Destination:          tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.665ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (1.683 - 1.699)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/state_FSM_FFd19 to tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y31.XQ      Tcko                  0.360   tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/state_FSM_FFd19
                                                       tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/state_FSM_FFd19
    SLICE_X45Y93.F4      net (fanout=75)       2.941   tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/state_FSM_FFd19
    SLICE_X45Y93.XMUX    Tif5x                 0.566   tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_mux0000<28>6
                                                       tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_mux0000<28>61
                                                       tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_mux0000<28>6_f5
    SLICE_X45Y103.BY     net (fanout=1)        0.750   tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_mux0000<28>6
    SLICE_X45Y103.CLK    Tsrck                 1.048   tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal<28>
                                                       tfm_inst/inst_CalculateTo/CalculateTo_process_p0_inst/subfpa_internal_28
    -------------------------------------------------  ---------------------------
    Total                                      5.665ns (1.974ns logic, 3.691ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000173 (SLICE_X42Y154.BY), 460 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/fixed2floata<0>41_FRB (FF)
  Destination:          tfm_inst/inst_subfp/blk00000173 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.724ns (Levels of Logic = 5)
  Clock Path Skew:      -0.176ns (1.682 - 1.858)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/fixed2floata<0>41_FRB to tfm_inst/inst_subfp/blk00000173
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y88.YQ      Tcko                  0.340   tfm_inst/fixed2floata<0>41_FRB
                                                       tfm_inst/fixed2floata<0>41_FRB
    SLICE_X29Y129.G2     net (fanout=285)      4.851   tfm_inst/fixed2floata<0>41_FRB
    SLICE_X29Y129.Y      Tilo                  0.194   tfm_inst/subfpb<12>8
                                                       tfm_inst/subfpb<12>8_SW0
    SLICE_X29Y129.F4     net (fanout=1)        0.159   tfm_inst/subfpb<12>8_SW0/O
    SLICE_X29Y129.X      Tilo                  0.194   tfm_inst/subfpb<12>8
                                                       tfm_inst/subfpb<12>8
    SLICE_X37Y141.F3     net (fanout=1)        1.026   tfm_inst/subfpb<12>8
    SLICE_X37Y141.X      Tilo                  0.194   tfm_inst/inst_subfp/sig000002cd
                                                       tfm_inst/subfpb<12>40
    SLICE_X33Y149.G4     net (fanout=2)        0.754   tfm_inst/subfpb<12>
    SLICE_X33Y149.COUT   Topcyg                0.559   tfm_inst/inst_subfp/sig0000031c
                                                       tfm_inst/inst_subfp/blk00000364
                                                       tfm_inst/inst_subfp/blk00000177
    SLICE_X33Y150.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000031c
    SLICE_X33Y150.COUT   Tbyp                  0.086   tfm_inst/inst_subfp/sig0000031e
                                                       tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000179
    SLICE_X42Y154.BY     net (fanout=1)        1.087   tfm_inst/inst_subfp/sig0000031e
    SLICE_X42Y154.CLK    Tdick                 0.280   tfm_inst/inst_subfp/sig000003f7
                                                       tfm_inst/inst_subfp/blk00000173
    -------------------------------------------------  ---------------------------
    Total                                      9.724ns (1.847ns logic, 7.877ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/fixed2floata<0>41_FRB (FF)
  Destination:          tfm_inst/inst_subfp/blk00000173 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.337ns (Levels of Logic = 5)
  Clock Path Skew:      -0.176ns (1.682 - 1.858)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/fixed2floata<0>41_FRB to tfm_inst/inst_subfp/blk00000173
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y88.YQ      Tcko                  0.340   tfm_inst/fixed2floata<0>41_FRB
                                                       tfm_inst/fixed2floata<0>41_FRB
    SLICE_X24Y142.G3     net (fanout=285)      4.412   tfm_inst/fixed2floata<0>41_FRB
    SLICE_X24Y142.Y      Tilo                  0.195   tfm_inst/subfpb<11>8
                                                       tfm_inst/subfpb<11>8_SW0
    SLICE_X24Y142.F4     net (fanout=1)        0.159   tfm_inst/subfpb<11>8_SW0/O
    SLICE_X24Y142.X      Tilo                  0.195   tfm_inst/subfpb<11>8
                                                       tfm_inst/subfpb<11>8
    SLICE_X33Y143.F2     net (fanout=1)        0.990   tfm_inst/subfpb<11>8
    SLICE_X33Y143.X      Tilo                  0.194   tfm_inst/inst_subfp/sig000002cc
                                                       tfm_inst/subfpb<11>40
    SLICE_X33Y149.F1     net (fanout=2)        0.826   tfm_inst/subfpb<11>
    SLICE_X33Y149.COUT   Topcyf                0.573   tfm_inst/inst_subfp/sig0000031c
                                                       tfm_inst/inst_subfp/blk00000367
                                                       tfm_inst/inst_subfp/blk00000176
                                                       tfm_inst/inst_subfp/blk00000177
    SLICE_X33Y150.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000031c
    SLICE_X33Y150.COUT   Tbyp                  0.086   tfm_inst/inst_subfp/sig0000031e
                                                       tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000179
    SLICE_X42Y154.BY     net (fanout=1)        1.087   tfm_inst/inst_subfp/sig0000031e
    SLICE_X42Y154.CLK    Tdick                 0.280   tfm_inst/inst_subfp/sig000003f7
                                                       tfm_inst/inst_subfp/blk00000173
    -------------------------------------------------  ---------------------------
    Total                                      9.337ns (1.863ns logic, 7.474ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/fixed2floata<0>41_FRB (FF)
  Destination:          tfm_inst/inst_subfp/blk00000173 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.267ns (Levels of Logic = 4)
  Clock Path Skew:      -0.176ns (1.682 - 1.858)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/fixed2floata<0>41_FRB to tfm_inst/inst_subfp/blk00000173
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y88.YQ      Tcko                  0.340   tfm_inst/fixed2floata<0>41_FRB
                                                       tfm_inst/fixed2floata<0>41_FRB
    SLICE_X32Y127.G2     net (fanout=285)      4.231   tfm_inst/fixed2floata<0>41_FRB
    SLICE_X32Y127.Y      Tilo                  0.195   tfm_inst/subfpb<16>8
                                                       tfm_inst/subfpb<16>8_SW0
    SLICE_X32Y127.F3     net (fanout=1)        0.213   N314
    SLICE_X32Y127.X      Tilo                  0.195   tfm_inst/subfpb<16>8
                                                       tfm_inst/subfpb<16>8
    SLICE_X38Y128.F2     net (fanout=1)        0.715   tfm_inst/subfpb<16>8
    SLICE_X38Y128.X      Tilo                  0.195   tfm_inst/inst_subfp/sig000002d1
                                                       tfm_inst/subfpb<16>40
    SLICE_X33Y150.F3     net (fanout=3)        1.243   tfm_inst/subfpb<16>
    SLICE_X33Y150.COUT   Topcyf                0.573   tfm_inst/inst_subfp/sig0000031e
                                                       tfm_inst/inst_subfp/blk0000035d
                                                       tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000179
    SLICE_X42Y154.BY     net (fanout=1)        1.087   tfm_inst/inst_subfp/sig0000031e
    SLICE_X42Y154.CLK    Tdick                 0.280   tfm_inst/inst_subfp/sig000003f7
                                                       tfm_inst/inst_subfp/blk00000173
    -------------------------------------------------  ---------------------------
    Total                                      9.267ns (1.778ns logic, 7.489ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk000001e2 (SLICE_X30Y157.BY), 960 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk000001e2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.894ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to tfm_inst/inst_subfp/blk000001e2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y103.YQ     Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X30Y178.F1     net (fanout=388)      5.880   tfm_inst/CalculateVirCompensated_mux
    SLICE_X30Y178.X      Tilo                  0.195   tfm_inst/subfpa<15>22
                                                       tfm_inst/subfpa<15>22
    SLICE_X32Y162.F2     net (fanout=1)        0.983   tfm_inst/subfpa<15>22
    SLICE_X32Y162.X      Tilo                  0.195   tfm_inst/inst_subfp/sig000002b9
                                                       tfm_inst/subfpa<15>40
    SLICE_X31Y156.G2     net (fanout=2)        0.780   tfm_inst/subfpa<15>
    SLICE_X31Y156.COUT   Topcyg                0.559   tfm_inst/inst_subfp/sig0000039d
                                                       tfm_inst/inst_subfp/blk00000354
                                                       tfm_inst/inst_subfp/blk000001d2
    SLICE_X30Y157.BY     net (fanout=1)        0.682   tfm_inst/inst_subfp/sig0000039d
    SLICE_X30Y157.CLK    Tdick                 0.280   tfm_inst/inst_subfp/sig000003b7
                                                       tfm_inst/inst_subfp/blk000001e2
    -------------------------------------------------  ---------------------------
    Total                                      9.894ns (1.569ns logic, 8.325ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk000001e2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.735ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to tfm_inst/inst_subfp/blk000001e2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y103.YQ     Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X39Y167.F2     net (fanout=388)      4.810   tfm_inst/CalculateVirCompensated_mux
    SLICE_X39Y167.X      Tilo                  0.194   tfm_inst/subfpa<6>11
                                                       tfm_inst/subfpa<6>11
    SLICE_X31Y162.G2     net (fanout=1)        1.155   tfm_inst/subfpa<6>11
    SLICE_X31Y162.Y      Tilo                  0.194   tfm_inst/inst_subfp/sig000002c5
                                                       tfm_inst/subfpa<6>19
    SLICE_X31Y162.F3     net (fanout=1)        0.222   tfm_inst/subfpa<6>19/O
    SLICE_X31Y162.X      Tilo                  0.194   tfm_inst/inst_subfp/sig000002c5
                                                       tfm_inst/subfpa<6>40
    SLICE_X31Y152.F2     net (fanout=2)        0.747   tfm_inst/subfpa<6>
    SLICE_X31Y152.COUT   Topcyf                0.573   tfm_inst/inst_subfp/sig000003a5
                                                       tfm_inst/inst_subfp/blk00000386
                                                       tfm_inst/inst_subfp/blk000001db
                                                       tfm_inst/inst_subfp/blk000001da
    SLICE_X31Y153.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003a5
    SLICE_X31Y153.COUT   Tbyp                  0.086   tfm_inst/inst_subfp/sig00000397
                                                       tfm_inst/inst_subfp/blk000001d9
                                                       tfm_inst/inst_subfp/blk000001d8
    SLICE_X31Y154.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000397
    SLICE_X31Y154.COUT   Tbyp                  0.086   tfm_inst/inst_subfp/sig00000399
                                                       tfm_inst/inst_subfp/blk000001d7
                                                       tfm_inst/inst_subfp/blk000001d6
    SLICE_X31Y155.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000399
    SLICE_X31Y155.COUT   Tbyp                  0.086   tfm_inst/inst_subfp/sig0000039b
                                                       tfm_inst/inst_subfp/blk000001d5
                                                       tfm_inst/inst_subfp/blk000001d4
    SLICE_X31Y156.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000039b
    SLICE_X31Y156.COUT   Tbyp                  0.086   tfm_inst/inst_subfp/sig0000039d
                                                       tfm_inst/inst_subfp/blk000001d3
                                                       tfm_inst/inst_subfp/blk000001d2
    SLICE_X30Y157.BY     net (fanout=1)        0.682   tfm_inst/inst_subfp/sig0000039d
    SLICE_X30Y157.CLK    Tdick                 0.280   tfm_inst/inst_subfp/sig000003b7
                                                       tfm_inst/inst_subfp/blk000001e2
    -------------------------------------------------  ---------------------------
    Total                                      9.735ns (2.119ns logic, 7.616ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk000001e2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.728ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to tfm_inst/inst_subfp/blk000001e2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y103.YQ     Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X36Y165.F3     net (fanout=388)      4.858   tfm_inst/CalculateVirCompensated_mux
    SLICE_X36Y165.X      Tilo                  0.195   tfm_inst/subfpa<8>11
                                                       tfm_inst/subfpa<8>11
    SLICE_X28Y160.G1     net (fanout=1)        1.198   tfm_inst/subfpa<8>11
    SLICE_X28Y160.Y      Tilo                  0.195   tfm_inst/inst_subfp/sig000002c7
                                                       tfm_inst/subfpa<8>19
    SLICE_X28Y160.F4     net (fanout=1)        0.159   tfm_inst/subfpa<8>19/O
    SLICE_X28Y160.X      Tilo                  0.195   tfm_inst/inst_subfp/sig000002c7
                                                       tfm_inst/subfpa<8>40
    SLICE_X31Y153.F3     net (fanout=2)        0.795   tfm_inst/subfpa<8>
    SLICE_X31Y153.COUT   Topcyf                0.573   tfm_inst/inst_subfp/sig00000397
                                                       tfm_inst/inst_subfp/blk00000371
                                                       tfm_inst/inst_subfp/blk000001d9
                                                       tfm_inst/inst_subfp/blk000001d8
    SLICE_X31Y154.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000397
    SLICE_X31Y154.COUT   Tbyp                  0.086   tfm_inst/inst_subfp/sig00000399
                                                       tfm_inst/inst_subfp/blk000001d7
                                                       tfm_inst/inst_subfp/blk000001d6
    SLICE_X31Y155.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000399
    SLICE_X31Y155.COUT   Tbyp                  0.086   tfm_inst/inst_subfp/sig0000039b
                                                       tfm_inst/inst_subfp/blk000001d5
                                                       tfm_inst/inst_subfp/blk000001d4
    SLICE_X31Y156.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000039b
    SLICE_X31Y156.COUT   Tbyp                  0.086   tfm_inst/inst_subfp/sig0000039d
                                                       tfm_inst/inst_subfp/blk000001d3
                                                       tfm_inst/inst_subfp/blk000001d2
    SLICE_X30Y157.BY     net (fanout=1)        0.682   tfm_inst/inst_subfp/sig0000039d
    SLICE_X30Y157.CLK    Tdick                 0.280   tfm_inst/inst_subfp/sig000003b7
                                                       tfm_inst/inst_subfp/blk000001e2
    -------------------------------------------------  ---------------------------
    Total                                      9.728ns (2.036ns logic, 7.692ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000df (DSP48_X2Y19.BCIN0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk000000dd (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000df (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.122 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk000000dd to tfm_inst/inst_mulfp/blk000000df
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y18.BCOUT0   Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk000000dd
                                                       tfm_inst/inst_mulfp/blk000000dd
    DSP48_X2Y19.BCIN0    net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000d3
    DSP48_X2Y19.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000df
                                                       tfm_inst/inst_mulfp/blk000000df
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000df (DSP48_X2Y19.BCIN1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk000000dd (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000df (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.122 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk000000dd to tfm_inst/inst_mulfp/blk000000df
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y18.BCOUT1   Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk000000dd
                                                       tfm_inst/inst_mulfp/blk000000dd
    DSP48_X2Y19.BCIN1    net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000dc
    DSP48_X2Y19.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000df
                                                       tfm_inst/inst_mulfp/blk000000df
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000df (DSP48_X2Y19.BCIN10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk000000dd (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000df (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.122 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk000000dd to tfm_inst/inst_mulfp/blk000000df
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y18.BCOUT10  Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk000000dd
                                                       tfm_inst/inst_mulfp/blk000000dd
    DSP48_X2Y19.BCIN10   net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000d4
    DSP48_X2Y19.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000df
                                                       tfm_inst/inst_mulfp/blk000000df
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X4Y5.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X4Y6.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Logical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Location pin: RAMB16_X6Y8.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.909|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 286920 paths, 0 nets, and 68421 connections

Design statistics:
   Minimum period:   9.909ns{1}   (Maximum frequency: 100.918MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep  4 13:31:40 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 727 MB



