<stg><name>top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10</name>


<trans_list>

<trans id="440" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %b = alloca i32 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_7, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_6, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_5, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_4, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:11 %scale_bank_63_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_63_reload

]]></Node>
<StgValue><ssdm name="scale_bank_63_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:12 %scale_bank_62_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_62_reload

]]></Node>
<StgValue><ssdm name="scale_bank_62_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:13 %scale_bank_61_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_61_reload

]]></Node>
<StgValue><ssdm name="scale_bank_61_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:14 %scale_bank_60_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_60_reload

]]></Node>
<StgValue><ssdm name="scale_bank_60_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:15 %scale_bank_59_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_59_reload

]]></Node>
<StgValue><ssdm name="scale_bank_59_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:16 %scale_bank_58_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_58_reload

]]></Node>
<StgValue><ssdm name="scale_bank_58_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:17 %scale_bank_57_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_57_reload

]]></Node>
<StgValue><ssdm name="scale_bank_57_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:18 %scale_bank_56_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_56_reload

]]></Node>
<StgValue><ssdm name="scale_bank_56_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:19 %scale_bank_55_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_55_reload

]]></Node>
<StgValue><ssdm name="scale_bank_55_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:20 %scale_bank_54_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_54_reload

]]></Node>
<StgValue><ssdm name="scale_bank_54_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:21 %scale_bank_53_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_53_reload

]]></Node>
<StgValue><ssdm name="scale_bank_53_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:22 %scale_bank_52_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_52_reload

]]></Node>
<StgValue><ssdm name="scale_bank_52_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:23 %scale_bank_51_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_51_reload

]]></Node>
<StgValue><ssdm name="scale_bank_51_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:24 %scale_bank_50_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_50_reload

]]></Node>
<StgValue><ssdm name="scale_bank_50_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:25 %scale_bank_49_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_49_reload

]]></Node>
<StgValue><ssdm name="scale_bank_49_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:26 %scale_bank_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_48_reload

]]></Node>
<StgValue><ssdm name="scale_bank_48_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:27 %scale_bank_47_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_47_reload

]]></Node>
<StgValue><ssdm name="scale_bank_47_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:28 %scale_bank_46_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_46_reload

]]></Node>
<StgValue><ssdm name="scale_bank_46_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:29 %scale_bank_45_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_45_reload

]]></Node>
<StgValue><ssdm name="scale_bank_45_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:30 %scale_bank_44_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_44_reload

]]></Node>
<StgValue><ssdm name="scale_bank_44_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:31 %scale_bank_43_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_43_reload

]]></Node>
<StgValue><ssdm name="scale_bank_43_reload_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:32 %scale_bank_42_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_42_reload

]]></Node>
<StgValue><ssdm name="scale_bank_42_reload_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:33 %scale_bank_41_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_41_reload

]]></Node>
<StgValue><ssdm name="scale_bank_41_reload_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:34 %scale_bank_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_40_reload

]]></Node>
<StgValue><ssdm name="scale_bank_40_reload_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:35 %scale_bank_39_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_39_reload

]]></Node>
<StgValue><ssdm name="scale_bank_39_reload_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:36 %scale_bank_38_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_38_reload

]]></Node>
<StgValue><ssdm name="scale_bank_38_reload_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:37 %scale_bank_37_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_37_reload

]]></Node>
<StgValue><ssdm name="scale_bank_37_reload_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:38 %scale_bank_36_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_36_reload

]]></Node>
<StgValue><ssdm name="scale_bank_36_reload_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:39 %scale_bank_35_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_35_reload

]]></Node>
<StgValue><ssdm name="scale_bank_35_reload_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:40 %scale_bank_34_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_34_reload

]]></Node>
<StgValue><ssdm name="scale_bank_34_reload_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:41 %scale_bank_33_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_33_reload

]]></Node>
<StgValue><ssdm name="scale_bank_33_reload_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:42 %scale_bank_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_32_reload

]]></Node>
<StgValue><ssdm name="scale_bank_32_reload_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:43 %scale_bank_31_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_31_reload

]]></Node>
<StgValue><ssdm name="scale_bank_31_reload_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:44 %scale_bank_30_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_30_reload

]]></Node>
<StgValue><ssdm name="scale_bank_30_reload_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:45 %scale_bank_29_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_29_reload

]]></Node>
<StgValue><ssdm name="scale_bank_29_reload_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:46 %scale_bank_28_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_28_reload

]]></Node>
<StgValue><ssdm name="scale_bank_28_reload_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:47 %scale_bank_27_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_27_reload

]]></Node>
<StgValue><ssdm name="scale_bank_27_reload_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:48 %scale_bank_26_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_26_reload

]]></Node>
<StgValue><ssdm name="scale_bank_26_reload_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:49 %scale_bank_25_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_25_reload

]]></Node>
<StgValue><ssdm name="scale_bank_25_reload_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:50 %scale_bank_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_24_reload

]]></Node>
<StgValue><ssdm name="scale_bank_24_reload_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:51 %scale_bank_23_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_23_reload

]]></Node>
<StgValue><ssdm name="scale_bank_23_reload_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:52 %scale_bank_22_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_22_reload

]]></Node>
<StgValue><ssdm name="scale_bank_22_reload_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:53 %scale_bank_21_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_21_reload

]]></Node>
<StgValue><ssdm name="scale_bank_21_reload_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:54 %scale_bank_20_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_20_reload

]]></Node>
<StgValue><ssdm name="scale_bank_20_reload_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:55 %scale_bank_19_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_19_reload

]]></Node>
<StgValue><ssdm name="scale_bank_19_reload_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:56 %scale_bank_18_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_18_reload

]]></Node>
<StgValue><ssdm name="scale_bank_18_reload_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:57 %scale_bank_17_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_17_reload

]]></Node>
<StgValue><ssdm name="scale_bank_17_reload_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:58 %scale_bank_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_16_reload

]]></Node>
<StgValue><ssdm name="scale_bank_16_reload_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:59 %scale_bank_15_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_15_reload

]]></Node>
<StgValue><ssdm name="scale_bank_15_reload_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:60 %scale_bank_14_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_14_reload

]]></Node>
<StgValue><ssdm name="scale_bank_14_reload_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:61 %scale_bank_13_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_13_reload

]]></Node>
<StgValue><ssdm name="scale_bank_13_reload_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:62 %scale_bank_12_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_12_reload

]]></Node>
<StgValue><ssdm name="scale_bank_12_reload_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:63 %scale_bank_11_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_11_reload

]]></Node>
<StgValue><ssdm name="scale_bank_11_reload_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:64 %scale_bank_10_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_10_reload

]]></Node>
<StgValue><ssdm name="scale_bank_10_reload_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:65 %scale_bank_9_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_9_reload

]]></Node>
<StgValue><ssdm name="scale_bank_9_reload_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:66 %scale_bank_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_8_reload

]]></Node>
<StgValue><ssdm name="scale_bank_8_reload_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:67 %scale_bank_7_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_7_reload

]]></Node>
<StgValue><ssdm name="scale_bank_7_reload_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:68 %scale_bank_6_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_6_reload

]]></Node>
<StgValue><ssdm name="scale_bank_6_reload_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:69 %scale_bank_5_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_5_reload

]]></Node>
<StgValue><ssdm name="scale_bank_5_reload_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:70 %scale_bank_4_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_4_reload

]]></Node>
<StgValue><ssdm name="scale_bank_4_reload_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:71 %scale_bank_3_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_3_reload

]]></Node>
<StgValue><ssdm name="scale_bank_3_reload_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:72 %scale_bank_2_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_2_reload

]]></Node>
<StgValue><ssdm name="scale_bank_2_reload_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:73 %scale_bank_1_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_1_reload

]]></Node>
<StgValue><ssdm name="scale_bank_1_reload_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:74 %scale_bank_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_reload

]]></Node>
<StgValue><ssdm name="scale_bank_reload_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:75 %store_ln0 = store i12 0, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:76 %store_ln100 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:77 %store_ln101 = store i4 0, i4 %b

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:78 %br_ln0 = br void %VITIS_LOOP_103_11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_103_11:0 %indvar_flatten_load = load i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_103_11:1 %icmp_ln100 = icmp_eq  i12 %indvar_flatten_load, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_103_11:2 %add_ln100_1 = add i12 %indvar_flatten_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln100_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_103_11:3 %br_ln100 = br i1 %icmp_ln100, void %for.inc126, void %for.end128.exitStub

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc126:0 %b_load = load i4 %b

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc126:1 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc126:2 %add_ln100 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc126:5 %icmp_ln101 = icmp_eq  i4 %b_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc126:6 %select_ln100 = select i1 %icmp_ln101, i4 0, i4 %b_load

]]></Node>
<StgValue><ssdm name="select_ln100"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc126:7 %select_ln100_1 = select i1 %icmp_ln101, i9 %add_ln100, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln100_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="9">
<![CDATA[
for.inc126:8 %trunc_ln106 = trunc i9 %select_ln100_1

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
for.inc126:9 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln106, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="4">
<![CDATA[
for.inc126:10 %zext_ln106_8 = zext i4 %select_ln100

]]></Node>
<StgValue><ssdm name="zext_ln106_8"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc126:11 %add_ln106_8 = add i11 %tmp_s, i11 %zext_ln106_8

]]></Node>
<StgValue><ssdm name="add_ln106_8"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="11">
<![CDATA[
for.inc126:12 %zext_ln106_9 = zext i11 %add_ln106_8

]]></Node>
<StgValue><ssdm name="zext_ln106_9"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:13 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:14 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:15 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:16 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:17 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:18 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:19 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:20 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="4">
<![CDATA[
for.inc126:29 %trunc_ln101 = trunc i4 %select_ln100

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="11">
<![CDATA[
for.inc126:31 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.inc126:33 %tmp_39 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_bank_reload_read, i3 1, i24 %scale_bank_1_reload_read, i3 2, i24 %scale_bank_2_reload_read, i3 3, i24 %scale_bank_3_reload_read, i3 4, i24 %scale_bank_4_reload_read, i3 5, i24 %scale_bank_5_reload_read, i3 6, i24 %scale_bank_6_reload_read, i3 7, i24 %scale_bank_7_reload_read, i24 0, i3 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="11">
<![CDATA[
for.inc126:68 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.inc126:70 %tmp_42 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_bank_8_reload_read, i3 1, i24 %scale_bank_9_reload_read, i3 2, i24 %scale_bank_10_reload_read, i3 3, i24 %scale_bank_11_reload_read, i3 4, i24 %scale_bank_12_reload_read, i3 5, i24 %scale_bank_13_reload_read, i3 6, i24 %scale_bank_14_reload_read, i3 7, i24 %scale_bank_15_reload_read, i24 0, i3 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="11">
<![CDATA[
for.inc126:105 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.inc126:107 %tmp_45 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_bank_16_reload_read, i3 1, i24 %scale_bank_17_reload_read, i3 2, i24 %scale_bank_18_reload_read, i3 3, i24 %scale_bank_19_reload_read, i3 4, i24 %scale_bank_20_reload_read, i3 5, i24 %scale_bank_21_reload_read, i3 6, i24 %scale_bank_22_reload_read, i3 7, i24 %scale_bank_23_reload_read, i24 0, i3 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="11">
<![CDATA[
for.inc126:142 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.inc126:144 %tmp_48 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_bank_24_reload_read, i3 1, i24 %scale_bank_25_reload_read, i3 2, i24 %scale_bank_26_reload_read, i3 3, i24 %scale_bank_27_reload_read, i3 4, i24 %scale_bank_28_reload_read, i3 5, i24 %scale_bank_29_reload_read, i3 6, i24 %scale_bank_30_reload_read, i3 7, i24 %scale_bank_31_reload_read, i24 0, i3 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="11">
<![CDATA[
for.inc126:179 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.inc126:181 %tmp_51 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_bank_32_reload_read, i3 1, i24 %scale_bank_33_reload_read, i3 2, i24 %scale_bank_34_reload_read, i3 3, i24 %scale_bank_35_reload_read, i3 4, i24 %scale_bank_36_reload_read, i3 5, i24 %scale_bank_37_reload_read, i3 6, i24 %scale_bank_38_reload_read, i3 7, i24 %scale_bank_39_reload_read, i24 0, i3 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="11">
<![CDATA[
for.inc126:216 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.inc126:218 %tmp_54 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_bank_40_reload_read, i3 1, i24 %scale_bank_41_reload_read, i3 2, i24 %scale_bank_42_reload_read, i3 3, i24 %scale_bank_43_reload_read, i3 4, i24 %scale_bank_44_reload_read, i3 5, i24 %scale_bank_45_reload_read, i3 6, i24 %scale_bank_46_reload_read, i3 7, i24 %scale_bank_47_reload_read, i24 0, i3 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="11">
<![CDATA[
for.inc126:253 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.inc126:255 %tmp_57 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_bank_48_reload_read, i3 1, i24 %scale_bank_49_reload_read, i3 2, i24 %scale_bank_50_reload_read, i3 3, i24 %scale_bank_51_reload_read, i3 4, i24 %scale_bank_52_reload_read, i3 5, i24 %scale_bank_53_reload_read, i3 6, i24 %scale_bank_54_reload_read, i3 7, i24 %scale_bank_55_reload_read, i24 0, i3 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="11">
<![CDATA[
for.inc126:290 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.inc126:292 %tmp_60 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_bank_56_reload_read, i3 1, i24 %scale_bank_57_reload_read, i3 2, i24 %scale_bank_58_reload_read, i3 3, i24 %scale_bank_59_reload_read, i3 4, i24 %scale_bank_60_reload_read, i3 5, i24 %scale_bank_61_reload_read, i3 6, i24 %scale_bank_62_reload_read, i3 7, i24 %scale_bank_63_reload_read, i24 0, i3 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc126:327 %add_ln101 = add i4 %select_ln100, i4 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc126:328 %store_ln100 = store i12 %add_ln100_1, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc126:329 %store_ln100 = store i9 %select_ln100_1, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc126:330 %store_ln101 = store i4 %add_ln101, i4 %b

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="129" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="11">
<![CDATA[
for.inc126:31 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:32 %sext_ln106 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:34 %sext_ln106_1 = sext i24 %tmp_39

]]></Node>
<StgValue><ssdm name="sext_ln106_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:35 %mul_ln106 = mul i48 %sext_ln106_1, i48 %sext_ln106

]]></Node>
<StgValue><ssdm name="mul_ln106"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:36 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106, i32 47

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:37 %trunc_ln3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:38 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106, i32 15

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:39 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106, i32 39

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:40 %zext_ln106 = zext i1 %tmp_73

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:41 %add_ln106 = add i24 %trunc_ln3, i24 %zext_ln106

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:42 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106, i32 23

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:43 %xor_ln106 = xor i1 %tmp_75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:44 %and_ln106 = and i1 %tmp_74, i1 %xor_ln106

]]></Node>
<StgValue><ssdm name="and_ln106"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:45 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106, i32 40

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:46 %tmp_40 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106, i32 41

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:47 %icmp_ln106 = icmp_eq  i7 %tmp_40, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:48 %tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106, i32 40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:49 %icmp_ln106_1 = icmp_eq  i8 %tmp_41, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:50 %icmp_ln106_2 = icmp_eq  i8 %tmp_41, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_2"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:51 %select_ln106 = select i1 %and_ln106, i1 %icmp_ln106_1, i1 %icmp_ln106_2

]]></Node>
<StgValue><ssdm name="select_ln106"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:52 %xor_ln106_1 = xor i1 %tmp_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_1"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:53 %and_ln106_1 = and i1 %icmp_ln106, i1 %xor_ln106_1

]]></Node>
<StgValue><ssdm name="and_ln106_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:54 %select_ln106_1 = select i1 %and_ln106, i1 %and_ln106_1, i1 %icmp_ln106_1

]]></Node>
<StgValue><ssdm name="select_ln106_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:55 %and_ln106_2 = and i1 %and_ln106, i1 %icmp_ln106_1

]]></Node>
<StgValue><ssdm name="and_ln106_2"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:56 %xor_ln106_2 = xor i1 %select_ln106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_2"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:57 %or_ln106 = or i1 %tmp_75, i1 %xor_ln106_2

]]></Node>
<StgValue><ssdm name="or_ln106"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:58 %xor_ln106_3 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_3"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:59 %and_ln106_3 = and i1 %or_ln106, i1 %xor_ln106_3

]]></Node>
<StgValue><ssdm name="and_ln106_3"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:60 %and_ln106_4 = and i1 %tmp_75, i1 %select_ln106_1

]]></Node>
<StgValue><ssdm name="and_ln106_4"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:61 %or_ln106_16 = or i1 %and_ln106_2, i1 %and_ln106_4

]]></Node>
<StgValue><ssdm name="or_ln106_16"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:62 %xor_ln106_4 = xor i1 %or_ln106_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_4"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:63 %and_ln106_5 = and i1 %tmp, i1 %xor_ln106_4

]]></Node>
<StgValue><ssdm name="and_ln106_5"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:64 %select_ln106_2 = select i1 %and_ln106_3, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_2"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:65 %or_ln106_1 = or i1 %and_ln106_3, i1 %and_ln106_5

]]></Node>
<StgValue><ssdm name="or_ln106_1"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:66 %select_ln106_3 = select i1 %or_ln106_1, i24 %select_ln106_2, i24 %add_ln106

]]></Node>
<StgValue><ssdm name="select_ln106_3"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="11">
<![CDATA[
for.inc126:68 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:69 %sext_ln106_2 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load

]]></Node>
<StgValue><ssdm name="sext_ln106_2"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:71 %sext_ln106_3 = sext i24 %tmp_42

]]></Node>
<StgValue><ssdm name="sext_ln106_3"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:72 %mul_ln106_1 = mul i48 %sext_ln106_3, i48 %sext_ln106_2

]]></Node>
<StgValue><ssdm name="mul_ln106_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:73 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_1, i32 47

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:74 %trunc_ln106_1 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_1, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_1"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:75 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:76 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_1, i32 39

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:77 %zext_ln106_1 = zext i1 %tmp_81

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:78 %add_ln106_1 = add i24 %trunc_ln106_1, i24 %zext_ln106_1

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:79 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:80 %xor_ln106_5 = xor i1 %tmp_83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_5"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:81 %and_ln106_6 = and i1 %tmp_82, i1 %xor_ln106_5

]]></Node>
<StgValue><ssdm name="and_ln106_6"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:82 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_1, i32 40

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:83 %tmp_43 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_1, i32 41

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:84 %icmp_ln106_3 = icmp_eq  i7 %tmp_43, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_3"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:85 %tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_1, i32 40

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:86 %icmp_ln106_4 = icmp_eq  i8 %tmp_44, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_4"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:87 %icmp_ln106_5 = icmp_eq  i8 %tmp_44, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_5"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:88 %select_ln106_4 = select i1 %and_ln106_6, i1 %icmp_ln106_4, i1 %icmp_ln106_5

]]></Node>
<StgValue><ssdm name="select_ln106_4"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:89 %xor_ln106_6 = xor i1 %tmp_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_6"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:90 %and_ln106_7 = and i1 %icmp_ln106_3, i1 %xor_ln106_6

]]></Node>
<StgValue><ssdm name="and_ln106_7"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:91 %select_ln106_5 = select i1 %and_ln106_6, i1 %and_ln106_7, i1 %icmp_ln106_4

]]></Node>
<StgValue><ssdm name="select_ln106_5"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:92 %and_ln106_8 = and i1 %and_ln106_6, i1 %icmp_ln106_4

]]></Node>
<StgValue><ssdm name="and_ln106_8"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:93 %xor_ln106_7 = xor i1 %select_ln106_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_7"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:94 %or_ln106_2 = or i1 %tmp_83, i1 %xor_ln106_7

]]></Node>
<StgValue><ssdm name="or_ln106_2"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:95 %xor_ln106_8 = xor i1 %tmp_77, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_8"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:96 %and_ln106_9 = and i1 %or_ln106_2, i1 %xor_ln106_8

]]></Node>
<StgValue><ssdm name="and_ln106_9"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:97 %and_ln106_10 = and i1 %tmp_83, i1 %select_ln106_5

]]></Node>
<StgValue><ssdm name="and_ln106_10"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:98 %or_ln106_17 = or i1 %and_ln106_8, i1 %and_ln106_10

]]></Node>
<StgValue><ssdm name="or_ln106_17"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:99 %xor_ln106_9 = xor i1 %or_ln106_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_9"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:100 %and_ln106_11 = and i1 %tmp_77, i1 %xor_ln106_9

]]></Node>
<StgValue><ssdm name="and_ln106_11"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:101 %select_ln106_6 = select i1 %and_ln106_9, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_6"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:102 %or_ln106_3 = or i1 %and_ln106_9, i1 %and_ln106_11

]]></Node>
<StgValue><ssdm name="or_ln106_3"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:103 %select_ln106_7 = select i1 %or_ln106_3, i24 %select_ln106_6, i24 %add_ln106_1

]]></Node>
<StgValue><ssdm name="select_ln106_7"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="11">
<![CDATA[
for.inc126:105 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:106 %sext_ln106_4 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load

]]></Node>
<StgValue><ssdm name="sext_ln106_4"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:108 %sext_ln106_5 = sext i24 %tmp_45

]]></Node>
<StgValue><ssdm name="sext_ln106_5"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:109 %mul_ln106_2 = mul i48 %sext_ln106_5, i48 %sext_ln106_4

]]></Node>
<StgValue><ssdm name="mul_ln106_2"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:110 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_2, i32 47

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:111 %trunc_ln106_2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_2, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_2"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:112 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:113 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_2, i32 39

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:114 %zext_ln106_2 = zext i1 %tmp_89

]]></Node>
<StgValue><ssdm name="zext_ln106_2"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:115 %add_ln106_2 = add i24 %trunc_ln106_2, i24 %zext_ln106_2

]]></Node>
<StgValue><ssdm name="add_ln106_2"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:116 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:117 %xor_ln106_10 = xor i1 %tmp_91, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_10"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:118 %and_ln106_12 = and i1 %tmp_90, i1 %xor_ln106_10

]]></Node>
<StgValue><ssdm name="and_ln106_12"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:119 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_2, i32 40

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:120 %tmp_46 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_2, i32 41

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:121 %icmp_ln106_6 = icmp_eq  i7 %tmp_46, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_6"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:122 %tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_2, i32 40

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:123 %icmp_ln106_7 = icmp_eq  i8 %tmp_47, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_7"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:124 %icmp_ln106_8 = icmp_eq  i8 %tmp_47, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_8"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:125 %select_ln106_8 = select i1 %and_ln106_12, i1 %icmp_ln106_7, i1 %icmp_ln106_8

]]></Node>
<StgValue><ssdm name="select_ln106_8"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:126 %xor_ln106_11 = xor i1 %tmp_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_11"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:127 %and_ln106_13 = and i1 %icmp_ln106_6, i1 %xor_ln106_11

]]></Node>
<StgValue><ssdm name="and_ln106_13"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:128 %select_ln106_9 = select i1 %and_ln106_12, i1 %and_ln106_13, i1 %icmp_ln106_7

]]></Node>
<StgValue><ssdm name="select_ln106_9"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:129 %and_ln106_14 = and i1 %and_ln106_12, i1 %icmp_ln106_7

]]></Node>
<StgValue><ssdm name="and_ln106_14"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:130 %xor_ln106_12 = xor i1 %select_ln106_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_12"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:131 %or_ln106_4 = or i1 %tmp_91, i1 %xor_ln106_12

]]></Node>
<StgValue><ssdm name="or_ln106_4"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:132 %xor_ln106_13 = xor i1 %tmp_85, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_13"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:133 %and_ln106_15 = and i1 %or_ln106_4, i1 %xor_ln106_13

]]></Node>
<StgValue><ssdm name="and_ln106_15"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:134 %and_ln106_16 = and i1 %tmp_91, i1 %select_ln106_9

]]></Node>
<StgValue><ssdm name="and_ln106_16"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:135 %or_ln106_18 = or i1 %and_ln106_14, i1 %and_ln106_16

]]></Node>
<StgValue><ssdm name="or_ln106_18"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:136 %xor_ln106_14 = xor i1 %or_ln106_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_14"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:137 %and_ln106_17 = and i1 %tmp_85, i1 %xor_ln106_14

]]></Node>
<StgValue><ssdm name="and_ln106_17"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:138 %select_ln106_10 = select i1 %and_ln106_15, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_10"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:139 %or_ln106_5 = or i1 %and_ln106_15, i1 %and_ln106_17

]]></Node>
<StgValue><ssdm name="or_ln106_5"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:140 %select_ln106_11 = select i1 %or_ln106_5, i24 %select_ln106_10, i24 %add_ln106_2

]]></Node>
<StgValue><ssdm name="select_ln106_11"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="11">
<![CDATA[
for.inc126:142 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:143 %sext_ln106_6 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load

]]></Node>
<StgValue><ssdm name="sext_ln106_6"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:145 %sext_ln106_7 = sext i24 %tmp_48

]]></Node>
<StgValue><ssdm name="sext_ln106_7"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:146 %mul_ln106_3 = mul i48 %sext_ln106_7, i48 %sext_ln106_6

]]></Node>
<StgValue><ssdm name="mul_ln106_3"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:147 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_3, i32 47

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:148 %trunc_ln106_3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_3, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_3"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:149 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:150 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_3, i32 39

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:151 %zext_ln106_3 = zext i1 %tmp_97

]]></Node>
<StgValue><ssdm name="zext_ln106_3"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:152 %add_ln106_3 = add i24 %trunc_ln106_3, i24 %zext_ln106_3

]]></Node>
<StgValue><ssdm name="add_ln106_3"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:153 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_3, i32 23

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:154 %xor_ln106_15 = xor i1 %tmp_99, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_15"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:155 %and_ln106_18 = and i1 %tmp_98, i1 %xor_ln106_15

]]></Node>
<StgValue><ssdm name="and_ln106_18"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:156 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_3, i32 40

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:157 %tmp_49 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_3, i32 41

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:158 %icmp_ln106_9 = icmp_eq  i7 %tmp_49, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_9"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:159 %tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_3, i32 40

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:160 %icmp_ln106_10 = icmp_eq  i8 %tmp_50, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_10"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:161 %icmp_ln106_11 = icmp_eq  i8 %tmp_50, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_11"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:162 %select_ln106_12 = select i1 %and_ln106_18, i1 %icmp_ln106_10, i1 %icmp_ln106_11

]]></Node>
<StgValue><ssdm name="select_ln106_12"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:163 %xor_ln106_16 = xor i1 %tmp_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_16"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:164 %and_ln106_19 = and i1 %icmp_ln106_9, i1 %xor_ln106_16

]]></Node>
<StgValue><ssdm name="and_ln106_19"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:165 %select_ln106_13 = select i1 %and_ln106_18, i1 %and_ln106_19, i1 %icmp_ln106_10

]]></Node>
<StgValue><ssdm name="select_ln106_13"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:166 %and_ln106_20 = and i1 %and_ln106_18, i1 %icmp_ln106_10

]]></Node>
<StgValue><ssdm name="and_ln106_20"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:167 %xor_ln106_17 = xor i1 %select_ln106_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_17"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:168 %or_ln106_6 = or i1 %tmp_99, i1 %xor_ln106_17

]]></Node>
<StgValue><ssdm name="or_ln106_6"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:169 %xor_ln106_18 = xor i1 %tmp_93, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_18"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:170 %and_ln106_21 = and i1 %or_ln106_6, i1 %xor_ln106_18

]]></Node>
<StgValue><ssdm name="and_ln106_21"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:171 %and_ln106_22 = and i1 %tmp_99, i1 %select_ln106_13

]]></Node>
<StgValue><ssdm name="and_ln106_22"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:172 %or_ln106_19 = or i1 %and_ln106_20, i1 %and_ln106_22

]]></Node>
<StgValue><ssdm name="or_ln106_19"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:173 %xor_ln106_19 = xor i1 %or_ln106_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_19"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:174 %and_ln106_23 = and i1 %tmp_93, i1 %xor_ln106_19

]]></Node>
<StgValue><ssdm name="and_ln106_23"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:175 %select_ln106_14 = select i1 %and_ln106_21, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_14"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:176 %or_ln106_7 = or i1 %and_ln106_21, i1 %and_ln106_23

]]></Node>
<StgValue><ssdm name="or_ln106_7"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:177 %select_ln106_15 = select i1 %or_ln106_7, i24 %select_ln106_14, i24 %add_ln106_3

]]></Node>
<StgValue><ssdm name="select_ln106_15"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="11">
<![CDATA[
for.inc126:179 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:180 %sext_ln106_8 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load

]]></Node>
<StgValue><ssdm name="sext_ln106_8"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:182 %sext_ln106_9 = sext i24 %tmp_51

]]></Node>
<StgValue><ssdm name="sext_ln106_9"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:183 %mul_ln106_4 = mul i48 %sext_ln106_9, i48 %sext_ln106_8

]]></Node>
<StgValue><ssdm name="mul_ln106_4"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:184 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_4, i32 47

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:185 %trunc_ln106_4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_4, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_4"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:186 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:187 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_4, i32 39

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:188 %zext_ln106_4 = zext i1 %tmp_104

]]></Node>
<StgValue><ssdm name="zext_ln106_4"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:189 %add_ln106_4 = add i24 %trunc_ln106_4, i24 %zext_ln106_4

]]></Node>
<StgValue><ssdm name="add_ln106_4"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:190 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_4, i32 23

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:191 %xor_ln106_20 = xor i1 %tmp_106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_20"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:192 %and_ln106_24 = and i1 %tmp_105, i1 %xor_ln106_20

]]></Node>
<StgValue><ssdm name="and_ln106_24"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:193 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_4, i32 40

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:194 %tmp_52 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_4, i32 41

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:195 %icmp_ln106_12 = icmp_eq  i7 %tmp_52, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_12"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:196 %tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_4, i32 40

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:197 %icmp_ln106_13 = icmp_eq  i8 %tmp_53, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_13"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:198 %icmp_ln106_14 = icmp_eq  i8 %tmp_53, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_14"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:199 %select_ln106_16 = select i1 %and_ln106_24, i1 %icmp_ln106_13, i1 %icmp_ln106_14

]]></Node>
<StgValue><ssdm name="select_ln106_16"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:200 %xor_ln106_21 = xor i1 %tmp_107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_21"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:201 %and_ln106_25 = and i1 %icmp_ln106_12, i1 %xor_ln106_21

]]></Node>
<StgValue><ssdm name="and_ln106_25"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:202 %select_ln106_17 = select i1 %and_ln106_24, i1 %and_ln106_25, i1 %icmp_ln106_13

]]></Node>
<StgValue><ssdm name="select_ln106_17"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:203 %and_ln106_26 = and i1 %and_ln106_24, i1 %icmp_ln106_13

]]></Node>
<StgValue><ssdm name="and_ln106_26"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:204 %xor_ln106_22 = xor i1 %select_ln106_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_22"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:205 %or_ln106_8 = or i1 %tmp_106, i1 %xor_ln106_22

]]></Node>
<StgValue><ssdm name="or_ln106_8"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:206 %xor_ln106_23 = xor i1 %tmp_101, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_23"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:207 %and_ln106_27 = and i1 %or_ln106_8, i1 %xor_ln106_23

]]></Node>
<StgValue><ssdm name="and_ln106_27"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:208 %and_ln106_28 = and i1 %tmp_106, i1 %select_ln106_17

]]></Node>
<StgValue><ssdm name="and_ln106_28"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:209 %or_ln106_20 = or i1 %and_ln106_26, i1 %and_ln106_28

]]></Node>
<StgValue><ssdm name="or_ln106_20"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:210 %xor_ln106_24 = xor i1 %or_ln106_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_24"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:211 %and_ln106_29 = and i1 %tmp_101, i1 %xor_ln106_24

]]></Node>
<StgValue><ssdm name="and_ln106_29"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:212 %select_ln106_18 = select i1 %and_ln106_27, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_18"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:213 %or_ln106_9 = or i1 %and_ln106_27, i1 %and_ln106_29

]]></Node>
<StgValue><ssdm name="or_ln106_9"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:214 %select_ln106_19 = select i1 %or_ln106_9, i24 %select_ln106_18, i24 %add_ln106_4

]]></Node>
<StgValue><ssdm name="select_ln106_19"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="11">
<![CDATA[
for.inc126:216 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:217 %sext_ln106_10 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load

]]></Node>
<StgValue><ssdm name="sext_ln106_10"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:219 %sext_ln106_11 = sext i24 %tmp_54

]]></Node>
<StgValue><ssdm name="sext_ln106_11"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:220 %mul_ln106_5 = mul i48 %sext_ln106_11, i48 %sext_ln106_10

]]></Node>
<StgValue><ssdm name="mul_ln106_5"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:221 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_5, i32 47

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:222 %trunc_ln106_5 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_5, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_5"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:223 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:224 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_5, i32 39

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:225 %zext_ln106_5 = zext i1 %tmp_109

]]></Node>
<StgValue><ssdm name="zext_ln106_5"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:226 %add_ln106_5 = add i24 %trunc_ln106_5, i24 %zext_ln106_5

]]></Node>
<StgValue><ssdm name="add_ln106_5"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:227 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_5, i32 23

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:228 %xor_ln106_25 = xor i1 %tmp_111, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_25"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:229 %and_ln106_30 = and i1 %tmp_110, i1 %xor_ln106_25

]]></Node>
<StgValue><ssdm name="and_ln106_30"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:230 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_5, i32 40

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:231 %tmp_55 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_5, i32 41

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:232 %icmp_ln106_15 = icmp_eq  i7 %tmp_55, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_15"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:233 %tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_5, i32 40

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:234 %icmp_ln106_16 = icmp_eq  i8 %tmp_56, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_16"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:235 %icmp_ln106_17 = icmp_eq  i8 %tmp_56, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_17"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:236 %select_ln106_20 = select i1 %and_ln106_30, i1 %icmp_ln106_16, i1 %icmp_ln106_17

]]></Node>
<StgValue><ssdm name="select_ln106_20"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:237 %xor_ln106_26 = xor i1 %tmp_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_26"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:238 %and_ln106_31 = and i1 %icmp_ln106_15, i1 %xor_ln106_26

]]></Node>
<StgValue><ssdm name="and_ln106_31"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:239 %select_ln106_21 = select i1 %and_ln106_30, i1 %and_ln106_31, i1 %icmp_ln106_16

]]></Node>
<StgValue><ssdm name="select_ln106_21"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:240 %and_ln106_32 = and i1 %and_ln106_30, i1 %icmp_ln106_16

]]></Node>
<StgValue><ssdm name="and_ln106_32"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:241 %xor_ln106_27 = xor i1 %select_ln106_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_27"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:242 %or_ln106_10 = or i1 %tmp_111, i1 %xor_ln106_27

]]></Node>
<StgValue><ssdm name="or_ln106_10"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:243 %xor_ln106_28 = xor i1 %tmp_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_28"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:244 %and_ln106_33 = and i1 %or_ln106_10, i1 %xor_ln106_28

]]></Node>
<StgValue><ssdm name="and_ln106_33"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:245 %and_ln106_34 = and i1 %tmp_111, i1 %select_ln106_21

]]></Node>
<StgValue><ssdm name="and_ln106_34"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:246 %or_ln106_21 = or i1 %and_ln106_32, i1 %and_ln106_34

]]></Node>
<StgValue><ssdm name="or_ln106_21"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:247 %xor_ln106_29 = xor i1 %or_ln106_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_29"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:248 %and_ln106_35 = and i1 %tmp_108, i1 %xor_ln106_29

]]></Node>
<StgValue><ssdm name="and_ln106_35"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:249 %select_ln106_22 = select i1 %and_ln106_33, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_22"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:250 %or_ln106_11 = or i1 %and_ln106_33, i1 %and_ln106_35

]]></Node>
<StgValue><ssdm name="or_ln106_11"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:251 %select_ln106_23 = select i1 %or_ln106_11, i24 %select_ln106_22, i24 %add_ln106_5

]]></Node>
<StgValue><ssdm name="select_ln106_23"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="11">
<![CDATA[
for.inc126:253 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:254 %sext_ln106_12 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load

]]></Node>
<StgValue><ssdm name="sext_ln106_12"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:256 %sext_ln106_13 = sext i24 %tmp_57

]]></Node>
<StgValue><ssdm name="sext_ln106_13"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:257 %mul_ln106_6 = mul i48 %sext_ln106_13, i48 %sext_ln106_12

]]></Node>
<StgValue><ssdm name="mul_ln106_6"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:258 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_6, i32 47

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:259 %trunc_ln106_6 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_6, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_6"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:260 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:261 %tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_6, i32 39

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:262 %zext_ln106_6 = zext i1 %tmp_114

]]></Node>
<StgValue><ssdm name="zext_ln106_6"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:263 %add_ln106_6 = add i24 %trunc_ln106_6, i24 %zext_ln106_6

]]></Node>
<StgValue><ssdm name="add_ln106_6"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:264 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_6, i32 23

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:265 %xor_ln106_30 = xor i1 %tmp_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_30"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:266 %and_ln106_36 = and i1 %tmp_115, i1 %xor_ln106_30

]]></Node>
<StgValue><ssdm name="and_ln106_36"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:267 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_6, i32 40

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:268 %tmp_58 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_6, i32 41

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:269 %icmp_ln106_18 = icmp_eq  i7 %tmp_58, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_18"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:270 %tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_6, i32 40

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:271 %icmp_ln106_19 = icmp_eq  i8 %tmp_59, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_19"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:272 %icmp_ln106_20 = icmp_eq  i8 %tmp_59, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_20"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:273 %select_ln106_24 = select i1 %and_ln106_36, i1 %icmp_ln106_19, i1 %icmp_ln106_20

]]></Node>
<StgValue><ssdm name="select_ln106_24"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:274 %xor_ln106_31 = xor i1 %tmp_117, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_31"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:275 %and_ln106_37 = and i1 %icmp_ln106_18, i1 %xor_ln106_31

]]></Node>
<StgValue><ssdm name="and_ln106_37"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:276 %select_ln106_25 = select i1 %and_ln106_36, i1 %and_ln106_37, i1 %icmp_ln106_19

]]></Node>
<StgValue><ssdm name="select_ln106_25"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:277 %and_ln106_38 = and i1 %and_ln106_36, i1 %icmp_ln106_19

]]></Node>
<StgValue><ssdm name="and_ln106_38"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:278 %xor_ln106_32 = xor i1 %select_ln106_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_32"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:279 %or_ln106_12 = or i1 %tmp_116, i1 %xor_ln106_32

]]></Node>
<StgValue><ssdm name="or_ln106_12"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:280 %xor_ln106_33 = xor i1 %tmp_113, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_33"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:281 %and_ln106_39 = and i1 %or_ln106_12, i1 %xor_ln106_33

]]></Node>
<StgValue><ssdm name="and_ln106_39"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:282 %and_ln106_40 = and i1 %tmp_116, i1 %select_ln106_25

]]></Node>
<StgValue><ssdm name="and_ln106_40"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:283 %or_ln106_22 = or i1 %and_ln106_38, i1 %and_ln106_40

]]></Node>
<StgValue><ssdm name="or_ln106_22"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:284 %xor_ln106_34 = xor i1 %or_ln106_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_34"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:285 %and_ln106_41 = and i1 %tmp_113, i1 %xor_ln106_34

]]></Node>
<StgValue><ssdm name="and_ln106_41"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:286 %select_ln106_26 = select i1 %and_ln106_39, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_26"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:287 %or_ln106_13 = or i1 %and_ln106_39, i1 %and_ln106_41

]]></Node>
<StgValue><ssdm name="or_ln106_13"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:288 %select_ln106_27 = select i1 %or_ln106_13, i24 %select_ln106_26, i24 %add_ln106_6

]]></Node>
<StgValue><ssdm name="select_ln106_27"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="11">
<![CDATA[
for.inc126:290 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:291 %sext_ln106_14 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load

]]></Node>
<StgValue><ssdm name="sext_ln106_14"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:293 %sext_ln106_15 = sext i24 %tmp_60

]]></Node>
<StgValue><ssdm name="sext_ln106_15"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:294 %mul_ln106_7 = mul i48 %sext_ln106_15, i48 %sext_ln106_14

]]></Node>
<StgValue><ssdm name="mul_ln106_7"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:295 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_7, i32 47

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:296 %trunc_ln106_7 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_7, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_7"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:297 %tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:298 %tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_7, i32 39

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:299 %zext_ln106_7 = zext i1 %tmp_119

]]></Node>
<StgValue><ssdm name="zext_ln106_7"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:300 %add_ln106_7 = add i24 %trunc_ln106_7, i24 %zext_ln106_7

]]></Node>
<StgValue><ssdm name="add_ln106_7"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:301 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:302 %xor_ln106_35 = xor i1 %tmp_121, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_35"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:303 %and_ln106_42 = and i1 %tmp_120, i1 %xor_ln106_35

]]></Node>
<StgValue><ssdm name="and_ln106_42"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:304 %tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_7, i32 40

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:305 %tmp_61 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_7, i32 41

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:306 %icmp_ln106_21 = icmp_eq  i7 %tmp_61, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_21"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:307 %tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_7, i32 40

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:308 %icmp_ln106_22 = icmp_eq  i8 %tmp_62, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_22"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:309 %icmp_ln106_23 = icmp_eq  i8 %tmp_62, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_23"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:310 %select_ln106_28 = select i1 %and_ln106_42, i1 %icmp_ln106_22, i1 %icmp_ln106_23

]]></Node>
<StgValue><ssdm name="select_ln106_28"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:311 %xor_ln106_36 = xor i1 %tmp_122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_36"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:312 %and_ln106_43 = and i1 %icmp_ln106_21, i1 %xor_ln106_36

]]></Node>
<StgValue><ssdm name="and_ln106_43"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:313 %select_ln106_29 = select i1 %and_ln106_42, i1 %and_ln106_43, i1 %icmp_ln106_22

]]></Node>
<StgValue><ssdm name="select_ln106_29"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:314 %and_ln106_44 = and i1 %and_ln106_42, i1 %icmp_ln106_22

]]></Node>
<StgValue><ssdm name="and_ln106_44"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:315 %xor_ln106_37 = xor i1 %select_ln106_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_37"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:316 %or_ln106_14 = or i1 %tmp_121, i1 %xor_ln106_37

]]></Node>
<StgValue><ssdm name="or_ln106_14"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:317 %xor_ln106_38 = xor i1 %tmp_118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_38"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:318 %and_ln106_45 = and i1 %or_ln106_14, i1 %xor_ln106_38

]]></Node>
<StgValue><ssdm name="and_ln106_45"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:319 %and_ln106_46 = and i1 %tmp_121, i1 %select_ln106_29

]]></Node>
<StgValue><ssdm name="and_ln106_46"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:320 %or_ln106_23 = or i1 %and_ln106_44, i1 %and_ln106_46

]]></Node>
<StgValue><ssdm name="or_ln106_23"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:321 %xor_ln106_39 = xor i1 %or_ln106_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_39"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:322 %and_ln106_47 = and i1 %tmp_118, i1 %xor_ln106_39

]]></Node>
<StgValue><ssdm name="and_ln106_47"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:323 %select_ln106_30 = select i1 %and_ln106_45, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_30"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:324 %or_ln106_15 = or i1 %and_ln106_45, i1 %and_ln106_47

]]></Node>
<StgValue><ssdm name="or_ln106_15"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:325 %select_ln106_31 = select i1 %or_ln106_15, i24 %select_ln106_30, i24 %add_ln106_7

]]></Node>
<StgValue><ssdm name="select_ln106_31"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0">
<![CDATA[
for.end128.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc126:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_100_9_VITIS_LOOP_101_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc126:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:21 %C_0_addr = getelementptr i24 %C_0, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="C_0_addr"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:22 %C_1_addr = getelementptr i24 %C_1, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="C_1_addr"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:23 %C_2_addr = getelementptr i24 %C_2, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="C_2_addr"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:24 %C_3_addr = getelementptr i24 %C_3, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="C_3_addr"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:25 %C_4_addr = getelementptr i24 %C_4, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="C_4_addr"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:26 %C_5_addr = getelementptr i24 %C_5, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="C_5_addr"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:27 %C_6_addr = getelementptr i24 %C_6, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="C_6_addr"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:28 %C_7_addr = getelementptr i24 %C_7, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="C_7_addr"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc126:30 %specpipeline_ln102 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln102"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
for.inc126:67 %store_ln106 = store i24 %select_ln106_3, i11 %C_0_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
for.inc126:104 %store_ln106 = store i24 %select_ln106_7, i11 %C_1_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
for.inc126:141 %store_ln106 = store i24 %select_ln106_11, i11 %C_2_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
for.inc126:178 %store_ln106 = store i24 %select_ln106_15, i11 %C_3_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
for.inc126:215 %store_ln106 = store i24 %select_ln106_19, i11 %C_4_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
for.inc126:252 %store_ln106 = store i24 %select_ln106_23, i11 %C_5_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
for.inc126:289 %store_ln106 = store i24 %select_ln106_27, i11 %C_6_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
for.inc126:326 %store_ln106 = store i24 %select_ln106_31, i11 %C_7_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
for.inc126:331 %br_ln101 = br void %VITIS_LOOP_103_11

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
