<profile>

<section name = "Vitis HLS Report for 'fully_connected_7'" level="0">
<item name = "Date">Tue Nov 26 16:15:58 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">lenet_proj</item>
<item name = "Solution">lenet_predict (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvf1517-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2791, 2791, 27.910 us, 27.910 us, 2791, 2791, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fully_connected_7_Pipeline_VITIS_LOOP_58_2_fu_92">fully_connected_7_Pipeline_VITIS_LOOP_58_2, 267, 267, 2.670 us, 2.670 us, 267, 267, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_56_1">2790, 2790, 279, -, -, 10, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 111, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 450, 450, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 256, -</column>
<column name="Register">-, -, 295, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_fully_connected_7_Pipeline_VITIS_LOOP_58_2_fu_92">fully_connected_7_Pipeline_VITIS_LOOP_58_2, 0, 0, 450, 450, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln56_1_fu_146_p2">+, 0, 0, 17, 10, 7</column>
<column name="add_ln56_fu_158_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln57_fu_168_p2">+, 0, 0, 70, 63, 63</column>
<column name="icmp_ln56_fu_152_p2">icmp, 0, 0, 12, 4, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 14, 1, 14</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_250_ce">9, 2, 1, 2</column>
<column name="grp_fu_254_ce">9, 2, 1, 2</column>
<column name="i_fu_64">9, 2, 4, 8</column>
<column name="m_axi_gmem_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem_ARBURST">9, 2, 2, 4</column>
<column name="m_axi_gmem_ARCACHE">9, 2, 4, 8</column>
<column name="m_axi_gmem_ARID">9, 2, 1, 2</column>
<column name="m_axi_gmem_ARLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem_ARLOCK">9, 2, 2, 4</column>
<column name="m_axi_gmem_ARPROT">9, 2, 3, 6</column>
<column name="m_axi_gmem_ARQOS">9, 2, 4, 8</column>
<column name="m_axi_gmem_ARREGION">9, 2, 4, 8</column>
<column name="m_axi_gmem_ARSIZE">9, 2, 3, 6</column>
<column name="m_axi_gmem_ARUSER">9, 2, 1, 2</column>
<column name="m_axi_gmem_ARVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem_RREADY">14, 3, 1, 3</column>
<column name="phi_mul_fu_60">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="gmem_addr_read_reg_240">32, 0, 32, 0</column>
<column name="gmem_addr_reg_234">64, 0, 64, 0</column>
<column name="grp_fully_connected_7_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start_reg">1, 0, 1, 0</column>
<column name="i_10_reg_226">4, 0, 4, 0</column>
<column name="i_fu_64">4, 0, 4, 0</column>
<column name="phi_mul_fu_60">10, 0, 10, 0</column>
<column name="phi_mul_load_reg_221">10, 0, 10, 0</column>
<column name="sext_ln56_reg_216">63, 0, 63, 0</column>
<column name="sum_reg_245">32, 0, 32, 0</column>
<column name="trunc_ln_reg_211">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fully_connected.7, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fully_connected.7, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fully_connected.7, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fully_connected.7, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fully_connected.7, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fully_connected.7, return value</column>
<column name="grp_fu_405_p_din0">out, 32, ap_ctrl_hs, fully_connected.7, return value</column>
<column name="grp_fu_405_p_din1">out, 32, ap_ctrl_hs, fully_connected.7, return value</column>
<column name="grp_fu_405_p_opcode">out, 1, ap_ctrl_hs, fully_connected.7, return value</column>
<column name="grp_fu_405_p_dout0">in, 32, ap_ctrl_hs, fully_connected.7, return value</column>
<column name="grp_fu_405_p_ce">out, 1, ap_ctrl_hs, fully_connected.7, return value</column>
<column name="grp_fu_409_p_din0">out, 32, ap_ctrl_hs, fully_connected.7, return value</column>
<column name="grp_fu_409_p_din1">out, 32, ap_ctrl_hs, fully_connected.7, return value</column>
<column name="grp_fu_409_p_dout0">in, 32, ap_ctrl_hs, fully_connected.7, return value</column>
<column name="grp_fu_409_p_ce">out, 1, ap_ctrl_hs, fully_connected.7, return value</column>
<column name="input_r_address0">out, 7, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 32, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 4, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 32, ap_memory, output_r, array</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="weights">in, 64, ap_none, weights, scalar</column>
<column name="bias">in, 64, ap_none, bias, scalar</column>
</table>
</item>
</section>
</profile>
