<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_n_out_primitive.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="k">module</span> <span class="n">n_out_primitive</span><span class="p">();</span>
<a name="l-2"></a>
<a name="l-3"></a><span class="k">wire</span> <span class="n">out</span><span class="p">,</span><span class="n">out_0</span><span class="p">,</span><span class="n">out_1</span><span class="p">,</span><span class="n">out_2</span><span class="p">,</span><span class="n">out_3</span><span class="p">,</span><span class="n">out_a</span><span class="p">,</span><span class="n">out_b</span><span class="p">,</span><span class="n">out_c</span><span class="p">;</span>
<a name="l-4"></a><span class="k">wire</span> <span class="n">in</span><span class="p">;</span>
<a name="l-5"></a>
<a name="l-6"></a><span class="c1">// one output Buffer gate</span>
<a name="l-7"></a><span class="k">buf</span> <span class="n">u_buf0</span> <span class="p">(</span><span class="n">out</span><span class="p">,</span><span class="n">in</span><span class="p">);</span>
<a name="l-8"></a><span class="c1">// four output Buffer gate </span>
<a name="l-9"></a><span class="k">buf</span> <span class="n">u_buf1</span> <span class="p">(</span><span class="n">out_0</span><span class="p">,</span> <span class="n">out_1</span><span class="p">,</span> <span class="n">out_2</span><span class="p">,</span> <span class="n">out_3</span><span class="p">,</span> <span class="n">in</span><span class="p">);</span>
<a name="l-10"></a><span class="c1">// three output Invertor gate </span>
<a name="l-11"></a><span class="k">not</span> <span class="n">u_not0</span> <span class="p">(</span><span class="n">out_a</span><span class="p">,</span> <span class="n">out_b</span><span class="p">,</span> <span class="n">out_c</span><span class="p">,</span> <span class="n">in</span><span class="p">);</span>
<a name="l-12"></a> 
<a name="l-13"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>