$date
  Sun Jan 11 12:02:51 2026
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module alu_testbench $end
$var reg 16 ! a[15:0] $end
$var reg 16 " b[15:0] $end
$var reg 1 # add $end
$var reg 1 $ subtract $end
$var reg 1 % multiply $end
$var reg 1 & divide $end
$var reg 16 ' r[15:0] $end
$scope module dut $end
$var reg 16 ( a[15:0] $end
$var reg 16 ) b[15:0] $end
$var reg 1 * add $end
$var reg 1 + subtract $end
$var reg 1 , multiply $end
$var reg 1 - divide $end
$var reg 16 . r[15:0] $end
$var reg 32 / temp_res[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000000000000000 !
b0000000000000000 "
0#
0$
0%
0&
b0000000000000000 '
b0000000000000000 (
b0000000000000000 )
0*
0+
0,
0-
b0000000000000000 .
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU /
#100000000
b0000000000000101 !
b0000000000000010 "
b0000000000000101 (
b0000000000000010 )
#110000000
1#
b0000000000000111 '
1*
b0000000000000111 .
#120000000
0#
b0000000000000000 '
0*
b0000000000000000 .
#130000000
1$
b0000000000000011 '
1+
b0000000000000011 .
#140000000
0$
b0000000000000000 '
0+
b0000000000000000 .
#150000000
1%
b0000000000001010 '
1,
b0000000000001010 .
b00000000000000000000000000001010 /
#160000000
0%
b0000000000000000 '
0,
b0000000000000000 .
#170000000
1&
b0000000000000010 '
1-
b0000000000000010 .
#180000000
0&
b0000000000000000 '
0-
b0000000000000000 .
#190000000
