
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.52+102 (git sha1 b69394783, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Executing script file `syn/synth.ys' --

1. Executing Verilog-2005 frontend: rtl/cache_wrapper.v
Parsing Verilog input from `rtl/cache_wrapper.v' to AST representation.
Generating RTLIL representation for module `\prim_arbiter_ppc'.
Generating RTLIL representation for module `\prim_cdc_rand_delay'.
Generating RTLIL representation for module `\prim_count'.
Generating RTLIL representation for module `\prim_fifo_async'.
Generating RTLIL representation for module `\prim_fifo_async_simple'.
Generating RTLIL representation for module `\prim_fifo_async_sram_adapter'.
Generating RTLIL representation for module `\prim_fifo_sync'.
Generating RTLIL representation for module `\prim_fifo_sync_cnt'.
Generating RTLIL representation for module `\prim_filter'.
Generating RTLIL representation for module `\prim_filter_ctr'.
Generating RTLIL representation for module `\prim_flop'.
Generating RTLIL representation for module `\prim_flop_2sync'.
Generating RTLIL representation for module `\prim_secded_inv_39_32_dec'.
Generating RTLIL representation for module `\prim_secded_inv_39_32_enc'.
Generating RTLIL representation for module `\prim_secded_inv_64_57_dec'.
Generating RTLIL representation for module `\prim_secded_inv_64_57_enc'.
Generating RTLIL representation for module `\prim_subreg'.
Generating RTLIL representation for module `\prim_subreg_arb'.
Generating RTLIL representation for module `\prim_subreg_ext'.
Generating RTLIL representation for module `\prim_sync_reqack'.
Generating RTLIL representation for module `\sram2tlul'.
Generating RTLIL representation for module `\tlul_adapter_host'.
Generating RTLIL representation for module `\tlul_adapter_reg'.
Generating RTLIL representation for module `\tlul_adapter_sram'.
Generating RTLIL representation for module `\tlul_assert'.
Generating RTLIL representation for module `\tlul_assert_multiple'.
Generating RTLIL representation for module `\tlul_cmd_intg_chk'.
Generating RTLIL representation for module `\tlul_cmd_intg_gen'.
Generating RTLIL representation for module `\tlul_data_integ_dec'.
Generating RTLIL representation for module `\tlul_data_integ_enc'.
Generating RTLIL representation for module `\tlul_err'.
Generating RTLIL representation for module `\tlul_err_resp'.
Generating RTLIL representation for module `\tlul_fifo_async'.
Generating RTLIL representation for module `\tlul_fifo_sync'.
Generating RTLIL representation for module `\tlul_rsp_intg_chk'.
Generating RTLIL representation for module `\tlul_rsp_intg_gen'.
Generating RTLIL representation for module `\tlul_socket_1n'.
Generating RTLIL representation for module `\tlul_socket_m1'.
Generating RTLIL representation for module `\tlul_sram_byte'.
Generating RTLIL representation for module `\cache_wrapper'.
Warning: Replacing memory \tag_meta_array with list of registers. See rtl/cache_wrapper.v:8862, rtl/cache_wrapper.v:8837
Generating RTLIL representation for module `\cache_wrapper_reg_top'.
Generating RTLIL representation for module `\prim_ram'.
Successfully finished Verilog frontend.

2. Executing SYNTH pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \cache_wrapper
Used module:     \prim_ram
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 32
Parameter \MEM_DEPTH = 128

2.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_ram'.
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 32
Parameter \MEM_DEPTH = 128
Generating RTLIL representation for module `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram'.
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 32
Parameter \MEM_DEPTH = 128
Found cached RTLIL representation for module `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram'.
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 11
Parameter \MEM_DEPTH = 128

2.1.3. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_ram'.
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 11
Parameter \MEM_DEPTH = 128
Generating RTLIL representation for module `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram'.
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 11
Parameter \MEM_DEPTH = 128
Found cached RTLIL representation for module `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram'.
Reprocessing module cache_wrapper because instantiated module prim_ram has become available.
Generating RTLIL representation for module `\cache_wrapper'.
Warning: Replacing memory \tag_meta_array with list of registers. See rtl/cache_wrapper.v:8862, rtl/cache_wrapper.v:8837

2.1.4. Analyzing design hierarchy..
Top module:  \cache_wrapper
Used module:     \prim_ram
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 32
Parameter \MEM_DEPTH = 128
Found cached RTLIL representation for module `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram'.
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 32
Parameter \MEM_DEPTH = 128
Found cached RTLIL representation for module `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram'.
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 11
Parameter \MEM_DEPTH = 128
Found cached RTLIL representation for module `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram'.
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 11
Parameter \MEM_DEPTH = 128
Found cached RTLIL representation for module `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram'.

2.1.5. Analyzing design hierarchy..
Top module:  \cache_wrapper
Used module:     $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram
Used module:     $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram

2.1.6. Analyzing design hierarchy..
Top module:  \cache_wrapper
Used module:     $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram
Used module:     $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram
Removing unused module `\prim_ram'.
Removing unused module `\cache_wrapper_reg_top'.
Removing unused module `\tlul_sram_byte'.
Removing unused module `\tlul_socket_m1'.
Removing unused module `\tlul_socket_1n'.
Removing unused module `\tlul_rsp_intg_gen'.
Removing unused module `\tlul_rsp_intg_chk'.
Removing unused module `\tlul_fifo_sync'.
Removing unused module `\tlul_fifo_async'.
Removing unused module `\tlul_err_resp'.
Removing unused module `\tlul_err'.
Removing unused module `\tlul_data_integ_enc'.
Removing unused module `\tlul_data_integ_dec'.
Removing unused module `\tlul_cmd_intg_gen'.
Removing unused module `\tlul_cmd_intg_chk'.
Removing unused module `\tlul_assert_multiple'.
Removing unused module `\tlul_assert'.
Removing unused module `\tlul_adapter_sram'.
Removing unused module `\tlul_adapter_reg'.
Removing unused module `\tlul_adapter_host'.
Removing unused module `\sram2tlul'.
Removing unused module `\prim_sync_reqack'.
Removing unused module `\prim_subreg_ext'.
Removing unused module `\prim_subreg_arb'.
Removing unused module `\prim_subreg'.
Removing unused module `\prim_secded_inv_64_57_enc'.
Removing unused module `\prim_secded_inv_64_57_dec'.
Removing unused module `\prim_secded_inv_39_32_enc'.
Removing unused module `\prim_secded_inv_39_32_dec'.
Removing unused module `\prim_flop_2sync'.
Removing unused module `\prim_flop'.
Removing unused module `\prim_filter_ctr'.
Removing unused module `\prim_filter'.
Removing unused module `\prim_fifo_sync_cnt'.
Removing unused module `\prim_fifo_sync'.
Removing unused module `\prim_fifo_async_sram_adapter'.
Removing unused module `\prim_fifo_async_simple'.
Removing unused module `\prim_fifo_async'.
Removing unused module `\prim_count'.
Removing unused module `\prim_cdc_rand_delay'.
Removing unused module `\prim_arbiter_ppc'.
Removed 41 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
Found and cleaned up 1 empty switch in `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:0$2917'.
Removing empty process `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:0$2917'.
Found and cleaned up 1 empty switch in `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:0$2934'.
Removing empty process `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:0$2934'.
Cleaned up 5 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$rtl/cache_wrapper.v:0$3403 in module cache_wrapper.
Marked 1 switch rules as full_case in process $proc$rtl/cache_wrapper.v:0$3403 in module cache_wrapper.
Removed 1 dead cases from process $proc$rtl/cache_wrapper.v:8802$3357 in module cache_wrapper.
Marked 9 switch rules as full_case in process $proc$rtl/cache_wrapper.v:8802$3357 in module cache_wrapper.
Marked 2 switch rules as full_case in process $proc$rtl/cache_wrapper.v:8764$3086 in module cache_wrapper.
Marked 1 switch rules as full_case in process $proc$rtl/cache_wrapper.v:8755$3084 in module cache_wrapper.
Marked 3 switch rules as full_case in process $proc$rtl/cache_wrapper.v:9439$2902 in module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.
Marked 3 switch rules as full_case in process $proc$rtl/cache_wrapper.v:9439$2919 in module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.
Removed a total of 2 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 168 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~19 debug messages>

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$3407'.
Creating decoders for process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$3406'.
Creating decoders for process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$3403'.
     1/1: $1$mem2reg_rd$\data_rdata_way$rtl/cache_wrapper.v:8973$2954_DATA[31:0]$3405
Creating decoders for process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
     1/44: $6\state_n[2:0]
     2/44: $2\data_wdata_way[31:0]
     3/44: $2\data_we_way[1:0]
     4/44: $2$bitselwrite$pos$rtl/cache_wrapper.v:8913$2938[0:0]$3385
     5/44: $2\tag_wdata_way[10:0]
     6/44: $2\tag_we_way[1:0]
     7/44: $2$bitselwrite$pos$rtl/cache_wrapper.v:8909$2937[0:0]$3384
     8/44: $5\state_n[2:0]
     9/44: $2$mem2reg_rd$\data_rdata_way$rtl/cache_wrapper.v:8893$2953_DATA[31:0]$3383
    10/44: $2$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8891$2952_DATA[10:0]$3382
    11/44: $4\state_n[2:0]
    12/44: $3$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$2951_DATA[10:0]$3381
    13/44: $3\state_n[2:0]
    14/44: $2$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$2951_DATA[10:0]$3379
    15/44: $2$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$2951_ADDR[0:0]$3378
    16/44: $2\repl_way[0:0]
    17/44: $3\hit_way[0:0]
    18/44: $3\hit[0:0]
    19/44: $2\hit_way[0:0]
    20/44: $2\hit[0:0]
    21/44: $2\state_n[2:0]
    22/44: $1\state_n[2:0]
    23/44: $1$mem2reg_rd$\data_rdata_way$rtl/cache_wrapper.v:8893$2953_DATA[31:0]$3373
    24/44: $1$mem2reg_rd$\data_rdata_way$rtl/cache_wrapper.v:8893$2953_ADDR[0:0]$3372
    25/44: $1$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8891$2952_DATA[10:0]$3371
    26/44: $1$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8891$2952_ADDR[0:0]$3370
    27/44: $1$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$2951_DATA[10:0]$3369
    28/44: $1$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$2951_ADDR[0:0]$3368
    29/44: $1$bitselwrite$pos$rtl/cache_wrapper.v:8913$2938[0:0]$3367
    30/44: $1$bitselwrite$pos$rtl/cache_wrapper.v:8909$2937[0:0]$3366
    31/44: $1\tag_meta_array[1][10:0]
    32/44: $1\tag_meta_array[0][10:0]
    33/44: $1\sv2v_autoblock_3.w[31:0]
    34/44: $1\repl_way[0:0]
    35/44: $1\hit_way[0:0]
    36/44: $1\hit[0:0]
    37/44: $1\data_we_way[1:0]
    38/44: $1\data_wdata_way[31:0]
    39/44: $1\tag_we_way[1:0]
    40/44: $1\tag_wdata_way[10:0]
    41/44: $1\mem_wdata_o[31:0]
    42/44: $1\mem_adr_o[15:0]
    43/44: $1\mem_we_o[0:0]
    44/44: $1\mem_valid_o[0:0]
Creating decoders for process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
     1/138: $2$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$3083_EN[0:0]$3354
     2/138: $2$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$3083_DATA[0:0]$3353
     3/138: $2$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$3083_ADDR[6:0]$3352
     4/138: $1\sv2v_autoblock_1.i[31:0]
     5/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3082_EN[0:0]$3346
     6/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3081_EN[0:0]$3345
     7/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3080_EN[0:0]$3344
     8/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3079_EN[0:0]$3343
     9/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3078_EN[0:0]$3342
    10/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3077_EN[0:0]$3341
    11/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3076_EN[0:0]$3340
    12/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3075_EN[0:0]$3339
    13/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3074_EN[0:0]$3338
    14/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3073_EN[0:0]$3337
    15/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3072_EN[0:0]$3336
    16/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3071_EN[0:0]$3335
    17/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3070_EN[0:0]$3334
    18/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3069_EN[0:0]$3333
    19/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3068_EN[0:0]$3332
    20/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3067_EN[0:0]$3331
    21/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3066_EN[0:0]$3330
    22/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3065_EN[0:0]$3329
    23/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3064_EN[0:0]$3328
    24/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3063_EN[0:0]$3327
    25/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3062_EN[0:0]$3326
    26/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3061_EN[0:0]$3325
    27/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3060_EN[0:0]$3324
    28/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3059_EN[0:0]$3323
    29/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3058_EN[0:0]$3322
    30/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3057_EN[0:0]$3321
    31/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3056_EN[0:0]$3320
    32/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3055_EN[0:0]$3319
    33/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3054_EN[0:0]$3318
    34/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3053_EN[0:0]$3317
    35/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3052_EN[0:0]$3316
    36/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3051_EN[0:0]$3315
    37/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3050_EN[0:0]$3314
    38/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3049_EN[0:0]$3313
    39/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3048_EN[0:0]$3312
    40/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3047_EN[0:0]$3311
    41/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3046_EN[0:0]$3310
    42/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3045_EN[0:0]$3309
    43/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3044_EN[0:0]$3308
    44/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3043_EN[0:0]$3307
    45/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3042_EN[0:0]$3306
    46/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3041_EN[0:0]$3305
    47/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3040_EN[0:0]$3304
    48/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3039_EN[0:0]$3303
    49/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3038_EN[0:0]$3302
    50/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3037_EN[0:0]$3301
    51/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3036_EN[0:0]$3300
    52/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3035_EN[0:0]$3299
    53/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3034_EN[0:0]$3298
    54/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3033_EN[0:0]$3297
    55/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3032_EN[0:0]$3296
    56/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3031_EN[0:0]$3295
    57/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3030_EN[0:0]$3294
    58/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3029_EN[0:0]$3293
    59/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3028_EN[0:0]$3292
    60/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3027_EN[0:0]$3291
    61/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3026_EN[0:0]$3290
    62/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3025_EN[0:0]$3289
    63/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3024_EN[0:0]$3288
    64/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3023_EN[0:0]$3287
    65/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3022_EN[0:0]$3286
    66/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3021_EN[0:0]$3285
    67/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3020_EN[0:0]$3284
    68/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3019_EN[0:0]$3283
    69/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3018_EN[0:0]$3282
    70/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3017_EN[0:0]$3281
    71/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3016_EN[0:0]$3280
    72/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3015_EN[0:0]$3279
    73/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3014_EN[0:0]$3278
    74/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3013_EN[0:0]$3277
    75/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3012_EN[0:0]$3276
    76/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3011_EN[0:0]$3275
    77/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3010_EN[0:0]$3274
    78/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3009_EN[0:0]$3273
    79/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3008_EN[0:0]$3272
    80/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3007_EN[0:0]$3271
    81/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3006_EN[0:0]$3270
    82/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3005_EN[0:0]$3269
    83/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3004_EN[0:0]$3268
    84/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3003_EN[0:0]$3267
    85/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3002_EN[0:0]$3266
    86/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3001_EN[0:0]$3265
    87/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3000_EN[0:0]$3264
    88/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2999_EN[0:0]$3263
    89/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2998_EN[0:0]$3262
    90/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2997_EN[0:0]$3261
    91/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2996_EN[0:0]$3260
    92/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2995_EN[0:0]$3259
    93/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2994_EN[0:0]$3258
    94/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2993_EN[0:0]$3257
    95/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2992_EN[0:0]$3256
    96/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2991_EN[0:0]$3255
    97/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2990_EN[0:0]$3254
    98/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2989_EN[0:0]$3253
    99/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2988_EN[0:0]$3252
   100/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2987_EN[0:0]$3251
   101/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2986_EN[0:0]$3250
   102/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2985_EN[0:0]$3249
   103/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2984_EN[0:0]$3248
   104/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2983_EN[0:0]$3247
   105/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2982_EN[0:0]$3246
   106/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2981_EN[0:0]$3245
   107/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2980_EN[0:0]$3244
   108/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2979_EN[0:0]$3243
   109/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2978_EN[0:0]$3242
   110/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2977_EN[0:0]$3241
   111/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2976_EN[0:0]$3240
   112/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2975_EN[0:0]$3239
   113/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2974_EN[0:0]$3238
   114/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2973_EN[0:0]$3237
   115/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2972_EN[0:0]$3236
   116/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2971_EN[0:0]$3235
   117/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2970_EN[0:0]$3234
   118/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2969_EN[0:0]$3233
   119/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2968_EN[0:0]$3232
   120/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2967_EN[0:0]$3231
   121/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2966_EN[0:0]$3230
   122/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2965_EN[0:0]$3229
   123/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2964_EN[0:0]$3228
   124/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2963_EN[0:0]$3227
   125/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2962_EN[0:0]$3226
   126/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2961_EN[0:0]$3225
   127/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2960_EN[0:0]$3224
   128/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2959_EN[0:0]$3223
   129/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2958_EN[0:0]$3222
   130/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2957_EN[0:0]$3221
   131/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2956_EN[0:0]$3220
   132/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2955_EN[0:0]$3219
   133/138: $0\cpu_wdata_reg[31:0]
   134/138: $0\cpu_we_reg[0:0]
   135/138: $0\cpu_adr_reg[15:0]
   136/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$3083_EN[0:0]$3349
   137/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$3083_DATA[0:0]$3348
   138/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$3083_ADDR[6:0]$3347
Creating decoders for process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8755$3084'.
     1/1: $0\state_r[2:0]
Creating decoders for process `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:9439$2902'.
     1/10: $3$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2915
     2/10: $3$memwr$\mem$rtl/cache_wrapper.v:9449$2901_DATA[31:0]$2914
     3/10: $3$memwr$\mem$rtl/cache_wrapper.v:9449$2901_ADDR[6:0]$2913
     4/10: $2$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2912
     5/10: $2$memwr$\mem$rtl/cache_wrapper.v:9449$2901_DATA[31:0]$2911
     6/10: $2$memwr$\mem$rtl/cache_wrapper.v:9449$2901_ADDR[6:0]$2910
     7/10: $1$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2909
     8/10: $1$memwr$\mem$rtl/cache_wrapper.v:9449$2901_DATA[31:0]$2908
     9/10: $1$memwr$\mem$rtl/cache_wrapper.v:9449$2901_ADDR[6:0]$2907
    10/10: $0\rdata_o[31:0]
Creating decoders for process `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:9439$2919'.
     1/10: $3$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2932
     2/10: $3$memwr$\mem$rtl/cache_wrapper.v:9449$2918_DATA[10:0]$2931
     3/10: $3$memwr$\mem$rtl/cache_wrapper.v:9449$2918_ADDR[6:0]$2930
     4/10: $2$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2929
     5/10: $2$memwr$\mem$rtl/cache_wrapper.v:9449$2918_DATA[10:0]$2928
     6/10: $2$memwr$\mem$rtl/cache_wrapper.v:9449$2918_ADDR[6:0]$2927
     7/10: $1$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2926
     8/10: $1$memwr$\mem$rtl/cache_wrapper.v:9449$2918_DATA[10:0]$2925
     9/10: $1$memwr$\mem$rtl/cache_wrapper.v:9449$2918_ADDR[6:0]$2924
    10/10: $0\rdata_o[10:0]

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\cache_wrapper.\_sv2v_0' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$3407'.
No latch inferred for signal `\cache_wrapper.\tag_rdata_way[0]' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$3406'.
No latch inferred for signal `\cache_wrapper.\tag_rdata_way[1]' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$3406'.
No latch inferred for signal `\cache_wrapper.\data_rdata_way[0]' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$3406'.
No latch inferred for signal `\cache_wrapper.\data_rdata_way[1]' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$3406'.
No latch inferred for signal `\cache_wrapper.$mem2reg_rd$\data_rdata_way$rtl/cache_wrapper.v:8973$2954_DATA' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$3403'.
No latch inferred for signal `\cache_wrapper.\mem_valid_o' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.\mem_we_o' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.\mem_adr_o' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.\mem_wdata_o' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.\state_n' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.\tag_wdata_way' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.\tag_we_way' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.\data_wdata_way' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.\data_we_way' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.\hit' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.\hit_way' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.\repl_way' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.\sv2v_autoblock_2.w' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.\tag_meta_array[0]' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.\tag_meta_array[1]' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.$bitselwrite$pos$rtl/cache_wrapper.v:8909$2937' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.$bitselwrite$pos$rtl/cache_wrapper.v:8913$2938' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$2951_ADDR' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$2951_DATA' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8891$2952_ADDR' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8891$2952_DATA' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.$mem2reg_rd$\data_rdata_way$rtl/cache_wrapper.v:8893$2953_ADDR' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
No latch inferred for signal `\cache_wrapper.$mem2reg_rd$\data_rdata_way$rtl/cache_wrapper.v:8893$2953_DATA' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
Latch inferred for signal `\cache_wrapper.\sv2v_autoblock_3.w' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357': $auto$proc_dlatch.cc:432:proc_dlatch$4266

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\cache_wrapper.\sv2v_autoblock_1.i' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4267' with positive edge clock.
Creating register for signal `\cache_wrapper.\cpu_we_reg' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4268' with positive edge clock.
Creating register for signal `\cache_wrapper.\cpu_adr_reg' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4269' with positive edge clock.
Creating register for signal `\cache_wrapper.\cpu_wdata_reg' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4270' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2955_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4271' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2956_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4272' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2957_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4273' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2958_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4274' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2959_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4275' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2960_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4276' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2961_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4277' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2962_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4278' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2963_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4279' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2964_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4280' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2965_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4281' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2966_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4282' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2967_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4283' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2968_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4284' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2969_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4285' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2970_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4286' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2971_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4287' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2972_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4288' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2973_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4289' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2974_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4290' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2975_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4291' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2976_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4292' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2977_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4293' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2978_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4294' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2979_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4295' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2980_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4296' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2981_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4297' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2982_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4298' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2983_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4299' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2984_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4300' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2985_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4301' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2986_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4302' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2987_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4303' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2988_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4304' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2989_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4305' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2990_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4306' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2991_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4307' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2992_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4308' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2993_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4309' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2994_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4310' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2995_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4311' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2996_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4312' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2997_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4313' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2998_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4314' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$2999_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4315' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3000_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4316' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3001_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4317' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3002_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4318' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3003_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4319' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3004_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4320' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3005_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4321' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3006_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4322' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3007_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4323' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3008_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4324' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3009_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4325' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3010_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4326' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3011_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4327' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3012_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4328' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3013_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4329' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3014_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4330' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3015_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4331' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3016_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4332' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3017_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4333' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3018_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4334' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3019_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4335' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3020_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4336' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3021_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4337' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3022_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4338' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3023_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4339' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3024_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4340' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3025_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4341' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3026_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4342' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3027_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4343' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3028_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4344' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3029_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4345' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3030_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4346' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3031_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4347' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3032_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4348' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3033_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4349' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3034_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4350' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3035_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4351' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3036_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4352' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3037_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4353' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3038_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4354' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3039_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4355' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3040_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4356' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3041_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4357' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3042_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4358' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3043_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4359' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3044_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4360' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3045_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4361' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3046_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4362' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3047_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4363' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3048_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4364' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3049_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4365' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3050_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4366' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3051_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4367' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3052_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4368' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3053_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4369' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3054_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4370' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3055_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4371' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3056_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4372' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3057_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4373' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3058_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4374' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3059_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4375' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3060_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4376' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3061_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4377' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3062_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4378' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3063_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4379' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3064_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4380' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3065_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4381' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3066_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4382' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3067_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4383' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3068_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4384' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3069_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4385' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3070_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4386' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3071_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4387' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3072_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4388' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3073_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4389' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3074_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4390' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3075_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4391' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3076_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4392' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3077_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4393' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3078_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4394' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3079_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4395' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3080_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4396' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3081_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4397' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$3082_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4398' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$3083_ADDR' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4399' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$3083_DATA' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4400' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$3083_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
  created $dff cell `$procdff$4401' with positive edge clock.
Creating register for signal `\cache_wrapper.\state_r' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8755$3084'.
  created $dff cell `$procdff$4402' with positive edge clock.
Creating register for signal `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.\rdata_o' using process `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:9439$2902'.
  created $dff cell `$procdff$4403' with positive edge clock.
Creating register for signal `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$memwr$\mem$rtl/cache_wrapper.v:9449$2901_ADDR' using process `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:9439$2902'.
  created $dff cell `$procdff$4404' with positive edge clock.
Creating register for signal `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$memwr$\mem$rtl/cache_wrapper.v:9449$2901_DATA' using process `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:9439$2902'.
  created $dff cell `$procdff$4405' with positive edge clock.
Creating register for signal `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN' using process `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:9439$2902'.
  created $dff cell `$procdff$4406' with positive edge clock.
Creating register for signal `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.\rdata_o' using process `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:9439$2919'.
  created $dff cell `$procdff$4407' with positive edge clock.
Creating register for signal `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$memwr$\mem$rtl/cache_wrapper.v:9449$2918_ADDR' using process `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:9439$2919'.
  created $dff cell `$procdff$4408' with positive edge clock.
Creating register for signal `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$memwr$\mem$rtl/cache_wrapper.v:9449$2918_DATA' using process `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:9439$2919'.
  created $dff cell `$procdff$4409' with positive edge clock.
Creating register for signal `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN' using process `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:9439$2919'.
  created $dff cell `$procdff$4410' with positive edge clock.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `cache_wrapper.$proc$rtl/cache_wrapper.v:0$3407'.
Removing empty process `cache_wrapper.$proc$rtl/cache_wrapper.v:0$3406'.
Found and cleaned up 1 empty switch in `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$3403'.
Removing empty process `cache_wrapper.$proc$rtl/cache_wrapper.v:0$3403'.
Found and cleaned up 9 empty switches in `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
Removing empty process `cache_wrapper.$proc$rtl/cache_wrapper.v:8802$3357'.
Found and cleaned up 2 empty switches in `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
Removing empty process `cache_wrapper.$proc$rtl/cache_wrapper.v:8764$3086'.
Found and cleaned up 1 empty switch in `\cache_wrapper.$proc$rtl/cache_wrapper.v:8755$3084'.
Removing empty process `cache_wrapper.$proc$rtl/cache_wrapper.v:8755$3084'.
Found and cleaned up 3 empty switches in `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:9439$2902'.
Removing empty process `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:9439$2902'.
Found and cleaned up 3 empty switches in `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:9439$2919'.
Removing empty process `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:9439$2919'.
Cleaned up 19 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.
<suppressed ~165 debug messages>
Optimizing module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.
<suppressed ~10 debug messages>
Optimizing module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.
<suppressed ~10 debug messages>

2.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.
Deleting now unused module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.
<suppressed ~4 debug messages>

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.
<suppressed ~28 debug messages>

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..
Removed 193 unused cells and 924 unused wires.
<suppressed ~200 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module cache_wrapper...
Found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cache_wrapper'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cache_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\gen_data_rams[0].data_ram_inst.$procmux$4137.
    dead port 2/2 on $mux $flatten\gen_data_rams[0].data_ram_inst.$procmux$4146.
    dead port 2/2 on $mux $flatten\gen_data_rams[0].data_ram_inst.$procmux$4155.
    dead port 2/2 on $mux $flatten\gen_data_rams[0].data_ram_inst.$procmux$4161.
    dead port 2/2 on $mux $flatten\gen_data_rams[0].data_ram_inst.$procmux$4167.
    dead port 2/2 on $mux $flatten\gen_data_rams[0].data_ram_inst.$procmux$4173.
    dead port 2/2 on $mux $flatten\gen_data_rams[1].data_ram_inst.$procmux$4137.
    dead port 2/2 on $mux $flatten\gen_data_rams[1].data_ram_inst.$procmux$4146.
    dead port 2/2 on $mux $flatten\gen_data_rams[1].data_ram_inst.$procmux$4155.
    dead port 2/2 on $mux $flatten\gen_data_rams[1].data_ram_inst.$procmux$4161.
    dead port 2/2 on $mux $flatten\gen_data_rams[1].data_ram_inst.$procmux$4167.
    dead port 2/2 on $mux $flatten\gen_data_rams[1].data_ram_inst.$procmux$4173.
    dead port 2/2 on $mux $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4200.
    dead port 2/2 on $mux $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4209.
    dead port 2/2 on $mux $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4218.
    dead port 2/2 on $mux $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4224.
    dead port 2/2 on $mux $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4230.
    dead port 2/2 on $mux $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4236.
    dead port 2/2 on $mux $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4200.
    dead port 2/2 on $mux $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4209.
    dead port 2/2 on $mux $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4218.
    dead port 2/2 on $mux $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4224.
    dead port 2/2 on $mux $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4230.
    dead port 2/2 on $mux $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4236.
    dead port 2/2 on $mux $procmux$3416.
    dead port 2/2 on $mux $procmux$3423.
    dead port 2/2 on $mux $procmux$3430.
    dead port 2/2 on $mux $procmux$3444.
    dead port 2/2 on $mux $procmux$3451.
    dead port 2/2 on $mux $procmux$3466.
    dead port 2/2 on $mux $procmux$3471.
    dead port 2/2 on $mux $procmux$3476.
    dead port 1/2 on $mux $procmux$3486.
    dead port 2/2 on $mux $procmux$3488.
    dead port 2/2 on $mux $procmux$3509.
    dead port 2/2 on $mux $procmux$3545.
    dead port 2/2 on $mux $procmux$3562.
    dead port 2/2 on $mux $procmux$3571.
    dead port 2/2 on $mux $procmux$3582.
    dead port 2/2 on $mux $procmux$3708.
    dead port 2/2 on $mux $procmux$3714.
    dead port 2/2 on $mux $procmux$3720.
Removed 42 multiplexer ports.
<suppressed ~163 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cache_wrapper.
    Consolidated identical input bits for $mux cell $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y
      New ports: A=1'0, B=1'1, Y=$flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0]
      New connections: $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [31:1] = { $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y
      New ports: A=1'0, B=1'1, Y=$flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0]
      New connections: $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [31:1] = { $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] $flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4195:
      Old ports: A=11'00000000000, B=11'11111111111, Y=$flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4195_Y
      New ports: A=1'0, B=1'1, Y=$flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4195_Y [0]
      New connections: $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4195_Y [10:1] = { $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4195_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4195:
      Old ports: A=11'00000000000, B=11'11111111111, Y=$flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4195_Y
      New ports: A=1'0, B=1'1, Y=$flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4195_Y [0]
      New connections: $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4195_Y [10:1] = { $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4195_Y [0] $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4195_Y [0] }
    New ctrl vector for $pmux cell $procmux$3701: $auto$opt_reduce.cc:137:opt_pmux$4547
  Optimizing cells in module \cache_wrapper.
    Consolidated identical input bits for $mux cell $flatten\gen_data_rams[0].data_ram_inst.$procmux$4176:
      Old ports: A=0, B=$flatten\gen_data_rams[0].data_ram_inst.$2$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2912, Y=$flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905
      New ports: A=1'0, B=$flatten\gen_data_rams[0].data_ram_inst.$procmux$4132_Y [0], Y=$flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0]
      New connections: $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [31:1] = { $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[0].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] }
    Consolidated identical input bits for $mux cell $flatten\gen_data_rams[1].data_ram_inst.$procmux$4176:
      Old ports: A=0, B=$flatten\gen_data_rams[1].data_ram_inst.$2$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2912, Y=$flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905
      New ports: A=1'0, B=$flatten\gen_data_rams[1].data_ram_inst.$procmux$4132_Y [0], Y=$flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0]
      New connections: $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [31:1] = { $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] $flatten\gen_data_rams[1].data_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2901_EN[31:0]$2905 [0] }
    Consolidated identical input bits for $mux cell $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4239:
      Old ports: A=11'00000000000, B=$flatten\gen_tag_rams[0].tag_ram_inst.$2$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2929, Y=$flatten\gen_tag_rams[0].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922
      New ports: A=1'0, B=$flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4195_Y [0], Y=$flatten\gen_tag_rams[0].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0]
      New connections: $flatten\gen_tag_rams[0].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [10:1] = { $flatten\gen_tag_rams[0].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[0].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[0].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[0].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[0].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[0].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[0].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[0].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[0].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[0].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] }
    Consolidated identical input bits for $mux cell $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4239:
      Old ports: A=11'00000000000, B=$flatten\gen_tag_rams[1].tag_ram_inst.$2$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2929, Y=$flatten\gen_tag_rams[1].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922
      New ports: A=1'0, B=$flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4195_Y [0], Y=$flatten\gen_tag_rams[1].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0]
      New connections: $flatten\gen_tag_rams[1].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [10:1] = { $flatten\gen_tag_rams[1].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[1].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[1].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[1].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[1].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[1].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[1].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[1].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[1].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] $flatten\gen_tag_rams[1].tag_ram_inst.$0$memwr$\mem$rtl/cache_wrapper.v:9449$2918_EN[10:0]$2922 [0] }
  Optimizing cells in module \cache_wrapper.
Performed a total of 9 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cache_wrapper'.
<suppressed ~411 debug messages>
Removed a total of 137 cells.

2.7.6. Executing OPT_DFF pass (perform DFF optimizations).

2.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..
Removed 0 unused cells and 208 unused wires.
<suppressed ~1 debug messages>

2.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.

2.7.9. Rerunning OPT passes. (Maybe there is more to do..)

2.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cache_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

2.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cache_wrapper.
Performed a total of 0 changes.

2.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cache_wrapper'.
Removed a total of 0 cells.

2.7.13. Executing OPT_DFF pass (perform DFF optimizations).

2.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..

2.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.

2.7.16. Finished OPT passes. (There is nothing left to do.)

2.8. Executing FSM pass (extract and optimize FSM).

2.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register cache_wrapper.state_r.

2.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\state_r' from module `\cache_wrapper'.
  found $dff cell for state register: $procdff$4402
  root of input selection tree: $0\state_r[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \rst_ni
  found state code: 3'000
  found ctrl input: $eq$rtl/cache_wrapper.v:8793$3350_Y
  found ctrl input: $procmux$3467_CMP
  found ctrl input: $procmux$3489_CMP
  found ctrl input: $procmux$3590_CMP
  found ctrl input: \cpu_ready_o
  found ctrl input: \mem_ready_i
  found state code: 3'101
  found state code: 3'100
  found ctrl input: $3\hit[0:0]
  found ctrl input: $3$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$2951_DATA[10:0]$3381 [9]
  found state code: 3'011
  found state code: 3'010
  found ctrl input: \cpu_valid_i
  found state code: 3'001
  found ctrl output: $procmux$3467_CMP
  found ctrl output: $procmux$3489_CMP
  found ctrl output: $procmux$3590_CMP
  found ctrl output: $eq$rtl/cache_wrapper.v:8793$3350_Y
  found ctrl output: \cpu_ready_o
  found ctrl output: \cpu_resp_valid_o
  ctrl inputs: { $3$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$2951_DATA[10:0]$3381 [9] $3\hit[0:0] \mem_ready_i \cpu_valid_i \rst_ni }
  ctrl outputs: { $eq$rtl/cache_wrapper.v:8793$3350_Y $0\state_r[2:0] \cpu_resp_valid_o \cpu_ready_o $procmux$3590_CMP $procmux$3489_CMP $procmux$3467_CMP }
  transition:      3'000 5'----0 ->      3'000 9'000001000
  transition:      3'000 5'---01 ->      3'000 9'000001000
  transition:      3'000 5'---11 ->      3'001 9'000101000
  transition:      3'100 5'----0 ->      3'000 9'100000000
  transition:      3'100 5'--0-1 ->      3'100 9'110000000
  transition:      3'100 5'--1-1 ->      3'101 9'110100000
  transition:      3'010 5'----0 ->      3'000 9'000000010
  transition:      3'010 5'00--1 ->      3'100 9'010000010
  transition:      3'010 5'10--1 ->      3'011 9'001100010
  transition:      3'010 5'-1--1 ->      3'101 9'010100010
  transition:      3'001 5'----0 ->      3'000 9'000000100
  transition:      3'001 5'----1 ->      3'010 9'001000100
  transition:      3'101 5'----0 ->      3'000 9'000010000
  transition:      3'101 5'----1 ->      3'000 9'000010000
  transition:      3'011 5'----0 ->      3'000 9'000000001
  transition:      3'011 5'--0-1 ->      3'011 9'001100001
  transition:      3'011 5'--1-1 ->      3'100 9'010000001

2.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\state_r$4548' from module `\cache_wrapper'.
  Merging pattern 5'----0 and 5'----1 from group (4 0 9'000010000).
  Merging pattern 5'----1 and 5'----0 from group (4 0 9'000010000).

2.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..
Removed 14 unused cells and 14 unused wires.
<suppressed ~16 debug messages>

2.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\state_r$4548' from module `\cache_wrapper'.
  Removing unused output signal $procmux$3590_CMP.
  Removing unused output signal $0\state_r[2:0] [0].
  Removing unused output signal $0\state_r[2:0] [1].
  Removing unused output signal $0\state_r[2:0] [2].

2.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\state_r$4548' from module `\cache_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----

2.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\state_r$4548' from module `cache_wrapper':
-------------------------------------

  Information on FSM $fsm$\state_r$4548 (\state_r):

  Number of input signals:    5
  Number of output signals:   5
  Number of state bits:       6

  Input signals:
    0: \rst_ni
    1: \cpu_valid_i
    2: \mem_ready_i
    3: $3\hit[0:0]
    4: $3$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$2951_DATA[10:0]$3381 [9]

  Output signals:
    0: $procmux$3467_CMP
    1: $procmux$3489_CMP
    2: \cpu_ready_o
    3: \cpu_resp_valid_o
    4: $eq$rtl/cache_wrapper.v:8793$3350_Y

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'----0   ->     0 5'00100
      1:     0 5'---01   ->     0 5'00100
      2:     0 5'---11   ->     3 5'00100
      3:     1 5'----0   ->     0 5'10000
      4:     1 5'--0-1   ->     1 5'10000
      5:     1 5'--1-1   ->     4 5'10000
      6:     2 5'----0   ->     0 5'00010
      7:     2 5'00--1   ->     1 5'00010
      8:     2 5'-1--1   ->     4 5'00010
      9:     2 5'10--1   ->     5 5'00010
     10:     3 5'----0   ->     0 5'00000
     11:     3 5'----1   ->     2 5'00000
     12:     4 5'-----   ->     0 5'01000
     13:     5 5'----0   ->     0 5'00001
     14:     5 5'--1-1   ->     1 5'00001
     15:     5 5'--0-1   ->     5 5'00001

-------------------------------------

2.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\state_r$4548' from module `\cache_wrapper'.

2.9. Executing OPT pass (performing simple optimizations).

2.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.
<suppressed ~2 debug messages>

2.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cache_wrapper'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cache_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

2.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cache_wrapper.
Performed a total of 0 changes.

2.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cache_wrapper'.
Removed a total of 0 cells.

2.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4270 ($dff) from module cache_wrapper (D = \cpu_wdata_i, Q = \cpu_wdata_reg, rval = 0).
Adding SRST signal on $procdff$4269 ($dff) from module cache_wrapper (D = \cpu_adr_i, Q = \cpu_adr_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4268 ($dff) from module cache_wrapper (D = \cpu_we_i, Q = \cpu_we_reg, rval = 1'0).
Adding SRST signal on $flatten\gen_tag_rams[1].tag_ram_inst.$procdff$4407 ($dff) from module cache_wrapper (D = $flatten\gen_tag_rams[1].tag_ram_inst.$procmux$4249_Y, Q = \gen_tag_rams[1].tag_ram_inst.rdata_o, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$4609 ($sdff) from module cache_wrapper (D = $flatten\gen_tag_rams[1].tag_ram_inst.$memrd$\mem$rtl/cache_wrapper.v:9452$2933_DATA, Q = \gen_tag_rams[1].tag_ram_inst.rdata_o).
Adding SRST signal on $flatten\gen_tag_rams[0].tag_ram_inst.$procdff$4407 ($dff) from module cache_wrapper (D = $flatten\gen_tag_rams[0].tag_ram_inst.$procmux$4249_Y, Q = \gen_tag_rams[0].tag_ram_inst.rdata_o, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$4611 ($sdff) from module cache_wrapper (D = $flatten\gen_tag_rams[0].tag_ram_inst.$memrd$\mem$rtl/cache_wrapper.v:9452$2933_DATA, Q = \gen_tag_rams[0].tag_ram_inst.rdata_o).
Adding SRST signal on $flatten\gen_data_rams[1].data_ram_inst.$procdff$4403 ($dff) from module cache_wrapper (D = $flatten\gen_data_rams[1].data_ram_inst.$procmux$4186_Y, Q = \gen_data_rams[1].data_ram_inst.rdata_o, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4613 ($sdff) from module cache_wrapper (D = $flatten\gen_data_rams[1].data_ram_inst.$memrd$\mem$rtl/cache_wrapper.v:9452$2916_DATA, Q = \gen_data_rams[1].data_ram_inst.rdata_o).
Adding SRST signal on $flatten\gen_data_rams[0].data_ram_inst.$procdff$4403 ($dff) from module cache_wrapper (D = $flatten\gen_data_rams[0].data_ram_inst.$procmux$4186_Y, Q = \gen_data_rams[0].data_ram_inst.rdata_o, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4615 ($sdff) from module cache_wrapper (D = $flatten\gen_data_rams[0].data_ram_inst.$memrd$\mem$rtl/cache_wrapper.v:9452$2916_DATA, Q = \gen_data_rams[0].data_ram_inst.rdata_o).

2.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..
Removed 11 unused cells and 21 unused wires.
<suppressed ~12 debug messages>

2.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.

2.9.9. Rerunning OPT passes. (Maybe there is more to do..)

2.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cache_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

2.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cache_wrapper.
Performed a total of 0 changes.

2.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cache_wrapper'.
Removed a total of 0 cells.

2.9.13. Executing OPT_DFF pass (perform DFF optimizations).

2.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..

2.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.

2.9.16. Finished OPT passes. (There is nothing left to do.)

2.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4411 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4412 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4413 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4414 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4415 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4416 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4417 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4418 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4419 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4420 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4421 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4422 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4423 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4424 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4425 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4426 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4427 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4428 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4429 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4430 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4431 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4432 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4433 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4434 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4435 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4436 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4437 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4438 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4439 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4440 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4441 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4442 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4443 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4444 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4445 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4446 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4447 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4448 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4449 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4450 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4451 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4452 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4453 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4454 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4455 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4456 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4457 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4458 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4459 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4460 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4461 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4462 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4463 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4464 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4465 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4466 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4467 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4468 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4469 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4470 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4471 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4472 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4473 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4474 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4475 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4476 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4477 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4478 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4479 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4480 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4481 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4482 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4483 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4484 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4485 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4486 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4487 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4488 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4489 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4490 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4491 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4492 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4493 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4494 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4495 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4496 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4497 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4498 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4499 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4500 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4501 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4502 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4503 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4504 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4505 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4506 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4507 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4508 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4509 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4510 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4511 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4512 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4513 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4514 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4515 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4516 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4517 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4518 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4519 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4520 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4521 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4522 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4523 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4524 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4525 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4526 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4527 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4528 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4529 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4530 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4531 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4532 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4533 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4534 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4535 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4536 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4537 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$4538 (repl_ptr).
Removed top 1 bits (of 2) from mux cell cache_wrapper.$procmux$3428 ($mux).
Removed top 1 bits (of 11) from mux cell cache_wrapper.$procmux$3500 ($mux).
Removed top 2 bits (of 3) from port B of cell cache_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4576 ($eq).
Removed top 1 bits (of 2) from mux cell cache_wrapper.$procmux$3670 ($mux).
Removed top 1 bits (of 2) from port B of cell cache_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4563 ($eq).
Removed top 1 bits (of 2) from port B of cell cache_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4598 ($eq).
Removed top 1 bits (of 11) from mux cell cache_wrapper.$procmux$3498 ($mux).
Removed top 1 bits (of 11) from mux cell cache_wrapper.$procmux$3494 ($pmux).
Removed top 1 bits (of 2) from wire cache_wrapper.$2\data_we_way[1:0].
Removed top 1 bits (of 11) from wire cache_wrapper.$3$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$2951_DATA[10:0]$3381.
Removed top 1 bits (of 11) from wire cache_wrapper.$procmux$3494_Y.
Removed top 1 bits (of 11) from wire cache_wrapper.$procmux$3498_Y.

2.11. Executing PEEPOPT pass (run peephole optimizers).

2.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

2.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module cache_wrapper:
  creating $macc model for $add$rtl/cache_wrapper.v:8795$3356 ($add).
  creating $alu model for $macc $add$rtl/cache_wrapper.v:8795$3356.
  creating $alu cell for $add$rtl/cache_wrapper.v:8795$3356: $auto$alumacc.cc:495:replace_alu$4621
  created 1 $alu and 0 $macc cells.

2.14. Executing SHARE pass (SAT-based resource sharing).

2.15. Executing OPT pass (performing simple optimizations).

2.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.
<suppressed ~8 debug messages>

2.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cache_wrapper'.
Removed a total of 0 cells.

2.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cache_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

2.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cache_wrapper.
Performed a total of 0 changes.

2.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cache_wrapper'.
Removed a total of 0 cells.

2.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$ff.cc:266:slice$4614 ($sdffe) from module cache_wrapper.
Removing always-active EN on $auto$ff.cc:266:slice$4610 ($sdffe) from module cache_wrapper.

2.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

2.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.

2.15.9. Rerunning OPT passes. (Maybe there is more to do..)

2.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cache_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

2.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cache_wrapper.
Performed a total of 0 changes.

2.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cache_wrapper'.
Removed a total of 0 cells.

2.15.13. Executing OPT_DFF pass (perform DFF optimizations).

2.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..

2.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.

2.15.16. Finished OPT passes. (There is nothing left to do.)

2.16. Executing MEMORY pass.

2.16.1. Executing OPT_MEM pass (optimize memories).
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 0
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 1
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 2
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 3
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 4
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 5
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 6
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 7
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 8
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 9
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 10
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 11
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 12
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 13
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 14
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 15
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 16
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 17
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 18
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 19
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 20
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 21
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 22
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 23
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 24
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 25
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 26
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 27
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 28
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 29
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 30
cache_wrapper.gen_data_rams[1].data_ram_inst.mem: removing const-x lane 31
cache_wrapper.gen_tag_rams[1].tag_ram_inst.mem: removing const-x lane 0
cache_wrapper.gen_tag_rams[1].tag_ram_inst.mem: removing const-x lane 1
cache_wrapper.gen_tag_rams[1].tag_ram_inst.mem: removing const-x lane 2
cache_wrapper.gen_tag_rams[1].tag_ram_inst.mem: removing const-x lane 3
cache_wrapper.gen_tag_rams[1].tag_ram_inst.mem: removing const-x lane 4
cache_wrapper.gen_tag_rams[1].tag_ram_inst.mem: removing const-x lane 5
cache_wrapper.gen_tag_rams[1].tag_ram_inst.mem: removing const-x lane 6
cache_wrapper.gen_tag_rams[1].tag_ram_inst.mem: removing const-x lane 7
cache_wrapper.gen_tag_rams[1].tag_ram_inst.mem: removing const-x lane 8
cache_wrapper.gen_tag_rams[1].tag_ram_inst.mem: removing const-x lane 9
cache_wrapper.gen_tag_rams[1].tag_ram_inst.mem: removing const-x lane 10
Performed a total of 4 transformations.

2.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 8128 transformations.

2.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing cache_wrapper.gen_tag_rams[0].tag_ram_inst.mem write port 0.
  Analyzing cache_wrapper.gen_data_rams[0].data_ram_inst.mem write port 0.
  Analyzing cache_wrapper.repl_ptr write port 0.
  Analyzing cache_wrapper.repl_ptr write port 1.
  Analyzing cache_wrapper.repl_ptr write port 2.
  Analyzing cache_wrapper.repl_ptr write port 3.
  Analyzing cache_wrapper.repl_ptr write port 4.
  Analyzing cache_wrapper.repl_ptr write port 5.
  Analyzing cache_wrapper.repl_ptr write port 6.
  Analyzing cache_wrapper.repl_ptr write port 7.
  Analyzing cache_wrapper.repl_ptr write port 8.
  Analyzing cache_wrapper.repl_ptr write port 9.
  Analyzing cache_wrapper.repl_ptr write port 10.
  Analyzing cache_wrapper.repl_ptr write port 11.
  Analyzing cache_wrapper.repl_ptr write port 12.
  Analyzing cache_wrapper.repl_ptr write port 13.
  Analyzing cache_wrapper.repl_ptr write port 14.
  Analyzing cache_wrapper.repl_ptr write port 15.
  Analyzing cache_wrapper.repl_ptr write port 16.
  Analyzing cache_wrapper.repl_ptr write port 17.
  Analyzing cache_wrapper.repl_ptr write port 18.
  Analyzing cache_wrapper.repl_ptr write port 19.
  Analyzing cache_wrapper.repl_ptr write port 20.
  Analyzing cache_wrapper.repl_ptr write port 21.
  Analyzing cache_wrapper.repl_ptr write port 22.
  Analyzing cache_wrapper.repl_ptr write port 23.
  Analyzing cache_wrapper.repl_ptr write port 24.
  Analyzing cache_wrapper.repl_ptr write port 25.
  Analyzing cache_wrapper.repl_ptr write port 26.
  Analyzing cache_wrapper.repl_ptr write port 27.
  Analyzing cache_wrapper.repl_ptr write port 28.
  Analyzing cache_wrapper.repl_ptr write port 29.
  Analyzing cache_wrapper.repl_ptr write port 30.
  Analyzing cache_wrapper.repl_ptr write port 31.
  Analyzing cache_wrapper.repl_ptr write port 32.
  Analyzing cache_wrapper.repl_ptr write port 33.
  Analyzing cache_wrapper.repl_ptr write port 34.
  Analyzing cache_wrapper.repl_ptr write port 35.
  Analyzing cache_wrapper.repl_ptr write port 36.
  Analyzing cache_wrapper.repl_ptr write port 37.
  Analyzing cache_wrapper.repl_ptr write port 38.
  Analyzing cache_wrapper.repl_ptr write port 39.
  Analyzing cache_wrapper.repl_ptr write port 40.
  Analyzing cache_wrapper.repl_ptr write port 41.
  Analyzing cache_wrapper.repl_ptr write port 42.
  Analyzing cache_wrapper.repl_ptr write port 43.
  Analyzing cache_wrapper.repl_ptr write port 44.
  Analyzing cache_wrapper.repl_ptr write port 45.
  Analyzing cache_wrapper.repl_ptr write port 46.
  Analyzing cache_wrapper.repl_ptr write port 47.
  Analyzing cache_wrapper.repl_ptr write port 48.
  Analyzing cache_wrapper.repl_ptr write port 49.
  Analyzing cache_wrapper.repl_ptr write port 50.
  Analyzing cache_wrapper.repl_ptr write port 51.
  Analyzing cache_wrapper.repl_ptr write port 52.
  Analyzing cache_wrapper.repl_ptr write port 53.
  Analyzing cache_wrapper.repl_ptr write port 54.
  Analyzing cache_wrapper.repl_ptr write port 55.
  Analyzing cache_wrapper.repl_ptr write port 56.
  Analyzing cache_wrapper.repl_ptr write port 57.
  Analyzing cache_wrapper.repl_ptr write port 58.
  Analyzing cache_wrapper.repl_ptr write port 59.
  Analyzing cache_wrapper.repl_ptr write port 60.
  Analyzing cache_wrapper.repl_ptr write port 61.
  Analyzing cache_wrapper.repl_ptr write port 62.
  Analyzing cache_wrapper.repl_ptr write port 63.
  Analyzing cache_wrapper.repl_ptr write port 64.
  Analyzing cache_wrapper.repl_ptr write port 65.
  Analyzing cache_wrapper.repl_ptr write port 66.
  Analyzing cache_wrapper.repl_ptr write port 67.
  Analyzing cache_wrapper.repl_ptr write port 68.
  Analyzing cache_wrapper.repl_ptr write port 69.
  Analyzing cache_wrapper.repl_ptr write port 70.
  Analyzing cache_wrapper.repl_ptr write port 71.
  Analyzing cache_wrapper.repl_ptr write port 72.
  Analyzing cache_wrapper.repl_ptr write port 73.
  Analyzing cache_wrapper.repl_ptr write port 74.
  Analyzing cache_wrapper.repl_ptr write port 75.
  Analyzing cache_wrapper.repl_ptr write port 76.
  Analyzing cache_wrapper.repl_ptr write port 77.
  Analyzing cache_wrapper.repl_ptr write port 78.
  Analyzing cache_wrapper.repl_ptr write port 79.
  Analyzing cache_wrapper.repl_ptr write port 80.
  Analyzing cache_wrapper.repl_ptr write port 81.
  Analyzing cache_wrapper.repl_ptr write port 82.
  Analyzing cache_wrapper.repl_ptr write port 83.
  Analyzing cache_wrapper.repl_ptr write port 84.
  Analyzing cache_wrapper.repl_ptr write port 85.
  Analyzing cache_wrapper.repl_ptr write port 86.
  Analyzing cache_wrapper.repl_ptr write port 87.
  Analyzing cache_wrapper.repl_ptr write port 88.
  Analyzing cache_wrapper.repl_ptr write port 89.
  Analyzing cache_wrapper.repl_ptr write port 90.
  Analyzing cache_wrapper.repl_ptr write port 91.
  Analyzing cache_wrapper.repl_ptr write port 92.
  Analyzing cache_wrapper.repl_ptr write port 93.
  Analyzing cache_wrapper.repl_ptr write port 94.
  Analyzing cache_wrapper.repl_ptr write port 95.
  Analyzing cache_wrapper.repl_ptr write port 96.
  Analyzing cache_wrapper.repl_ptr write port 97.
  Analyzing cache_wrapper.repl_ptr write port 98.
  Analyzing cache_wrapper.repl_ptr write port 99.
  Analyzing cache_wrapper.repl_ptr write port 100.
  Analyzing cache_wrapper.repl_ptr write port 101.
  Analyzing cache_wrapper.repl_ptr write port 102.
  Analyzing cache_wrapper.repl_ptr write port 103.
  Analyzing cache_wrapper.repl_ptr write port 104.
  Analyzing cache_wrapper.repl_ptr write port 105.
  Analyzing cache_wrapper.repl_ptr write port 106.
  Analyzing cache_wrapper.repl_ptr write port 107.
  Analyzing cache_wrapper.repl_ptr write port 108.
  Analyzing cache_wrapper.repl_ptr write port 109.
  Analyzing cache_wrapper.repl_ptr write port 110.
  Analyzing cache_wrapper.repl_ptr write port 111.
  Analyzing cache_wrapper.repl_ptr write port 112.
  Analyzing cache_wrapper.repl_ptr write port 113.
  Analyzing cache_wrapper.repl_ptr write port 114.
  Analyzing cache_wrapper.repl_ptr write port 115.
  Analyzing cache_wrapper.repl_ptr write port 116.
  Analyzing cache_wrapper.repl_ptr write port 117.
  Analyzing cache_wrapper.repl_ptr write port 118.
  Analyzing cache_wrapper.repl_ptr write port 119.
  Analyzing cache_wrapper.repl_ptr write port 120.
  Analyzing cache_wrapper.repl_ptr write port 121.
  Analyzing cache_wrapper.repl_ptr write port 122.
  Analyzing cache_wrapper.repl_ptr write port 123.
  Analyzing cache_wrapper.repl_ptr write port 124.
  Analyzing cache_wrapper.repl_ptr write port 125.
  Analyzing cache_wrapper.repl_ptr write port 126.
  Analyzing cache_wrapper.repl_ptr write port 127.
  Analyzing cache_wrapper.repl_ptr write port 128.

2.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\gen_tag_rams[0].tag_ram_inst.mem'[0] in module `\cache_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\gen_data_rams[0].data_ram_inst.mem'[0] in module `\cache_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\repl_ptr'[0] in module `\cache_wrapper': no output FF found.
Checking read port address `\repl_ptr'[0] in module `\cache_wrapper': no address FF found.

2.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..
Removed 2 unused cells and 47 unused wires.
<suppressed ~3 debug messages>

2.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory cache_wrapper.repl_ptr by address:
  Merging ports 0, 1 (address 7'0000000).
  Merging ports 0, 2 (address 7'0000000).
  Merging ports 0, 3 (address 7'0000000).
  Merging ports 0, 4 (address 7'0000000).
  Merging ports 0, 5 (address 7'0000000).
  Merging ports 0, 6 (address 7'0000000).
  Merging ports 0, 7 (address 7'0000000).
  Merging ports 0, 8 (address 7'0000000).
  Merging ports 0, 9 (address 7'0000000).
  Merging ports 0, 10 (address 7'0000000).
  Merging ports 0, 11 (address 7'0000000).
  Merging ports 0, 12 (address 7'0000000).
  Merging ports 0, 13 (address 7'0000000).
  Merging ports 0, 14 (address 7'0000000).
  Merging ports 0, 15 (address 7'0000000).
  Merging ports 0, 16 (address 7'0000000).
  Merging ports 0, 17 (address 7'0000000).
  Merging ports 0, 18 (address 7'0000000).
  Merging ports 0, 19 (address 7'0000000).
  Merging ports 0, 20 (address 7'0000000).
  Merging ports 0, 21 (address 7'0000000).
  Merging ports 0, 22 (address 7'0000000).
  Merging ports 0, 23 (address 7'0000000).
  Merging ports 0, 24 (address 7'0000000).
  Merging ports 0, 25 (address 7'0000000).
  Merging ports 0, 26 (address 7'0000000).
  Merging ports 0, 27 (address 7'0000000).
  Merging ports 0, 28 (address 7'0000000).
  Merging ports 0, 29 (address 7'0000000).
  Merging ports 0, 30 (address 7'0000000).
  Merging ports 0, 31 (address 7'0000000).
  Merging ports 0, 32 (address 7'0000000).
  Merging ports 0, 33 (address 7'0000000).
  Merging ports 0, 34 (address 7'0000000).
  Merging ports 0, 35 (address 7'0000000).
  Merging ports 0, 36 (address 7'0000000).
  Merging ports 0, 37 (address 7'0000000).
  Merging ports 0, 38 (address 7'0000000).
  Merging ports 0, 39 (address 7'0000000).
  Merging ports 0, 40 (address 7'0000000).
  Merging ports 0, 41 (address 7'0000000).
  Merging ports 0, 42 (address 7'0000000).
  Merging ports 0, 43 (address 7'0000000).
  Merging ports 0, 44 (address 7'0000000).
  Merging ports 0, 45 (address 7'0000000).
  Merging ports 0, 46 (address 7'0000000).
  Merging ports 0, 47 (address 7'0000000).
  Merging ports 0, 48 (address 7'0000000).
  Merging ports 0, 49 (address 7'0000000).
  Merging ports 0, 50 (address 7'0000000).
  Merging ports 0, 51 (address 7'0000000).
  Merging ports 0, 52 (address 7'0000000).
  Merging ports 0, 53 (address 7'0000000).
  Merging ports 0, 54 (address 7'0000000).
  Merging ports 0, 55 (address 7'0000000).
  Merging ports 0, 56 (address 7'0000000).
  Merging ports 0, 57 (address 7'0000000).
  Merging ports 0, 58 (address 7'0000000).
  Merging ports 0, 59 (address 7'0000000).
  Merging ports 0, 60 (address 7'0000000).
  Merging ports 0, 61 (address 7'0000000).
  Merging ports 0, 62 (address 7'0000000).
  Merging ports 0, 63 (address 7'0000000).
  Merging ports 0, 64 (address 7'0000000).
  Merging ports 66, 67 (address 7'1000010).
  Merging ports 68, 69 (address 7'1000100).
  Merging ports 68, 70 (address 7'1000100).
  Merging ports 68, 71 (address 7'1000100).
  Merging ports 72, 73 (address 7'1001000).
  Merging ports 72, 74 (address 7'1001000).
  Merging ports 72, 75 (address 7'1001000).
  Merging ports 72, 76 (address 7'1001000).
  Merging ports 72, 77 (address 7'1001000).
  Merging ports 72, 78 (address 7'1001000).
  Merging ports 72, 79 (address 7'1001000).
  Merging ports 80, 81 (address 7'1010000).
  Merging ports 80, 82 (address 7'1010000).
  Merging ports 80, 83 (address 7'1010000).
  Merging ports 80, 84 (address 7'1010000).
  Merging ports 80, 85 (address 7'1010000).
  Merging ports 80, 86 (address 7'1010000).
  Merging ports 80, 87 (address 7'1010000).
  Merging ports 80, 88 (address 7'1010000).
  Merging ports 80, 89 (address 7'1010000).
  Merging ports 80, 90 (address 7'1010000).
  Merging ports 80, 91 (address 7'1010000).
  Merging ports 80, 92 (address 7'1010000).
  Merging ports 80, 93 (address 7'1010000).
  Merging ports 80, 94 (address 7'1010000).
  Merging ports 80, 95 (address 7'1010000).
  Merging ports 96, 97 (address 7'1100000).
  Merging ports 96, 98 (address 7'1100000).
  Merging ports 96, 99 (address 7'1100000).
  Merging ports 96, 100 (address 7'1100000).
  Merging ports 96, 101 (address 7'1100000).
  Merging ports 96, 102 (address 7'1100000).
  Merging ports 96, 103 (address 7'1100000).
  Merging ports 96, 104 (address 7'1100000).
  Merging ports 96, 105 (address 7'1100000).
  Merging ports 96, 106 (address 7'1100000).
  Merging ports 96, 107 (address 7'1100000).
  Merging ports 96, 108 (address 7'1100000).
  Merging ports 96, 109 (address 7'1100000).
  Merging ports 96, 110 (address 7'1100000).
  Merging ports 96, 111 (address 7'1100000).
  Merging ports 96, 112 (address 7'1100000).
  Merging ports 96, 113 (address 7'1100000).
  Merging ports 96, 114 (address 7'1100000).
  Merging ports 96, 115 (address 7'1100000).
  Merging ports 96, 116 (address 7'1100000).
  Merging ports 96, 117 (address 7'1100000).
  Merging ports 96, 118 (address 7'1100000).
  Merging ports 96, 119 (address 7'1100000).
  Merging ports 96, 120 (address 7'1100000).
  Merging ports 96, 121 (address 7'1100000).
  Merging ports 96, 122 (address 7'1100000).
  Merging ports 96, 123 (address 7'1100000).
  Merging ports 96, 124 (address 7'1100000).
  Merging ports 96, 125 (address 7'1100000).
  Merging ports 96, 126 (address 7'1100000).
  Merging ports 96, 127 (address 7'1100000).
Consolidating write ports of memory cache_wrapper.repl_ptr by address:
  Merging ports 1, 2 (address 7'1000001).
  Merging ports 1, 3 (address 7'1000000).
  Merging ports 1, 4 (address 7'1000000).
  Merging ports 1, 5 (address 7'1000000).
  Merging ports 1, 6 (address 7'1000000).
Consolidating write ports of memory cache_wrapper.repl_ptr by address:
Consolidating write ports of memory cache_wrapper.repl_ptr using sat-based resource sharing:

2.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..

2.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..

2.18. Executing OPT pass (performing simple optimizations).

2.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.
<suppressed ~28 debug messages>

2.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cache_wrapper'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

2.18.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$4614 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4610 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4610 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4610 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4610 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4610 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4610 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4610 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$4610 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$4610 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$4610 ($sdff) from module cache_wrapper.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$4610 ($sdff) from module cache_wrapper.

2.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..
Removed 2 unused cells and 24 unused wires.
<suppressed ~3 debug messages>

2.18.5. Rerunning OPT passes. (Removed registers in this run.)

2.18.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.
<suppressed ~5 debug messages>

2.18.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cache_wrapper'.
Removed a total of 0 cells.

2.18.8. Executing OPT_DFF pass (perform DFF optimizations).

2.18.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

2.18.10. Finished fast OPT passes.

2.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \gen_data_rams[0].data_ram_inst.mem in module \cache_wrapper:
  created 128 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of cache_wrapper.gen_data_rams[0].data_ram_inst.mem: $\gen_data_rams[0].data_ram_inst.mem$rdreg[0]
  read interface: 1 $dff and 127 $mux cells.
  write interface: 128 write mux blocks.
Mapping memory \gen_tag_rams[0].tag_ram_inst.mem in module \cache_wrapper:
  created 128 $dff cells and 0 static cells of width 11.
Extracted data FF from read port 0 of cache_wrapper.gen_tag_rams[0].tag_ram_inst.mem: $\gen_tag_rams[0].tag_ram_inst.mem$rdreg[0]
  read interface: 1 $dff and 127 $mux cells.
  write interface: 128 write mux blocks.
Mapping memory \repl_ptr in module \cache_wrapper:
  created 128 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 127 $mux cells.
  write interface: 384 write mux blocks.

2.20. Executing OPT pass (performing simple optimizations).

2.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.
<suppressed ~663 debug messages>

2.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cache_wrapper'.
<suppressed ~384 debug messages>
Removed a total of 128 cells.

2.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cache_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~392 debug messages>

2.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cache_wrapper.
Performed a total of 0 changes.

2.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cache_wrapper'.
Removed a total of 0 cells.

2.20.6. Executing OPT_SHARE pass.

2.20.7. Executing OPT_DFF pass (perform DFF optimizations).

2.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..
Removed 2 unused cells and 1294 unused wires.
<suppressed ~3 debug messages>

2.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.

2.20.10. Rerunning OPT passes. (Maybe there is more to do..)

2.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cache_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~392 debug messages>

2.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cache_wrapper.
Performed a total of 0 changes.

2.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cache_wrapper'.
Removed a total of 0 cells.

2.20.14. Executing OPT_SHARE pass.

2.20.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[9]$6203 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[9]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[99]$6383 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[99]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[98]$6381 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[98]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[97]$6379 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[97]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[96]$6377 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[96]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[95]$6375 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[95]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[94]$6373 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[94]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[93]$6371 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[93]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[92]$6369 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[92]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[91]$6367 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[91]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[90]$6365 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[90]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[8]$6201 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[8]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[89]$6363 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[89]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[88]$6361 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[88]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[87]$6359 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[87]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[86]$6357 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[86]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[85]$6355 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[85]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[84]$6353 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[84]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[83]$6351 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[83]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[82]$6349 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[82]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[81]$6347 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[81]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[80]$6345 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[80]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[7]$6199 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[7]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[79]$6343 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[79]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[78]$6341 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[78]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[77]$6339 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[77]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[76]$6337 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[76]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[75]$6335 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[75]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[74]$6333 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[74]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[73]$6331 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[73]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[72]$6329 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[72]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[71]$6327 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[71]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[70]$6325 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[70]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[6]$6197 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[6]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[69]$6323 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[69]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[68]$6321 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[68]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[67]$6319 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[67]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[66]$6317 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[66]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[65]$6315 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[65]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[64]$6313 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[64]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[63]$6311 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[63]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[62]$6309 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[62]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[61]$6307 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[61]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[60]$6305 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[60]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[5]$6195 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[5]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[59]$6303 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[59]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[58]$6301 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[58]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[57]$6299 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[57]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[56]$6297 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[56]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[55]$6295 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[55]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[54]$6293 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[54]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[53]$6291 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[53]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[52]$6289 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[52]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[51]$6287 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[51]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[50]$6285 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[50]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[4]$6193 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[4]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[49]$6283 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[49]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[48]$6281 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[48]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[47]$6279 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[47]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[46]$6277 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[46]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[45]$6275 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[45]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[44]$6273 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[44]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[43]$6271 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[43]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[42]$6269 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[42]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[41]$6267 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[41]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[40]$6265 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[40]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[3]$6191 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[3]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[39]$6263 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[39]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[38]$6261 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[38]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[37]$6259 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[37]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[36]$6257 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[36]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[35]$6255 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[35]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[34]$6253 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[34]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[33]$6251 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[33]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[32]$6249 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[32]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[31]$6247 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[31]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[30]$6245 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[30]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[2]$6189 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[2]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[29]$6243 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[29]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[28]$6241 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[28]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[27]$6239 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[27]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[26]$6237 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[26]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[25]$6235 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[25]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[24]$6233 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[24]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[23]$6231 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[23]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[22]$6229 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[22]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[21]$6227 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[21]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[20]$6225 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[20]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[1]$6187 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[1]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[19]$6223 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[19]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[18]$6221 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[18]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[17]$6219 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[17]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[16]$6217 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[16]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[15]$6215 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[15]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[14]$6213 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[14]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[13]$6211 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[13]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[12]$6209 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[12]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[127]$6439 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[127]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[126]$6437 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[126]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[125]$6435 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[125]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[124]$6433 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[124]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[123]$6431 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[123]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[122]$6429 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[122]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[121]$6427 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[121]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[120]$6425 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[120]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[11]$6207 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[11]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[119]$6423 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[119]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[118]$6421 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[118]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[117]$6419 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[117]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[116]$6417 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[116]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[115]$6415 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[115]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[114]$6413 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[114]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[113]$6411 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[113]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[112]$6409 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[112]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[111]$6407 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[111]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[110]$6405 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[110]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[10]$6205 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[10]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[109]$6403 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[109]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[108]$6401 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[108]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[107]$6399 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[107]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[106]$6397 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[106]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[105]$6395 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[105]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[104]$6393 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[104]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[103]$6391 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[103]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[102]$6389 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[102]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[101]$6387 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[101]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[100]$6385 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[100]).
Adding EN signal on $memory\gen_tag_rams[0].tag_ram_inst.mem[0]$6185 ($dff) from module cache_wrapper (D = \gen_tag_rams[0].tag_ram_inst.wdata_i, Q = \gen_tag_rams[0].tag_ram_inst.mem[0]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[9]$4697 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[9]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[99]$4877 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[99]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[98]$4875 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[98]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[97]$4873 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[97]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[96]$4871 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[96]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[95]$4869 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[95]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[94]$4867 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[94]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[93]$4865 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[93]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[92]$4863 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[92]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[91]$4861 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[91]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[90]$4859 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[90]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[8]$4695 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[8]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[89]$4857 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[89]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[88]$4855 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[88]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[87]$4853 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[87]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[86]$4851 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[86]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[85]$4849 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[85]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[84]$4847 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[84]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[83]$4845 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[83]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[82]$4843 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[82]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[81]$4841 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[81]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[80]$4839 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[80]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[7]$4693 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[7]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[79]$4837 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[79]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[78]$4835 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[78]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[77]$4833 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[77]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[76]$4831 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[76]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[75]$4829 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[75]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[74]$4827 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[74]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[73]$4825 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[73]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[72]$4823 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[72]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[71]$4821 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[71]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[70]$4819 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[70]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[6]$4691 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[6]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[69]$4817 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[69]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[68]$4815 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[68]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[67]$4813 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[67]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[66]$4811 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[66]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[65]$4809 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[65]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[64]$4807 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[64]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[63]$4805 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[63]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[62]$4803 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[62]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[61]$4801 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[61]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[60]$4799 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[60]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[5]$4689 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[5]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[59]$4797 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[59]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[58]$4795 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[58]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[57]$4793 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[57]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[56]$4791 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[56]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[55]$4789 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[55]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[54]$4787 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[54]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[53]$4785 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[53]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[52]$4783 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[52]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[51]$4781 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[51]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[50]$4779 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[50]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[4]$4687 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[4]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[49]$4777 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[49]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[48]$4775 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[48]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[47]$4773 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[47]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[46]$4771 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[46]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[45]$4769 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[45]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[44]$4767 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[44]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[43]$4765 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[43]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[42]$4763 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[42]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[41]$4761 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[41]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[40]$4759 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[40]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[3]$4685 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[3]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[39]$4757 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[39]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[38]$4755 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[38]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[37]$4753 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[37]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[36]$4751 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[36]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[35]$4749 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[35]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[34]$4747 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[34]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[33]$4745 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[33]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[32]$4743 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[32]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[31]$4741 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[31]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[30]$4739 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[30]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[2]$4683 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[2]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[29]$4737 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[29]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[28]$4735 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[28]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[27]$4733 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[27]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[26]$4731 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[26]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[25]$4729 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[25]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[24]$4727 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[24]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[23]$4725 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[23]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[22]$4723 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[22]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[21]$4721 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[21]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[20]$4719 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[20]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[1]$4681 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[1]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[19]$4717 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[19]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[18]$4715 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[18]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[17]$4713 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[17]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[16]$4711 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[16]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[15]$4709 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[15]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[14]$4707 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[14]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[13]$4705 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[13]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[12]$4703 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[12]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[127]$4933 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[127]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[126]$4931 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[126]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[125]$4929 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[125]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[124]$4927 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[124]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[123]$4925 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[123]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[122]$4923 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[122]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[121]$4921 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[121]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[120]$4919 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[120]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[11]$4701 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[11]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[119]$4917 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[119]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[118]$4915 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[118]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[117]$4913 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[117]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[116]$4911 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[116]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[115]$4909 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[115]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[114]$4907 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[114]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[113]$4905 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[113]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[112]$4903 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[112]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[111]$4901 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[111]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[110]$4899 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[110]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[10]$4699 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[10]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[109]$4897 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[109]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[108]$4895 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[108]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[107]$4893 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[107]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[106]$4891 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[106]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[105]$4889 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[105]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[104]$4887 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[104]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[103]$4885 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[103]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[102]$4883 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[102]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[101]$4881 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[101]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[100]$4879 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[100]).
Adding EN signal on $memory\gen_data_rams[0].data_ram_inst.mem[0]$4679 ($dff) from module cache_wrapper (D = \gen_data_rams[0].data_ram_inst.wdata_i, Q = \gen_data_rams[0].data_ram_inst.mem[0]).

2.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..
Removed 256 unused cells and 256 unused wires.
<suppressed ~257 debug messages>

2.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.

2.20.18. Rerunning OPT passes. (Maybe there is more to do..)

2.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cache_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~136 debug messages>

2.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cache_wrapper.
Performed a total of 0 changes.

2.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cache_wrapper'.
Removed a total of 0 cells.

2.20.22. Executing OPT_SHARE pass.

2.20.23. Executing OPT_DFF pass (perform DFF optimizations).

2.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..

2.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.

2.20.26. Finished OPT passes. (There is nothing left to do.)

2.21. Executing TECHMAP pass (map to technology primitives).

2.21.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $and.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~1735 debug messages>

2.22. Executing OPT pass (performing simple optimizations).

2.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.
<suppressed ~42 debug messages>

2.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cache_wrapper'.
<suppressed ~420 debug messages>
Removed a total of 140 cells.

2.22.3. Executing OPT_DFF pass (perform DFF optimizations).

2.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..
Removed 9 unused cells and 243 unused wires.
<suppressed ~10 debug messages>

2.22.5. Finished fast OPT passes.

2.23. Executing ABC pass (technology mapping using ABC).

2.23.1. Extracting gate netlist of module `\cache_wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 6398 gates and 12180 wires to a netlist network with 5781 inputs and 398 outputs.

2.23.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      171
ABC RESULTS:            ANDNOT cells:      202
ABC RESULTS:               MUX cells:     5748
ABC RESULTS:              NAND cells:       64
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        9
ABC RESULTS:                OR cells:      171
ABC RESULTS:             ORNOT cells:       11
ABC RESULTS:               XOR cells:        9
ABC RESULTS:        internal signals:     6001
ABC RESULTS:           input signals:     5781
ABC RESULTS:          output signals:      398
Removing temp directory.

2.24. Executing OPT pass (performing simple optimizations).

2.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.
<suppressed ~2772 debug messages>

2.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cache_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.24.3. Executing OPT_DFF pass (perform DFF optimizations).

2.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..
Removed 6 unused cells and 6905 unused wires.
<suppressed ~7 debug messages>

2.24.5. Finished fast OPT passes.

2.25. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `cache_wrapper'. Setting top module to cache_wrapper.

2.25.1. Analyzing design hierarchy..
Top module:  \cache_wrapper

2.25.2. Analyzing design hierarchy..
Top module:  \cache_wrapper
Removed 0 unused modules.

2.26. Printing statistics.

=== cache_wrapper ===

   Number of wires:               6690
   Number of wire bits:          12542
   Number of public wires:         444
   Number of public wire bits:    6255
   Number of ports:                 15
   Number of port bits:            169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12113
     $_ANDNOT_                     202
     $_AND_                        170
     $_DFFE_PP_                   5504
     $_DFF_P_                      134
     $_MUX_                       5748
     $_NAND_                        64
     $_NOR_                          1
     $_NOT_                          3
     $_ORNOT_                       11
     $_OR_                         171
     $_SDFFE_PN0N_                  43
     $_SDFF_PN0_                    49
     $_XOR_                          9
     $scopeinfo                      4

2.27. Executing CHECK pass (checking for obvious problems).
Checking module cache_wrapper...
Found and reported 0 problems.

3. Generating Graphviz representation of design.
Writing dot description to `syn/plots/cache_wrapper_postsyn.dot'.
Dumping module cache_wrapper to page 1.

4. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_1 (noninv, pins=3, area=20.02) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtn_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_NN0_.
  cell sky130_fd_sc_hd__dfrtp_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__edfxtp_1 (noninv, pins=4, area=30.03) is a direct match for cell type $_DFFE_PP_.
  cell sky130_fd_sc_hd__dfbbn_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_NNN_.
  cell sky130_fd_sc_hd__dfbbp_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    \sky130_fd_sc_hd__dfrtn_1 _DFF_NN0_ (.CLK_N( C), .D( D), .Q( Q), .RESET_B( R));
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    \sky130_fd_sc_hd__edfxtp_1 _DFFE_PP_ (.CLK( C), .D( D), .DE( E), .Q( Q));
    \sky130_fd_sc_hd__dfbbn_1 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \sky130_fd_sc_hd__dfbbp_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

4.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
<suppressed ~24 debug messages>
Mapping DFF cells in module `\cache_wrapper':
  mapped 5504 $_DFFE_PP_ cells to \sky130_fd_sc_hd__edfxtp_1 cells.
  mapped 226 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_1 cells.

5. Executing ABC pass (technology mapping using ABC).

5.1. Extracting gate netlist of module `\cache_wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 6514 gates and 12329 wires to a netlist network with 5814 inputs and 446 outputs.

5.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/eneadim/github/open-IP-SoC-env/lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/eneadim/github/open-IP-SoC-env/lib/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =   19.85 MB. Time =     0.09 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 10000 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 10000 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_0 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a211o_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21o_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:      362
ABC RESULTS:   sky130_fd_sc_hd__a221o_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a221oi_1 cells:      124
ABC RESULTS:   sky130_fd_sc_hd__a222oi_1 cells:     1252
ABC RESULTS:   sky130_fd_sc_hd__a22o_1 cells:       93
ABC RESULTS:   sky130_fd_sc_hd__a22oi_1 cells:      641
ABC RESULTS:   sky130_fd_sc_hd__a31o_1 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a31oi_1 cells:      556
ABC RESULTS:   sky130_fd_sc_hd__a32o_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41oi_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_0 cells:       94
ABC RESULTS:   sky130_fd_sc_hd__and3_1 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__and3b_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4b_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso1p_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__lpflow_isobufsrc_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__mux2i_1 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:      181
ABC RESULTS:   sky130_fd_sc_hd__nand2b_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:      115
ABC RESULTS:   sky130_fd_sc_hd__nand3b_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:      188
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__nor3b_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:       54
ABC RESULTS:   sky130_fd_sc_hd__nor4b_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor4bb_1 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o211a_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_1 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__o21ba_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o221a_1 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o221ai_1 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o22ai_1 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__o31a_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31ai_1 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o41a_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o41ai_1 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__or3_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or3b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_1 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__or4b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:        3
ABC RESULTS:        internal signals:     6069
ABC RESULTS:           input signals:     5814
ABC RESULTS:          output signals:      446
Removing temp directory.

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..
Removed 4 unused cells and 12324 unused wires.
<suppressed ~42 debug messages>

7. Printing statistics.

=== cache_wrapper ===

   Number of wires:               4355
   Number of wire bits:           9860
   Number of public wires:         407
   Number of public wire bits:    5912
   Number of ports:                 15
   Number of port bits:            169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9770
     sky130_fd_sc_hd__a2111o_1       1
     sky130_fd_sc_hd__a2111oi_0     15
     sky130_fd_sc_hd__a211o_1        1
     sky130_fd_sc_hd__a211oi_1       2
     sky130_fd_sc_hd__a21o_1         3
     sky130_fd_sc_hd__a21oi_1      362
     sky130_fd_sc_hd__a221o_1        3
     sky130_fd_sc_hd__a221oi_1     124
     sky130_fd_sc_hd__a222oi_1    1252
     sky130_fd_sc_hd__a22o_1        93
     sky130_fd_sc_hd__a22oi_1      641
     sky130_fd_sc_hd__a31o_1        10
     sky130_fd_sc_hd__a31oi_1      556
     sky130_fd_sc_hd__a32o_1         1
     sky130_fd_sc_hd__a41oi_1        2
     sky130_fd_sc_hd__and2_0        94
     sky130_fd_sc_hd__and3_1        18
     sky130_fd_sc_hd__and3b_1        3
     sky130_fd_sc_hd__and4_1         4
     sky130_fd_sc_hd__and4b_1        6
     sky130_fd_sc_hd__clkinv_1      10
     sky130_fd_sc_hd__dfxtp_1      226
     sky130_fd_sc_hd__edfxtp_1    5504
     sky130_fd_sc_hd__lpflow_inputiso1p_1      3
     sky130_fd_sc_hd__lpflow_isobufsrc_1      5
     sky130_fd_sc_hd__mux2i_1       34
     sky130_fd_sc_hd__nand2_1      181
     sky130_fd_sc_hd__nand2b_1       5
     sky130_fd_sc_hd__nand3_1      115
     sky130_fd_sc_hd__nand3b_1       3
     sky130_fd_sc_hd__nand4_1        7
     sky130_fd_sc_hd__nor2_1       188
     sky130_fd_sc_hd__nor3_1        30
     sky130_fd_sc_hd__nor3b_1        3
     sky130_fd_sc_hd__nor4_1        54
     sky130_fd_sc_hd__nor4b_1        2
     sky130_fd_sc_hd__nor4bb_1      12
     sky130_fd_sc_hd__o2111ai_1      6
     sky130_fd_sc_hd__o211a_1        1
     sky130_fd_sc_hd__o211ai_1      14
     sky130_fd_sc_hd__o21ai_0       56
     sky130_fd_sc_hd__o21ba_1        2
     sky130_fd_sc_hd__o221a_1        8
     sky130_fd_sc_hd__o221ai_1       9
     sky130_fd_sc_hd__o22ai_1       27
     sky130_fd_sc_hd__o31a_1         1
     sky130_fd_sc_hd__o31ai_1       11
     sky130_fd_sc_hd__o41a_1         3
     sky130_fd_sc_hd__o41ai_1       20
     sky130_fd_sc_hd__or3_1          4
     sky130_fd_sc_hd__or3b_1         1
     sky130_fd_sc_hd__or4_1         30
     sky130_fd_sc_hd__or4b_1         1
     sky130_fd_sc_hd__xnor2_1        3

   Chip area for module '\cache_wrapper': 200029.344000
     of which used for sequential elements: 169802.854400 (84.89%)

8. Executing Verilog backend.

8.1. Executing BMUXMAP pass.

8.2. Executing DEMUXMAP pass.
Dumping module `\cache_wrapper'.

9. Executing JSON backend.

Warnings: 1 unique messages, 2 total
End of script. Logfile hash: f42c38b903, CPU: user 1.99s system 0.07s, MEM: 65.57 MB peak
Yosys 0.52+102 (git sha1 b69394783, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 46% 2x abc (1 sec), 10% 21x opt_clean (0 sec), ...
