#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug  1 08:03:57 2020
# Process ID: 1292
# Current directory: D:/vivado_project/filter0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7676 D:\vivado_project\filter0\filter0.xpr
# Log file: D:/vivado_project/filter0/vivado.log
# Journal file: D:/vivado_project/filter0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado_project/filter0/filter0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
file mkdir D:/vivado_project/filter0/filter0.srcs/constrs_1
file mkdir D:/vivado_project/filter0/filter0.srcs/constrs_1/new
close [ open D:/vivado_project/filter0/filter0.srcs/constrs_1/new/system.xdc w ]
add_files -fileset constrs_1 D:/vivado_project/filter0/filter0.srcs/constrs_1/new/system.xdc
close [ open D:/vivado_project/filter0/filter0.srcs/sources_1/new/Freq_Cal.v w ]
add_files D:/vivado_project/filter0/filter0.srcs/sources_1/new/Freq_Cal.v
update_compile_order -fileset sources_1
set_property  ip_repo_paths  D:/vivado_project/SEA-master/Examples/FPGA-IP/ADC-IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado_project/SEA-master/Examples/FPGA-IP/ADC-IP'.
create_ip -name Driver_ADC -vendor xilinx.com -library user -version 1.0 -module_name Driver_ADC_0 -dir d:/vivado_project/filter0/filter0.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/vivado_project/filter0/filter0.srcs/sources_1/ip/Driver_ADC_0/Driver_ADC_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Driver_ADC_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/vivado_project/filter0/filter0.srcs/sources_1/ip/Driver_ADC_0/Driver_ADC_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Driver_ADC_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Driver_ADC_0'...
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [IP_Flow 19-3422] Upgraded Wave_Ram (Block Memory Generator 8.4) from revision 1 to revision 2
catch { config_ip_cache -export [get_ips -all Driver_ADC_0] }
export_ip_user_files -of_objects [get_files d:/vivado_project/filter0/filter0.srcs/sources_1/ip/Driver_ADC_0/Driver_ADC_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/vivado_project/filter0/filter0.srcs/sources_1/ip/Driver_ADC_0/Driver_ADC_0.xci]
launch_runs -jobs 4 Driver_ADC_0_synth_1
[Sat Aug  1 08:32:05 2020] Launched Driver_ADC_0_synth_1...
Run output will be captured here: D:/vivado_project/filter0/filter0.runs/Driver_ADC_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/vivado_project/filter0/filter0.srcs/sources_1/ip/Driver_ADC_0/Driver_ADC_0.xci] -directory D:/vivado_project/filter0/filter0.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado_project/filter0/filter0.ip_user_files -ipstatic_source_dir D:/vivado_project/filter0/filter0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado_project/filter0/filter0.cache/compile_simlib/modelsim} {questa=D:/vivado_project/filter0/filter0.cache/compile_simlib/questa} {riviera=D:/vivado_project/filter0/filter0.cache/compile_simlib/riviera} {activehdl=D:/vivado_project/filter0/filter0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property  ip_repo_paths  {d:/vivado_project/SEA-master/Examples/FPGA-IP/ADC-IP D:/vivado_project/SEA-master/Examples/FPGA-IP/DAC-IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado_project/SEA-master/Examples/FPGA-IP/ADC-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado_project/SEA-master/Examples/FPGA-IP/DAC-IP'.
create_ip -name Driver_DAC -vendor xilinx.com -library user -version 1.0 -module_name Driver_DAC_0 -dir d:/vivado_project/filter0/filter0.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/vivado_project/filter0/filter0.srcs/sources_1/ip/Driver_DAC_0/Driver_DAC_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Driver_DAC_0'...
generate_target all [get_files  d:/vivado_project/filter0/filter0.srcs/sources_1/ip/Driver_DAC_0/Driver_DAC_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Driver_DAC_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Driver_DAC_0'...
INFO: [IP_Flow 19-3422] Upgraded Sin_Rom (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-3422] Upgraded Square_Rom (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-3422] Upgraded Triangle_Rom (Block Memory Generator 8.4) from revision 1 to revision 2
catch { config_ip_cache -export [get_ips -all Driver_DAC_0] }
export_ip_user_files -of_objects [get_files d:/vivado_project/filter0/filter0.srcs/sources_1/ip/Driver_DAC_0/Driver_DAC_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/vivado_project/filter0/filter0.srcs/sources_1/ip/Driver_DAC_0/Driver_DAC_0.xci]
launch_runs -jobs 4 Driver_DAC_0_synth_1
[Sat Aug  1 08:33:12 2020] Launched Driver_DAC_0_synth_1...
Run output will be captured here: D:/vivado_project/filter0/filter0.runs/Driver_DAC_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/vivado_project/filter0/filter0.srcs/sources_1/ip/Driver_DAC_0/Driver_DAC_0.xci] -directory D:/vivado_project/filter0/filter0.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado_project/filter0/filter0.ip_user_files -ipstatic_source_dir D:/vivado_project/filter0/filter0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado_project/filter0/filter0.cache/compile_simlib/modelsim} {questa=D:/vivado_project/filter0/filter0.cache/compile_simlib/questa} {riviera=D:/vivado_project/filter0/filter0.cache/compile_simlib/riviera} {activehdl=D:/vivado_project/filter0/filter0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open D:/vivado_project/filter0/filter0.srcs/sources_1/new/top.v w ]
add_files D:/vivado_project/filter0/filter0.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/vivado_project/filter0/filter0.srcs/sources_1/ip/Driver_DAC_0/Driver_DAC_0.xci] -no_script -reset -force -quiet
remove_files  -fileset Driver_DAC_0 d:/vivado_project/filter0/filter0.srcs/sources_1/ip/Driver_DAC_0/Driver_DAC_0.xci
INFO: [Project 1-386] Moving file 'd:/vivado_project/filter0/filter0.srcs/sources_1/ip/Driver_DAC_0/Driver_DAC_0.xci' from fileset 'Driver_DAC_0' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files D:/vivado_project/filter0/filter0.srcs/sources_1/new/Freq_Cal.v] -no_script -reset -force -quiet
remove_files  D:/vivado_project/filter0/filter0.srcs/sources_1/new/Freq_Cal.v
export_ip_user_files -of_objects  [get_files D:/vivado_project/filter0/filter0.srcs/sources_1/new/ADC_Driver.v] -no_script -reset -force -quiet
remove_files  D:/vivado_project/filter0/filter0.srcs/sources_1/new/ADC_Driver.v
create_ip -name Driver_DAC -vendor xilinx.com -library user -version 1.0 -module_name DAC_wave_generator -dir d:/vivado_project/filter0/filter0.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {DAC_wave_generator}] [get_ips DAC_wave_generator]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'DAC_wave_generator' to 'DAC_wave_generator' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/vivado_project/filter0/filter0.srcs/sources_1/ip/DAC_wave_generator/DAC_wave_generator.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DAC_wave_generator'...
generate_target all [get_files  d:/vivado_project/filter0/filter0.srcs/sources_1/ip/DAC_wave_generator/DAC_wave_generator.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DAC_wave_generator'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DAC_wave_generator'...
INFO: [IP_Flow 19-3422] Upgraded Sin_Rom (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-3422] Upgraded Square_Rom (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-3422] Upgraded Triangle_Rom (Block Memory Generator 8.4) from revision 1 to revision 2
catch { config_ip_cache -export [get_ips -all DAC_wave_generator] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP DAC_wave_generator, cache-ID = 440001408350bfc6; cache size = 1.758 MB.
export_ip_user_files -of_objects [get_files d:/vivado_project/filter0/filter0.srcs/sources_1/ip/DAC_wave_generator/DAC_wave_generator.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/vivado_project/filter0/filter0.srcs/sources_1/ip/DAC_wave_generator/DAC_wave_generator.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/vivado_project/filter0/filter0.srcs/sources_1/ip/DAC_wave_generator/DAC_wave_generator.xci'
export_simulation -of_objects [get_files d:/vivado_project/filter0/filter0.srcs/sources_1/ip/DAC_wave_generator/DAC_wave_generator.xci] -directory D:/vivado_project/filter0/filter0.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado_project/filter0/filter0.ip_user_files -ipstatic_source_dir D:/vivado_project/filter0/filter0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado_project/filter0/filter0.cache/compile_simlib/modelsim} {questa=D:/vivado_project/filter0/filter0.cache/compile_simlib/questa} {riviera=D:/vivado_project/filter0/filter0.cache/compile_simlib/riviera} {activehdl=D:/vivado_project/filter0/filter0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/vivado_project/filter0/filter0.srcs/sources_1/ip/DAC_wave_generator/DAC_wave_generator.xci] -no_script -reset -force -quiet
remove_files  d:/vivado_project/filter0/filter0.srcs/sources_1/ip/DAC_wave_generator/DAC_wave_generator.xci
launch_runs synth_1 -jobs 4
[Sat Aug  1 10:43:11 2020] Launched synth_1...
Run output will be captured here: D:/vivado_project/filter0/filter0.runs/synth_1/runme.log
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir d:/vivado_project/filter0/filter0.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {148.5} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.USE_LOCKED {true} CONFIG.USE_RESET {true} CONFIG.MMCM_DIVCLK_DIVIDE {7} CONFIG.MMCM_CLKFBOUT_MULT_F {55.875} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.375} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {349.480} CONFIG.CLKOUT1_PHASE_ERROR {479.985} CONFIG.CLKOUT2_JITTER {368.995} CONFIG.CLKOUT2_PHASE_ERROR {479.985}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files d:/vivado_project/filter0/filter0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/vivado_project/filter0/filter0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/vivado_project/filter0/filter0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/vivado_project/filter0/filter0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 4 clk_wiz_0_synth_1
[Sat Aug  1 10:50:20 2020] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/vivado_project/filter0/filter0.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/vivado_project/filter0/filter0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/vivado_project/filter0/filter0.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado_project/filter0/filter0.ip_user_files -ipstatic_source_dir D:/vivado_project/filter0/filter0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado_project/filter0/filter0.cache/compile_simlib/modelsim} {questa=D:/vivado_project/filter0/filter0.cache/compile_simlib/questa} {riviera=D:/vivado_project/filter0/filter0.cache/compile_simlib/riviera} {activehdl=D:/vivado_project/filter0/filter0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
set_property is_global_include true [get_files  D:/vivado_project/filter0/filter0.srcs/sources_1/new/filter0.v]
update_compile_order -fileset sources_1
set_property is_global_include false [get_files  D:/vivado_project/filter0/filter0.srcs/sources_1/new/filter0.v]
update_compile_order -fileset sources_1
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'Driver_ADC_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Driver_ADC_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clk_wiz_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_wiz_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
close [ open D:/vivado_project/filter0/filter0.srcs/sources_1/new/DAC_Driver0.v w ]
add_files D:/vivado_project/filter0/filter0.srcs/sources_1/new/DAC_Driver0.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/vivado_project/filter0/filter0.srcs/sources_1/new/DAC_Driver0.v] -no_script -reset -force -quiet
remove_files  D:/vivado_project/filter0/filter0.srcs/sources_1/new/DAC_Driver0.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 11:05:04 2020] Launched synth_1...
Run output will be captured here: D:/vivado_project/filter0/filter0.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 11:05:48 2020] Launched impl_1...
Run output will be captured here: D:/vivado_project/filter0/filter0.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1599.555 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1599.555 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1599.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1688.473 ; gain = 570.320
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 11:08:26 2020...
