$date
    Thu Mar 27 06:46:35 2025
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module half_adder_bench $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # carry $end
$var reg 1 $ sum $end
$scope module half_adder_inst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 $ sum $end
$var reg 1 # carry $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
0"
0#
0$
$end
#10
1"
1$
#20
1!
0"
#30
1"
0$
1#
#40
