Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat May 21 23:58:23 2016
| Host         : Abbas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopAdder_timing_summary_routed.rpt -rpx TopAdder_timing_summary_routed.rpx
| Design       : TopAdder
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 60 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.714        0.000                      0                 2094        0.031        0.000                      0                 2094        4.500        0.000                       0                  1036  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.714        0.000                      0                 2094        0.031        0.000                      0                 2094        4.500        0.000                       0                  1036  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.580ns (19.723%)  route 2.361ns (80.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.652     1.652    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X41Y51         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     2.108 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=55, routed)          1.451     3.559    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X37Y49         LUT3 (Prop_lut3_I1_O)        0.124     3.683 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_19/O
                         net (fo=2, routed)           0.910     4.593    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][21]
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.570    11.570    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.685    
                         clock uncertainty           -0.035    11.649    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_D[7])
                                                     -5.342     6.307    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.307    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.580ns (20.902%)  route 2.195ns (79.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.652     1.652    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X41Y51         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     2.108 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=55, routed)          1.451     3.559    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X37Y49         LUT3 (Prop_lut3_I1_O)        0.124     3.683 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_19/O
                         net (fo=2, routed)           0.744     4.427    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][21]
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.570    11.570    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.685    
                         clock uncertainty           -0.035    11.649    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -5.474     6.175    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.175    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.580ns (22.526%)  route 1.995ns (77.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.652     1.652    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X41Y51         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     2.108 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=55, routed)          1.450     3.558    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X37Y49         LUT3 (Prop_lut3_I1_O)        0.124     3.682 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_34/O
                         net (fo=1, routed)           0.545     4.227    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][6]
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.570    11.570    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.685    
                         clock uncertainty           -0.035    11.649    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -5.474     6.175    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.175    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.580ns (23.296%)  route 1.910ns (76.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.652     1.652    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X43Y51         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     2.108 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=20, routed)          1.207     3.315    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[1]
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.124     3.439 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.703     4.142    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.570    11.570    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.685    
                         clock uncertainty           -0.035    11.649    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     6.092    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -4.142    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.652     1.652    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X43Y51         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     2.108 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=20, routed)          1.207     3.315    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[1]
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.124     3.439 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.694     4.133    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.570    11.570    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.685    
                         clock uncertainty           -0.035    11.649    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     6.092    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.580ns (21.697%)  route 2.093ns (78.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.652     1.652    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X41Y51         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     2.108 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=55, routed)          1.247     3.355    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X36Y49         LUT3 (Prop_lut3_I1_O)        0.124     3.479 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_20/O
                         net (fo=2, routed)           0.846     4.325    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][20]
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.570    11.570    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.685    
                         clock uncertainty           -0.035    11.649    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_D[6])
                                                     -5.342     6.307    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.307    
                         arrival time                          -4.325    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.580ns (24.340%)  route 1.803ns (75.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.670     1.670    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X39Y49         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     2.126 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=3, routed)           1.070     3.196    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[7]
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.124     3.320 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_33/O
                         net (fo=1, routed)           0.733     4.053    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][7]
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.570    11.570    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.000    11.570    
                         clock uncertainty           -0.035    11.534    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -5.474     6.060    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.060    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.580ns (23.752%)  route 1.862ns (76.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.652     1.652    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X41Y51         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     2.108 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=55, routed)          1.110     3.218    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X38Y48         LUT3 (Prop_lut3_I1_O)        0.124     3.342 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_25/O
                         net (fo=2, routed)           0.752     4.094    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][15]
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.570    11.570    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.685    
                         clock uncertainty           -0.035    11.649    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -5.474     6.175    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.175    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.580ns (23.836%)  route 1.853ns (76.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.652     1.652    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X41Y51         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     2.108 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=55, routed)          0.957     3.065    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X36Y49         LUT3 (Prop_lut3_I1_O)        0.124     3.189 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_23/O
                         net (fo=2, routed)           0.896     4.085    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][17]
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.570    11.570    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.685    
                         clock uncertainty           -0.035    11.649    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -5.474     6.175    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.175    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.580ns (23.957%)  route 1.841ns (76.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.652     1.652    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X41Y51         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     2.108 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=55, routed)          1.100     3.208    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124     3.332 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_36/O
                         net (fo=1, routed)           0.741     4.073    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][4]
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1036, unset)         1.570    11.570    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y20          DSP48E1                                      r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.685    
                         clock uncertainty           -0.035    11.649    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -5.474     6.175    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.175    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                  2.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din1_buf1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.574%)  route 0.188ns (53.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.562     0.562    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/ap_clk
    SLICE_X38Y47         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din1_buf1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din1_buf1_reg[8]/Q
                         net (fo=4, routed)           0.188     0.914    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[8]
    SLICE_X38Y50         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.824     0.824    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X38Y50         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.000     0.824    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.059     0.883    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 p_x_M_real_read_assign_reg_630_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.961%)  route 0.219ns (54.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.552     0.552    ap_clk
    SLICE_X52Y51         FDRE                                         r  p_x_M_real_read_assign_reg_630_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  p_x_M_real_read_assign_reg_630_reg[26]/Q
                         net (fo=1, routed)           0.219     0.912    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/p_x_M_real_read_assign_reg_630_reg[31][26]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1[26]_i_1/O
                         net (fo=1, routed)           0.000     0.957    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/grp_fu_398_p0[26]
    SLICE_X52Y49         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.825     0.825    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/ap_clk
    SLICE_X52Y49         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[26]/C
                         clock pessimism              0.000     0.825    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.092     0.917    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ap_reg_ppstg_tmp_reg_608_pp0_it1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.577%)  route 0.390ns (73.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.562     0.562    ap_clk
    SLICE_X43Y47         FDRE                                         r  ap_reg_ppstg_tmp_reg_608_pp0_it1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ap_reg_ppstg_tmp_reg_608_pp0_it1_reg[1]/Q
                         net (fo=2, routed)           0.390     1.093    TopAdder_AXILiteS_s_axi_U/int_output_M_imag/Q[1]
    RAMB36_X2Y10         RAMB36E1                                     r  TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.866     0.866    TopAdder_AXILiteS_s_axi_U/int_output_M_imag/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.866    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.049    TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din1_buf1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.759%)  route 0.212ns (53.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.562     0.562    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/ap_clk
    SLICE_X40Y48         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din1_buf1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din1_buf1_reg[26]/Q
                         net (fo=7, routed)           0.212     0.915    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/s_axis_b_tdata[3]
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.045     0.960 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.960    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/exp_all_zero_ip
    SLICE_X43Y50         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.824     0.824    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/aclk
    SLICE_X43Y50         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     0.824    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.091     0.915    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 reg_426_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.780%)  route 0.121ns (46.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.557     0.557    ap_clk
    SLICE_X33Y53         FDRE                                         r  reg_426_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  reg_426_reg[7]/Q
                         net (fo=2, routed)           0.121     0.819    TopAdder_AXILiteS_s_axi_U/int_output_M_imag/reg_426_reg[31][7]
    RAMB36_X2Y10         RAMB36E1                                     r  TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.866     0.866    TopAdder_AXILiteS_s_axi_U/int_output_M_imag/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism             -0.251     0.615    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     0.770    TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din1_buf1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.749%)  route 0.220ns (57.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.564     0.564    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/ap_clk
    SLICE_X34Y47         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din1_buf1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din1_buf1_reg[12]/Q
                         net (fo=4, routed)           0.220     0.948    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[12]
    SLICE_X39Y50         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.824     0.824    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X39Y50         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.000     0.824    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.070     0.894    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.243%)  route 0.259ns (64.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.558     0.558    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/ap_clk
    SLICE_X52Y48         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[2]/Q
                         net (fo=4, routed)           0.259     0.958    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[2]
    SLICE_X43Y48         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.829     0.829    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X43Y48         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.070     0.894    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din1_buf1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.078%)  route 0.267ns (58.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.562     0.562    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/ap_clk
    SLICE_X40Y48         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din1_buf1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din1_buf1_reg[26]/Q
                         net (fo=7, routed)           0.267     0.970    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/s_axis_b_tdata[3]
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.045     1.015 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__7/O
                         net (fo=1, routed)           0.000     1.015    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/exp_all_one_ip
    SLICE_X42Y51         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.824     0.824    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/aclk
    SLICE_X42Y51         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     0.824    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.120     0.944    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 p_x_M_real_read_assign_reg_630_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.187ns (41.332%)  route 0.265ns (58.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.552     0.552    ap_clk
    SLICE_X52Y50         FDRE                                         r  p_x_M_real_read_assign_reg_630_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  p_x_M_real_read_assign_reg_630_reg[17]/Q
                         net (fo=1, routed)           0.265     0.958    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/p_x_M_real_read_assign_reg_630_reg[31][17]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.046     1.004 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1[17]_i_1/O
                         net (fo=1, routed)           0.000     1.004    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/grp_fu_398_p0[17]
    SLICE_X52Y49         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.825     0.825    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/ap_clk
    SLICE_X52Y49         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[17]/C
                         clock pessimism              0.000     0.825    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.107     0.932    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din1_buf1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.189%)  route 0.187ns (55.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.562     0.562    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/ap_clk
    SLICE_X38Y47         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din1_buf1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.148     0.710 r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din1_buf1_reg[9]/Q
                         net (fo=4, routed)           0.187     0.897    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[9]
    SLICE_X38Y50         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1036, unset)         0.824     0.824    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X38Y50         FDRE                                         r  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.000     0.824    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)        -0.001     0.823    TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y7   TopAdder_AXILiteS_s_axi_U/int_input1_M_imag_0/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y7   TopAdder_AXILiteS_s_axi_U/int_input1_M_imag_0/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y10  TopAdder_AXILiteS_s_axi_U/int_input1_M_real_2/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y10  TopAdder_AXILiteS_s_axi_U/int_input1_M_real_2/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y8   TopAdder_AXILiteS_s_axi_U/int_input1_M_imag_1/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y8   TopAdder_AXILiteS_s_axi_U/int_input1_M_imag_1/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9   TopAdder_AXILiteS_s_axi_U/int_input2_M_imag/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9   TopAdder_AXILiteS_s_axi_U/int_input2_M_imag/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y9   TopAdder_AXILiteS_s_axi_U/int_input1_M_imag_2/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y9   TopAdder_AXILiteS_s_axi_U/int_input1_M_imag_2/gen_write[1].mem_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y47  TopAdder_AXILiteS_s_axi_U/int_ap_done_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y48  TopAdder_AXILiteS_s_axi_U/int_ap_start_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y48  TopAdder_AXILiteS_s_axi_U/int_auto_restart_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y49  TopAdder_AXILiteS_s_axi_U/int_ier_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y50  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y48  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y49  TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y54  p_x_M_real_read_assign_reg_630_reg[0]_i_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y54  p_x_M_real_read_assign_reg_630_reg[0]_i_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y55  p_x_M_real_read_assign_reg_630_reg[10]_i_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y56  p_x_M_real_read_assign_reg_630_reg[11]_i_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y56  p_x_M_real_read_assign_reg_630_reg[11]_i_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y55  p_x_M_real_read_assign_reg_630_reg[14]_i_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y57  p_x_M_real_read_assign_reg_630_reg[15]_i_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y57  p_x_M_real_read_assign_reg_630_reg[15]_i_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y58  p_x_M_real_read_assign_reg_630_reg[16]_i_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y58  p_x_M_real_read_assign_reg_630_reg[17]_i_4/C



