{
  "module_name": "ena_admin_defs.h",
  "hash_id": "774936695a612151645bf935acd729a777e58b166572c9c06d3a1ec82fca7eec",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/amazon/ena/ena_admin_defs.h",
  "human_readable_source": " \n \n#ifndef _ENA_ADMIN_H_\n#define _ENA_ADMIN_H_\n\n#define ENA_ADMIN_RSS_KEY_PARTS              10\n\nenum ena_admin_aq_opcode {\n\tENA_ADMIN_CREATE_SQ                         = 1,\n\tENA_ADMIN_DESTROY_SQ                        = 2,\n\tENA_ADMIN_CREATE_CQ                         = 3,\n\tENA_ADMIN_DESTROY_CQ                        = 4,\n\tENA_ADMIN_GET_FEATURE                       = 8,\n\tENA_ADMIN_SET_FEATURE                       = 9,\n\tENA_ADMIN_GET_STATS                         = 11,\n};\n\nenum ena_admin_aq_completion_status {\n\tENA_ADMIN_SUCCESS                           = 0,\n\tENA_ADMIN_RESOURCE_ALLOCATION_FAILURE       = 1,\n\tENA_ADMIN_BAD_OPCODE                        = 2,\n\tENA_ADMIN_UNSUPPORTED_OPCODE                = 3,\n\tENA_ADMIN_MALFORMED_REQUEST                 = 4,\n\t \n\tENA_ADMIN_ILLEGAL_PARAMETER                 = 5,\n\tENA_ADMIN_UNKNOWN_ERROR                     = 6,\n\tENA_ADMIN_RESOURCE_BUSY                     = 7,\n};\n\n \nenum ena_admin_aq_feature_id {\n\tENA_ADMIN_DEVICE_ATTRIBUTES                 = 1,\n\tENA_ADMIN_MAX_QUEUES_NUM                    = 2,\n\tENA_ADMIN_HW_HINTS                          = 3,\n\tENA_ADMIN_LLQ                               = 4,\n\tENA_ADMIN_MAX_QUEUES_EXT                    = 7,\n\tENA_ADMIN_RSS_HASH_FUNCTION                 = 10,\n\tENA_ADMIN_STATELESS_OFFLOAD_CONFIG          = 11,\n\tENA_ADMIN_RSS_INDIRECTION_TABLE_CONFIG      = 12,\n\tENA_ADMIN_MTU                               = 14,\n\tENA_ADMIN_RSS_HASH_INPUT                    = 18,\n\tENA_ADMIN_INTERRUPT_MODERATION              = 20,\n\tENA_ADMIN_AENQ_CONFIG                       = 26,\n\tENA_ADMIN_LINK_CONFIG                       = 27,\n\tENA_ADMIN_HOST_ATTR_CONFIG                  = 28,\n\tENA_ADMIN_FEATURES_OPCODE_NUM               = 32,\n};\n\n \nenum ena_admin_aq_caps_id {\n\tENA_ADMIN_ENI_STATS                         = 0,\n};\n\nenum ena_admin_placement_policy_type {\n\t \n\tENA_ADMIN_PLACEMENT_POLICY_HOST             = 1,\n\t \n\tENA_ADMIN_PLACEMENT_POLICY_DEV              = 3,\n};\n\nenum ena_admin_link_types {\n\tENA_ADMIN_LINK_SPEED_1G                     = 0x1,\n\tENA_ADMIN_LINK_SPEED_2_HALF_G               = 0x2,\n\tENA_ADMIN_LINK_SPEED_5G                     = 0x4,\n\tENA_ADMIN_LINK_SPEED_10G                    = 0x8,\n\tENA_ADMIN_LINK_SPEED_25G                    = 0x10,\n\tENA_ADMIN_LINK_SPEED_40G                    = 0x20,\n\tENA_ADMIN_LINK_SPEED_50G                    = 0x40,\n\tENA_ADMIN_LINK_SPEED_100G                   = 0x80,\n\tENA_ADMIN_LINK_SPEED_200G                   = 0x100,\n\tENA_ADMIN_LINK_SPEED_400G                   = 0x200,\n};\n\nenum ena_admin_completion_policy_type {\n\t \n\tENA_ADMIN_COMPLETION_POLICY_DESC            = 0,\n\t \n\tENA_ADMIN_COMPLETION_POLICY_DESC_ON_DEMAND  = 1,\n\t \n\tENA_ADMIN_COMPLETION_POLICY_HEAD_ON_DEMAND  = 2,\n\t \n\tENA_ADMIN_COMPLETION_POLICY_HEAD            = 3,\n};\n\n \nenum ena_admin_get_stats_type {\n\tENA_ADMIN_GET_STATS_TYPE_BASIC              = 0,\n\tENA_ADMIN_GET_STATS_TYPE_EXTENDED           = 1,\n\t \n\tENA_ADMIN_GET_STATS_TYPE_ENI                = 2,\n};\n\nenum ena_admin_get_stats_scope {\n\tENA_ADMIN_SPECIFIC_QUEUE                    = 0,\n\tENA_ADMIN_ETH_TRAFFIC                       = 1,\n};\n\nstruct ena_admin_aq_common_desc {\n\t \n\tu16 command_id;\n\n\t \n\tu8 opcode;\n\n\t \n\tu8 flags;\n};\n\n \nstruct ena_admin_ctrl_buff_info {\n\tu32 length;\n\n\tstruct ena_common_mem_addr address;\n};\n\nstruct ena_admin_sq {\n\tu16 sq_idx;\n\n\t \n\tu8 sq_identity;\n\n\tu8 reserved1;\n};\n\nstruct ena_admin_aq_entry {\n\tstruct ena_admin_aq_common_desc aq_common_descriptor;\n\n\tunion {\n\t\tu32 inline_data_w1[3];\n\n\t\tstruct ena_admin_ctrl_buff_info control_buffer;\n\t} u;\n\n\tu32 inline_data_w4[12];\n};\n\nstruct ena_admin_acq_common_desc {\n\t \n\tu16 command;\n\n\tu8 status;\n\n\t \n\tu8 flags;\n\n\tu16 extended_status;\n\n\t \n\tu16 sq_head_indx;\n};\n\nstruct ena_admin_acq_entry {\n\tstruct ena_admin_acq_common_desc acq_common_descriptor;\n\n\tu32 response_specific_data[14];\n};\n\nstruct ena_admin_aq_create_sq_cmd {\n\tstruct ena_admin_aq_common_desc aq_common_descriptor;\n\n\t \n\tu8 sq_identity;\n\n\tu8 reserved8_w1;\n\n\t \n\tu8 sq_caps_2;\n\n\t \n\tu8 sq_caps_3;\n\n\t \n\tu16 cq_idx;\n\n\t \n\tu16 sq_depth;\n\n\t \n\tstruct ena_common_mem_addr sq_ba;\n\n\t \n\tstruct ena_common_mem_addr sq_head_writeback;\n\n\tu32 reserved0_w7;\n\n\tu32 reserved0_w8;\n};\n\nenum ena_admin_sq_direction {\n\tENA_ADMIN_SQ_DIRECTION_TX                   = 1,\n\tENA_ADMIN_SQ_DIRECTION_RX                   = 2,\n};\n\nstruct ena_admin_acq_create_sq_resp_desc {\n\tstruct ena_admin_acq_common_desc acq_common_desc;\n\n\tu16 sq_idx;\n\n\tu16 reserved;\n\n\t \n\tu32 sq_doorbell_offset;\n\n\t \n\tu32 llq_descriptors_offset;\n\n\t \n\tu32 llq_headers_offset;\n};\n\nstruct ena_admin_aq_destroy_sq_cmd {\n\tstruct ena_admin_aq_common_desc aq_common_descriptor;\n\n\tstruct ena_admin_sq sq;\n};\n\nstruct ena_admin_acq_destroy_sq_resp_desc {\n\tstruct ena_admin_acq_common_desc acq_common_desc;\n};\n\nstruct ena_admin_aq_create_cq_cmd {\n\tstruct ena_admin_aq_common_desc aq_common_descriptor;\n\n\t \n\tu8 cq_caps_1;\n\n\t \n\tu8 cq_caps_2;\n\n\t \n\tu16 cq_depth;\n\n\t \n\tu32 msix_vector;\n\n\t \n\tstruct ena_common_mem_addr cq_ba;\n};\n\nstruct ena_admin_acq_create_cq_resp_desc {\n\tstruct ena_admin_acq_common_desc acq_common_desc;\n\n\tu16 cq_idx;\n\n\t \n\tu16 cq_actual_depth;\n\n\tu32 numa_node_register_offset;\n\n\tu32 cq_head_db_register_offset;\n\n\tu32 cq_interrupt_unmask_register_offset;\n};\n\nstruct ena_admin_aq_destroy_cq_cmd {\n\tstruct ena_admin_aq_common_desc aq_common_descriptor;\n\n\tu16 cq_idx;\n\n\tu16 reserved1;\n};\n\nstruct ena_admin_acq_destroy_cq_resp_desc {\n\tstruct ena_admin_acq_common_desc acq_common_desc;\n};\n\n \nstruct ena_admin_aq_get_stats_cmd {\n\tstruct ena_admin_aq_common_desc aq_common_descriptor;\n\n\tunion {\n\t\t \n\t\tu32 inline_data_w1[3];\n\n\t\tstruct ena_admin_ctrl_buff_info control_buffer;\n\t} u;\n\n\t \n\tu8 type;\n\n\t \n\tu8 scope;\n\n\tu16 reserved3;\n\n\t \n\tu16 queue_idx;\n\n\t \n\tu16 device_id;\n};\n\n \nstruct ena_admin_basic_stats {\n\tu32 tx_bytes_low;\n\n\tu32 tx_bytes_high;\n\n\tu32 tx_pkts_low;\n\n\tu32 tx_pkts_high;\n\n\tu32 rx_bytes_low;\n\n\tu32 rx_bytes_high;\n\n\tu32 rx_pkts_low;\n\n\tu32 rx_pkts_high;\n\n\tu32 rx_drops_low;\n\n\tu32 rx_drops_high;\n\n\tu32 tx_drops_low;\n\n\tu32 tx_drops_high;\n};\n\n \nstruct ena_admin_eni_stats {\n\t \n\tu64 bw_in_allowance_exceeded;\n\n\t \n\tu64 bw_out_allowance_exceeded;\n\n\t \n\tu64 pps_allowance_exceeded;\n\n\t \n\tu64 conntrack_allowance_exceeded;\n\n\t \n\tu64 linklocal_allowance_exceeded;\n};\n\nstruct ena_admin_acq_get_stats_resp {\n\tstruct ena_admin_acq_common_desc acq_common_desc;\n\n\tunion {\n\t\tu64 raw[7];\n\n\t\tstruct ena_admin_basic_stats basic_stats;\n\n\t\tstruct ena_admin_eni_stats eni_stats;\n\t} u;\n};\n\nstruct ena_admin_get_set_feature_common_desc {\n\t \n\tu8 flags;\n\n\t \n\tu8 feature_id;\n\n\t \n\tu8 feature_version;\n\n\tu8 reserved8;\n};\n\nstruct ena_admin_device_attr_feature_desc {\n\tu32 impl_id;\n\n\tu32 device_version;\n\n\t \n\tu32 supported_features;\n\n\t \n\tu32 capabilities;\n\n\t \n\tu32 phys_addr_width;\n\n\t \n\tu32 virt_addr_width;\n\n\t \n\tu8 mac_addr[6];\n\n\tu8 reserved7[2];\n\n\tu32 max_mtu;\n};\n\nenum ena_admin_llq_header_location {\n\t \n\tENA_ADMIN_INLINE_HEADER                     = 1,\n\t \n\tENA_ADMIN_HEADER_RING                       = 2,\n};\n\nenum ena_admin_llq_ring_entry_size {\n\tENA_ADMIN_LIST_ENTRY_SIZE_128B              = 1,\n\tENA_ADMIN_LIST_ENTRY_SIZE_192B              = 2,\n\tENA_ADMIN_LIST_ENTRY_SIZE_256B              = 4,\n};\n\nenum ena_admin_llq_num_descs_before_header {\n\tENA_ADMIN_LLQ_NUM_DESCS_BEFORE_HEADER_0     = 0,\n\tENA_ADMIN_LLQ_NUM_DESCS_BEFORE_HEADER_1     = 1,\n\tENA_ADMIN_LLQ_NUM_DESCS_BEFORE_HEADER_2     = 2,\n\tENA_ADMIN_LLQ_NUM_DESCS_BEFORE_HEADER_4     = 4,\n\tENA_ADMIN_LLQ_NUM_DESCS_BEFORE_HEADER_8     = 8,\n};\n\n \nenum ena_admin_llq_stride_ctrl {\n\tENA_ADMIN_SINGLE_DESC_PER_ENTRY             = 1,\n\tENA_ADMIN_MULTIPLE_DESCS_PER_ENTRY          = 2,\n};\n\nenum ena_admin_accel_mode_feat {\n\tENA_ADMIN_DISABLE_META_CACHING              = 0,\n\tENA_ADMIN_LIMIT_TX_BURST                    = 1,\n};\n\nstruct ena_admin_accel_mode_get {\n\t \n\tu16 supported_flags;\n\n\t \n\tu16 max_tx_burst_size;\n};\n\nstruct ena_admin_accel_mode_set {\n\t \n\tu16 enabled_flags;\n\n\tu16 reserved;\n};\n\nstruct ena_admin_accel_mode_req {\n\tunion {\n\t\tu32 raw[2];\n\n\t\tstruct ena_admin_accel_mode_get get;\n\n\t\tstruct ena_admin_accel_mode_set set;\n\t} u;\n};\n\nstruct ena_admin_feature_llq_desc {\n\tu32 max_llq_num;\n\n\tu32 max_llq_depth;\n\n\t \n\tu16 header_location_ctrl_supported;\n\n\t \n\tu16 header_location_ctrl_enabled;\n\n\t \n\tu16 entry_size_ctrl_supported;\n\n\t \n\tu16 entry_size_ctrl_enabled;\n\n\t \n\tu16 desc_num_before_header_supported;\n\n\t \n\tu16 desc_num_before_header_enabled;\n\n\t \n\tu16 descriptors_stride_ctrl_supported;\n\n\t \n\tu16 descriptors_stride_ctrl_enabled;\n\n\t \n\tu32 reserved1;\n\n\t \n\tstruct ena_admin_accel_mode_req accel_mode;\n};\n\nstruct ena_admin_queue_ext_feature_fields {\n\tu32 max_tx_sq_num;\n\n\tu32 max_tx_cq_num;\n\n\tu32 max_rx_sq_num;\n\n\tu32 max_rx_cq_num;\n\n\tu32 max_tx_sq_depth;\n\n\tu32 max_tx_cq_depth;\n\n\tu32 max_rx_sq_depth;\n\n\tu32 max_rx_cq_depth;\n\n\tu32 max_tx_header_size;\n\n\t \n\tu16 max_per_packet_tx_descs;\n\n\t \n\tu16 max_per_packet_rx_descs;\n};\n\nstruct ena_admin_queue_feature_desc {\n\tu32 max_sq_num;\n\n\tu32 max_sq_depth;\n\n\tu32 max_cq_num;\n\n\tu32 max_cq_depth;\n\n\tu32 max_legacy_llq_num;\n\n\tu32 max_legacy_llq_depth;\n\n\tu32 max_header_size;\n\n\t \n\tu16 max_packet_tx_descs;\n\n\t \n\tu16 max_packet_rx_descs;\n};\n\nstruct ena_admin_set_feature_mtu_desc {\n\t \n\tu32 mtu;\n};\n\nstruct ena_admin_set_feature_host_attr_desc {\n\t \n\tstruct ena_common_mem_addr os_info_ba;\n\n\t \n\tstruct ena_common_mem_addr debug_ba;\n\n\t \n\tu32 debug_area_size;\n};\n\nstruct ena_admin_feature_intr_moder_desc {\n\t \n\tu16 intr_delay_resolution;\n\n\tu16 reserved;\n};\n\nstruct ena_admin_get_feature_link_desc {\n\t \n\tu32 speed;\n\n\t \n\tu32 supported;\n\n\t \n\tu32 flags;\n};\n\nstruct ena_admin_feature_aenq_desc {\n\t \n\tu32 supported_groups;\n\n\t \n\tu32 enabled_groups;\n};\n\nstruct ena_admin_feature_offload_desc {\n\t \n\tu32 tx;\n\n\t \n\tu32 rx_supported;\n\n\tu32 rx_enabled;\n};\n\nenum ena_admin_hash_functions {\n\tENA_ADMIN_TOEPLITZ                          = 1,\n\tENA_ADMIN_CRC32                             = 2,\n};\n\nstruct ena_admin_feature_rss_flow_hash_control {\n\tu32 key_parts;\n\n\tu32 reserved;\n\n\tu32 key[ENA_ADMIN_RSS_KEY_PARTS];\n};\n\nstruct ena_admin_feature_rss_flow_hash_function {\n\t \n\tu32 supported_func;\n\n\t \n\tu32 selected_func;\n\n\t \n\tu32 init_val;\n};\n\n \nenum ena_admin_flow_hash_proto {\n\tENA_ADMIN_RSS_TCP4                          = 0,\n\tENA_ADMIN_RSS_UDP4                          = 1,\n\tENA_ADMIN_RSS_TCP6                          = 2,\n\tENA_ADMIN_RSS_UDP6                          = 3,\n\tENA_ADMIN_RSS_IP4                           = 4,\n\tENA_ADMIN_RSS_IP6                           = 5,\n\tENA_ADMIN_RSS_IP4_FRAG                      = 6,\n\tENA_ADMIN_RSS_NOT_IP                        = 7,\n\t \n\tENA_ADMIN_RSS_TCP6_EX                       = 8,\n\t \n\tENA_ADMIN_RSS_IP6_EX                        = 9,\n\tENA_ADMIN_RSS_PROTO_NUM                     = 16,\n};\n\n \nenum ena_admin_flow_hash_fields {\n\t \n\tENA_ADMIN_RSS_L2_DA                         = BIT(0),\n\t \n\tENA_ADMIN_RSS_L2_SA                         = BIT(1),\n\t \n\tENA_ADMIN_RSS_L3_DA                         = BIT(2),\n\t \n\tENA_ADMIN_RSS_L3_SA                         = BIT(3),\n\t \n\tENA_ADMIN_RSS_L4_DP                         = BIT(4),\n\t \n\tENA_ADMIN_RSS_L4_SP                         = BIT(5),\n};\n\nstruct ena_admin_proto_input {\n\t \n\tu16 fields;\n\n\tu16 reserved2;\n};\n\nstruct ena_admin_feature_rss_hash_control {\n\tstruct ena_admin_proto_input supported_fields[ENA_ADMIN_RSS_PROTO_NUM];\n\n\tstruct ena_admin_proto_input selected_fields[ENA_ADMIN_RSS_PROTO_NUM];\n\n\tstruct ena_admin_proto_input reserved2[ENA_ADMIN_RSS_PROTO_NUM];\n\n\tstruct ena_admin_proto_input reserved3[ENA_ADMIN_RSS_PROTO_NUM];\n};\n\nstruct ena_admin_feature_rss_flow_hash_input {\n\t \n\tu16 supported_input_sort;\n\n\t \n\tu16 enabled_input_sort;\n};\n\nenum ena_admin_os_type {\n\tENA_ADMIN_OS_LINUX                          = 1,\n\tENA_ADMIN_OS_WIN                            = 2,\n\tENA_ADMIN_OS_DPDK                           = 3,\n\tENA_ADMIN_OS_FREEBSD                        = 4,\n\tENA_ADMIN_OS_IPXE                           = 5,\n\tENA_ADMIN_OS_ESXI                           = 6,\n\tENA_ADMIN_OS_GROUPS_NUM                     = 6,\n};\n\nstruct ena_admin_host_info {\n\t \n\tu32 os_type;\n\n\t \n\tu8 os_dist_str[128];\n\n\t \n\tu32 os_dist;\n\n\t \n\tu8 kernel_ver_str[32];\n\n\t \n\tu32 kernel_ver;\n\n\t \n\tu32 driver_version;\n\n\t \n\tu32 supported_network_features[2];\n\n\t \n\tu16 ena_spec_version;\n\n\t \n\tu16 bdf;\n\n\t \n\tu16 num_cpus;\n\n\tu16 reserved;\n\n\t \n\tu32 driver_supported_features;\n};\n\nstruct ena_admin_rss_ind_table_entry {\n\tu16 cq_idx;\n\n\tu16 reserved;\n};\n\nstruct ena_admin_feature_rss_ind_table {\n\t \n\tu16 min_size;\n\n\t \n\tu16 max_size;\n\n\t \n\tu16 size;\n\n\tu16 reserved;\n\n\t \n\tu32 inline_index;\n\n\t \n\tstruct ena_admin_rss_ind_table_entry inline_entry;\n};\n\n \nstruct ena_admin_ena_hw_hints {\n\t \n\tu16 mmio_read_timeout;\n\n\t \n\tu16 driver_watchdog_timeout;\n\n\t \n\tu16 missing_tx_completion_timeout;\n\n\tu16 missed_tx_completion_count_threshold_to_reset;\n\n\t \n\tu16 admin_completion_tx_timeout;\n\n\tu16 netdev_wd_timeout;\n\n\tu16 max_tx_sgl_size;\n\n\tu16 max_rx_sgl_size;\n\n\tu16 reserved[8];\n};\n\nstruct ena_admin_get_feat_cmd {\n\tstruct ena_admin_aq_common_desc aq_common_descriptor;\n\n\tstruct ena_admin_ctrl_buff_info control_buffer;\n\n\tstruct ena_admin_get_set_feature_common_desc feat_common;\n\n\tu32 raw[11];\n};\n\nstruct ena_admin_queue_ext_feature_desc {\n\t \n\tu8 version;\n\n\tu8 reserved1[3];\n\n\tunion {\n\t\tstruct ena_admin_queue_ext_feature_fields max_queue_ext;\n\n\t\tu32 raw[10];\n\t};\n};\n\nstruct ena_admin_get_feat_resp {\n\tstruct ena_admin_acq_common_desc acq_common_desc;\n\n\tunion {\n\t\tu32 raw[14];\n\n\t\tstruct ena_admin_device_attr_feature_desc dev_attr;\n\n\t\tstruct ena_admin_feature_llq_desc llq;\n\n\t\tstruct ena_admin_queue_feature_desc max_queue;\n\n\t\tstruct ena_admin_queue_ext_feature_desc max_queue_ext;\n\n\t\tstruct ena_admin_feature_aenq_desc aenq;\n\n\t\tstruct ena_admin_get_feature_link_desc link;\n\n\t\tstruct ena_admin_feature_offload_desc offload;\n\n\t\tstruct ena_admin_feature_rss_flow_hash_function flow_hash_func;\n\n\t\tstruct ena_admin_feature_rss_flow_hash_input flow_hash_input;\n\n\t\tstruct ena_admin_feature_rss_ind_table ind_table;\n\n\t\tstruct ena_admin_feature_intr_moder_desc intr_moderation;\n\n\t\tstruct ena_admin_ena_hw_hints hw_hints;\n\t} u;\n};\n\nstruct ena_admin_set_feat_cmd {\n\tstruct ena_admin_aq_common_desc aq_common_descriptor;\n\n\tstruct ena_admin_ctrl_buff_info control_buffer;\n\n\tstruct ena_admin_get_set_feature_common_desc feat_common;\n\n\tunion {\n\t\tu32 raw[11];\n\n\t\t \n\t\tstruct ena_admin_set_feature_mtu_desc mtu;\n\n\t\t \n\t\tstruct ena_admin_set_feature_host_attr_desc host_attr;\n\n\t\t \n\t\tstruct ena_admin_feature_aenq_desc aenq;\n\n\t\t \n\t\tstruct ena_admin_feature_rss_flow_hash_function flow_hash_func;\n\n\t\t \n\t\tstruct ena_admin_feature_rss_flow_hash_input flow_hash_input;\n\n\t\t \n\t\tstruct ena_admin_feature_rss_ind_table ind_table;\n\n\t\t \n\t\tstruct ena_admin_feature_llq_desc llq;\n\t} u;\n};\n\nstruct ena_admin_set_feat_resp {\n\tstruct ena_admin_acq_common_desc acq_common_desc;\n\n\tunion {\n\t\tu32 raw[14];\n\t} u;\n};\n\nstruct ena_admin_aenq_common_desc {\n\tu16 group;\n\n\tu16 syndrome;\n\n\t \n\tu8 flags;\n\n\tu8 reserved1[3];\n\n\tu32 timestamp_low;\n\n\tu32 timestamp_high;\n};\n\n \nenum ena_admin_aenq_group {\n\tENA_ADMIN_LINK_CHANGE                       = 0,\n\tENA_ADMIN_FATAL_ERROR                       = 1,\n\tENA_ADMIN_WARNING                           = 2,\n\tENA_ADMIN_NOTIFICATION                      = 3,\n\tENA_ADMIN_KEEP_ALIVE                        = 4,\n\tENA_ADMIN_AENQ_GROUPS_NUM                   = 5,\n};\n\nenum ena_admin_aenq_notification_syndrome {\n\tENA_ADMIN_UPDATE_HINTS                      = 2,\n};\n\nstruct ena_admin_aenq_entry {\n\tstruct ena_admin_aenq_common_desc aenq_common_desc;\n\n\t \n\tu32 inline_data_w4[12];\n};\n\nstruct ena_admin_aenq_link_change_desc {\n\tstruct ena_admin_aenq_common_desc aenq_common_desc;\n\n\t \n\tu32 flags;\n};\n\nstruct ena_admin_aenq_keep_alive_desc {\n\tstruct ena_admin_aenq_common_desc aenq_common_desc;\n\n\tu32 rx_drops_low;\n\n\tu32 rx_drops_high;\n\n\tu32 tx_drops_low;\n\n\tu32 tx_drops_high;\n};\n\nstruct ena_admin_ena_mmio_req_read_less_resp {\n\tu16 req_id;\n\n\tu16 reg_off;\n\n\t \n\tu32 reg_val;\n};\n\n \n#define ENA_ADMIN_AQ_COMMON_DESC_COMMAND_ID_MASK            GENMASK(11, 0)\n#define ENA_ADMIN_AQ_COMMON_DESC_PHASE_MASK                 BIT(0)\n#define ENA_ADMIN_AQ_COMMON_DESC_CTRL_DATA_SHIFT            1\n#define ENA_ADMIN_AQ_COMMON_DESC_CTRL_DATA_MASK             BIT(1)\n#define ENA_ADMIN_AQ_COMMON_DESC_CTRL_DATA_INDIRECT_SHIFT   2\n#define ENA_ADMIN_AQ_COMMON_DESC_CTRL_DATA_INDIRECT_MASK    BIT(2)\n\n \n#define ENA_ADMIN_SQ_SQ_DIRECTION_SHIFT                     5\n#define ENA_ADMIN_SQ_SQ_DIRECTION_MASK                      GENMASK(7, 5)\n\n \n#define ENA_ADMIN_ACQ_COMMON_DESC_COMMAND_ID_MASK           GENMASK(11, 0)\n#define ENA_ADMIN_ACQ_COMMON_DESC_PHASE_MASK                BIT(0)\n\n \n#define ENA_ADMIN_AQ_CREATE_SQ_CMD_SQ_DIRECTION_SHIFT       5\n#define ENA_ADMIN_AQ_CREATE_SQ_CMD_SQ_DIRECTION_MASK        GENMASK(7, 5)\n#define ENA_ADMIN_AQ_CREATE_SQ_CMD_PLACEMENT_POLICY_MASK    GENMASK(3, 0)\n#define ENA_ADMIN_AQ_CREATE_SQ_CMD_COMPLETION_POLICY_SHIFT  4\n#define ENA_ADMIN_AQ_CREATE_SQ_CMD_COMPLETION_POLICY_MASK   GENMASK(6, 4)\n#define ENA_ADMIN_AQ_CREATE_SQ_CMD_IS_PHYSICALLY_CONTIGUOUS_MASK BIT(0)\n\n \n#define ENA_ADMIN_AQ_CREATE_CQ_CMD_INTERRUPT_MODE_ENABLED_SHIFT 5\n#define ENA_ADMIN_AQ_CREATE_CQ_CMD_INTERRUPT_MODE_ENABLED_MASK BIT(5)\n#define ENA_ADMIN_AQ_CREATE_CQ_CMD_CQ_ENTRY_SIZE_WORDS_MASK GENMASK(4, 0)\n\n \n#define ENA_ADMIN_GET_SET_FEATURE_COMMON_DESC_SELECT_MASK   GENMASK(1, 0)\n\n \n#define ENA_ADMIN_GET_FEATURE_LINK_DESC_AUTONEG_MASK        BIT(0)\n#define ENA_ADMIN_GET_FEATURE_LINK_DESC_DUPLEX_SHIFT        1\n#define ENA_ADMIN_GET_FEATURE_LINK_DESC_DUPLEX_MASK         BIT(1)\n\n \n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_TX_L3_CSUM_IPV4_MASK BIT(0)\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_TX_L4_IPV4_CSUM_PART_SHIFT 1\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_TX_L4_IPV4_CSUM_PART_MASK BIT(1)\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_TX_L4_IPV4_CSUM_FULL_SHIFT 2\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_TX_L4_IPV4_CSUM_FULL_MASK BIT(2)\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_TX_L4_IPV6_CSUM_PART_SHIFT 3\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_TX_L4_IPV6_CSUM_PART_MASK BIT(3)\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_TX_L4_IPV6_CSUM_FULL_SHIFT 4\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_TX_L4_IPV6_CSUM_FULL_MASK BIT(4)\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_TSO_IPV4_SHIFT       5\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_TSO_IPV4_MASK        BIT(5)\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_TSO_IPV6_SHIFT       6\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_TSO_IPV6_MASK        BIT(6)\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_TSO_ECN_SHIFT        7\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_TSO_ECN_MASK         BIT(7)\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_RX_L3_CSUM_IPV4_MASK BIT(0)\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_RX_L4_IPV4_CSUM_SHIFT 1\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_RX_L4_IPV4_CSUM_MASK BIT(1)\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_RX_L4_IPV6_CSUM_SHIFT 2\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_RX_L4_IPV6_CSUM_MASK BIT(2)\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_RX_HASH_SHIFT        3\n#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_RX_HASH_MASK         BIT(3)\n\n \n#define ENA_ADMIN_FEATURE_RSS_FLOW_HASH_FUNCTION_FUNCS_MASK GENMASK(7, 0)\n#define ENA_ADMIN_FEATURE_RSS_FLOW_HASH_FUNCTION_SELECTED_FUNC_MASK GENMASK(7, 0)\n\n \n#define ENA_ADMIN_FEATURE_RSS_FLOW_HASH_INPUT_L3_SORT_SHIFT 1\n#define ENA_ADMIN_FEATURE_RSS_FLOW_HASH_INPUT_L3_SORT_MASK  BIT(1)\n#define ENA_ADMIN_FEATURE_RSS_FLOW_HASH_INPUT_L4_SORT_SHIFT 2\n#define ENA_ADMIN_FEATURE_RSS_FLOW_HASH_INPUT_L4_SORT_MASK  BIT(2)\n#define ENA_ADMIN_FEATURE_RSS_FLOW_HASH_INPUT_ENABLE_L3_SORT_SHIFT 1\n#define ENA_ADMIN_FEATURE_RSS_FLOW_HASH_INPUT_ENABLE_L3_SORT_MASK BIT(1)\n#define ENA_ADMIN_FEATURE_RSS_FLOW_HASH_INPUT_ENABLE_L4_SORT_SHIFT 2\n#define ENA_ADMIN_FEATURE_RSS_FLOW_HASH_INPUT_ENABLE_L4_SORT_MASK BIT(2)\n\n \n#define ENA_ADMIN_HOST_INFO_MAJOR_MASK                      GENMASK(7, 0)\n#define ENA_ADMIN_HOST_INFO_MINOR_SHIFT                     8\n#define ENA_ADMIN_HOST_INFO_MINOR_MASK                      GENMASK(15, 8)\n#define ENA_ADMIN_HOST_INFO_SUB_MINOR_SHIFT                 16\n#define ENA_ADMIN_HOST_INFO_SUB_MINOR_MASK                  GENMASK(23, 16)\n#define ENA_ADMIN_HOST_INFO_MODULE_TYPE_SHIFT               24\n#define ENA_ADMIN_HOST_INFO_MODULE_TYPE_MASK                GENMASK(31, 24)\n#define ENA_ADMIN_HOST_INFO_FUNCTION_MASK                   GENMASK(2, 0)\n#define ENA_ADMIN_HOST_INFO_DEVICE_SHIFT                    3\n#define ENA_ADMIN_HOST_INFO_DEVICE_MASK                     GENMASK(7, 3)\n#define ENA_ADMIN_HOST_INFO_BUS_SHIFT                       8\n#define ENA_ADMIN_HOST_INFO_BUS_MASK                        GENMASK(15, 8)\n#define ENA_ADMIN_HOST_INFO_RX_OFFSET_SHIFT                 1\n#define ENA_ADMIN_HOST_INFO_RX_OFFSET_MASK                  BIT(1)\n#define ENA_ADMIN_HOST_INFO_INTERRUPT_MODERATION_SHIFT      2\n#define ENA_ADMIN_HOST_INFO_INTERRUPT_MODERATION_MASK       BIT(2)\n#define ENA_ADMIN_HOST_INFO_RX_BUF_MIRRORING_SHIFT          3\n#define ENA_ADMIN_HOST_INFO_RX_BUF_MIRRORING_MASK           BIT(3)\n#define ENA_ADMIN_HOST_INFO_RSS_CONFIGURABLE_FUNCTION_KEY_SHIFT 4\n#define ENA_ADMIN_HOST_INFO_RSS_CONFIGURABLE_FUNCTION_KEY_MASK BIT(4)\n#define ENA_ADMIN_HOST_INFO_RX_PAGE_REUSE_SHIFT             6\n#define ENA_ADMIN_HOST_INFO_RX_PAGE_REUSE_MASK              BIT(6)\n\n \n#define ENA_ADMIN_AENQ_COMMON_DESC_PHASE_MASK               BIT(0)\n\n \n#define ENA_ADMIN_AENQ_LINK_CHANGE_DESC_LINK_STATUS_MASK    BIT(0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}