<!doctype html><html lang=en-us data-bs-theme=dark><head><meta charset=UTF-8><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1,minimum-scale=1"><title>RISC-V Architecture Overview - Marcos Azevedo (aka psylinux)</title><meta name=description content><meta name=author content="Marcos Azevedo Blog"><link rel=icon type=image/x-icon href=/favicon.ico><link rel=icon type=image/png sizes=32x32 href=/favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=/favicon-16x16.png><link rel=apple-touch-icon sizes=180x180 href=/apple-touch-icon.png><link href=https://cdn.jsdelivr.net/npm/bootstrap@5.3.7/dist/css/bootstrap.min.css rel=stylesheet integrity=sha384-LN+7fdVzj6u52u30Kp6M/trliBMCMKTyK833zpbD+pXdCLuTusPj697FH4R/5mcr crossorigin=anonymous><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/bootstrap-icons@1.13.1/font/bootstrap-icons.min.css><link rel=stylesheet href=/css/khata.css><link rel=stylesheet href=/css/code-highlight.css><script src=/js/khata.js></script><script src=/js/code-copy.js></script></head><body class="mx-auto text-white d-flex flex-column p-2"><nav aria-label="Primary navigation"><a class="me-2 fs-4" href=/><i class="bi bi-house-door-fill" aria-hidden=true></i>
<span class=visually-hidden>Home</span>
</a><a class="mx-2 fs-4" href=/menu><i class="bi bi-list" aria-hidden=true></i>
<span class=visually-hidden>Menu</span>
</a><a class="ms-2 fs-4" href=/search><i class="bi bi-search" aria-hidden=true></i>
<span class=visually-hidden>Search</span></a><div class="language-switcher d-inline-flex align-items-center gap-2 ms-3" aria-label=Language><span class=fw-semibold>English</span>
<a href=/pt/series/experimenting-with-risc-v/03-architecture-overview/>Português</a></div></nav><main class="flex-grow-1 d-flex flex-column"><article><h1 class=my-4>RISC-V Architecture Overview</h1><div class="metadata-panel p-2 mb-3 rounded border"><div class="metadata-value mb-1">Author: Marcos Azevedo</div><div class="metadata-value mb-1"><small>Date: <time>2026-01-20</time></small></div><div class="metadata-value mb-1"><small>Reading Time:
2 mins</small></div><div class="metadata-value mb-1"><small>Section:
<a href=/series title=Section>Series</a></small></div><div class="metadata-value mb-1"><small>Categories:
<a class="px-1 mx-1 rounded border border-secondary bg-taxa" href=/categories/series title="categories: series">series</a></small></div><div class="metadata-value mb-1"><small>Tags:
<a class="px-1 mx-1 rounded border border-secondary bg-taxa" href=/tags/c-lang title="tags: c-lang">c-lang</a>
<a class="px-1 mx-1 rounded border border-secondary bg-taxa" href=/tags/programming title="tags: programming">programming</a>
<a class="px-1 mx-1 rounded border border-secondary bg-taxa" href=/tags/risc-v title="tags: risc-v">risc-v</a></small></div></div><div class="TableOfContents border rounded p-2 ms-2 mb-2"><nav id=TableOfContents><ul><li><a href=#1-core-ideas>1. Core ideas</a></li><li><a href=#2-registers-at-a-glance>2. Registers at a glance</a></li><li><a href=#3-instruction-formats>3. Instruction formats</a></li><li><a href=#4-additional-resources>4. Additional resources</a></li><li><a href=#5-memory-map-in-qemu-virt>5. Memory map in QEMU virt</a></li><li><a href=#6-exercises>6. Exercises</a></li><li><a href=#7-summary>7. Summary</a></li></ul></nav></div><h2 id=1-core-ideas>1. Core ideas</h2><p>RV32I is the 32-bit base integer ISA. It uses 32 general-purpose registers (<code>x0</code>..<code>x31</code>) and a load/store model. Only loads and stores touch memory; arithmetic stays in registers.</p><h2 id=2-registers-at-a-glance>2. Registers at a glance</h2><div class=highlight><div style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 5
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 6
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 7
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 8
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 9
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">10
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-text data-lang=text><span style=display:flex><span>x0  = zero (always 0)
</span></span><span style=display:flex><span>x1  = ra   (return address)
</span></span><span style=display:flex><span>x2  = sp   (stack pointer)
</span></span><span style=display:flex><span>x3  = gp   (global pointer)
</span></span><span style=display:flex><span>x4  = tp   (thread pointer)
</span></span><span style=display:flex><span>x5..x7    = temporaries (t0..t2)
</span></span><span style=display:flex><span>x8..x9    = saved (s0/fp, s1)
</span></span><span style=display:flex><span>x10..x17  = args/return (a0..a7)
</span></span><span style=display:flex><span>x18..x27  = saved (s2..s11)
</span></span><span style=display:flex><span>x28..x31  = temporaries (t3..t6)
</span></span></code></pre></td></tr></table></div></div><h2 id=3-instruction-formats>3. Instruction formats</h2><pre tabindex=0><code class=language-mermaid data-lang=mermaid>flowchart LR
  I[&#34;Immediate&#34;] --&gt;|addi/lw/jalr| I1[&#34;imm[11:0] rs1 funct3 rd opcode&#34;]
  R[&#34;Register&#34;] --&gt;|add/sub| R1[&#34;funct7 rs2 rs1 funct3 rd opcode&#34;]
  S[&#34;Store&#34;] --&gt;|sw/sb| S1[&#34;imm[11:5] rs2 rs1 funct3 imm[4:0] opcode&#34;]
  B[&#34;Branch&#34;] --&gt;|beq/bne| B1[&#34;imm rs2 rs1 funct3 imm opcode&#34;]
</code></pre><h2 id=4-additional-resources>4. Additional resources</h2><ul><li>For more details, see the <a href=https://github.com/riscv/riscv-isa-manual/releases>RISC-V spec</a>.</li><li>Another useful and concise resource is <a href=https://github.com/psylinux/riscv-experiments/blob/main/docs/riscv-card.pdf>RISC-V Card</a>.</li></ul><h2 id=5-memory-map-in-qemu-virt>5. Memory map in QEMU virt</h2><div class=highlight><div style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">2
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bash data-lang=bash><span style=display:flex><span>0x8000_0000  RAM <span style=color:#f92672>(</span>we place code + data here<span style=color:#f92672>)</span>
</span></span><span style=display:flex><span>0x1000_0000  UART0 <span style=color:#f92672>(</span>MMIO<span style=color:#f92672>)</span>
</span></span></code></pre></td></tr></table></div></div><h2 id=6-exercises>6. Exercises</h2><ol><li>Identify which registers are caller-saved vs callee-saved.</li><li>Look up one instruction format in the <a href=https://github.com/psylinux/riscv-experiments/blob/main/docs/riscv-card.pdf>RISC-V Card</a> spec and map each field by name.</li></ol><h2 id=7-summary>7. Summary</h2><ul><li>RV32I provides a small, clean base ISA.</li><li>The register file is fixed and conventions give registers roles.</li><li>QEMU <code>virt</code> exposes a simple RAM + UART memory map.</li></ul><div class=mt-4><script src=https://giscus.app/client.js data-repo=psylinux/psylinux.github.io data-repo-id=R_kgDORCdA4Q data-category=Comments data-category-id=DIC_kwDORCdA4c4C1fwh data-mapping=pathname data-strict=0 data-reactions-enabled=1 data-emit-metadata=0 data-input-position=bottom data-theme=preferred_color_scheme data-lang=en data-loading=lazy crossorigin=anonymous async></script></div></article></main><div class=footer><div class="mb-4 d-flex flex-row justify-content-around"><div class=mr-4><a href=/series/experimenting-with-risc-v/02-introduction/ data-toggle=tooltip data-placement=top title=Introduction><i class="bi bi-chevron-left" style=font-size:2em></i></a></div><div class=ms-4><a href=/series/experimenting-with-risc-v/04-setup-toolchain/ data-toggle=tooltip data-placement=top title="Setting Up the Toolchain and QEMU"><i class="bi bi-chevron-right" style=font-size:2em></i></a></div></div><footer class="border-top border-light py-2 d-flex flex-row flex-wrap justify-content-between"><div class=copyright><small>psylinux</small></div><div><small>Copyrighted © Marcos Azevedo, 2025.</small></div></footer><script defer src=https://static.cloudflareinsights.com/beacon.min.js data-cf-beacon='{"token": "b1b9cb012238436c9efbac840abc1907"}'></script></div></body></html>