====================================================================================
doc/
====================================================================================
Report containing remarks and info on bugs fixing:
report.pdf


====================================================================================
src/
====================================================================================
VHDL file containing design of the AXI4-Stream simple queue:
queue.vhd

1.	Only input and output data ports
2.	One clock input
3.	One reset input
4.	Dynamic queue size
5.	TLAST signal is propagated though the queue synchronously to data


====================================================================================
testmench/
====================================================================================
VHDL testbench of the AXI4-Stream simple queue and input file:
queue.vhd
data_in.data





