<?xml version="1.0"?>

<Chip name="Hi3716MV310">
	<IndentificationList>
		<Indentification address="0x101E0EE4" value="0x00000003"/>
		<Indentification address="0x101E0EE0" value="0x00000010"/>
		<Indentification address="0x101E0EEC" value="0x00000037"/>
		<Indentification address="0x101E0EE8" value="0x00000016"/>
	</IndentificationList>
	<ModuleList>
		<ModuleGroup name="CRG" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101F5000"/>
			<RegisterGroup name="PERI_CRG0" description="an APLL-1 configuration register." value="0x119BA5E3" startoffset="0x0000">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RW"/>
				<Member name="cpu_pll_cfg0_apb" description="pll_postdiv2[30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;&lt;br&gt;pll_postdiv1[26:24]&lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;&lt;br&gt;pll_frac[23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" value="0x119BA5E3" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG1" description="an APLL-2 configuration register." value="0x000030C4" startoffset="0x0004">
				<Member name="reserved" description="Reserved" range="31:27" value="0x00" property="RW"/>
				<Member name="cpu_pll_cfg1_apb" description="pll_bypass[26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;&lt;br&gt;pll_dsmpd[25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" value="0x00030C4" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG2" description="a BPLL-1 configuration register." value="0x12000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RW"/>
				<Member name="bpll_ctrl0" description="pll_postdiv2[30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;&lt;br&gt;pll_postdiv1[26:24]&lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;&lt;br&gt;pll_frac[23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" value="0x12000000" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG3" description="a BPLL-2 configuration register." value="0x02001064" startoffset="0x000C">
				<Member name="reserved" description="Reserved" range="31:27" value="0x00" property="RW"/>
				<Member name="bpll_ctrl1" description="pll_bypass[26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;&lt;br&gt;pll_dsmpd[25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" value="0x2001064" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG4" description="a DPLL-1 configuration register." value="0x11000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RW"/>
				<Member name="ddr_pll_cfg0_apb" description="pll_postdiv2[30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;&lt;br&gt;pll_postdiv1[26:24]&lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;&lt;br&gt;pll_frac[23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" value="0x11000000" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG5" description="a DPLL-2 configuration register." value="0x0200C3E8" startoffset="0x0014">
				<Member name="reserved" description="Reserved" range="31:27" value="0x00" property="RW"/>
				<Member name="ddr_pll_cfg1_apb" description="pll_bypass[26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;&lt;br&gt;pll_dsmpd[25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" value="0x200C3E8" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG8" description="a VPLL-1 configuration register." value="0x14000000" startoffset="0x0020">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RW"/>
				<Member name="vpll_ctrl0" description="pll_postdiv2[30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;&lt;br&gt;pll_postdiv1[26:24]&lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;&lt;br&gt;pll_frac[23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" value="0x14000000" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG9" description="a VPLL-2 configuration register." value="0x02001063" startoffset="0x0024">
				<Member name="reserved" description="Reserved" range="31:27" value="0x00" property="RW"/>
				<Member name="vpll_ctrl1" description="pll_bypass[26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;&lt;br&gt;pll_dsmpd[25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" value="0x2001063" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG12" description="an EPLL-1 configuration register." value="0x11000000" startoffset="0x0030">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RW"/>
				<Member name="epll_ctrl0" description="pll_postdiv2[30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;&lt;br&gt;pll_postdiv1[26:24]&lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;&lt;br&gt;pll_frac[23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" value="0x11000000" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG13" description="an EPLL-2 configuration register." value="0x02001048" startoffset="0x0034">
				<Member name="reserved" description="Reserved" range="31:27" value="0x00" property="RW"/>
				<Member name="epll_ctrl1" description="pll_bypass[26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;&lt;br&gt;pll_dsmpd[25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" value="0x2001048" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG18" description="a CPU_LP clock and soft reset control register." value="0x00000204" startoffset="0x0048">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RW"/>
				<Member name="cpu_sw_begin_cfg" description="CPU switch start&lt;br&gt;0: not started&lt;br&gt;1: started" range="10" value="0x0" property="RW"/>
				<Member name="cpu_begin_cfg_bypass" description="CPU switch start bypass&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="9" value="0x1" property="RW"/>
				<Member name="cpu_div_cfg_bypass" description="CPU frequency division bypass&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="RW"/>
				<Member name="cpu_freq_div_cfg_crg" description="Clock divider of the CPU clock source&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="5:4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="RW"/>
				<Member name="cpu_freq_sel_cfg_crg" description="CPU clock source select&lt;br&gt;000: APLL PST output&lt;br&gt;001: DPLL PST divided by 3 (666 MHz when the DPLL is set to the default value)&lt;br&gt;010: DPLL FOUT1 output (1000 MHz when the DPLL is set to the default value)&lt;br&gt;011: EPLL PST output&lt;br&gt;100: 24 MHz&lt;br&gt;101: VPLL PST output&lt;br&gt;110: BPLL PST output&lt;br&gt;111: 600 MHz output by the BPLL" range="2:0" value="0x4" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG19" description="a PLL control register." value="0x000023E8" startoffset="0x004C">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="RW"/>
				<Member name="pll_cfg_bypass" description="PLL configuration bypass&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="13" value="0x1" property="RW"/>
				<Member name="lock_bypass" description="Lock bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed" range="12" value="0x0" property="RW"/>
				<Member name="timeout_plllock" description="PLL lock timeout period (in μs)" range="11:0" value="0x3E8" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG20" description="a CPU-1 clock and soft reset control register." value="0x00000A00" startoffset="0x0050">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RW"/>
				<Member name="sc_wd_srst_req" description="sc_wd soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="27:26" value="0x0" property="RW"/>
				<Member name="cluster_dbg_srst_req" description="DBG soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="25:24" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="23" value="0x0" property="RW"/>
				<Member name="cluster_scu_srst_req" description="SCU soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="22" value="0x0" property="RW"/>
				<Member name="cluster_peri_srst_req" description="Peripheral soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="21" value="0x0" property="RW"/>
				<Member name="cs_srst_req" description="CS soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="20" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:17" value="0x0" property="RW"/>
				<Member name="arm_srst_req" description="CPU soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="RW"/>
				<Member name="a9_peri_cken" description="PERICLK clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="10" value="0x0" property="RW"/>
				<Member name="a9_pclkdbg_cken" description="PCLKDBG clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="8:5" value="0x0" property="RW"/>
				<Member name="l2_clkoff_sys" description="L2 clock disable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="cpu_clkoff_sys" description="CPU clock disable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG21" description="a CPU-2 clock and soft reset control register." value="0x00000300" startoffset="0x0054">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RW"/>
				<Member name="peri_clk_div" description="Ratio of the peripheral working clock frequency to the CPU working clock frequency&lt;br&gt;000: divided by 1&lt;br&gt;001: divided by 2&lt;br&gt;010: divided by 3&lt;br&gt;011: divided by 4&lt;br&gt;100: divided by 5&lt;br&gt;101: divided by 6&lt;br&gt;110: divided by 7&lt;br&gt;111: divided by 8" range="10:8" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="l2_clk_div" description="Ratio of the L2 working clock frequency to the CPU working clock frequency&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG22" description="an SYS clock and soft reset control register." value="0x00000000" startoffset="0x0058">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="RW"/>
				<Member name="core_bus_clk_div" description="Core bus clock frequency divider&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="13:12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="clk_27m_sel" description="27 MHz clock source select&lt;br&gt;0: from the VPLL&lt;br&gt;1: from the EPLL" range="9" value="0x0" property="RW"/>
				<Member name="clk_28p8m_sel" description="28.8 MHz clock source select&lt;br&gt;0: from the EPLL&lt;br&gt;1: from the DPLL" range="8" value="0x0" property="RW"/>
				<Member name="bus_200m_sel" description="Core bus clock source select&lt;br&gt;00: 200 MHz clock from the BPLL&lt;br&gt;01: 200 MHz clock from the DPLL&lt;br&gt;10: 198 MHz clock from the VPLL&lt;br&gt;Other values: reserved" range="7:6" value="0x0" property="RW"/>
				<Member name="mde1_clk_sel" description="Media1 bus clock select&lt;br&gt;00: 24 MHz&lt;br&gt;01: 200 MHz&lt;br&gt;10: 250 MHz&lt;br&gt;11: reserved" range="5:4" value="0x0" property="RW"/>
				<Member name="mde0_clk_sel" description="Media 0 bus clock select&lt;br&gt;00: 24 MHz&lt;br&gt;01: 250 MHz (spread spectrum is allowed and the source is the DPLL)&lt;br&gt;10: 200 MHz (spread spectrum is allowed and the source is the DPLL)&lt;br&gt;11: 200 MHz (spread spectrum is not allowed and the source is the BPLL)" range="3:2" value="0x0" property="RW"/>
				<Member name="core_bus_clk_sel" description="Core bus clock select&lt;br&gt;00: 24 MHz&lt;br&gt;01: 200 MHz&lt;br&gt;10: 100 MHz&lt;br&gt;11: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG23" description="an SFC and SFC NAND clock and soft reset control register." value="0x00000061" startoffset="0x005C">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RW"/>
				<Member name="sfc_clk_sel" description="2X clock for the SFC and SFC NAND&lt;br&gt;0XX: 24 MHz&lt;br&gt;100: 150 MHz&lt;br&gt;101: 200 MHz&lt;br&gt;110: 100 MHz&lt;br&gt;111: 75 MHz" range="10:8" value="0x0" property="RW"/>
				<Member name="sfc_nand_srst_req" description="SFC NAND soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="7" value="0x0" property="RW"/>
				<Member name="sfc_nand_cken" description="SFC NAND clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x1" property="RW"/>
				<Member name="sfc_clk2x_cken" description="SFC CLK2X clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="sfc_srst_req" description="SFC soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="sfc_clk2x_srst_req" description="sfc_clk2x soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="3" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="2:1" value="0x0" property="RW"/>
				<Member name="sfc_cken" description="SFC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG24" description="a NANDC clock and soft reset control register." value="0x00000001" startoffset="0x0060">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RW"/>
				<Member name="nf_clk_sel" description="NANDC clock select&lt;br&gt;000: 24 MHz&lt;br&gt;100: 200 MHz&lt;br&gt;Other values: reserved" range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="nf_srst_req" description="NANDC soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="nf_cken" description="NANDC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG25" description="a DDR clock and soft reset control register." value="0x0000100F" startoffset="0x0064">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="ddrt_cken" description="DDRT clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ddrt_srst_req" description="DDRT soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="10" value="0x0" property="RW"/>
				<Member name="ddrc_srst_req" description="DDRC PRST soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="hipack_srst_req" description="HIPACK PRST soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:4" value="0x0" property="RW"/>
				<Member name="ddrc_cken" description="DDRC PCLK clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="hipack_cken" description="HIPACK PCLK clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="ddrphy_cken" description="DDRT clock gating&lt;br&gt;0: disabled&lt;br&gt;2: enabled" range="1" value="0x1" property="RW"/>
				<Member name="ddr_cken" description="DDRC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG26" description="a UART clock and soft reset control register." value="0x00000001" startoffset="0x0068">
				<Member name="reserved" description="Reserved" range="31:6" value="0x0000000" property="RW"/>
				<Member name="core_uart_clk_sel" description="UART clock select&lt;br&gt;0: 83.3 MHz clock from the DPLL&lt;br&gt;1: 85.7 MHz clock from the BPLL" range="5" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="4:2" value="0x0" property="RW"/>
				<Member name="uart_srst_req" description="UART soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="uart_cken" description="UART clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG27" description="an I2C clock and soft reset control register." value="0x00001111" startoffset="0x006C">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="RW"/>
				<Member name="i2c_adc_srst_req" description="ADC I2C soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" value="0x0" property="RW"/>
				<Member name="i2c_adc_cken" description="ADC I2C clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="i2c1_srst_req" description="I2C1 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="i2c1_cken" description="I2C1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="RW"/>
				<Member name="i2c0_srst_req" description="I2C0 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="i2c0_cken" description="I2C0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="i2c_qam_srst_req" description="i2c_qam soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="i2c_qam_cken" description="i2c_qam clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG28" description="a DNR clock and soft reset control register." value="0x00000001" startoffset="0x0070">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RW"/>
				<Member name="dnr_srst_req" description="DNR soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="dnr_cken" description="DNR clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG29" description="an SCI clock and soft reset control register." value="0x00000001" startoffset="0x0074">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RW"/>
				<Member name="sci_srst_req" description="SCI soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="sci_cken" description="SCI clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG30" description="a VDH clock and soft reset control register." value="0x00000003" startoffset="0x0078">
				<Member name="reserved" description="Reserved" range="31:18" value="0x0000" property="RW"/>
				<Member name="vdhclk_loaden" description="VDH pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="vdhclk_skipcfg" description="VDH pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="16:12" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="vdh_clk_sel" description="VDH clock select&lt;br&gt;00: 200 MHz (spread spectrum is not allowed and the source is the BPLL)&lt;br&gt;01: 250 MHz (spread spectrum is allowed and the source is the DPLL)&lt;br&gt;10: 300 MHz (spread spectrum is not allowed and the source is the BPLL)&lt;br&gt;11: 200 MHz (spread spectrum is allowed and the source is the DPLL)" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="RW"/>
				<Member name="vdh_mfd_srst_req" description="MFD soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="6" value="0x0" property="RW"/>
				<Member name="vdh_scd_srst_req" description="SCD soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="vdh_all_srst_req" description="VDH main soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="vdhdsp_cken" description="VDHDSP clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="vdh_cken" description="VDH clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG31" description="a JPGD clock and soft reset control register." value="0x00000001" startoffset="0x007C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="jpgd_clk_sel" description="JPGD clock select&lt;br&gt;0: 200 MHz&lt;br&gt;1: 150 MHz" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="jpgd_srst_req" description="JPGD soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="jpgd_cken" description="JPGD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG33" description="a PGD clock and soft reset control register." value="0x00000001" startoffset="0x0084">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="RW"/>
				<Member name="pgd_srst_req" description="PGD soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="pgd_cken" description="PGD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG34" description="a BPD clock and soft reset control register." value="0x00000001" startoffset="0x0088">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="RW"/>
				<Member name="bpd_srst_req" description="BPD soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="bpd_cken" description="BPD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG37" description="a TDE clock and soft reset control register." value="0x00000001" startoffset="0x0094">
				<Member name="reserved" description="Reserved" range="31:18" value="0x0000" property="RW"/>
				<Member name="tdeclk_loaden" description="TDE pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="tdeclk_skipcfg" description="TDE pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="16:12" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="tde_clk_sel" description="TDE clock select&lt;br&gt;00: 400 MHz (spread spectrum is allowed and the source is the DPLL)&lt;br&gt;01: 500 MHz (spread spectrum is allowed and the source is the BPLL)&lt;br&gt;10: 432 MHz (the source is the EPLL)&lt;br&gt;11: 400 MHz (spread spectrum is not allowed and the source is the BPLL)" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="tde_srst_req" description="TDE soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="tde_cken" description="TDE clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG46" description="a USB2 CTRL0 clock and soft reset control register." value="0x0013707F" startoffset="0x00B8">
				<Member name="reserved" description="Reserved" range="31:21" value="0x000" property="RW"/>
				<Member name="usb2_clk48_sel" description="USB2 clk48 clock source&lt;br&gt;0: provided by the CRG&lt;br&gt;1: PHY output" range="20" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:18" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="17" value="0x1" property="RW"/>
				<Member name="usb2_hst_phy_srst_req" description="USB2 CTRL HST_PHY soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="16" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="RW"/>
				<Member name="usb2_utmi1_srst_req" description="USB2 CTRL UTMI1 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="14" value="0x1" property="RW"/>
				<Member name="usb2_utmi0_srst_req" description="USB2 CTRL UTMI0 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" value="0x1" property="RW"/>
				<Member name="usb2_bus_srst_req" description="USB2 CTRL bus soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:7" value="0x00" property="RW"/>
				<Member name="usb2_utmi1_cken" description="USB2 CTRL UTMI1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x1" property="RW"/>
				<Member name="usb2_utmi0_cken" description="USB2 CTRL UTMI0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="usb2_hst_phy_cken" description="USB2 CTRL HST_PHY clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" value="0x1" property="RW"/>
				<Member name="usb2_ohci12m_cken" description="USB2 CTRL OHCI 12M clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="usb2_ohci48m_cken" description="USB2 CTRL OHCI 48M clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="usb2_bus_cken" description="USB2 CTRL bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG47" description="a USB2 PHY0 clock and soft reset control register." value="0x00000B01" startoffset="0x00BC">
				<Member name="reserved" description="Reserved" range="31:17" value="0x0000" property="RW"/>
				<Member name="usb2_phy_refclk_sel" description="USB2 PHY REFCLK select&lt;br&gt;0: crystal oscillator clock&lt;br&gt;1: 24 MHz internal clock" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="RW"/>
				<Member name="usb2_phy_srst_treq1" description="USB2 PHY1 TPOR soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="11" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="10" value="0x0" property="RW"/>
				<Member name="usb2_phy_srst_treq0" description="USB2 PHY0 TPOR soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x1" property="RW"/>
				<Member name="usb2_phy_srst_req" description="USB2 PHY POR soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="usb2_phy_ref_cken" description="USB2 PHY REFCLK gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG48" description="a CA clock and soft reset control register." value="0x00000000" startoffset="0x00C0">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="ca_ci_clk_sel" description="CA cipher clock select&lt;br&gt;0: 250 MHz&lt;br&gt;1: 150 MHz" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="otp_srst_req" description="OTP soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="10" value="0x0" property="RW"/>
				<Member name="ca_ci_srst_req" description="CA cipher soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="ca_kl_srst_req" description="CA cipher soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG49" description="an SHA clock and soft reset control register." value="0x00000001" startoffset="0x00C4">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="RW"/>
				<Member name="sha_srst_req" description="SHA soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="sha_cken" description="SHA clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG50" description="a PMC clock and soft reset control register." value="0x00000001" startoffset="0x00C8">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="-"/>
				<Member name="pmc_srst_req" description="PMC soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="-"/>
				<Member name="pmc_cken" description="PMC clock gating, for controlling the 1 MHz clock provided for the HPM&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00C8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG51" description="an SF clock and soft reset control register." value="0x0000F003" startoffset="0x00CC">
				<Member name="reserved" description="Reserved" range="31:18" value="0x0000" property="RW"/>
				<Member name="sf_rmii1_clk_oen" description="RMII down clock pad oen control&lt;br&gt;0: output&lt;br&gt;1: input" range="17" value="0x0" property="RW"/>
				<Member name="sf_rmii0_clk_oen" description="RMII up clock pad oen control&lt;br&gt;0: output&lt;br&gt;1: input" range="16" value="0x0" property="RW"/>
				<Member name="rmii1_out_cken" description="RMII down output clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" value="0x1" property="RW"/>
				<Member name="rmii0_out_cken" description="RMII up output clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x1" property="RW"/>
				<Member name="rmii1_in_cken" description="MII down input clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x1" property="RW"/>
				<Member name="rmii0_in_cken" description="RMII up input clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:6" value="0x00" property="RW"/>
				<Member name="sf_srst_req" description="SF soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="sf_bus_srst_req" description="SF bus soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="RW"/>
				<Member name="sf_clk_sel" description="SF working clock select&lt;br&gt;0: 100 MHz&lt;br&gt;1: 48 MHz" range="2" value="0x0" property="RW"/>
				<Member name="sf_cken" description="SF working clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="sf_bus_cken" description="SF bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00CC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG53" description="a VOU clock source control register." value="0x00000000" startoffset="0x00D4">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RW"/>
				<Member name="vohd_clk_sel" description="VO HD clock source select&lt;br&gt;00: 297 MHz clock from the VPLL&lt;br&gt;01: 148.5 MHz clock from the VPLL&lt;br&gt;10: 74.25 MHz clock from the VPLL&lt;br&gt;11: reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="1" value="0x0" property="RW"/>
				<Member name="vosd_clk_sel" description="VOU SD clock source select&lt;br&gt;0: 54 MHz clock from the EPLL&lt;br&gt;1: 54 MHz clock from the VPLL" range="0" value="0x0" property="RW"/>
				<Register offset="0x00D4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG54" description="a VOU clock and soft reset control register." value="0x0401C3FF" startoffset="0x00D8">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RW"/>
				<Member name="vou_srst_req" description="VOU soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="30" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="29:27" value="0x0" property="RW"/>
				<Member name="hdmi_clk_sel" description="HDMI clock select&lt;br&gt;0: clk_vo_hd&lt;br&gt;1: clk_vo_sd" range="26" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="25:24" value="0x0" property="RW"/>
				<Member name="vdac_ch3_clk_sel" description="VDAC channel 3 clock select.&lt;br&gt;0: clk_date_sd&lt;br&gt;1: clk_date_hd" range="23" value="0x0" property="RW"/>
				<Member name="vdac_ch2_clk_sel" description="VDAC channel 2 clock select.&lt;br&gt;0: clk_date_sd&lt;br&gt;1: clk_date_hd" range="22" value="0x0" property="RW"/>
				<Member name="vdac_ch1_clk_sel" description="VDAC channel 1 clock select.&lt;br&gt;0: clk_date_sd&lt;br&gt;1: clk_date_hd" range="21" value="0x0" property="RW"/>
				<Member name="vdac_ch0_clk_sel" description="VDAC channel 0 clock select&lt;br&gt;0: clk_date_sd&lt;br&gt;1: clk_date_hd" range="20" value="0x0" property="RW"/>
				<Member name="vo_hd_clk_div" description="VO HD clock divider&lt;br&gt;00: 10: divided by 2&lt;br&gt;01: 10: divided by 4&lt;br&gt;1X: divided by 1" range="19:18" value="0x0" property="RW"/>
				<Member name="vo_hddac_sel" description="VO HADC clock select&lt;br&gt;0: clk_vo_hd_com&lt;br&gt;1: clk_vo_sd_com" range="17" value="0x0" property="RW"/>
				<Member name="vo_hd_clk_sel" description="VO HD clock select&lt;br&gt;0: clk_vo_sd_ini&lt;br&gt;1: clk_vo_hd0_ini" range="16" value="0x1" property="RW"/>
				<Member name="vo_hdac_cken" description="VO HDAC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" value="0x1" property="RW"/>
				<Member name="vo_sdac_cken" description="VO SDAC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x1" property="RW"/>
				<Member name="vo_sddac_sel" description="VO SDDAC clock select&lt;br&gt;0: clk_vo_sd_com&lt;br&gt;1: clk_vo_hd_com" range="13" value="0x0" property="RW"/>
				<Member name="vo_sd_clk_sel" description="VO SD clock select&lt;br&gt;0: clk_vo_sd_ini&lt;br&gt;1: clk_vo_hd0_ini" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="vdac_ch3_cken" description="VDAC CH3 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="vdac_ch2_cken" description="VDAC CH2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="vdac_ch1_cken" description="VDAC CH1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x1" property="RW"/>
				<Member name="vdac_ch0_cken" description="VDAC CH0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x1" property="RW"/>
				<Member name="vo_hdate_cken" description="VO HDATE clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="vo_hd_cken" description="VO HD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="vo_sdate_cken" description="VO SDATE clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="vo_sd_cken" description="VO SD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="vo_cken" description="VO clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="vo_bus_cken" description="VO bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00D8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG56" description="a QTC clock and soft reset control register." value="0x00000003" startoffset="0x00E0">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="qtc_clk_pctrl" description="QTC clock phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="qtc_srst_req" description="QTC soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="qtc_cken" description="QTC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="qtc_bus_cken" description="QTC bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00E0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG57" description="a QAM clock and soft reset control register." value="0x0004007F" startoffset="0x00E4">
				<Member name="reserved" description="Reserved" range="31:25" value="0x00" property="RW"/>
				<Member name="qam2x_clk_sel" description="QAM2x clock select&lt;br&gt;0: 125 MHz&lt;br&gt;1: 150 MHz" range="24" value="0x0" property="RW"/>
				<Member name="qam_ts_clk_div" description="QAM TS clock divider select&lt;br&gt;0000: divided by 2&lt;br&gt;0001: divided by 4&lt;br&gt;0010: divided by 6&lt;br&gt;0011: divided by 8&lt;br&gt;0100: divided by 10&lt;br&gt;0101: divided by 12&lt;br&gt;0110: divided by 14&lt;br&gt;0111: divided by 16&lt;br&gt;1000: divided by 18&lt;br&gt;1001: divided by 20&lt;br&gt;1010: divided by 22&lt;br&gt;1011: divided by 24&lt;br&gt;1100: divided by 26&lt;br&gt;1101: divided by 28&lt;br&gt;1110: divided by 30&lt;br&gt;1111: divided by 32" range="23:20" value="0x0" property="RW"/>
				<Member name="qam_ts_clk_sel" description="QAM TS clock select.&lt;br&gt;00: 100 MHz&lt;br&gt;01: 150 MHz&lt;br&gt;10: 1200 MHz&lt;br&gt;11: 1500 MHz" range="19:18" value="0x1" property="RW"/>
				<Member name="qam_adsclk_pctrl" description="QAM ADS phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="17" value="0x0" property="RW"/>
				<Member name="qam_tsout_pctrl" description="QAM TSOUT phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" value="0x0" property="RW"/>
				<Member name="qam_ts_srst_req" description="QAM TS soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" value="0x0" property="RW"/>
				<Member name="qam_ads_srst_req" description="QAM ADS soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="qam_1x_srst_req" description="QAM1x soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="qam_2x_srst_req" description="QAM2x soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="RW"/>
				<Member name="qam_tsout_cken" description="QAM TSOUT clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x1" property="RW"/>
				<Member name="qam_ts_cken" description="QAM TS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="qam_ads_cken" description="QAM ADS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="qam_j83ac_cken" description="QAM J83AC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="qam_j83b_cken" description="QAM J83B clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="qam_1x_cken" description="QAM1X clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="qam_2x_cken" description="QAM2X clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG58" description="a QAM ADC clock and soft reset control register." value="0x00000000" startoffset="0x00E8">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="qamctrl_clk_div" description="QAMCTRL/QTC clock select&lt;br&gt;0: clock with same frequency as the QAM ADC clock&lt;br&gt;1: clock obtained by dividing the QAM ADC clock by 2" range="12" value="0x0" property="RW"/>
				<Member name="qamctrl_clk_sel" description="QAM QTC clock select&lt;br&gt;00: 28.8 MHz internal clock&lt;br&gt;01: 25 MHz internal clock&lt;br&gt;10: 60 MHz internal clock&lt;br&gt;11: QAM ADC output clock" range="11:10" value="0x0" property="RW"/>
				<Member name="qamadc_clk_sel" description="QAM ADC clock select&lt;br&gt;00: 28.8 MHz internal clock&lt;br&gt;01: 25 MHz internal clock&lt;br&gt;1: 60 MHz internal clock" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG63" description="a PVR-1 clock and soft reset control register." value="0x000014FF" startoffset="0x00FC">
				<Member name="reserved" description="Reserved" range="31:23" value="0x000" property="RW"/>
				<Member name="pvr_srst_req" description="PVR soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="22" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="21:20" value="0x0" property="RW"/>
				<Member name="pvr_tsi5_pctrl" description="PVR TSI5 phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="19" value="0x0" property="RW"/>
				<Member name="pvr_tsi4_pctrl" description="PVR TSI4 phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="18" value="0x0" property="RW"/>
				<Member name="pvr_tsi3_pctrl" description="PVR TSI3 phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="17" value="0x0" property="RW"/>
				<Member name="pvr_tsi2_pctrl" description="PVR TSI2 phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="16" value="0x0" property="RW"/>
				<Member name="pvr_tsi5_sel" description="PVR TSI5 clock source select&lt;br&gt;0: input clock from PVR TSI5&lt;br&gt;1: input clock from PVR TSI2" range="15" value="0x0" property="RW"/>
				<Member name="pvr_tsi4_sel" description="PVR TSI4 clock source select&lt;br&gt;0: input clock from PVR TSI4&lt;br&gt;1: input clock from PVR TSI2" range="14" value="0x0" property="RW"/>
				<Member name="pvr_tsi3_sel" description="PVR TSI3 clock source select&lt;br&gt;0: input clock from PVR TSI3&lt;br&gt;1: input clock from PVR TSI2" range="13" value="0x0" property="RW"/>
				<Member name="pvr_tsout0_cken" description="PVR TSOUT0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="pvr_ts0_cken" description="PVR TS0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="9:8" value="0x0" property="RW"/>
				<Member name="pvr_tsi5_cken" description="PVR TSI5 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x1" property="RW"/>
				<Member name="pvr_tsi4_cken" description="PVR TSI4 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x1" property="RW"/>
				<Member name="pvr_tsi3_cken" description="PVR TSI3 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="pvr_tsi2_cken" description="PVR TSI2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="pvr_tsi1_cken" description="PVR TSI1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="pvr_27m_cken" description="PVR 27M clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="pvr_dmx_cken" description="PVR clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="pvr_bus_cken" description="PVR bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00FC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG64" description="a PVR-2 clock and soft reset control register." value="0x00001000" startoffset="0x0100">
				<Member name="reserved" description="Reserved" range="31:20" value="0x000" property="RW"/>
				<Member name="pvr_ts0_clk_div" description="PVR TS0 clock divider&lt;br&gt;0000: divided by 2&lt;br&gt;0001: divided by 4&lt;br&gt;0010: divided by 6&lt;br&gt;0011: divided by 8&lt;br&gt;0100: divided by 10&lt;br&gt;0101: divided by 12&lt;br&gt;0110: divided by 14&lt;br&gt;0111: divided by 16&lt;br&gt;1000: divided by 18&lt;br&gt;1001: divided by 20&lt;br&gt;1010: divided by 22&lt;br&gt;1011: divided by 24&lt;br&gt;1100: divided by 26&lt;br&gt;1101: divided by 28&lt;br&gt;1110: divided by 30&lt;br&gt;1111: divided by 32" range="19:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" value="0x0" property="RW"/>
				<Member name="pvr_ts0_clk_sel" description="PVR TS0 clock select&lt;br&gt;00: 100 MHz&lt;br&gt;01: 150 MHz&lt;br&gt;10: 1200 MHz&lt;br&gt;11: APLL PST clock (initially 1572 MHz)" range="13:12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="pvr_dmx_clkdiv_cfg" description="PVR DEMUX clock divider select&lt;br&gt;0: configured by software&lt;br&gt;1: configured by hardware" range="10" value="0x0" property="RW"/>
				<Member name="sw_dmxclk_loaden" description="PVR pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="sw_dmx_clk_div" description="PVR pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="8:4" value="0x00" property="RW"/>
				<Member name="pvr_dmx_clk_sel" description="PVR DEMUX clock select&lt;br&gt;00: 200 MHz&lt;br&gt;01: 250 MHz&lt;br&gt;10: 150 MHz&lt;br&gt;11: 100 MHz" range="3:2" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="1" value="0x0" property="RW"/>
				<Member name="pvr_tsout0_pctrl" description="PVR TSOUT clock phase control&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="0" value="0x0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG67" description="an HDMITX_CTRL clock and soft reset control register." value="0x0000003F" startoffset="0x010C">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="RW"/>
				<Member name="hdmitx_ctrl_asclk_sel" description="HDMI TX ASCLK select&lt;br&gt;0: CRG (100 MHz)&lt;br&gt;1: HDMI TX PHY" range="14" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="13" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_cec_clk_sel" description="HDMI TX CEC clock select&lt;br&gt;0: 2 MHz&lt;br&gt;1: 2.02 MHz" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_srst_req" description="HDMI TX soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_bus_srst_req" description="HDMI TX bus soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_as_cken" description="HDMI TX AS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="hdmitx_ctrl_os_cken" description="HDMI TX OS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="hdmitx_ctrl_mhl_cken" description="HDMI TX clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="hdmitx_ctrl_id_cken" description="HDMI TX ID clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="hdmitx_ctrl_cec_cken" description="HDMI TX CEC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="hdmitx_ctrl_bus_cken" description="HDMI TX bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x010C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG68" description="an HDMITX_PHY clock and soft reset control register." value="0x00000001" startoffset="0x0110">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="RW"/>
				<Member name="hdmitx_phy_srst_req" description="HDMI TX PHY soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="hdmitx_phy_bus_cken" description="HDMI TX PHy bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG69" description="an ADAC clock and soft reset control register." value="0x00000001" startoffset="0x0114">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="RW"/>
				<Member name="adac_srst_req" description="ADAC soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="adac_cken" description="ADAC bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0114"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG70" description="an AIAO clock and soft reset control register." value="0x00000001" startoffset="0x0118">
				<Member name="reserved" description="Reserved" range="31:22" value="0x000" property="RW"/>
				<Member name="aiao_mclk_sel" description="AIAO MCLK source select&lt;br&gt;00: APLL output&lt;br&gt;01: BPLL output&lt;br&gt;1X: EPLL output" range="21:20" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:18" value="0x0" property="RW"/>
				<Member name="aiaoclk_loaden" description="AIAO pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="aiaoclk_skipcfg" description="AIAO pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="16:12" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:5" value="0x00" property="RW"/>
				<Member name="aiao_srst_req" description="AIAO soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="aiao_cken" description="AIAO clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0118"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG71" description="a VDAC clock and soft reset control register." value="0x00000001" startoffset="0x011C">
				<Member name="reserved" description="Reserved" range="31:20" value="0x000" property="RW"/>
				<Member name="vdac_b_clk_pctrl" description="VDAC B phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="19" value="0x0" property="RW"/>
				<Member name="vdac_g_clk_pctrl" description="VDAC G phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="18" value="0x0" property="RW"/>
				<Member name="vdac_r_clk_pctrl" description="VDAC R phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="17" value="0x0" property="RW"/>
				<Member name="vdac_c_clk_pctrl" description="VDAC C phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:1" value="0x0000" property="RW"/>
				<Member name="vdac_chop_cken" description="VDAC CHOP clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x011C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG72" description="an FE PHY clock and soft reset control register." value="0x00000011" startoffset="0x0120">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="fephy_clk_sel" description="FE PHY clock select&lt;br&gt;0: 25 MHz&lt;br&gt;1: 125 MHz" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="fephy_srst_req" description="FE PHY soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="fephy_cken" description="FE PHY clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0120"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG73" description="an HPM status register." value="0x00000000" startoffset="0x0124">
				<Member name="reserved" description="Reserved" range="31:22" value="0x000" property="RO"/>
				<Member name="hpm1_pc_org" description="HPM code pattern (AVS entry) for identifying the current process" range="21:12" value="0x000" property="RO"/>
				<Member name="hpm1_pc_valid" description="HPM data validity indicator&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="11" value="0x0" property="RO"/>
				<Member name="hpm0_pc_org" description="HPM code pattern (AVS entry) for identifying the current process" range="10:1" value="0x000" property="RO"/>
				<Member name="hpm0_pc_valid" description="HPM data validity indicator&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="0" value="0x0" property="RO"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG74" description="a DDR_LP clock and soft reset control register." value="0x00000204" startoffset="0x0128">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RW"/>
				<Member name="ddr_sw_begin_cfg" description="DDR switch start&lt;br&gt;0: not started&lt;br&gt;1: started" range="10" value="0x0" property="RW"/>
				<Member name="ddr_begin_cfg_bypass" description="DDR switch start bypass&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="9" value="0x1" property="RW"/>
				<Member name="ddr_div_cfg_bypass" description="DDR frequency division bypass&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="RW"/>
				<Member name="ddr_freq_div_cfg_crg" description="Clock divider of the DDR clock source&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="5:4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="RW"/>
				<Member name="ddr_freq_sel_cfg_crg" description="DDR clock select&lt;br&gt;000: DPLL FOUT1 output (1000 MHz when the DPLL is set to the default value)&lt;br&gt;001: DPLL PST divided by 7 (285.7 MHz when the DPLL is set to the default value)&lt;br&gt;010: DPLL FOUT3 output (333 MHz when the DPLL is set to the default value)&lt;br&gt;011: DPLL PST divided by 5 (400 MHz when the DPLL is set to the default value)&lt;br&gt;100: 24 MHz&lt;br&gt;101: APLL PST output&lt;br&gt;110: VPLL PST output&lt;br&gt;111: EPLL PST output" range="2:0" value="0x4" property="RW"/>
				<Register offset="0x0128"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG75" description="an APLL spread spectrum module control register." value="0x00000000" startoffset="0x012C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="apll_ssmod_ctrl" description="ssmod divval[12:9]&lt;br&gt;SSMOD divval control&lt;br&gt;&lt;br&gt;ssmod spread[8:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.1%&lt;br&gt;2: 0.2%&lt;br&gt;3: 0.3%&lt;br&gt;4: 0.4%&lt;br&gt;5: 0.5%&lt;br&gt;6: 0.6%&lt;br&gt;7: 0.7%&lt;br&gt;...&lt;br&gt;31: 3.1%&lt;br&gt;&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating (disabled by default)&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12:0" value="0x0000" property="RW"/>
				<Register offset="0x012C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG76" description="a BPLL spread spectrum module control register." value="0x00000000" startoffset="0x0130">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="bpll_ssmod_ctrl" description="ssmod divval[12:9]&lt;br&gt;SSMOD divval control&lt;br&gt;&lt;br&gt;ssmod spread[8:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.1%&lt;br&gt;2: 0.2%&lt;br&gt;3: 0.3%&lt;br&gt;4: 0.4%&lt;br&gt;5: 0.5%&lt;br&gt;6: 0.6%&lt;br&gt;7: 0.7%&lt;br&gt;...&lt;br&gt;31: 3.1%&lt;br&gt;&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating (disabled by default)&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12:0" value="0x0000" property="RW"/>
				<Register offset="0x0130"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG77" description="a DPLL spread spectrum module control register." value="0x00000000" startoffset="0x0134">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="dpll_ssmod_ctrl" description="ssmod divval[12:9]&lt;br&gt;SSMOD divval control&lt;br&gt;&lt;br&gt;ssmod spread[8:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.1%&lt;br&gt;2: 0.2%&lt;br&gt;3: 0.3%&lt;br&gt;4: 0.4%&lt;br&gt;5: 0.5%&lt;br&gt;6: 0.6%&lt;br&gt;7: 0.7%&lt;br&gt;...&lt;br&gt;31: 3.1%&lt;br&gt;&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating (disabled by default)&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12:0" value="0x0000" property="RW"/>
				<Register offset="0x0134"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG79" description="a VPLL spread spectrum module control register." value="0x00000000" startoffset="0x013C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="vpll_ssmod_ctrl" description="ssmod divval[12:9]&lt;br&gt;SSMOD divval control&lt;br&gt;&lt;br&gt;ssmod spread[8:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.1%&lt;br&gt;2: 0.2%&lt;br&gt;3: 0.3%&lt;br&gt;4: 0.4%&lt;br&gt;5: 0.5%&lt;br&gt;6: 0.6%&lt;br&gt;7: 0.7%&lt;br&gt;...&lt;br&gt;31: 3.1%&lt;br&gt;&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating (disabled by default)&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12:0" value="0x0000" property="RW"/>
				<Register offset="0x013C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG81" description="an EPLL spread spectrum module control register." value="0x00000000" startoffset="0x0144">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="epll_ssmod_ctrl" description="ssmod divval[12:9]&lt;br&gt;SSMOD divval control&lt;br&gt;&lt;br&gt;ssmod spread[8: 4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.1%&lt;br&gt;2: 0.2%&lt;br&gt;3: 0.3%&lt;br&gt;4: 0.4%&lt;br&gt;5: 0.5%&lt;br&gt;6: 0.6%&lt;br&gt;7: 0.7%&lt;br&gt;...&lt;br&gt;31: 3.1%&lt;br&gt;&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating (disabled by default)&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12:0" value="0x0000" property="RW"/>
				<Register offset="0x0144"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG84" description="a PLL lock status indicator register." value="0x00000000" startoffset="0x0150">
				<Member name="reserved" description="Reserved" range="31:7" value="0x0000000" property="RO"/>
				<Member name="pll_lock" description="PLL lock indicator signal. Each bit indicates the lock status of one PLL. If a bit is 1, the corresponding PLL is locked; if a bit is 0, the corresponding PLL is not locked. Bits 5 and 6 are fixed at 1.&lt;br&gt;Bit 0: apll_lock&lt;br&gt;Bit 1: bpll_lock&lt;br&gt;Bit 2: dpll_lock&lt;br&gt;Bit 3: epll_lock&lt;br&gt;Bit 4: vpll_lock&lt;br&gt;Bit 5: 1'b1&lt;br&gt;Bit 6: 1'b1" range="6:0" value="0x00" property="RO"/>
				<Register offset="0x0150"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG85" description="an SW_READBACK register." value="0x00000000" startoffset="0x0154">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RO"/>
				<Member name="vdh_clk_seled" description="VDH clock switch completion indicator" range="30:29" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="28:24" value="0x00" property="RO"/>
				<Member name="mde1_clk_seled" description="MDE1 clock switch completion indicator" range="23:22" value="0x0" property="RO"/>
				<Member name="mde0_clk_seled" description="MDE0 clock switch completion indicator" range="21:20" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="19:18" value="0x0" property="RO"/>
				<Member name="bus_200m_seled" description="200 MHz bus clock switch completion indicator" range="17:16" value="0x0" property="RO"/>
				<Member name="sfc_clk_seled" description="SFC clock switch completion indicator" range="15" value="0x0" property="RO"/>
				<Member name="core_bus_clk_seled" description="Bus clock switch completion indicator" range="14:12" value="0x0" property="RO"/>
				<Member name="ddr_clk_mux" description="DDR clock switch completion indicator" range="11:9" value="0x0" property="RO"/>
				<Member name="ddr_clk_sw_ok_crg" description="DDR PLL switch completion indicator" range="8" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="7:4" value="0x0" property="RO"/>
				<Member name="cpu_clk_mux" description="CPU clock switch completion indicator" range="3:1" value="0x0" property="RO"/>
				<Member name="cpu_clk_sw_ok_crg" description="CPU PLL switch completion indicator" range="0" value="0x0" property="RO"/>
				<Register offset="0x0154"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG86" description="a CPU backup configuration register." value="0x12000000" startoffset="0x0158">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RW"/>
				<Member name="cpu_pll_cfg0_sw" description="pll_postdiv2[30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;&lt;br&gt;pll_postdiv1[26:24]&lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;&lt;br&gt;pll_frac[23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" value="0x12000000" property="RW"/>
				<Register offset="0x0158"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG87" description="a CPU backup configuration register." value="0x020030C8" startoffset="0x015C">
				<Member name="reserved" description="Reserved" range="31:27" value="0x00" property="RW"/>
				<Member name="cpu_pll_cfg1_sw" description="pll_bypass[26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;&lt;br&gt;pll_dsmpd[25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" value="0x20030C8" property="RW"/>
				<Register offset="0x015C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG88" description="a DDR backup configuration register." value="0x13000000" startoffset="0x0160">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RW"/>
				<Member name="ddr_pll_cfg0_sw" description="pll_postdiv2[30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;&lt;br&gt;pll_postdiv1[26:24]&lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;&lt;br&gt;pll_frac[23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" value="0x13000000" property="RW"/>
				<Register offset="0x0160"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG89" description="a DDR backup configuration register." value="0x02001032" startoffset="0x0164">
				<Member name="reserved" description="Reserved" range="31:27" value="0x00" property="RW"/>
				<Member name="ddr_pll_cfg1_sw" description="pll_bypass[26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;&lt;br&gt;pll_dsmpd[25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" value="0x2001032" property="RW"/>
				<Register offset="0x0164"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG90" description="an output reset control register." value="0x00000000" startoffset="0x0168">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RW"/>
				<Member name="fe_rstn_out" description="Off-chip FE PHY soft reset&lt;br&gt;0: reset deasserted&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="0" value="0x0" property="RW"/>
				<Register offset="0x0168"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG91" description="HPM0 control register A." value="0x0000000A" startoffset="0x016C">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RW"/>
				<Member name="hpm0_monitor_period_fine" description="Bits 3 to 10 of the HPM cyclic monitoring period&lt;br&gt;If the configured value is N, the monitoring period (T) is as follows:&lt;br&gt;T = N x 2048/1000 ms&lt;br&gt;The maximum monitoring interval is 522 ms, and the minimum interval is 2 ms.&lt;br&gt;Bits 0 to 2 of the HPM cyclic monitoring period is set to 000." range="30:22" value="0x000" property="RW"/>
				<Member name="hpm0_rst_req" description="HPM reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="21" value="0x0" property="RW"/>
				<Member name="hpm0_monitor_en" description="HPM cyclic monitoring enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" value="0x0" property="RW"/>
				<Member name="hpm0_bypass" description="HPM enable source select&lt;br&gt;1: configured by bit 18&lt;br&gt;0: generated by the HPM controller" range="19" value="0x0" property="RW"/>
				<Member name="hpm0_en" description="HPM measurement enable&lt;br&gt;0: The value retains 0 before a process is started.&lt;br&gt;1: A frequency modulation process is started." range="18" value="0x0" property="RW"/>
				<Member name="hpm0_offset" description="HPM offset&lt;br&gt;The value of hpm_pc_shift minus hpm_offset is transferred to hpm_rcc." range="17:8" value="0x000" property="RW"/>
				<Member name="hpm0_shift" description="HPM shift&lt;br&gt;The value obtained after hpm_pc_org is shifted rightwards for hpm_shift bits is transferred to hpm_pc_shift." range="7:6" value="0x0" property="RW"/>
				<Member name="hpm0_div" description="HPM clock divider&lt;br&gt;0: disabled&lt;br&gt;N: CLK/(N + 1)" range="5:0" value="0x0A" property="RW"/>
				<Register offset="0x016C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG92" description="HPM0 control register B." value="0x01000000" startoffset="0x0170">
				<Member name="hpm0_monitor_period" description="Bits 11 to 18 of the HPM cyclic monitoring period&lt;br&gt;If the configured value is N, the monitoring period (T) is as follows:&lt;br&gt;T = N x 2048/1000 ms&lt;br&gt;The maximum monitoring interval is 522 ms, and the minimum interval is 2 ms.&lt;br&gt;Bits 0 to 2 of the HPM cyclic monitoring period is set to 000." range="31:24" value="0x01" property="RW"/>
				<Member name="reserved" description="Reserved" range="23:22" value="0x0" property="RW"/>
				<Member name="hpm0_lowlimit" description="HPM lower threshold" range="21:12" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="hpm0_uplimit" description="HPM upper threshold" range="9:0" value="0x000" property="RW"/>
				<Register offset="0x0170"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG93" description="a VDH_RST_READBACK register." value="0x00000000" startoffset="0x0174">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000" property="RO"/>
				<Member name="vdh_mfd_rst_ok" description="MFD reset status&lt;br&gt;1: reset&lt;br&gt;0: reset deasserted" range="2" value="0x0" property="RO"/>
				<Member name="vdh_scd_rst_ok" description="SCD reset status&lt;br&gt;1: reset&lt;br&gt;0: reset deasserted" range="1" value="0x0" property="RO"/>
				<Member name="vdh_all_rst_ok" description="VDH global reset status&lt;br&gt;1: reset&lt;br&gt;0: reset deasserted" range="0" value="0x0" property="RO"/>
				<Register offset="0x0174"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG94" description="a WDG clock and soft reset control register." value="0x00000001" startoffset="0x0178">
				<Member name="reserved" description="Reserved" range="31:6" value="0x0000000" property="RW"/>
				<Member name="reserved" description="Reserved" range="5" value="0x0" property="RW"/>
				<Member name="wdg_srst_req" description="WDG soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="wdg_cken" description="WDG clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0178"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG95" description="a PLL_TEST clock and soft reset control register." value="0x00000005" startoffset="0x017C">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000" property="RW"/>
				<Member name="test_clk_en" description="clk_test_out output enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="test_clk_sel" description="clk_test_out source select&lt;br&gt;0: CPU clock divided by 32&lt;br&gt;1: DDR clock divided by 16" range="1" value="0x0" property="RW"/>
				<Member name="pll_test_en" description="PLL test enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x017C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG96" description="a CPU RAM speed control register." value="0x0091D5D5" startoffset="0x0180">
				<Member name="reserved" description="Reserved" range="31:27" value="0x00" property="RW"/>
				<Member name="mem_adjust_cpu" description="l2_dataram_delay[26:22] speed adjustment parameter&lt;br&gt;l2_tagram_delay[21:20] speed adjustment parameter&lt;br&gt;a9_ram_delay[19:0] speed adjustment parameter" range="26:0" value="0x091D5D5" property="RW"/>
				<Register offset="0x0180"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG97" description="HPM1 control register A." value="0x0000000A" startoffset="0x0184">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RW"/>
				<Member name="hpm1_monitor_period_fine" description="Bits 3 to 10 of the HPM cyclic monitoring period&lt;br&gt;If the configured value is N, the monitoring period (T) is as follows:&lt;br&gt;T = N x 2048/1000 ms&lt;br&gt;The maximum monitoring interval is 522 ms, and the minimum interval is 2 ms.&lt;br&gt;Bits 0 to 2 of the HPM monitoring period is set to 000." range="30:22" value="0x000" property="RW"/>
				<Member name="hpm1_rst_req" description="HPM reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="21" value="0x0" property="RW"/>
				<Member name="hpm1_monitor_en" description="HPM cyclic monitoring enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" value="0x0" property="RW"/>
				<Member name="hpm1_bypass" description="HPM enable source select&lt;br&gt;1: configured by bit 18&lt;br&gt;0: generated by the HPM controller" range="19" value="0x0" property="RW"/>
				<Member name="hpm1_en" description="HPM measurement enable&lt;br&gt;0: The value retains 0 before a process is started.&lt;br&gt;1: A frequency modulation process is started." range="18" value="0x0" property="RW"/>
				<Member name="hpm1_offset" description="HPM offset&lt;br&gt;The value of hpm_pc_shift minus hpm_offset is transferred to hpm_rcc." range="17:8" value="0x000" property="RW"/>
				<Member name="hpm1_shift" description="HPM shift&lt;br&gt;The value obtained after hpm_pc_org is shifted rightwards for hpm_shift bits is transferred to hpm_pc_shift." range="7:6" value="0x0" property="RW"/>
				<Member name="hpm1_div" description="HPM clock divider&lt;br&gt;0: disabled&lt;br&gt;N: CLK/(N + 1)" range="5:0" value="0x0A" property="RW"/>
				<Register offset="0x0184"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG98" description="an HPM0 status register." value="0x00000000" startoffset="0x0188">
				<Member name="reserved" description="Reserved" range="31:30" value="0x0" property="RO"/>
				<Member name="hpm0_pc_record2" description="Record 2 read back from the HPM" range="29:20" value="0x000" property="RO"/>
				<Member name="hpm0_pc_record1" description="Record 1 read back from the HPM" range="19:10" value="0x000" property="RO"/>
				<Member name="hpm0_pc_record0" description="Record 0 read back from the HPM" range="9:0" value="0x000" property="RO"/>
				<Register offset="0x0188"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG99" description="an HPM0 status register." value="0x00000000" startoffset="0x018C">
				<Member name="reserved" description="Reserved" range="31:17" value="0x0000" property="RO"/>
				<Member name="hpm0_low_warning" description="Warning when the HPM is below the lower threshold" range="16" value="0x0" property="RO"/>
				<Member name="hpm0_up_warning" description="Warning when the HPM is above the upper threshold" range="15" value="0x0" property="RO"/>
				<Member name="hpm0_rcc" description="Difference between hpm_offset and hpm_record that is shifted rightwards for hpm_shift bits" range="14:10" value="0x00" property="RO"/>
				<Member name="hpm0_pc_record3" description="Record 3 read back from the HPM" range="9:0" value="0x000" property="RO"/>
				<Register offset="0x018C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG100" description="an HPM1 status register." value="0x00000000" startoffset="0x0190">
				<Member name="reserved" description="Reserved" range="31:30" value="0x0" property="RO"/>
				<Member name="hpm1_pc_record2" description="Record 2 read back from the HPM" range="29:20" value="0x000" property="RO"/>
				<Member name="hpm1_pc_record1" description="Record 1 read back from the HPM" range="19:10" value="0x000" property="RO"/>
				<Member name="hpm1_pc_record0" description="Record 0 read back from the HPM" range="9:0" value="0x000" property="RO"/>
				<Register offset="0x0190"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG101" description="an HPM1 status register." value="0x00000000" startoffset="0x0194">
				<Member name="reserved" description="Reserved" range="31:17" value="0x0000" property="RO"/>
				<Member name="hpm1_low_warning" description="Warning when the HPM is below the lower threshold" range="16" value="0x0" property="RO"/>
				<Member name="hpm1_up_warning" description="Warning when the HPM is above the upper threshold" range="15" value="0x0" property="RO"/>
				<Member name="hpm1_rcc" description="Difference between hpm_offset and hpm_record that is shifted rightwards for hpm_shift bits" range="14:10" value="0x00" property="RO"/>
				<Member name="hpm1_pc_record3" description="Record 3 read back from the HPM" range="9:0" value="0x000" property="RO"/>
				<Register offset="0x0194"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG102" description="HPM1 control register B." value="0x01000000" startoffset="0x0198">
				<Member name="hpm1_monitor_period" description="HPM cyclic monitoring period&lt;br&gt;If the configured value is N, the monitoring period (T) is as follows:&lt;br&gt;T = N x 2048/1000 ms&lt;br&gt;The maximum monitoring interval is 522 ms, and the minimum interval is 2 ms." range="31:24" value="0x01" property="RW"/>
				<Member name="reserved" description="Reserved" range="23:22" value="0x0" property="RW"/>
				<Member name="hpm1_lowlimit" description="HPM lower threshold" range="21:12" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="hpm1_uplimit" description="HPM upper threshold" range="9:0" value="0x000" property="RW"/>
				<Register offset="0x0198"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="PERI_CTRL" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10200000"/>
			<RegisterGroup name="START_MODE" description="a system startup status query register." value="0x02000700" startoffset="0x0000">
				<Member name="reserved" description="Reserved" range="31:28" property="RO"/>
				<Member name="boot_4_wire_cr" description="Type of the interface for booting&lt;br&gt;0: standard SPI, one line&lt;br&gt;1: quad-input/dual-output SPI, four lines" range="27" property="RO"/>
				<Member name="ecc_type" description="ECC type of the controller&lt;br&gt;00: reserved&lt;br&gt;01: 4-bit ECC (8-bit/1024-byte error correction)&lt;br&gt;10: reserved&lt;br&gt;11: 24-bit ECC(24-bit/1024-byte error correction)" range="26:25" property="RO"/>
				<Member name="page_size" description="Page size of the SFC NAND flash&lt;br&gt;0: 2 KB&lt;br&gt;1: 4 KB" range="24" property="RO"/>
				<Member name="jtag_sel_in" description="Multiplexing control indicator of JTAG pins&lt;br&gt;0: JTAG pin multiplexing is controlled by pin multiplexing registers. For detail, see the pin multiplexing section.&lt;br&gt;1: The JTAG pins are always used for JTAG functions.&lt;br&gt;JTAG pins include JTAG_TDI, JTAG_TCK, JTAG_TMS, JTAG_TDO, and JTAG_TRSTN." range="23" property="RO"/>
				<Member name="reserved" description="Reserved" range="22:19" property="RO"/>
				<Member name="chip_id" description="Chip version identification.&lt;br&gt;01000: Hi3716M&lt;br&gt;Other values: reserved" range="18:14" property="RO"/>
				<Member name="reserved" description="Reserved" range="13:11" property="RO"/>
				<Member name="boot_sel" description="Boot memory type&lt;br&gt;00: SPI flash&lt;br&gt;01: NAND flash&lt;br&gt;10: SPI NAND flash&lt;br&gt;11: reserved" range="10:9" property="RO"/>
				<Member name="reserved" description="Reserved" range="8:0" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CTRL" description="a peripheral control register." value="0x00000000" startoffset="0x0008">
				<Member name="peri_jtag_sel" description="JTAG interface select when jtag_sel is 0&lt;br&gt;0: A9MP JTAG&lt;br&gt;1: reserved&lt;br&gt;2: reserved&lt;br&gt;3: reserved&lt;br&gt;4: reserved&lt;br&gt;5: reserved&lt;br&gt;6: reserved&lt;br&gt;7: SoC JTAG" range="31:29" property="RW"/>
				<Member name="clk_mhlnx_sel" description="HDMI MHLNX clock select&lt;br&gt;0: reduced clock path (this bit must be 0 when the frequency is 268.5 MHz)&lt;br&gt;1: original clock path" range="28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:5" property="RW"/>
				<Member name="fe_led_act_od_sel" description="Whether FE_LED_ACT is OD output&lt;br&gt;0: non-OD output&lt;br&gt;1: OD output" range="4" property="RW"/>
				<Member name="fe_led_base_od_sel" description="Whether FE_LED_BASE is OD output&lt;br&gt;0: non-OD output&lt;br&gt;1: OD output" range="3" property="RW"/>
				<Member name="sim0_rst_od_sel" description="Whether SIM0_RST is OD output&lt;br&gt;0: non-OD output&lt;br&gt;1: OD output" range="2" property="RW"/>
				<Member name="sim0_pwren_od_sel" description="Whether SIM0_PWREN is OD output&lt;br&gt;0: non-OD output&lt;br&gt;1: OD output" range="1" property="RW"/>
				<Member name="cbar_en" description="VO cbar enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="CPU_STAT" description="an A9 status query register." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved" range="31:29" property="RO"/>
				<Member name="power_state" description="CPU power supply status&lt;br&gt;0x: The CPU needs to be powered on.&lt;br&gt;10: The CPU can enter low-power mode.&lt;br&gt;11: The CPU can be powered off." range="28:27" property="RO"/>
				<Member name="scuidle" description="SCU idle status&lt;br&gt;0: working&lt;br&gt;1: idle" range="26" property="RO"/>
				<Member name="l2_clkstopped" description="Status of the L2 cache clock&lt;br&gt;0: not stopped&lt;br&gt;1: stopped" range="25" property="RO"/>
				<Member name="l2_idle_stat" description="Status of the L2 cache controller&lt;br&gt;0: not idle&lt;br&gt;1: idle" range="24" property="RO"/>
				<Member name="reserved" description="Reserved" range="23:15" property="RO"/>
				<Member name="deflags0" description="Status of the internal data engine of core 0&lt;br&gt;Bit[6]: 0&lt;br&gt;Bit[5]: same as the internal register FPSCR bit[7] of core 0&lt;br&gt;Bit[4:0]: same as the internal register FPSCR[4:0] of core 0" range="14:8" property="RO"/>
				<Member name="reserved" description="Reserved" range="7" property="RO"/>
				<Member name="standbywfe" description="Whether core 0 enters the wait for event (WFE) mode&lt;br&gt;0: no&lt;br&gt;1: yes" range="6" property="RO"/>
				<Member name="reserved" description="Reserved" range="5" property="RO"/>
				<Member name="standbywfi" description="Whether core 0 enters the wait for interrupt (WFI) mode&lt;br&gt;0: no&lt;br&gt;1: yes" range="4" property="RO"/>
				<Member name="reserved" description="Reserved" range="3" property="RO"/>
				<Member name="pmupriv" description="Core 0 status&lt;br&gt;0: user mode&lt;br&gt;1: privileged mode" range="2" property="RO"/>
				<Member name="reserved" description="Reserved" range="1" property="RO"/>
				<Member name="pmusecure" description="Core 0 secure status&lt;br&gt;0: non-secure mode&lt;br&gt;1: secure mode" range="0" property="RO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="CPU_SET" description="an A9 configuration register." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved" range="31:5" property="RO"/>
				<Member name="l2_spniden" description="Secure debug enable for the L2 cache (determines whether the event statistics register of the L2 cache can be read)&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="eventi" description="Whether to wake up the CPU in WFE mode&lt;br&gt;0: no&lt;br&gt;1: yes" range="3" property="RW"/>
				<Member name="cfgnmfi" description="Whether core 0 masks the FIQ&lt;br&gt;0: clear the NMFI bit in the CP15 c1 control register&lt;br&gt;1: set the NMFI bit in the CP15 c1 control register to 1&lt;br&gt;Note: This bit must be configured before the CPU core is reset." range="2" property="RW"/>
				<Member name="cfgsdisable" description="Access to specific internal registers of the CPU core&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="cp15sdisable" description="Access to specific internal control registers of the CPU core 0&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QAM" description="a QAM control register." value="0x00000000" startoffset="0x0034">
				<Member name="reserved" description="Reserved" range="31:7" property="RW"/>
				<Member name="qam_i2c_devaddr" description="I2C address of the QAM" range="6:0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QAM_ADC0" description="QAM ADC control register 0." value="0x00000243" startoffset="0x0038">
				<Member name="rfalgq" description="Data saturation indicator of channel Q" range="31:29" property="RO"/>
				<Member name="rfalgi" description="Data saturation indicator of channel I" range="28:26" property="RO"/>
				<Member name="bitosync" description="Channel to which the current the bit belongs when ppsel is 1 and chsel is 0&lt;br&gt;0: channel I&lt;br&gt;1: channel Q" range="25" property="RO"/>
				<Member name="adcrdy" description="ADC ready signal. The high level indicates that the ADC can start to work properly." range="24" property="RO"/>
				<Member name="fsctrl" description="Digital gain control for the fsctrl data output end. The gain can be adjusted from 1x to 1.996x with 256 steps.&lt;br&gt;0x00: 1x &lt;br&gt;0xFF: 1.996x" range="23:16" property="RW"/>
				<Member name="bcal" description="Control word for backward calibration&lt;br&gt;00: normal calibration mode&lt;br&gt;01: Calibration stops but calibration signals are still generated.&lt;br&gt;10: invalid&lt;br&gt;11: Calibration stops and no calibration signal is generated." range="15:14" property="RW"/>
				<Member name="startcal" description="Calibration start period, active high" range="13" property="RW"/>
				<Member name="selof" description="Output format&lt;br&gt;0: binary&lt;br&gt;1: binary complement" range="12" property="RW"/>
				<Member name="endoutz" description="Data output enable&lt;br&gt;1: output 0&lt;br&gt;0: output normal data" range="11" property="RW"/>
				<Member name="bctrl" description="Bias control word" range="10:6" property="RW"/>
				<Member name="endcr" description="Duty ratio control enable, active high. Duty ratio control must be disabled." range="5" property="RW"/>
				<Member name="chsel" description="Output timing format&lt;br&gt;0: Data is output from channel I.&lt;br&gt;1: Data is output from both channel I and channel Q." range="4" property="RW"/>
				<Member name="ppsel" description="Ping pong mode enable, active high" range="3" property="RW"/>
				<Member name="use_prev_f" description="0: Forward calibration starts when the ADC is powered on.&lt;br&gt;1: Forward calibration is not started, and the previous calibration value is used." range="2" property="RW"/>
				<Member name="opm" description="Working mode&lt;br&gt;00: power-down mode&lt;br&gt;01 or 10: low-power mode&lt;br&gt;11: normal mode" range="1:0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QAM_ADC1" description="QAM ADC control register 1." value="0x00000080" startoffset="0x003c">
				<Member name="reserved" description="Reserved" range="31:9" property="RW"/>
				<Member name="i2c_resetz" description="Internal digital circuit reset, active low" range="8" property="RW"/>
				<Member name="enavcmin" description="Internal bias enable" range="7" property="RW"/>
				<Member name="qamadc_i2c_devaddr" description="Address for the QAM ADC" range="6:0" property="RW"/>
				<Register offset="0x003c"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PRIORITY_CFG" description="a priority control register." value="0x00000001" startoffset="0x0040">
				<Member name="reserved" description="Reserved" range="31:15" property="RW"/>
				<Member name="dnr_priority" description="Priority configuration for the DNR AXI master bus" range="14:12" property="RW"/>
				<Member name="jpgd_priority" description="Priority configuration for the JPGD AXI master bus" range="11:9" property="RW"/>
				<Member name="pgd_priority" description="Priority configuration for the PGD AXI master bus" range="8:6" property="RW"/>
				<Member name="bpd_priority" description="Priority configuration for the BPD AXI master bus" range="5:3" property="RW"/>
				<Member name="vdh_priority" description="Priority configuration for the VDH AXI master bus" range="2:0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QOS_CFG0" description="QoS control register 0." value="0x33776600" startoffset="0x0044">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="tde_arqos" description="Read channel QoS configuration" range="30:28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27" property="RW"/>
				<Member name="tde_awqos" description="Write channel QoS configuration" range="26:24" property="RW"/>
				<Member name="reserved" description="Reserved" range="23" property="RW"/>
				<Member name="vou_arqos" description="Read channel QoS configuration" range="22:20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19" property="RW"/>
				<Member name="vou_awqos" description="Write channel QoS configuration" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="aiao_arqos" description="Read channel QoS configuration" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="aiao_awqos" description="Write channel QoS configuration" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" property="RW"/>
				<Member name="cpu_m1_arqos" description="Read channel QoS configuration" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" property="RW"/>
				<Member name="cpu_m1_awqos" description="Write channel QoS configuration" range="2:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QOS_CFG1" description="QoS control register 1." value="0x44444411" startoffset="0x0048">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="dnr_arqos" description="Read channel QoS configuration" range="30:28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27" property="RW"/>
				<Member name="dnr_awqos" description="Write channel QoS configuration" range="26:24" property="RW"/>
				<Member name="reserved" description="Reserved" range="23" property="RW"/>
				<Member name="bpd_arqos" description="Read channel QoS configuration" range="22:20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19" property="RW"/>
				<Member name="bpd_awqos" description="Write channel QoS configuration" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="vdh_arqos" description="Read channel QoS configuration" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="vdh_awqos" description="Write channel QoS configuration" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" property="RW"/>
				<Member name="ddrt_arqos" description="Read channel QoS configuration" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" property="RW"/>
				<Member name="ddrt_awqos" description="Write channel QoS configuration" range="2:0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QOS_CFG2" description="QoS control register 2." value="0x01114444" startoffset="0x004C">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="mcu_qos" description="AHB master QoS configuration" range="26:24" property="RW"/>
				<Member name="reserved" description="Reserved" range="23" property="RW"/>
				<Member name="qtc_arqos" description="Read channel QoS configuration" range="22:20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19" property="RW"/>
				<Member name="qtc_awqos" description="Write channel QoS configuration" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="pgd_arqos" description="Read channel QoS configuration" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="pgd_awqos" description="Write channel QoS configuration" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" property="RW"/>
				<Member name="jpgd_arqos" description="Read channel QoS configuration" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" property="RW"/>
				<Member name="jpgd_awqos" description="Write channel QoS configuration" range="2:0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QOS_CFG3" description="QoS control register 3." value="0x11152255" startoffset="0x0050">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="spi_nand_qos" description="AHB master QoS configuration" range="30:28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27" property="RW"/>
				<Member name="sfc_qos" description="AHB master QoS configuration" range="26:24" property="RW"/>
				<Member name="reserved" description="Reserved" range="23" property="RW"/>
				<Member name="nandc_qos" description="AHB master QoS configuration" range="22:20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19" property="RW"/>
				<Member name="usb2_qos" description="AHB master QoS configuration" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="mcipher_qos" description="AHB master QoS configuration" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="sha_qos" description="AHB master QoS configuration" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" property="RW"/>
				<Member name="pvr_qos" description="AHB master QoS configuration" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" property="RW"/>
				<Member name="sf_qos" description="AHB master QoS configuration" range="2:0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB_RESUME_INT_MASK" description="a USB wakeup interrupt mask register." value="0x00000000" startoffset="0x00B4">
				<Member name="reserved" description="Reserved" range="31:2" property="RW"/>
				<Member name="usb_phy1_suspend_int_mask" description="USB PHY1 wakeup interrupt mask" range="1" property="RW"/>
				<Member name="usb_phy0_suspend_int_mask" description="USB PHY0 wakeup interrupt mask" range="0" property="RW"/>
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB_RESUME_INT_RAWSTAT" description="a raw USB wakeup interrupt status register." value="0x00000003" startoffset="0x00B8">
				<Member name="reserved" description="Reserved" range="31:2" property="RO"/>
				<Member name="usb_phy1_suspend_int_rawstat" description="USB PHY1 suspend interrupt raw status" range="1" property="RO"/>
				<Member name="usb_phy0_suspend_int_rawstat" description="USB PHY0 suspend interrupt raw status" range="0" property="RO"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB_RESUME_INT_STAT" description="a USB wakeup interrupt status register." value="0x00000000" startoffset="0x00BC">
				<Member name="reserved" description="Reserved" range="31:2" property="RO"/>
				<Member name="usb_phy1_suspend_int_stat" description="USB PHY1 suspend interrupt status" range="1" property="RO"/>
				<Member name="usb_phy0_suspend_int_stat" description="USB PHY0 suspend interrupt status" range="0" property="RO"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_FEPHY" description="an FE PHY configuration register." value="0x03000001" startoffset="0x0118">
				<Member name="soft_fephy_gp_i" description="GP data input when the FE PHY downloads patches" range="31:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="soft_fephy_mdio_i" description="MDIO data input when the FE PHY downloads patches" range="14" property="RW"/>
				<Member name="reserved" description="Reserved" range="13" property="RW"/>
				<Member name="soft_fephy_mdio_mdc" description="MDC data input when the FE PHY downloads patches" range="12" property="RW"/>
				<Member name="afe_tclk_0_div_sel[1]" description="This bit works with afe_tclk_0_div_sel[0]." range="11" property="RW"/>
				<Member name="fephy_patch_enable" description="FE PHY download patch enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="afe_tclk_0_div_sel[0]" description="This bit works with afe_tclk_0_div_sel[1] to specify the output to the PAD.&lt;br&gt;afe_tclk_0_div_sel[1:0]&lt;br&gt;00: normal pin output&lt;br&gt;01: AFE_TCLK_0 output of the FE PHY&lt;br&gt;10: AFE_TCLK_0 of the FE PHY divided by 4&lt;br&gt;11: reserved" range="9" property="RW"/>
				<Member name="fephy_tclk_enable" description="FE PHY debugging enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="fephy_phy_addr" description="FE PHY address" range="4:0" property="RW"/>
				<Register offset="0x0118"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_FEPHY_LDO_CTRL" description="an FE PHY LDO control register." value="0x00000000" startoffset="0x011c">
				<Member name="reserved" description="Reserved" range="31:4" property="RW"/>
				<Member name="fephy_ldo_vset" description="FE PHY LDO voltage configuration" range="3:0" property="RW"/>
				<Register offset="0x011c"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB0" description="USB controller configuration register 0." value="0x000C71A8" startoffset="0x0120">
				<Member name="ohci_0_cntsel_i_n" description="Interval for transmitting USB SOF packets&lt;br&gt;0: The interval is 1 ms (normal interval).&lt;br&gt;1: The interval is reduced for simulation." range="31" property="RW"/>
				<Member name="ss_scaledown_mode" description="Scale-down mode&lt;br&gt;00: Scale-down is disabled for all timings, and the actual timings are used.&lt;br&gt;01: Scale-down is enabled for all timings except the suspended and resumed timings in device mode.&lt;br&gt;10: Scale-down is enabled only for the suspended and resumed timings in device mode.&lt;br&gt;11: Scale-down timings of bit 0 and bit 1 are enabled." range="30:29" property="RW"/>
				<Member name="chipid" description="USB PHY controller select&lt;br&gt;0: USB host port 0&lt;br&gt;1: reserved" range="28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:23" property="RW"/>
				<Member name="ss_hubsetup_min_i" description="Number of idle cycles after the full-speed preamble packet&lt;br&gt;0: 5 full-speed idle cycles&lt;br&gt;1: 4 full-speed idle cycles" range="22" property="RW"/>
				<Member name="reserved" description="Reserved" range="21:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="ss_ena_incr16_i" description="AHB burst 16 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="9" property="RW"/>
				<Member name="ss_ena_incr8_i" description="AHB burst 8 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="8" property="RW"/>
				<Member name="ss_ena_incr4_i" description="AHB burst 4 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="7" property="RW"/>
				<Member name="ss_ena_incr_align_i" description="Burst alignment enable&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="ss_autoppd_on_overcur_en_i" description="Automatic port power shutdown enable during overcurrent&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="5" property="RW"/>
				<Member name="reserved" description="Reserved" range="4" property="-"/>
				<Member name="ulpi_bypass_en_i" description="UTMI+ low pin interface (ULPI) bypass control. This bit must be set to 1.&lt;br&gt;0: ULPI mode&lt;br&gt;1: UTMI mode" range="3" property="RW"/>
				<Member name="app_start_clk_i" description="OHCI clock control signal&lt;br&gt;0: The OHCI works properly. (default)&lt;br&gt;1: The OHCI clock is enabled in suspend mode." range="2" property="RW"/>
				<Member name="ohci_susp_lgcy_i" description="Strap input signal when the OHCI is suspended. The default value is 0." range="1" property="RW"/>
				<Member name="ss_word_if_i" description="Data bit width select signal of the UTMI interface&lt;br&gt;0: 8 bits (default)&lt;br&gt;1: 16 bits" range="0" property="RW"/>
				<Register offset="0x0120"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB1" description="a USB PHY configuration register." value="0x00000000" startoffset="0x0124">
				<Member name="reserved" description="Reserved" range="31:24" property="RO"/>
				<Member name="test_rddata" description="Data read signal of the debugging channel" range="23:16" property="RO"/>
				<Member name="test_rstn" description="Reset signal of the debugging channel" range="15" property="RW"/>
				<Member name="test_clk" description="Clock signal of the debugging channel" range="14" property="RW"/>
				<Member name="test_wren" description="Read/Write enable signal of the debugging channel" range="13" property="RW"/>
				<Member name="test_addr" description="Address signal of the debugging channel" range="12:8" property="RW"/>
				<Member name="test_wrdata" description="Data write signal of the debugging channel" range="7:0" property="RW"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_A9TOMCE" description="an A9-to-MCE software interrupt register." value="0x00000000" startoffset="0x01B0">
				<Member name="reserved" description="Reserved" range="31:1" property="RW"/>
				<Member name="int_a9tomce" description="A9-to-MCE interrupt&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" property="RW"/>
				<Register offset="0x01B0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIANLA_ADAC0" description="ADAC configuration register 0." value="0xF8400606" startoffset="0x01B8">
				<Member name="pd_dacl" description="Power-down control for the DAC audio-left channel&lt;br&gt;0: The digital and analog circuits work properly.&lt;br&gt;1: The digital circuit works properly, whereas the analog circuit is powered down." range="31" property="RW"/>
				<Member name="pd_dacr" description="Power-down control for the DAC audio-right channel&lt;br&gt;0: The digital and analog circuits work properly.&lt;br&gt;1: The digital circuit works properly, whereas the analog circuit is powered down." range="30" property="RW"/>
				<Member name="mute_dacl" description="Mute control for the DAC audio-left channel&lt;br&gt;0: The digital and analog channels work properly. &lt;br&gt;1: The digital and analog audio-left channels are muted." range="29" property="RW"/>
				<Member name="mute_dacr" description="Mute control for the DAC audio-right channel&lt;br&gt;0: The digital and analog audio-right channels work properly.&lt;br&gt;1: The digital and analog audio-right channels are muted." range="28" property="RW"/>
				<Member name="pd_vref" description="Power-down control for the reference voltage&lt;br&gt;0: power on&lt;br&gt;1: power down" range="27" property="RW"/>
				<Member name="fs" description="Fast startup enable for the reference voltage&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" property="RW"/>
				<Member name="popfreel" description="Pop-free enable for the DAC audio-left channel&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RW"/>
				<Member name="popfreer" description="Pop-free enable for the DAC audio-right channel&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="dacl_path" description="Data source of the DAC audio-left channel&lt;br&gt;0: RX data 1 from the I2S interface (audio-left channel)&lt;br&gt;1: RX data 2 from the I2S interface (audio-right channel)" range="23" property="RW"/>
				<Member name="dacr_path" description="Data source of the DAC audio-right channel&lt;br&gt;0: RX data 1 from the I2S interface (audio-left channel)&lt;br&gt;1: RX data 2 from the I2S interface (audio-right channel)" range="22" property="RW"/>
				<Member name="dacl_deemph" description="De-emphasis filter enable for the DAC audio-left channel&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="21" property="RW"/>
				<Member name="dacr_deemph" description="De-emphasis filter enable for the DAC audio-right channel&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="20" property="RW"/>
				<Member name="deemphasis_fs" description="De-emphasis sampling rate&lt;br&gt;00: 48 kHz&lt;br&gt;01: 44.1 kHz&lt;br&gt;10: 32 kHz&lt;br&gt;11: reserved" range="19:18" property="RW"/>
				<Member name="reserved" description="Reserved" range="17:15" property="RW"/>
				<Member name="dacl_vol" description="Output volume of the audio-left channel&lt;br&gt;0x00: +6 dB&lt;br&gt;0x01: +5 dB&lt;br&gt;0x06: 0 dB&lt;br&gt;… (The step is 1 dB.)&lt;br&gt;0x7F: –121 dB" range="14:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="dacr_vol" description="Output volume of the audio-right channel&lt;br&gt;0x00: +6 dB&lt;br&gt;0x01: 5 dB&lt;br&gt;0x06: 0 dB&lt;br&gt;… (The step is 1 dB.)&lt;br&gt;0x7F: –121 dB" range="6:0" property="RW"/>
				<Register offset="0x01B8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIANLA_ADAC1" description="ADAC configuration register 1." value="0x00E06755" startoffset="0x01BC">
				<Member name="smutel" description="Soft mute control for the audio-left channel&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="smuter" description="Soft mute control for the audio-right channel&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="sunmutel" description="Soft unmute control for the audio-left channel of the digital circuit&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="sunmuter" description="Soft unmute control for the audio-right channel of the digital circuit&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="dacvu" description="Volume sync update of the digital audio-right and audio-left channels&lt;br&gt;0: The gains of the audio-left and audio-right channels remain unchanged.&lt;br&gt;1: The volumes of audio-left and audio-right channels are simultaneously updated." range="27" property="RW"/>
				<Member name="mute_rate" description="Volume gain step when the audio-right and audio-left channels are soft muted or soft unmuted&lt;br&gt;00: fs/2&lt;br&gt;01: fs/8&lt;br&gt;10: fs/32&lt;br&gt;11: fs/64" range="26:25" property="RW"/>
				<Member name="reserved" description="Reserved" range="24" property="RW"/>
				<Member name="data_bits" description="Interface data bit width&lt;br&gt;00: 16 bits&lt;br&gt;01: 18 bits&lt;br&gt;10: 20 bits&lt;br&gt;11: 24 bits" range="23:22" property="RW"/>
				<Member name="sample_sel" description="Sampling rate&lt;br&gt;000: 1/4 of the reference sampling rate&lt;br&gt;001: 1/2 of the reference sampling rate&lt;br&gt;010: reference sampling rate&lt;br&gt;011: 2 times the reference sampling rate&lt;br&gt;100: 4 times the reference sampling rate&lt;br&gt;Other values: reference sampling rate" range="21:19" property="RW"/>
				<Member name="reserved" description="Reserved" range="18:16" property="RW"/>
				<Member name="adj_dac" description="DAC bias current&lt;br&gt;00: 0.6 times the current&lt;br&gt;01: normal current (recommended)&lt;br&gt;10: 1.4 times the current&lt;br&gt;11: 2 times the current" range="15:14" property="RW"/>
				<Member name="adj_ctcm" description="CTCM bias current&lt;br&gt;0: normal current (recommended)&lt;br&gt;1: 2 times the current" range="13" property="RW"/>
				<Member name="rst" description="STB_DAC_ANA reset&lt;br&gt;0: normal mode&lt;br&gt;1: reset" range="12" property="RW"/>
				<Member name="adj_refbf" description="Reference buffer bias current&lt;br&gt;00: 0.6 times the current&lt;br&gt;01: normal current (recommended)&lt;br&gt;10: 1.4 times the current&lt;br&gt;11: 2 times the current" range="11:10" property="RW"/>
				<Member name="clksel2" description="Clock select&lt;br&gt;0: divide-by-2 clock&lt;br&gt;1: input clock" range="9" property="RW"/>
				<Member name="clkdgesel" description="Clock edge select&lt;br&gt;0: The rising edge is selected as the sampling clock of the analog part.&lt;br&gt;1: The falling edge is selected as the sampling clock of the analog part." range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:0" property="RW"/>
				<Register offset="0x01BC"/>
			</RegisterGroup>
			<RegisterGroup name="CHIPSET_INFO" description="a chip information register." value="0x00080000" startoffset="0x01E0">
				<Member name="peri_chipset_info" description="from ca chipset_info[31:0]" range="31:3" property="RO"/>
				<Member name="dts_flag" description="0: not supported&lt;br&gt;1: supported" range="2" property="RO"/>
				<Member name="reserved" description="Reserved" range="1" property="RO"/>
				<Member name="dolby_flag" description="0: supported&lt;br&gt;1: not supported" range="0" property="RO"/>
				<Register offset="0x01E0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SW_SET" description="PEIR_SW_SET is a software flag configuration register." value="0x00000000" startoffset="0x01F0">
				<Member name="peri_sw_set" description="This register can be written only once." range="31:0" property="RW"/>
				<Register offset="0x01F0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SPINAND_CTRL" description="an SPI NAND control register." value="0x00000005" startoffset="0x0204">
				<Member name="reserved" description="Reserved" range="31:7" property="RW"/>
				<Member name="dev_internal_ecc" description="NAND flash ECC select&lt;br&gt;0: The ECC managed by the controller is used.&lt;br&gt;1: The internal ECC of the component is used." range="6" property="RW"/>
				<Member name="ctrl_bus" description="Internal memory speed control" range="5:0" property="RW"/>
				<Register offset="0x0204"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIMEOUT_CFG_0" description="timeout control register 0." value="0x00000000" startoffset="0x0820">
				<Member name="dnr_rtout" description="Timeout configuration of the read channel" range="31:30" property="RW"/>
				<Member name="dnr_wtout" description="Timeout configuration of the write channel" range="29:28" property="RW"/>
				<Member name="bpd_rtout" description="Timeout configuration of the read channel" range="27:26" property="RW"/>
				<Member name="bpd_wtout" description="Timeout configuration of the write channel" range="25:24" property="RW"/>
				<Member name="vdh_rtout" description="Timeout configuration of the read channel" range="23:22" property="RW"/>
				<Member name="vdh_wtout" description="Timeout configuration of the write channel" range="21:20" property="RW"/>
				<Member name="ddrt_rtout" description="Timeout configuration of the read channel" range="19:18" property="RW"/>
				<Member name="ddrt_wtout" description="Timeout configuration of the write channel" range="17:16" property="RW"/>
				<Member name="tde_rtout" description="Timeout configuration of the read channel" range="15:14" property="RW"/>
				<Member name="tde_wtout" description="Timeout configuration of the write channel" range="13:12" property="RW"/>
				<Member name="vou_rtout" description="Timeout configuration of the read channel" range="11:10" property="RW"/>
				<Member name="vou_wtout" description="Timeout configuration of the write channel" range="9:8" property="RW"/>
				<Member name="aiao_rtout" description="Timeout configuration of the read channel" range="7:6" property="RW"/>
				<Member name="aiao_wtout" description="Timeout configuration of the write channel" range="5:4" property="RW"/>
				<Member name="cpu_m1_rtout" description="Timeout configuration of the read channel" range="3:2" property="RW"/>
				<Member name="cpu_m1_wtout" description="Timeout configuration of the write channel" range="1:0" property="RW"/>
				<Register offset="0x0820"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIMEOUT_CFG_1" description="timeout control register 1." value="0x00000000" startoffset="0x0824">
				<Member name="sf_tout" description="Timeout configuration of the AHB master" range="31:30" property="RW"/>
				<Member name="pvr_tout" description="Timeout configuration of the AHB master" range="29:28" property="RW"/>
				<Member name="sha_tout" description="Timeout configuration of the AHB master" range="27:26" property="RW"/>
				<Member name="mcipher_tout" description="Timeout configuration of the AHB master" range="25:24" property="RW"/>
				<Member name="usb2_tout" description="Timeout configuration of the AHB master" range="23:22" property="RW"/>
				<Member name="nandc_tout" description="Timeout configuration of the AHB master" range="21:20" property="RW"/>
				<Member name="sfc_tout" description="Timeout configuration of the AHB master" range="19:18" property="RW"/>
				<Member name="spi_nand_tout" description="Timeout configuration of the AHB master" range="17:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" property="RW"/>
				<Member name="mcu_tout" description="Timeout configuration of the AHB master" range="13:12" property="RW"/>
				<Member name="qtc_rtout" description="Timeout configuration of the read channel" range="11:10" property="RW"/>
				<Member name="qtc_wtout" description="Timeout configuration of the write channel" range="9:8" property="RW"/>
				<Member name="pgd_rtout" description="Timeout configuration of the read channel" range="7:6" property="RW"/>
				<Member name="pgd_wtout" description="Timeout configuration of the write channel" range="5:4" property="RW"/>
				<Member name="jpgd_rtout" description="Timeout configuration of the read channel" range="3:2" property="RW"/>
				<Member name="jpgd_wtout" description="Timeout configuration of the write channel" range="1:0" property="RW"/>
				<Register offset="0x0824"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SOC_FUSE_0" description="an SOC_FUSE[31:0] status register." value="0x00000000" startoffset="0x0840">
				<Member name="reserved" description="Reserved" range="31:25" property="RO"/>
				<Member name="mven" description="Macrovision enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RO"/>
				<Member name="reserved" description="Reserved" range="23:21" property="RO"/>
				<Member name="chip_id" description="Chip ID" range="20:16" property="RO"/>
				<Member name="reserved" description="Reserved" range="15:0" property="RO"/>
				<Register offset="0x0840"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SOC_FUSE_1" description="an SOC_FUSE[63:32] status register." value="0x00000000" startoffset="0x0870">
				<Member name="reserved" description="Reserved" range="31:22" property="RO"/>
				<Member name="otp_ctrl_usb" description="Whether USB 2 is available (for the CRG to control)&lt;br&gt;0: available&lt;br&gt;1: unavailable" range="21" property="RO"/>
				<Member name="reserved" description="Reserved" range="20:17" property="RO"/>
				<Member name="otp_vdh_avs" description="Whether the decoder supports the AVS protocol&lt;br&gt;0x0: support&lt;br&gt;0x1: not support" range="16" property="RO"/>
				<Member name="otp_vdh_mpeg4" description="Whether the decoder supports the MPEG4 protocol&lt;br&gt;0x0: support&lt;br&gt;0x1: not support" range="15" property="RO"/>
				<Member name="otp_vdh_h264" description="Whether the decoder supports the H.264 protocol&lt;br&gt;0x0: support&lt;br&gt;0x1: not support" range="14" property="RO"/>
				<Member name="otp_vdh_vp8" description="Whether the decoder supports the VP8 protocol&lt;br&gt;0x0: support&lt;br&gt;0x1: not support" range="13" property="RO"/>
				<Member name="otp_vdh_vp6" description="Whether the decoder supports the VP6 protocol&lt;br&gt;0x0: support&lt;br&gt;0x1: not support" range="12" property="RO"/>
				<Member name="otp_vdh_vc1" description="Whether the decoder supports the VC1 protocol&lt;br&gt;0x0: support&lt;br&gt;0x1: not support" range="11" property="RO"/>
				<Member name="otp_vdh_divx3" description="Whether the decoder supports the DivX3 protocol&lt;br&gt;0x0: support&lt;br&gt;0x1: not support" range="10" property="RO"/>
				<Member name="otp_vdh_real" description="Whether the decoder supports the Real8/Real9 protocol&lt;br&gt;0x0: support&lt;br&gt;0x1: not support" range="9" property="RO"/>
				<Member name="romboot_sel_lock" description="Whether the non-secure chip supports boot from the external memory&lt;br&gt;0x0: not support&lt;br&gt;0x1: support" range="8" property="RO"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RO"/>
				<Member name="otp_ctrl_uart_mcu" description="Whether UART 1/UART 2 in the always-on area is available (for the CRG to control)&lt;br&gt;0: available&lt;br&gt;1: unavailable" range="5" property="RO"/>
				<Member name="reserved" description="Reserved" range="4" property="RO"/>
				<Member name="otp_ctrl_sf" description="Whether the SF is available (for the CRG to control)&lt;br&gt;0: available&lt;br&gt;1: unavailable" range="3" property="RO"/>
				<Member name="reserved" description="Reserved" range="2:0" property="RO"/>
				<Register offset="0x0870"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SCI" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101F3000"/>
			<RegisterGroup name="SCI_DATA" description="an SCI data register. It is used to transmit or receive characters and serves as the data interface between the SCI and software.The software can write to the register only after SCI_CR1[mode] is set to 1. If SCI_CR1[mode] is set to 0, writing to this register has no effect." value="0x0000" startoffset="0x0000">
				<Member name="reserved" description="Reserved" range="15:9" value="0x00" property="-"/>
				<Member name="parity" description="Parity check error flag&lt;br&gt;This bit is transmitted with data during data transmission. During data reception, software checks whether parity check is correct based on the value of this bit.&lt;br&gt;0: correct&lt;br&gt;1: incorrect" range="8" value="0x0" property="RO"/>
				<Member name="scidata" description="8-bit data to be read or written" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR0" description="SCI control register 0. It is used to control the information such as clock enable, parity check, transfer handshake, and transfer bit definition.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;SCI_CR0[paritybit] controls whether to enable the parity check function during data transmission or reception. When this bit is set to 0, the received or transmitted frame does not contain the parity bit. According to the T0 or T1 protocol, this bit must be set to 1.&lt;/li&gt;&lt;li&gt;SCI_CR0[clkdis] and SCI_CR0[clkval] control whether to enable the smart card clock and configure the state of the clock pin after the clock is disabled.&lt;/li&gt;&lt;li&gt;SCI_CR0[rxnak] and SCI_CR0[txnak] control whether to enable the handshake mechanisms between the SCI and the smart card. A handshake is implemented when the RX end pulls down the data line (I/O) to request the TX end to retransmit characters after detecting a parity check error in the data sent from the TX end. The handshake mechanisms for data transmission and reception are separately enabled. The maximum retry count during data transmission or reception is defined by SCI_RETRY. During ATR reception, character retransmission is not allowed; therefore, the handshake mechanism must be disabled by setting the corresponding TX or RX control bit to 0. SCI_CR0[rxparity] and SCI_CR0[txparity] control the parity check mode during data reception and transmission respectively.According to the direct convention, the low level of the data line (I/O) indicates logic 0 and the LSB of data is after the start bit of a frame. If SCI_CR0 bit[1:0] is set to 0b00, the direct convention is selected.According to the inverse convention, the low level of the data line (I/O) indicates logic 1 and the MSB of data is after the start bit of a frame. If SCI_CR0 bit[1:0] is set to 0b11, the inverse convention is selected.&lt;/li&gt;&lt;/ul&gt;&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;The character bit sequence and inversion of the data and parity bits can be separately configured. These features enable the SCI to support non-standard protocols (non-direct convention or non-inverse convention).Before the start TS character of the ATR is received, SCI_CR0 bit[1:0] must be set to 0b00." value="0x0000" startoffset="0x0004">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="detect_inv" description="Valid level for the detected input signal&lt;br&gt;0: active high&lt;br&gt;1: active low" range="10" value="0x0" property="RW"/>
				<Member name="vccen_inv" description="Valid level for the vccen output signal&lt;br&gt;0: active high&lt;br&gt;1: active low" range="9" value="0x0" property="RW"/>
				<Member name="paritybit" description="Parity bit transfer enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="clkval" description="Status of the smart card clock when the clock stops&lt;br&gt;0: The smart card clock retains low level.&lt;br&gt;1: The smart card clock retains high level." range="7" value="0x0" property="RW"/>
				<Member name="clkdis" description="Clock start/stop control&lt;br&gt;0: The clock starts.&lt;br&gt;1: The clock stops." range="6" value="0x0" property="RW"/>
				<Member name="rxnak" description="Behavior control in RX mode&lt;br&gt;0: The SCI does not pull down the I/O line when detecting a parity error.&lt;br&gt;1: The SCI pulls down the I/O line when detecting a parity error." range="5" value="0x0" property="RW"/>
				<Member name="rxparity" description="Parity check mode control in RX mode&lt;br&gt;0: even parity check&lt;br&gt;1: odd parity check" range="4" value="0x0" property="RW"/>
				<Member name="txnak" description="Behavior control in TX mode&lt;br&gt;0: The SCI does not detect whether the receiver pulls down the I/O line.&lt;br&gt;1: The SCI detects whether the receiver pulls down the I/O line." range="3" value="0x0" property="RW"/>
				<Member name="txparity" description="Parity check mode control in TX mode&lt;br&gt;0: even parity check&lt;br&gt;1: odd parity check" range="2" value="0x0" property="RW"/>
				<Member name="order" description="Character bit sequence&lt;br&gt;0: The LSB is transmitted or received after the start bit.&lt;br&gt;1: The MSB is transmitted or received after the start bit." range="1" value="0x0" property="RW"/>
				<Member name="sense" description="Whether to detect the data and parity bits on the I/O line after inversion&lt;br&gt;0: The SCI directly detects data and parity bits on the I/O line.&lt;br&gt;1: The SCI detects data and parity bits on the I/O line after inversion." range="0" value="0x0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR1" description="SCI control register 1. It is used to control the transfer mode, TX/RX mode, block timeout, and ATR timeout of synchronous and asynchronous cards." value="0x0000" startoffset="0x0008">
				<Member name="reserved" description="Reserved" range="15:7" value="0x000" property="-"/>
				<Member name="synccard" description="Operation mode of the smart card&lt;br&gt;0: async mode&lt;br&gt;1: sync mode" range="6" value="0x0" property="RW"/>
				<Member name="exdbnce" description="Debounce wait counter select after the card is inserted and stable. For details, see the description of SCI_STABLE.&lt;br&gt;0: The entire internal debounce counter is used.&lt;br&gt;1: The non-programmable part of the internal counter is bypassed." range="5" value="0x0" property="RW"/>
				<Member name="bgten" description="Block guard counter enable for the block guard mechanism&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="clkz1" description="SCI_CLK pin output configuration&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="3" value="0x0" property="RW"/>
				<Member name="mode" description="TX/RX mode&lt;br&gt;0: RX mode&lt;br&gt;1: TX mode" range="2" value="0x0" property="RW"/>
				<Member name="blken" description="Block timeout count mechanism enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="atrden" description="ATR timeout count mechanism enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR2" description="SCI control register 2. After a value is written to a specific bit of SCI_CR2, the SCI activates, releases, or soft-resets the smart card. When the SCI is releasing the smart card, write operations on this register are ignored. In other cases, writing 1 to SCI_CR2[finish] enables the SCI to immediately send a card release timing.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;The software writes to SCI_CR2 only in appropriate card operation phases. An inappropriate write may result in an unexpected result.&lt;/li&gt;&lt;li&gt;The smart card can be soft-reset by software only after the card is activated.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x000C">
				<Member name="reserved" description="Reserved" range="15:3" value="0x0000" property="-"/>
				<Member name="wreset" description="Soft reset on the smart card&lt;br&gt;0: invalid&lt;br&gt;1: soft-reset&lt;br&gt;Note: This bit can be written only after the activation timing is transmitted. Otherwise, writing to this bit has no effect." range="2" value="0x0" property="WO"/>
				<Member name="finish" description="Release operation on the smart card&lt;br&gt;0: invalid&lt;br&gt;1: released&lt;br&gt;Note: This bit can be written only after the card reader detects a smart card. Otherwise, writing to this bit has no effect." range="1" value="0x0" property="WO"/>
				<Member name="startup" description="Activation operation on the smart card&lt;br&gt;0: invalid&lt;br&gt;1: activated&lt;br&gt;Note: This bit can be written only after the card reader detects a smart card. Otherwise, writing to this bit has no effect." range="0" value="0x0" property="WO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CLKICC" description="a smart card clock frequency register. It defines the clock divider of the external smart card. The frequency of the smart card clock is calculated as follows: FSCI_CLK = FREFCLK/2 x (clkicc + 1). FSCI_CLK indicates the clock frequency, FREFCLK indicates the frequency of the reference clock, and clkicc is the value configured in SCI_CLKICC[clkicc]." value="0x0000" startoffset="0x0010">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="-"/>
				<Member name="clkicc" description="Divider of the smart card clock (obtained by dividing the reference clock frequency). Its value range is 0?255." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_VALUE" description="an SCI_BAUD cycle count register in an ETU. Its value range is 5?255 and is used to calculate the ETU as follows: ETU = (1 + baud) x value/FREFCLK. FREFCLK is the frequency of the reference clock, baud is the value configured in SCI_BAUD[baud], and value is the value configured in SCI_VALUE[value]." value="0x0000" startoffset="0x0014">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="-"/>
				<Member name="value" description="Number of SCI_BAUD cycles in an ETU" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BAUD" description="a baud rate clock divider register. It is used to calculate the ETU and its value range is 0x1?0xFFFF. For details about how to calculate the ETU, see the description of SCI_VALUE." value="0x0000" startoffset="0x0018">
				<Member name="baud" description="Clock divider of the baud rate" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_TIDE" description="a TX/RX FIFO overflow threshold register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;The characters in the TX FIFO are removed only after data is successfully transmitted." value="0x0000" startoffset="0x001C">
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="-"/>
				<Member name="rxtide" description="Value for triggering the SCIRXTIDEINTR interrupt&lt;br&gt;When the number of characters in the RX FIFO is greater than or equal to SCI_TIDE[rxtide], the RX FIFO overflow interrupt is triggered." range="11:6" value="0x00" property="RW"/>
				<Member name="txtide" description="Value for triggering the SCI TXTIDEINTR interrupt&lt;br&gt;When the number of characters in the TX FIFO is less than or equal to SCI_TIDE[txtide], the TX FIFO overflow interrupt is triggered." range="5:0" value="0x00" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STABLE" description="a smart card insertion stable time register. After the SCI detects that the SCI_DETECT signal is valid, the signal must retain valid for the period (in second) specified by TSTABLE that corresponds to the value defined in the SCI_STABLE register. After the period specified by TSTABLE has elapsed, an interrupt is triggered, indicating that the smart card has been properly inserted. The value of TSTABLE varies according to counter:&lt;ul&gt;&lt;li&gt;When the entire internal debounce counter is selected (that is, SCI_CR1[exdbnce] is set to 0), TSTABLE is calculated as follows: TSTABLE = (1 + Stable) x 65535 x TREFCLK. TREFCLK indicates the SCI reference clock cycle (1/48 MHz), and stable is the value configured in SCI_STABLE[stable].&lt;/li&gt;&lt;li&gt;When the non-programmable part of the internal debounce counter is bypassed (that is, SCI_CR1[exdbnce] is set to 1), TSTABLE is calculated as follows: TSTABLE = Stable x TREFCLK.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0024">
				<Member name="reserved" description="Reserved" range="15:10" value="0x00" property="-"/>
				<Member name="stable" description="Duration during which the card detection signal is held high" range="9:0" value="0x000" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATIME" description="a smart card activation time register. SCI_ATIME[atime] corresponds to SCIATIME in Figure 10-28 and indicates the duration of each of the three phases involved in card reset and activation.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;SCI_ATIME[atime] must be at least 40,000 smart card clock (SCI_CLK) cycles to ensure card reset. SCI_ATIME[atime] must also ensure power stability for the smart card." value="0x0000" startoffset="0x0028">
				<Member name="atime" description="Duration (SCI_CLK cycle count) of each of the three phases involved in the card activation timing For details about the timing for resetting the smart card, see Figure 10-28." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_DTIME" description="a smart card release time register. SCI_DTIME[dtime] corresponds to SCIDTIME in Figure 10-29. It indicates the duration of each of the three phases involved in card release." value="0x0000" startoffset="0x002C">
				<Member name="dtime" description="Duration (SCI reference clock cycle) of each of the three phases involved in the card release timing For details about the timing for releasing the smart card, see Figure 10-29." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATRSTIME" description="an ATR RX start time threshold register. SCI_ATRSTIME[dtime] corresponds to SCIATRSTIME in Figure 10-28. Based on the smart card clock, the register defines the time threshold from finishing smart card reset to starting to receive the first ATR character. If waiting for the ATR RX start signal times out, an interrupt is triggered and SCI_RIS[atrstoutim] is set to 1.SCI_ATRSTIME[atrstime] must be set to 40,000 SCI_CLK cycles by software." value="0x0000" startoffset="0x0030">
				<Member name="atrstime" description="Timeout threshold (SCI_CLK cycle) for starting ATR reception" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATRDTIME" description="an ATR RX time threshold register. If the duration from receiving the first ATR character to receiving the last one exceeds the duration (in ETU) defined in this register, an interrupt is triggered and SCI_RIS[atrdtoutris] is set to 1.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;Before using this register, set SCI_CR1[atrden] to 1 to enable the timeout count mechanism.&lt;/li&gt;&lt;li&gt;According to the protocol, it is recommended that this register be set to 19,200 ETUs (0x4B00).&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0034">
				<Member name="atrdtime" description="ATR RX timeout threshold (in ETU), counting from the start bit of the first ATR character" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STOPTIME" description="a clock stop time register. When the smart card clock stops, it becomes invalid after the time defined in SCI_STOPTIME (SCI_CLK cycles) has elapsed. Then an interrupt is triggered, and SCI_RIS[clkstpris] is set to 1.According to the protocol, the minimum clock stop time is 1860 SCI_CLK cycles, that is, when SCI_STOPTIME[stoptime] is set to 0x744." value="0x0000" startoffset="0x0038">
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="-"/>
				<Member name="stoptime" description="Time (SCI_CLK cycles) for stopping the smart card clock" range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STARTTIME" description="a smart card clock recovery time register. If clock recovery is enabled, data can be transferred between the smart card and the SCI after the time (SCI_CLK cycles) defined in SCI_STARTTIME has elapsed. Then, an interrupt is triggered, and SCI_RIS[clkactris] is set to 1.According to the protocol, the minimum clock recovery time is 700 SCI_CLK cycles, that is, when SCI_STARTTIME[starttimr] is set to 0x2BC." value="0x0000" startoffset="0x003C">
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="-"/>
				<Member name="starttime" description="Duration (SCI_CLK cycles) from starting the card clock to activating data transfer between the SCI and the smart card" range="11:0" value="0x000" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RETRY" description="an RX/TX retry times register. It defines the allowed number of TX or RX retry times. The details are as follows:&lt;ul&gt;&lt;li&gt;If SCI_CR0[txnak] is enabled, the SCI checks whether the RX end identifies a parity error. SCI_RETRY[rxretry] defines the maximum number of retry times after a parity error occurs. If the maximum number of retry times is exceeded, an interrupt is triggered and SCI_RIS[txerrris] is set to 1.&lt;/li&gt;&lt;li&gt;If SCI_CR0[rxnak] is enabled, the SCI checks whether a parity error occurs in the received data. SCI_RETRY[txretry] defines the maximum number of retry times allowed after a parity error occurs. If the number is exceeded but the RX error still persists, SCI_DATA[parity] is set to 1.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0040">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="-"/>
				<Member name="rxretry" description="Maximum number of RX retry times after a parity error occurs during reception" range="5:3" value="0x0" property="RW"/>
				<Member name="txretry" description="Maximum number of TX retry times after a parity error occurs during transmission" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHTIMELS" description="a character RX interval timeout threshold lower 16-bit register.&lt;B&gt;CAUTION&lt;/B&gt;The SCI_CHTIME register consists of the lower 16-bit SCI_CHTIMELS register and the upper 16-bit SCI_CHTIMEMS register. SCI_CHTIME does not immediately take effect after software writes to SCI_CHTIMEMS. It takes effect only after software writes to SCI_CHTIMELS. Therefore, you need to configure the upper 16 bits and then the lower 16 bits of SCI_CHTIME in sequence.SCI_CHTIMELS is a character RX interval timeout threshold lower 16-bit register.SCI_CHTIME defines the maximum time interval (in ETU) between the start edges of two consecutive characters received from the smart card. If the character RX interval times out, an interrupt is triggered and SCI_RIS[chtoutris] is set to 1.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0044">
				<Member name="chtimels" description="Lower 16 bits of the character RX interval timeout threshold register SCICHTIME" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHTIMEMS" description="a character RX interval timeout threshold upper 16-bit register." value="0x0000" startoffset="0x0048">
				<Member name="chtimems" description="Upper 16 bits of the character RX interval timeout threshold register SCICHTIME" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKTIMELS" description="a block RX interval timeout threshold lower 16-bit register.&lt;B&gt;CAUTION&lt;/B&gt;The SCI_BLKTIME register consists of the lower 16-bit SCI_BLKTIMELS register and the upper 16-bit SCI_BLKTIMEMS register. SCI_BLKTIME does not immediately take effect after software writes to SCI_BLKTIMEMS. It takes effect only after software writes to SCI_BLKTIMELS. Therefore, you need to configure the upper 16 bits and then the lower 16 bits of SCI_BLKTIME in sequence.SCI_BLKTIMELS is a block RX interval timeout threshold lower 16-bit register.SCI_BLKTIME defines the maximum block RX interval (in ETU). The interval is counted from the start edge of the last character that is transmitted to the smart card to the time when the first character returned from the smart card is received.If the interval times out, an interrupt is triggered and SCI_RIS[blkoutim] is set to 1.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x004C">
				<Member name="blktimels" description="Lower 16 bits of the block RX interval timeout threshold register SCIBLKTIME" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKTIMEMS" description="SCI_BLKTIMES is a block RX interval timeout threshold upper 16-bit register." value="0x0000" startoffset="0x0050">
				<Member name="blktimems" description="Upper 16 bits of the block RX interval timeout threshold register SCIBLKTIME" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHGUARD" description="a character guard interval register. It defines the minimum extra guard interval (in ETU) between the start edges of two consecutive characters when the SCI is transmitting characters to the smart card. The character guard interval depends on the global interface byte TC1 (obtained from the ATR timing) defined in the protocol." value="0x0000" startoffset="0x0054">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="-"/>
				<Member name="scichguard" description="Character guard interval (in ETU)" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKGUARD" description="a block guard interval register. When the transfer directions of two consecutive characters are opposite, the interval between their start edges is the value defined in SCI_BLKGUARD." value="0x0000" startoffset="0x0058">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="-"/>
				<Member name="sciblkguard" description="Minimum interval (unit: ETU) between two consecutive characters with opposite transfer directions" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RXTIME" description="an RX FIFO read timeout threshold register. When there are characters in the RX FIFO and the characters are not read within the period defined in SCI_RXTIME, the RX read timeout interrupt is triggered and SCI_RIS[rtoutris] is set to 1.&lt;B&gt;CAUTION&lt;/B&gt;Never set SCI_RXTIME[rxtime] to 0x0000 when you use the read timeout interrupt function of the RX FIFO.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x005C">
				<Member name="rxtime" description="RX read timeout threshold (unit: SCI_CLK cycle)" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_FIFOSTATUS" description="a FIFO status register." value="0x000A" startoffset="0x0060">
				<Member name="reserved" description="Reserved" range="15:4" value="0x000" property="-"/>
				<Member name="rxfe" description="RX FIFO empty status&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="3" value="0x1" property="RO"/>
				<Member name="rxff" description="RX FIFO full status&lt;br&gt;0: not full&lt;br&gt;1: full" range="2" value="0x0" property="RO"/>
				<Member name="txfe" description="TX FIFO empty status&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="1" value="0x1" property="RO"/>
				<Member name="txff" description="TX FIFO full status&lt;br&gt;0: not full&lt;br&gt;1: full" range="0" value="0x0" property="RO"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_TXCOUNT" description="a TX FIFO data count register.&lt;B&gt;CAUTION&lt;/B&gt;If an error defined in the T0 protocol occurs when characters are transmitted to the smart card, and the number of retransmission times exceeds the allowed value defined in SCI_RETRY, an interrupt is triggered and SCI_RIS[txerrris] is set to 1. Before the next transmission, the TX FIFO must be cleared by writing to SCI_TXCOUNT.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0064">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="-"/>
				<Member name="txcount" description="Reading this register returns the number of characters in the TX FIFO. Writing any value to this register clears the TX FIFO." range="5:0" value="0x00" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RXCOUNT" description="an RX FIFO data count register." value="0x0000" startoffset="0x0068">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="-"/>
				<Member name="rxcount" description="Reading this register returns the number of characters in the RX FIFO. Writing any value to this register clears the RX FIFO." range="5:0" value="0x00" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_IMSC" description="an interrupt mask register." value="0x0000" startoffset="0x006C">
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="-"/>
				<Member name="txtideim" description="TX FIFO overflow interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="14" value="0x0" property="RW"/>
				<Member name="rxtideim" description="RX FIFO overflow interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="13" value="0x0" property="RW"/>
				<Member name="clkactim" description="Smart card clock recovery interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="12" value="0x0" property="RW"/>
				<Member name="clkstpim" description="Smart card clock stop interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="11" value="0x0" property="RW"/>
				<Member name="rorim" description="RX overload interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="10" value="0x0" property="RW"/>
				<Member name="rtoutim" description="Read timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="chtoutim" description="Character interval timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="blktoutim" description="Block interval timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" value="0x0" property="RW"/>
				<Member name="atrdtoutim" description="ATR RX timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="atrstoutim" description="ATR wait timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="txerrim" description="TX error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="carddnim" description="Smart card release interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="cardupim" description="Smart card activate interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="cardoutim" description="Smart card remove interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="cardinim" description="Smart card insert interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RIS" description="a raw interrupt register. This register defines the raw interrupts that are not masked." value="0x400A" startoffset="0x0070">
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="-"/>
				<Member name="txtideris" description="Raw TX FIFO overflow interrupt. This bit is set to 1 if the number of characters in the TX FIFO is less than or equal to the threshold.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="14" value="0x1" property="RO"/>
				<Member name="rxtideris" description="Raw RX FIFO overflow interrupt. This bit is set to 1 if the number of characters in the RX FIFO is greater than or equal to the threshold.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="13" value="0x0" property="RO"/>
				<Member name="clkactris" description="Raw smart card clock recovery interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" value="0x0" property="RO"/>
				<Member name="clkstpris" description="Raw smart card clock stop interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="11" value="0x0" property="RO"/>
				<Member name="rorris" description="Raw RX overload interrupt. This bit is set to 1 if the RX FIFO is full and new characters are received.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="rtoutris" description="Raw read timeout interrupt. This bit is set to 1 if the CPU does not fetch data in the RX FIFO within the specified period.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="chtoutris" description="Raw character interval timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="blktoutris" description="Raw block interval timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="atrdtoutris" description="Raw ATR RX timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="atrstoutris" description="Raw ATR wait timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="txerrris" description="Raw TX error interrupt. This bit is set to1 if an error occurs in the transmitted characters and the error still persists after a specified number of retries.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="carddnris" description="Raw smart card release interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x1" property="RO"/>
				<Member name="cardupris" description="Raw smart card activate interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="cardoutris" description="Raw smart card remove interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x1" property="RO"/>
				<Member name="cardinris" description="Raw smart card insert interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_MIS" description="a masked interrupt register. This register defines the results obtained after raw interrupts are masked." value="0x0000" startoffset="0x0074">
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="-"/>
				<Member name="txtidemis" description="Masked TX FIFO overflow interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="14" value="0x0" property="RO"/>
				<Member name="rxtidemis" description="Masked RX FIFO overflow interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="13" value="0x0" property="RO"/>
				<Member name="clkactmis" description="Masked smart card clock recovery interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" value="0x0" property="RO"/>
				<Member name="clkstpmis" description="Masked smart card clock stop interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="11" value="0x0" property="RO"/>
				<Member name="rormis" description="Masked RX overload interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="rtoutmis" description="Masked read timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="chtoutmis" description="Masked character interval timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="blktoutmis" description="Masked block interval timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="atrdtoutmis" description="Masked ATR RX timeout interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="atrstoutim" description="Masked ATR wait timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="txerrmis" description="Masked TX error interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="carddnmis" description="Masked smart card release interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RO"/>
				<Member name="cardupmis" description="Masked smart card activate interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="cardoutmis" description="Masked smart card remove interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RO"/>
				<Member name="cardinmis" description="Masked smart card insert interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ICR" description="an interrupt clear register." value="0x0000" startoffset="0x0078">
				<Member name="reserved" description="Reserved" range="15:13" value="0x0" property="-"/>
				<Member name="clkactic" description="Smart card clock recovery interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="12" value="0x0" property="WO"/>
				<Member name="clkstpic" description="Smart card clock stop interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="11" value="0x0" property="WO"/>
				<Member name="roric" description="RX overload interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="10" value="0x0" property="WO"/>
				<Member name="rtoutic" description="Read timeout interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="9" value="0x0" property="WO"/>
				<Member name="chtoutic" description="Character interval timeout interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="8" value="0x0" property="WO"/>
				<Member name="blktoutic" description="Block interval timeout interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="7" value="0x0" property="WO"/>
				<Member name="atrdtoutic" description="ATR RX timeout interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="6" value="0x0" property="WO"/>
				<Member name="atrstoutic" description="ATR wait timeout interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="5" value="0x0" property="WO"/>
				<Member name="txerric" description="TX error interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="4" value="0x0" property="WO"/>
				<Member name="carddnic" description="Smart card release interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" value="0x0" property="WO"/>
				<Member name="cardupic" description="Smart card activate interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" value="0x0" property="WO"/>
				<Member name="cardoutic" description="Smart card remove interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" value="0x0" property="WO"/>
				<Member name="cardinic" description="Smart card insert interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" value="0x0" property="WO"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCACT" description="an activation register in sync mode. The register is used to enable data and clocks, implement reset, and control power supply in sync mode. The register also provides status information. The corresponding status bits are automatically updated during activation, release, or warm reset." value="0x0000" startoffset="0x007C">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="cardpresent" description="Smart card presence&lt;br&gt;0: No smart card is detected.&lt;br&gt;1: A smart card is detected." range="10" value="0x0" property="RO"/>
				<Member name="nscidataen" description="Tristate control enable for the off-chip buffer of data&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="9" value="0x0" property="RO"/>
				<Member name="nscidataouten" description="Tristate control enable for the data buffer&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="8" value="0x0" property="RO"/>
				<Member name="sciclkout" description="SCI clock output enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="7" value="0x0" property="RO"/>
				<Member name="nsciclken" description="Tristate control enable for the off-chip buffer of the clock&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="6" value="0x0" property="RO"/>
				<Member name="nsciclkouten" description="Tristate control enable for the data buffer&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="5" value="0x0" property="RO"/>
				<Member name="fcb" description="Functional code. This bit works with the creset bit to indicate the type of a command to be executed." range="4" value="0x0" property="RW"/>
				<Member name="dataen" description="SCI data output enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="clken" description="SCI clock output enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="creset" description="Smart card reset signal control enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="1" value="0x0" property="RW"/>
				<Member name="power" description="Card power (VCC) enable&lt;br&gt;0: Enabled.&lt;br&gt;1: disabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCTX" description="a TX clock and data stream register in sync mode. It is used to determine whether to transmit clocks and data in sync mode." value="0x0000" startoffset="0x0080">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="-"/>
				<Member name="wfcb" description="Functional code in sync mode. The bit works with the wrst bit to indicate the type of a command to be executed." range="5" value="0x0" property="RW"/>
				<Member name="wrst" description="Card reset signal enable in sync mode&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="wclken" description="Tristate control enable for the off-chip buffer of the clock in sync mode&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="3" value="0x0" property="RW"/>
				<Member name="wdataen" description="Card data output enable in sync mode&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="wclk" description="SCI clock enable in sync mode&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="1" value="0x0" property="RW"/>
				<Member name="wdata" description="SCI data enable in sync mode&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCRX" description="SCI_SYNCTX is an RX clock and data stream register in sync mode. It is used to determine whether to receive clocks and data in sync mode." value="0x0000" startoffset="0x0084">
				<Member name="reserved" description="Reserved" range="15:2" value="0x0000" property="-"/>
				<Member name="rclk" description="Raw clock" range="1" value="0x0" property="RO"/>
				<Member name="rdata" description="Raw data" range="0" value="0x0" property="RO"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SYS_CTRL" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101E0000"/>
			<RegisterGroup name="SC_CTRL" description="a system control register. It is used to specify the operations to be performed by the system." value="0x00000200" startoffset="0x0000">
				<Member name="reserved" description="Reserved. Reading this bit returns 0 and writing to this bit has no effect." range="31:10" value="0x000000" property="RW"/>
				<Member name="remapstat" description="Address remap status&lt;br&gt;0: remap clear&lt;br&gt;1: remap" range="9" value="0x1" property="RO"/>
				<Member name="remapclear" description="Address remap clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this bit returns 0 and writing to this bit has no effect." range="7:6" value="0x0" property="RW"/>
				<Member name="mcu_bus_clk_div" description="MCU bus clock mcu_bus_clk frequency divider&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="5:4" value="0x0" property="RW"/>
				<Member name="mcu_bus_clk_sele_stat" description="MCU bus clock status&lt;br&gt;00: 24 MHz&lt;br&gt;01: 200 MHz&lt;br&gt;10: 100 kHz&lt;br&gt;11: reserved" range="3:2" value="0x0" property="RO"/>
				<Member name="mcu_bus_clk_sel" description="MCU bus clock select&lt;br&gt;00: 24 MHz&lt;br&gt;01: 200 MHz&lt;br&gt;10: 100 kHz&lt;br&gt;11: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSRES" description="a system status register. When a value is written to this register, the system controller sends a system soft reset request to the reset module. Then the reset module resets the system." value="0x00000000" startoffset="0x0004">
				<Member name="softresreq" description="Writing any value to this register soft-resets the system." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SC_LOW_POWER_CTRL" description="a low-power control register." value="0x00000402" startoffset="0x0040">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="rng_mcu_flag" description="Whether the random numbers of the random number generator (RNG) in the always-on area are latched&lt;br&gt;0x0: no&lt;br&gt;0x1: yes" range="10" value="0x1" property="RO"/>
				<Member name="reserved" description="Reserved" range="9:4" value="0x00" property="RW"/>
				<Member name="mcu_lp_subsys_iso" description="Isolation area enable&lt;br&gt;0: disabled. That is, signals are not isolated.&lt;br&gt;1: enabled. That is, signals are isolated." range="3" value="0x0" property="RW"/>
				<Member name="mcu_master_mux" description="MUX select when peripherals are accessed through the master interface of the MCU&lt;br&gt;0: X2P channel, that is, power-off area channel. This channel needs to be selected in normal mode.&lt;br&gt;1: H2P channel, that is, power-on area channel. This channel needs to be selected in low-power mode." range="2" value="0x0" property="RW"/>
				<Member name="stb_poweroff" description="Polarity of the STANDBY_PWROFF pin&lt;br&gt;0: low-level output&lt;br&gt;1: high-level output" range="1" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="0" value="0x0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="SC_IO_REUSE_SEL" description="an MCU subsystem pin multiplexing control register." value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="uart_txd_gpio_sel" description="Multiplexing control for the UART_TXD pin&lt;br&gt;0: UART_TXD&lt;br&gt;1: GPIO5_7" range="8" value="0x0" property="RW"/>
				<Member name="uart_rxd_gpio_sel" description="Multiplexing control for the UART_RXD pin&lt;br&gt;0: UART_RXD&lt;br&gt;1: GPIO5_6" range="7" value="0x0" property="RW"/>
				<Member name="ir_gpio_sel" description="Multiplexing control for the IR_IN pin&lt;br&gt;0: IR_IN&lt;br&gt;1: GPIO5_6" range="6" value="0x0" property="RW"/>
				<Member name="gpio_sel" description="Multiplexing control for the RSTN_IN pin&lt;br&gt;0: GPIO5_5&lt;br&gt;1: RSTN_IN" range="5" value="0x0" property="RW"/>
				<Member name="led_key0_gpio_sel" description="Multiplexing control for the LED_KEY0 pin&lt;br&gt;0: GPIO5_4&lt;br&gt;1: LED_KEY0" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="RW"/>
				<Member name="led_clk_gpio_sel" description="Multiplexing control for the LED_CLK pin&lt;br&gt;0: GPIO5_2&lt;br&gt;1: LED_CLK" range="2" value="0x0" property="RW"/>
				<Member name="led_data_gpio_sel" description="Multiplexing control for the LED_DATA pin&lt;br&gt;0: GPIO5_1&lt;br&gt;1: LED_DATA" range="1" value="0x0" property="RW"/>
				<Member name="stb_gpio_sel" description="Multiplexing control for the STANDBY_PWROFF pin&lt;br&gt;0: STANDBY_PWROFF&lt;br&gt;1: GPIO5_0" range="0" value="0x0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="SC_CLKGATE_SRST_CTRL" description="an MCU internal module clock gating and soft reset control register." value="0x00011151" startoffset="0x0048">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RW"/>
				<Member name="h2h_srst_req" description="H2H bus soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="30" value="0x0" property="RW"/>
				<Member name="uart_sel" description="UART clock source select&lt;br&gt;0: 3 MHz&lt;br&gt;1: 83.3 MHz" range="29" value="0x0" property="RW"/>
				<Member name="pd_rst_req" description="POR request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:14" value="0x0004" property="RW"/>
				<Member name="uart_srst_req" description="UART soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" value="0x0" property="RW"/>
				<Member name="uart_cken" description="UART clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="led_srst_req" description="LED soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="led_cken" description="LEDC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="timer01_srst_req" description="Timer01 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="7" value="0x0" property="RW"/>
				<Member name="timer01_cken" description="Timer01 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x1" property="RW"/>
				<Member name="ir_srst_req" description="IR soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="ir_cken" description="IR clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="mce_srst_req" description="MCE soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="mce_cken" description="MCE clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="SC_WDG_RST_CTRL" description="a software-controlled WDG reset register." value="0x00000000" startoffset="0x0050">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RW"/>
				<Member name="wdg_rst_ctrl" description="WDG_RST software control reset signal&lt;br&gt;0: not reset&lt;br&gt;1: WDG_RST software control enable. The reset signal is transmitted to reset the chip when timer01 generates an interrupt." range="0" value="0x0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="SC_DDRPHY_LP_EN" description="a DDR PHY low-power control register." value="0x00000001" startoffset="0x0058">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RW"/>
				<Member name="ddrphy_lp_en" description="01: The DDR PHY is in normal mode.&lt;br&gt;Other values: The DDR PHY is in retention mode." range="1:0" value="0x1" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="SC_MCU_HPM_CTRL" description="an HPM control register." value="0x00000000" startoffset="0x0060">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="RW"/>
				<Member name="mcu_hpm_rst_req" description="HPM reset request&lt;br&gt;0: no reset request&lt;br&gt;1: valid reset request" range="7" value="0x0" property="RW"/>
				<Member name="mcu_hpm_en" description="HPM enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="mcu_hpm_div" description="Frequency divider of the HPM working clock" range="5:0" value="0x00" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="SC_MCU_HPM_STAT" description="an HPM status register." value="0x00000000" startoffset="0x0064">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RW"/>
				<Member name="mcu_hpm_valid" description="HPM data validity indicator&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="10" value="0x0" property="RO"/>
				<Member name="mcu_hpm_pc_org" description="HPM code pattern (AVS entry) for identifying the current process" range="9:0" value="0x000" property="RO"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="SC_MCU_LDO_CTRL" description="an LDO control register." value="0x00000008" startoffset="0x0068">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RW"/>
				<Member name="mcu_ldo_vset" description="mcu_ldo_vset value" range="3:0" value="0x8" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GENm" description="SC_GENm is system common register m." value="0x00000000" startoffset="0x0080+0x4*m">
				<Member name="sc_genm" description="This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x80"/>
				<Register offset="0x84"/>
				<Register offset="0x88"/>
				<Register offset="0x8c"/>
				<Register offset="0x90"/>
				<Register offset="0x94"/>
				<Register offset="0x98"/>
				<Register offset="0x9c"/>
				<Register offset="0xa0"/>
				<Register offset="0xa4"/>
				<Register offset="0xa8"/>
				<Register offset="0xac"/>
				<Register offset="0xb0"/>
				<Register offset="0xb4"/>
				<Register offset="0xb8"/>
				<Register offset="0xbc"/>
				<Register offset="0xc0"/>
				<Register offset="0xc4"/>
				<Register offset="0xc8"/>
				<Register offset="0xcc"/>
				<Register offset="0xd0"/>
				<Register offset="0xd4"/>
				<Register offset="0xd8"/>
				<Register offset="0xdc"/>
				<Register offset="0xe0"/>
				<Register offset="0xe4"/>
				<Register offset="0xe8"/>
				<Register offset="0xec"/>
				<Register offset="0xf0"/>
				<Register offset="0xf4"/>
				<Register offset="0xf8"/>
				<Register offset="0xfc"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GPIO_OD_CTRL" description="a GPIO OD control register." value="0x00000000" startoffset="0x0100">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="RW"/>
				<Member name="gpio5_7_od_sel" description="Whether GPIO5 bit[7] is OD&lt;br&gt;0: no&lt;br&gt;1: yes" range="7" value="0x0" property="RW"/>
				<Member name="gpio5_6_od_sel" description="Whether GPIO5 bit[6] is OD&lt;br&gt;0: no&lt;br&gt;1: yes" range="6" value="0x0" property="RW"/>
				<Member name="gpio5_5_od_sel" description="Whether GPIO5 bit[5] is OD&lt;br&gt;0: no&lt;br&gt;1: yes" range="5" value="0x0" property="RW"/>
				<Member name="gpio5_4_od_sel" description="Whether GPIO5 bit[4] is OD&lt;br&gt;0: no&lt;br&gt;1: yes" range="4" value="0x0" property="RW"/>
				<Member name="gpio5_3_od_sel" description="Whether GPIO5 bit[3] is OD&lt;br&gt;0: no&lt;br&gt;1: yes" range="3" value="0x0" property="RW"/>
				<Member name="gpio5_2_od_sel" description="Whether GPIO5 bit[2] is OD&lt;br&gt;0: no&lt;br&gt;1: yes" range="2" value="0x0" property="RW"/>
				<Member name="gpio5_1_od_sel" description="Whether GPIO5 bit[1] is OD&lt;br&gt;0: no&lt;br&gt;1: yes" range="1" value="0x0" property="RW"/>
				<Member name="gpio5_0_od_sel" description="Whether GPIO5 bit[0] is OD&lt;br&gt;0: no&lt;br&gt;1: yes" range="0" value="0x0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="SC_LOCKEN" description="a write protection control register. This register provides a write protection mechanism for the following key registers of the system controller:&lt;ul&gt;&lt;li&gt;SC_CTRLSC_SYSRES&lt;/li&gt;&lt;/ul&gt;" value="0x756E4C4F" startoffset="0x020C">
				<Member name="sc_locken" description="Write protection indicator for key system registers. The configuration is as follows:&lt;br&gt;When the value 0x4F50_454E is written to SC_LOCKEN, write protection for the preceding key registers is enabled. The attributes of the key registers are changed to writable, that is, these registers can be written.&lt;br&gt;When any value except 0x4F50_454E is written to SC_LOCKEN, the attributes of the key register are changed to read-only. In this case, writing to these registers has no effect.&lt;br&gt;You can check whether the key registers are write-protected by reading SC_LOCKEN. For example, if the value 0x756E_4C4F is returned, write protection is disabled, and you can write to the key registers; if the value 0x4C4F_434B is returned, write protection is enabled, and writing to these registers has no effect.&lt;br&gt;The reset value of SC_LOCKEN is 0x756E_4C4F, indicating that the key registers are not write-protected." range="31:0" value="0x756E4C4F" property="RW"/>
				<Register offset="0x020C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSID0" description="chip ID register 0." value="0x00000010" startoffset="0x0EE0">
				<Member name="sc_sysid" description="Chip major release register 0" range="31:0" value="0x00000010" property="RO"/>
				<Register offset="0x0EE0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSID1" description="chip ID register 1." value="0x00000003" startoffset="0x0EE4">
				<Member name="sc_sysid" description="Chip major release register 1" range="31:0" value="0x00000003" property="RO"/>
				<Register offset="0x0EE4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSID2" description="chip ID register 2." value="0x00000016" startoffset="0x0EE8">
				<Member name="sc_sysid" description="Chip major release register 2" range="31:0" value="0x00000016" property="RO"/>
				<Register offset="0x0EE8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSID3" description="chip ID register 3." value="0x00000037" startoffset="0x0EEC">
				<Member name="sc_sysid" description="Chip major release register 3" range="31:0" value="0x00000037" property="RO"/>
				<Register offset="0x0EEC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GENx" description="system general-purpose register x. x ranges from 32 to 63." value="0x00000000" startoffset="0x0F00+0x4*m">
				<Member name="sc_genx" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0xf00"/>
				<Register offset="0xf04"/>
				<Register offset="0xf08"/>
				<Register offset="0xf0c"/>
				<Register offset="0xf10"/>
				<Register offset="0xf14"/>
				<Register offset="0xf18"/>
				<Register offset="0xf1c"/>
				<Register offset="0xf20"/>
				<Register offset="0xf24"/>
				<Register offset="0xf28"/>
				<Register offset="0xf2c"/>
				<Register offset="0xf30"/>
				<Register offset="0xf34"/>
				<Register offset="0xf38"/>
				<Register offset="0xf3c"/>
				<Register offset="0xf40"/>
				<Register offset="0xf44"/>
				<Register offset="0xf48"/>
				<Register offset="0xf4c"/>
				<Register offset="0xf50"/>
				<Register offset="0xf54"/>
				<Register offset="0xf58"/>
				<Register offset="0xf5c"/>
				<Register offset="0xf60"/>
				<Register offset="0xf64"/>
				<Register offset="0xf68"/>
				<Register offset="0xf6c"/>
				<Register offset="0xf70"/>
				<Register offset="0xf74"/>
				<Register offset="0xf78"/>
				<Register offset="0xf7c"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="timer" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101E2000"/>
			<Module baseAddress="0x10202000"/>
			<RegisterGroup name="TIMER0_LOAD" description="an initial count value register. It is used to set the initial count value of a timer. Each timer (timer 0–timer 3) has one such register.When a timer is in periodic mode and the count value decreases to 0, the value of TIMERx_LOAD is reloaded to the counter. When a value is directly written to TIMERx_LOAD, the value of the current counter is changed to the written value at the next rising edge of the TIMCLK enabled by TIMCLKENx.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;The minimum valid value written to TIMERx_LOAD is 1.&lt;/li&gt;&lt;li&gt;When 0 is written to TIMERx_LOAD, the dual-timer submodule immediately generates an interrupt.When a value is written to TIMERx_BGLOAD, the value of TIMERx_LOAD is overwritten, but the current value of the timer count is not affected.If values are written to TIMERx_BGLOAD and TIMERx_LOAD before the rising edge of TIMCLK enabled by TIMCLKENx is reached, the value of the counter is changed to the written value of TIMERx_LOAD at the next rising edge. From then on, each time the counter decreases to 0, the last value written to TIMERx_BGLOAD or TIMERx_LOAD is reloaded.After TIMERx_BGLOAD and TIMERx_LOAD are written twice respectively, the written value of TIMERx_BGLOAD is returned when TIMERx_LOAD is read.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x000">
				<Member name="timer0_load" description="Initial count value of timer 0" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_LOAD" description="an initial count value register. It is used to set the initial count value of a timer. Each timer (timer 0–timer 3) has one such register.When a timer is in periodic mode and the count value decreases to 0, the value of TIMERx_LOAD is reloaded to the counter. When a value is directly written to TIMERx_LOAD, the value of the current counter is changed to the written value at the next rising edge of the TIMCLK enabled by TIMCLKENx.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;The minimum valid value written to TIMERx_LOAD is 1.&lt;/li&gt;&lt;li&gt;When 0 is written to TIMERx_LOAD, the dual-timer submodule immediately generates an interrupt.When a value is written to TIMERx_BGLOAD, the value of TIMERx_LOAD is overwritten, but the current value of the timer count is not affected.If values are written to TIMERx_BGLOAD and TIMERx_LOAD before the rising edge of TIMCLK enabled by TIMCLKENx is reached, the value of the counter is changed to the written value of TIMERx_LOAD at the next rising edge. From then on, each time the counter decreases to 0, the last value written to TIMERx_BGLOAD or TIMERx_LOAD is reloaded.After TIMERx_BGLOAD and TIMERx_LOAD are written twice respectively, the written value of TIMERx_BGLOAD is returned when TIMERx_LOAD is read.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x020">
				<Member name="timer1_load" description="Initial count value of timer 1" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_VALUE" description="a current count value register. It provides the current value of the counter that is counting down.Each timer (timer 0–timer 3) has one such register.After a value is written to TIMERx_LOAD, TIMERx_VALUE immediately reflects the newly loaded value of the counter in the PCLK domain without waiting for the next clock edge of the TIMCLK enabled by TIMCLKENx.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;When a timer is in 16-bit mode, the upper 16 bits of the 32-bit TIMERx_VALUE are not automatically set to 0. If TIMERx_LOAD is never written after the timer is switched from 32-bit mode to 16-bit mode, the upper 16 bits of TIMERx_VALUE may be non-zero values." value="0xFFFFFFFF" startoffset="0x004">
				<Member name="timer0_value" description="Current count value of timer 0 that is counting down" range="31:0" value="0xFFFFFFFF" property="RO"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_VALUE" description="a current count value register. It provides the current value of the counter that is counting down.Each timer (timer 0–timer 3) has one such register.After a value is written to TIMERx_LOAD, TIMERx_VALUE immediately reflects the newly loaded value of the counter in the PCLK domain without waiting for the next clock edge of the TIMCLK enabled by TIMCLKENx.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;When a timer is in 16-bit mode, the upper 16 bits of the 32-bit TIMERx_VALUE are not automatically set to 0. If TIMERx_LOAD is never written after the timer is switched from 32-bit mode to 16-bit mode, the upper 16 bits of TIMERx_VALUE may be non-zero values." value="0xFFFFFFFF" startoffset="0x024">
				<Member name="timer0_value" description="Current count value of timer 1 that is counting down" range="31:0" value="0xFFFFFFFF" property="RO"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_CONTROL" description="a timer control register. Each timer (timer 0–timer 3) has one such register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;When the periodic mode is selected, TIMERx_CONTROL[timermode] must be set to 1 and TIMERx_CONTROL[oneshot] must be set to 0." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="timeren" description="Timer enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="timermode" description="Timer count mode&lt;br&gt;0: free-running mode&lt;br&gt;1: periodic mode" range="6" value="0x0" property="RW"/>
				<Member name="intenable" description="TIMERx_RIS interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="4" value="0x0" property="-"/>
				<Member name="timerpre" description="Timer prescaling divider&lt;br&gt;00: no prescaling. That is, the clock frequency of the timer is divided by 1.&lt;br&gt;01: 4-level prescaling. That is, the clock frequency of the timer is divided by 16.&lt;br&gt;10: 8-level prescaling. That is, the clock frequency of the timer is divided by 256.&lt;br&gt;11: undefined. If this value is used, 8-level prescaling is considered. That is, the clock frequency of the timer is divided by 256." range="3:2" value="0x0" property="RW"/>
				<Member name="timersize" description="Counter select&lt;br&gt;0: 16-bit counter&lt;br&gt;1: 32-bit counter" range="1" value="0x0" property="RW"/>
				<Member name="oneshot" description="Count mode&lt;br&gt;0: periodic mode or free-running mode&lt;br&gt;1: one-shot mode" range="0" value="0x0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_CONTROL" description="a timer control register. Each timer (timer 0–timer 3) has one such register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;When the periodic mode is selected, TIMERx_CONTROL[timermode] must be set to 1 and TIMERx_CONTROL[oneshot] must be set to 0." value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="timeren" description="Timer enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="timermode" description="Timer count mode&lt;br&gt;0: free-running mode&lt;br&gt;1: periodic mode" range="6" value="0x0" property="RW"/>
				<Member name="intenable" description="TIMERx_RIS interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="4" value="0x0" property="-"/>
				<Member name="timerpre" description="Timer prescaling divider&lt;br&gt;00: no prescaling. That is, the clock frequency of the timer is divided by 1.&lt;br&gt;01: 4-level prescaling. That is, the clock frequency of the timer is divided by 16.&lt;br&gt;10: 8-level prescaling. That is, the clock frequency of the timer is divided by 256.&lt;br&gt;11: undefined. If this value is used, the prescaling divider is 10." range="3:2" value="0x0" property="RW"/>
				<Member name="timersize" description="Counter select&lt;br&gt;0: 16-bit counter&lt;br&gt;1: 32-bit counter" range="1" value="0x0" property="RW"/>
				<Member name="oneshot" description="Count mode&lt;br&gt;0: periodic mode&lt;br&gt;1: one-shot mode" range="0" value="0x0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_INTCLR" description="an interrupt clear register. Writing any value to this register clears the interrupt of the counter. Each timer (timer 0–timer 3) has one such register.&lt;B&gt;CAUTION&lt;/B&gt;This register is write-only. Writing any value to this register clears the timer interrupt. No written value is recorded in this register and no default reset value is defined.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x00C">
				<Member name="timer0_intclr" description="Writing to this register clears the output interrupts of timer 0." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_INTCLR" description="an interrupt clear register. Writing any value to this register clears the interrupt of the counter. Each timer (timer 0–timer 3) has one such register.&lt;B&gt;CAUTION&lt;/B&gt;This register is write-only. Writing any value to this register clears the timer interrupt. No written value is recorded in this register and no default reset value is defined.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x02C">
				<Member name="timer1_intclr" description="Writing to this register clears the output interrupts of timer 1." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_RIS" description="a raw interrupt register. Each timer (timer 0–timer 3) has one such register." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" value="0x00000000" property="-"/>
				<Member name="timer0ris" description="Raw interrupt status of timer 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_RIS" description="a raw interrupt register. Each timer (timer 0–timer 3) has one such register." value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" value="0x00000000" property="-"/>
				<Member name="timer1ris" description="Raw interrupt status of timer 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_MIS" description="a masked interrupt register. Each timer (timer 0–timer 3) has one such register." value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="timer0mis" description="Masked interrupt status of timer 0&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="0" value="0x0" property="RO"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_MIS" description="a masked interrupt register. Each timer (timer 0–timer 3) has one such register." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="timer1mis" description="Masked interrupt status of timer 1&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="0" value="0x0" property="RO"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_BGLOAD" description="an initial count value register in periodic mode. Each timer (timer 0–timer 3) has one such register.This register contains the initial count value of the timer. In periodic mode, this register is used to reload the initial count value when the count value of the timer decreases to 0.This register provides another way for accessing TIMERx_LOAD. After a value is written to TIMERx_BGLOAD, the timer, however, does not count starting from the new written value immediately." value="0x00000000" startoffset="0x018">
				<Member name="timer0bgload" description="Initial count value of timer 0&lt;br&gt;Note: This register differs from TIMER1_LOAD. For details, see the description of TIMERx_LOAD." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_BGLOAD" description="an initial count value register in periodic mode. Each timer (timer 0–timer 3) has one such register.This register contains the initial count value of the timer. In periodic mode, this register is used to reload the initial count value when the count value of the timer decreases to 0.This register provides another way for accessing TIMERx_LOAD. After a value is written to TIMERx_BGLOAD, the timer, however, does not count starting from the new written value immediately." value="0x00000000" startoffset="0x038">
				<Member name="timer1bgload" description="Initial count value of timer 1&lt;br&gt;Note: This register differs from TIMER1_LOAD. For details, see the description of TIMERx_LOAD." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x038"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="watchdog" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10201000"/>
			<RegisterGroup name="WDG_LOAD" description="an initial count value register. It is used to configure the initial count value for the internal counter of the watchdog." value="0xFFFFFFFF" startoffset="0x0000">
				<Member name="wdg_load" description="Initial count value" range="31:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_VALUE" description="a current count value register. It is used to read the current count value of the internal counter of the watchdog." value="0xFFFFFFFF" startoffset="0x0004">
				<Member name="wdogvalue" description="Current count value of the watchdog counter" range="31:0" property="RO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_CONTROL" description="a control register. It is used to enable or disable the watchdog and control the interrupt and reset functions." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved" range="31:2" property="-"/>
				<Member name="resen" description="Output enable of the watchdog reset signal&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="inten" description="Output enable of the watchdog interrupt signal&lt;br&gt;0: The counter stops counting, the current count value remains unchanged, and the watchdog is disabled.&lt;br&gt;1: Both the counter and the interrupt are enabled. In addition, the watchdog is enabled." range="0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_INTCLR" description="an interrupt clear register. It is used to clear watchdog interrupts so that the watchdog can reload an initial value for counting. This register is write-only. Writing any value to this register clears the watchdog interrupts. No written value is recorded in this register and no default reset value is defined." value="0x00000000" startoffset="0x000C">
				<Member name="wdg_intclr" description="Writing any value to this register clears the watchdog interrupts and enables the watchdog to reload an initial count value from WDG_LOAD to restart counting." range="31:0" property="WO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_RIS" description="a raw interrupt register. It shows the raw interrupt status of the watchdog." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved" range="31:1" property="-"/>
				<Member name="wdogris" description="Raw watchdog interrupt status. When the count value decreases to 0, this bit is set to 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_MIS" description="a masked interrupt register. It shows the masked interrupt status of the watchdog." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved" range="31:1" property="-"/>
				<Member name="wdogmis" description="Masked watchdog interrupt status&lt;br&gt;0: No interrupt is generated or the interrupt is masked.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_LOCK" description="a lock register. It is used to control the write and read permission for the watchdog registers." value="0x00000000" startoffset="0x0C00">
				<Member name="wdg_lock" description="Writing 0x1ACC_E551 to this register enables the write permission for all watchdog registers.&lt;br&gt;Writing any value except 0x1ACC_E551 disables the write permission for all watchdog registers." range="31:0" property="RW"/>
				<Register offset="0x0C00"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="I2C" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101F7000"/>
			<Module baseAddress="0x101F8000"/>
			<Module baseAddress="0x101F6000"/>
			<Module baseAddress="0x101FA000"/>
			<RegisterGroup name="I2C_CTRL" description="an I2C control register. It is used to enable I2C modules and mask interrupts." value="0x00000000" startoffset="0x00">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="-RO"/>
				<Member name="i2c_en" description="I2C enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="int_mask" description="Global I2C interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" value="0x0" property="RW"/>
				<Member name="int_start_mask" description="Master start condition TX completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="int_stop_mask" description="Master stop condition TX completion interrupt mask&lt;br&gt;0:masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="int_tx_mask" description="Master TX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="int_rx_mask" description="Master RX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="int_ack_err_mask" description="Slave ACK error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="int_arb_loss_mask" description="Bus arbitration failure interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="int_done_mask" description="Bus transfer completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_COM" description="an I2C command register. It is used to configure the commands for the I2C module.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, the corresponding interrupts must be cleared. I2C_COM bit[3:0] are automatically cleared after operations are complete.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x04">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="-"/>
				<Member name="op_ack" description="Whether the master sends an ACK as a receiver&lt;br&gt;0: yes&lt;br&gt;1: no" range="4" value="0x0" property="RW"/>
				<Member name="op_start" description="Start condition operation&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="3" value="0x0" property="RW"/>
				<Member name="op_rd" description="Read operation&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="2" value="0x0" property="RW"/>
				<Member name="op_we" description="Write operation&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="1" value="0x0" property="RW"/>
				<Member name="op_stop" description="Stop condition operation&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="0" value="0x0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_ICR" description="an I2C interrupt clear register.&lt;B&gt;CAUTION&lt;/B&gt;When a new interrupt is generated, the I2C module automatically clears the corresponding bit of I2C_ICR.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x08">
				<Member name="reserved" description="Reserved" range="31:7" value="0x0000000" property="-"/>
				<Member name="clr_int_start" description="Master start condition TX completion interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="6" value="0x0" property="WC"/>
				<Member name="clr_int_stop" description="Master stop condition TX completion interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="5" value="0x0" property="WC"/>
				<Member name="clr_int_tx" description="Master TX interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="4" value="0x0" property="WC"/>
				<Member name="clr_int_rx" description="Master RX interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" value="0x0" property="WC"/>
				<Member name="clr_int_ack_err" description="Slave ACK error interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" value="0x0" property="WC"/>
				<Member name="clr_int_arb_loss" description="Bus arbitration failure interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" value="0x0" property="WC"/>
				<Member name="clr_int_done" description="Bus transfer completion interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" value="0x0" property="WC"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SR" description="an I2C module status register. It is used to read the operating status of the I2C module.&lt;B&gt;CAUTION&lt;/B&gt;I2C_SR bit[1] indicates the I2C bus arbitration failure. When I2C_SR bit[1] is valid, the current operation fails. Before clearing I2C_SR bit[1], you must clear other interrupts, and clear I2C_COM or write a new operation command to I2C_COM.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0C">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="bus_busy" description="Bus busy flag&lt;br&gt;0: ready&lt;br&gt;1: busy" range="7" value="0x0" property="RO"/>
				<Member name="int_start" description="Master start condition TX completion interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="int_stop" description="Master stop condition TX completion interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="int_tx" description="Master TX interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="int_rx" description="Master RX interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RO"/>
				<Member name="int_ack_err" description="Slave ACK error interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="int_arb_loss" description="Bus arbitration failure interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RO"/>
				<Member name="int_done" description="Bus transfer completion interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_H" description="an I2C SCL high-level cycle number register. It is used to configure the number of SCL high-level cycles when the I2C module is working.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, set I2C_CTRL bit[7] to 0.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x10">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="scl_h" description="Number of SCL high-level cycles. The actual number of SCL high-level cycles is the configured value multiplied by 2." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_L" description="an I2C SCL low-level cycle number register. It is used to configure the number of SCL low-level cycles when the I2C module is working.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, set I2C_CTRL bit[7] to 0.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x14">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="scl_l" description="Number of SCL low-level cycles. The actual number of SCL low-level cycles is the configured value multiplied by 2." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_TXR" description="an I2C TX data register. It is used to configure the data to be transmitted.&lt;B&gt;CAUTION&lt;/B&gt;After data transmission is complete, the I2C module does not modify I2C_TXR.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x18">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="i2c_txr" description="Data to be transmitted from the master" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_RXR" description="an I2C RX data register. It is used to store data received by the master from the slave.&lt;B&gt;CAUTION&lt;/B&gt;Data in I2C_RXR is valid when I2C_SR bit[3] is 1. The data is retained until the next read operation starts.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x1C">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="i2c_rxr" description="Data received by the master" range="7:0" value="0x00" property="RO"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="GPIO" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101E6000"/>
			<Module baseAddress="0x101E7000"/>
			<Module baseAddress="0x101E8000"/>
			<Module baseAddress="0x101E9000"/>
			<Module baseAddress="0x101E4000"/>
			<RegisterGroup name="GPIO_DATA" description="a GPIO data register. It is used to buffer the input or output data.When the corresponding bit of GPIO_DIR is configured as output, the values written to GPIO_DATA are output to the corresponding pin (ensure that the configuration of pin multiplexing is correct). If the bit is configured as input, the value of the corresponding input pin is read.&lt;B&gt;CAUTION&lt;/B&gt;When the corresponding bits of GPIO_DIR are set to inputs, the pin values are returned if the read operation is valid. When the corresponding bits are set to outputs, the written values are returned if the read operation is valid.The GPIO_DATA register masks the read and write operations on bits by using PADDR[9:2]. This register corresponds to 256 address spaces. PADDR[9:2] correspond to GPIO_DATA[7:0]. When a PADDR bit is high, the corresponding bit in GPIO_DATA can be read or written; when the corresponding bit is low, the read or write operation is not allowed. For example:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;If the address is 0x3FC (0b11_1111_1100), operations on all the eight bits of GPIO_DATA[7:0] are valid.&lt;/li&gt;&lt;li&gt;If the address is 0x200 (0b10_0000_0000), the operation on only GPIO_DATA[7] is valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x000" endoffset="0x3FC">
				<Member name="gpio_data" description="GPIO input data when the GPIO is configured as input or GPIO output data when the GPIO is configured as output&lt;br&gt;Each bit can be separately controlled. This register works with GPIO_DIR." range="7:0" property="RW"/>
				<Register offset="0x0"/>
				<Register offset="0x4"/>
				<Register offset="0x8"/>
				<Register offset="0xc"/>
				<Register offset="0x10"/>
				<Register offset="0x14"/>
				<Register offset="0x18"/>
				<Register offset="0x1c"/>
				<Register offset="0x20"/>
				<Register offset="0x24"/>
				<Register offset="0x28"/>
				<Register offset="0x2c"/>
				<Register offset="0x30"/>
				<Register offset="0x34"/>
				<Register offset="0x38"/>
				<Register offset="0x3c"/>
				<Register offset="0x40"/>
				<Register offset="0x44"/>
				<Register offset="0x48"/>
				<Register offset="0x4c"/>
				<Register offset="0x50"/>
				<Register offset="0x54"/>
				<Register offset="0x58"/>
				<Register offset="0x5c"/>
				<Register offset="0x60"/>
				<Register offset="0x64"/>
				<Register offset="0x68"/>
				<Register offset="0x6c"/>
				<Register offset="0x70"/>
				<Register offset="0x74"/>
				<Register offset="0x78"/>
				<Register offset="0x7c"/>
				<Register offset="0x80"/>
				<Register offset="0x84"/>
				<Register offset="0x88"/>
				<Register offset="0x8c"/>
				<Register offset="0x90"/>
				<Register offset="0x94"/>
				<Register offset="0x98"/>
				<Register offset="0x9c"/>
				<Register offset="0xa0"/>
				<Register offset="0xa4"/>
				<Register offset="0xa8"/>
				<Register offset="0xac"/>
				<Register offset="0xb0"/>
				<Register offset="0xb4"/>
				<Register offset="0xb8"/>
				<Register offset="0xbc"/>
				<Register offset="0xc0"/>
				<Register offset="0xc4"/>
				<Register offset="0xc8"/>
				<Register offset="0xcc"/>
				<Register offset="0xd0"/>
				<Register offset="0xd4"/>
				<Register offset="0xd8"/>
				<Register offset="0xdc"/>
				<Register offset="0xe0"/>
				<Register offset="0xe4"/>
				<Register offset="0xe8"/>
				<Register offset="0xec"/>
				<Register offset="0xf0"/>
				<Register offset="0xf4"/>
				<Register offset="0xf8"/>
				<Register offset="0xfc"/>
				<Register offset="0x100"/>
				<Register offset="0x104"/>
				<Register offset="0x108"/>
				<Register offset="0x10c"/>
				<Register offset="0x110"/>
				<Register offset="0x114"/>
				<Register offset="0x118"/>
				<Register offset="0x11c"/>
				<Register offset="0x120"/>
				<Register offset="0x124"/>
				<Register offset="0x128"/>
				<Register offset="0x12c"/>
				<Register offset="0x130"/>
				<Register offset="0x134"/>
				<Register offset="0x138"/>
				<Register offset="0x13c"/>
				<Register offset="0x140"/>
				<Register offset="0x144"/>
				<Register offset="0x148"/>
				<Register offset="0x14c"/>
				<Register offset="0x150"/>
				<Register offset="0x154"/>
				<Register offset="0x158"/>
				<Register offset="0x15c"/>
				<Register offset="0x160"/>
				<Register offset="0x164"/>
				<Register offset="0x168"/>
				<Register offset="0x16c"/>
				<Register offset="0x170"/>
				<Register offset="0x174"/>
				<Register offset="0x178"/>
				<Register offset="0x17c"/>
				<Register offset="0x180"/>
				<Register offset="0x184"/>
				<Register offset="0x188"/>
				<Register offset="0x18c"/>
				<Register offset="0x190"/>
				<Register offset="0x194"/>
				<Register offset="0x198"/>
				<Register offset="0x19c"/>
				<Register offset="0x1a0"/>
				<Register offset="0x1a4"/>
				<Register offset="0x1a8"/>
				<Register offset="0x1ac"/>
				<Register offset="0x1b0"/>
				<Register offset="0x1b4"/>
				<Register offset="0x1b8"/>
				<Register offset="0x1bc"/>
				<Register offset="0x1c0"/>
				<Register offset="0x1c4"/>
				<Register offset="0x1c8"/>
				<Register offset="0x1cc"/>
				<Register offset="0x1d0"/>
				<Register offset="0x1d4"/>
				<Register offset="0x1d8"/>
				<Register offset="0x1dc"/>
				<Register offset="0x1e0"/>
				<Register offset="0x1e4"/>
				<Register offset="0x1e8"/>
				<Register offset="0x1ec"/>
				<Register offset="0x1f0"/>
				<Register offset="0x1f4"/>
				<Register offset="0x1f8"/>
				<Register offset="0x1fc"/>
				<Register offset="0x200"/>
				<Register offset="0x204"/>
				<Register offset="0x208"/>
				<Register offset="0x20c"/>
				<Register offset="0x210"/>
				<Register offset="0x214"/>
				<Register offset="0x218"/>
				<Register offset="0x21c"/>
				<Register offset="0x220"/>
				<Register offset="0x224"/>
				<Register offset="0x228"/>
				<Register offset="0x22c"/>
				<Register offset="0x230"/>
				<Register offset="0x234"/>
				<Register offset="0x238"/>
				<Register offset="0x23c"/>
				<Register offset="0x240"/>
				<Register offset="0x244"/>
				<Register offset="0x248"/>
				<Register offset="0x24c"/>
				<Register offset="0x250"/>
				<Register offset="0x254"/>
				<Register offset="0x258"/>
				<Register offset="0x25c"/>
				<Register offset="0x260"/>
				<Register offset="0x264"/>
				<Register offset="0x268"/>
				<Register offset="0x26c"/>
				<Register offset="0x270"/>
				<Register offset="0x274"/>
				<Register offset="0x278"/>
				<Register offset="0x27c"/>
				<Register offset="0x280"/>
				<Register offset="0x284"/>
				<Register offset="0x288"/>
				<Register offset="0x28c"/>
				<Register offset="0x290"/>
				<Register offset="0x294"/>
				<Register offset="0x298"/>
				<Register offset="0x29c"/>
				<Register offset="0x2a0"/>
				<Register offset="0x2a4"/>
				<Register offset="0x2a8"/>
				<Register offset="0x2ac"/>
				<Register offset="0x2b0"/>
				<Register offset="0x2b4"/>
				<Register offset="0x2b8"/>
				<Register offset="0x2bc"/>
				<Register offset="0x2c0"/>
				<Register offset="0x2c4"/>
				<Register offset="0x2c8"/>
				<Register offset="0x2cc"/>
				<Register offset="0x2d0"/>
				<Register offset="0x2d4"/>
				<Register offset="0x2d8"/>
				<Register offset="0x2dc"/>
				<Register offset="0x2e0"/>
				<Register offset="0x2e4"/>
				<Register offset="0x2e8"/>
				<Register offset="0x2ec"/>
				<Register offset="0x2f0"/>
				<Register offset="0x2f4"/>
				<Register offset="0x2f8"/>
				<Register offset="0x2fc"/>
				<Register offset="0x300"/>
				<Register offset="0x304"/>
				<Register offset="0x308"/>
				<Register offset="0x30c"/>
				<Register offset="0x310"/>
				<Register offset="0x314"/>
				<Register offset="0x318"/>
				<Register offset="0x31c"/>
				<Register offset="0x320"/>
				<Register offset="0x324"/>
				<Register offset="0x328"/>
				<Register offset="0x32c"/>
				<Register offset="0x330"/>
				<Register offset="0x334"/>
				<Register offset="0x338"/>
				<Register offset="0x33c"/>
				<Register offset="0x340"/>
				<Register offset="0x344"/>
				<Register offset="0x348"/>
				<Register offset="0x34c"/>
				<Register offset="0x350"/>
				<Register offset="0x354"/>
				<Register offset="0x358"/>
				<Register offset="0x35c"/>
				<Register offset="0x360"/>
				<Register offset="0x364"/>
				<Register offset="0x368"/>
				<Register offset="0x36c"/>
				<Register offset="0x370"/>
				<Register offset="0x374"/>
				<Register offset="0x378"/>
				<Register offset="0x37c"/>
				<Register offset="0x380"/>
				<Register offset="0x384"/>
				<Register offset="0x388"/>
				<Register offset="0x38c"/>
				<Register offset="0x390"/>
				<Register offset="0x394"/>
				<Register offset="0x398"/>
				<Register offset="0x39c"/>
				<Register offset="0x3a0"/>
				<Register offset="0x3a4"/>
				<Register offset="0x3a8"/>
				<Register offset="0x3ac"/>
				<Register offset="0x3b0"/>
				<Register offset="0x3b4"/>
				<Register offset="0x3b8"/>
				<Register offset="0x3bc"/>
				<Register offset="0x3c0"/>
				<Register offset="0x3c4"/>
				<Register offset="0x3c8"/>
				<Register offset="0x3cc"/>
				<Register offset="0x3d0"/>
				<Register offset="0x3d4"/>
				<Register offset="0x3d8"/>
				<Register offset="0x3dc"/>
				<Register offset="0x3e0"/>
				<Register offset="0x3e4"/>
				<Register offset="0x3e8"/>
				<Register offset="0x3ec"/>
				<Register offset="0x3f0"/>
				<Register offset="0x3f4"/>
				<Register offset="0x3f8"/>
				<Register offset="0x3fc"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_DIR" description="a GPIO direction control register. It is used to configure the direction of each GPIO pin." value="0x00" startoffset="0x400">
				<Member name="gpio_dir" description="GPIO direction control Bit[7:0] correspond to GPIO_DATA[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: input&lt;br&gt;1: output" range="7:0" property="RW"/>
				<Register offset="0x400"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IS" description="a GPIO interrupt trigger mode register. It is used to configure the interrupt trigger mode." value="0x00" startoffset="0x404">
				<Member name="gpio_is" description="GPIO interrupt trigger mode. Bit[7:0] correspond to GPIO_DATA[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: edge-sensitive mode&lt;br&gt;1: level-sensitive mode" range="7:0" property="RW"/>
				<Register offset="0x404"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IBE" description="a GPIO interrupt edge trigger register. It is used to configure the edge trigger mode of each GPIO pin." value="0x00" startoffset="0x408">
				<Member name="gpio_ibe" description="GPIO interrupt edge control. Bit[7:0] correspond to GPIO_DATA[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: single-edge-sensitive mode. GPIO_IEV controls whether the interrupt is rising-edge-sensitive or falling-edge-sensitive.&lt;br&gt;1: dual-edge-sensitive mode" range="7:0" property="RW"/>
				<Register offset="0x408"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IEV" description="a GPIO interrupt trigger event register. It is used to configure the interrupt trigger event of a GPIO pin." value="0x00" startoffset="0x40C">
				<Member name="gpio_iev" description="GPIO interrupt trigger event. Bit[7:0] correspond to GPIO_DATA[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: The interrupt is triggered by the falling edge or low level.&lt;br&gt;1: The interrupt is triggered by the rising edge or high level." range="7:0" property="RW"/>
				<Register offset="0x40C"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IE" description="a GPIO interrupt mask register. It is used to mask GPIO interrupts." value="0x00" startoffset="0x410">
				<Member name="gpio_ie" description="GPIO interrupt mask. Bit[7:0] correspond to GPIO_DATA[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7:0" property="RW"/>
				<Register offset="0x410"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_RIS" description="a GPIO raw interrupt status register. It is used to query the raw interrupt status of each GPIO pin." value="0x00" startoffset="0x414">
				<Member name="gpio_ris" description="GPIO raw interrupt status. Bit[7:0] correspond to GPIO_DATA[7:0] respectively, indicating the unmasked interrupt status. This status is not under the mask control of the GPIO_IE register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="7:0" property="RO"/>
				<Register offset="0x414"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_MIS" description="a GPIO masked interrupt status register. It is used to query the masked interrupt status of each GPIO pin." value="0x00" startoffset="0x418">
				<Member name="gpio_mis" description="GPIO masked interrupt status. Bit[7:0] correspond to GPIO_DATA[7:0] respectively, indicating the masked interrupt status. This status can be masked by the GPIO_IE register.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="7:0" property="RO"/>
				<Register offset="0x418"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IC" description="a GPIO interrupt clear register. It is used to clear the GPIO_RIS and GPIO_MIS registers and interrupts generated by GPIO pins." value="0x00" startoffset="0x41C">
				<Member name="gpio_ic" description="GPIO interrupt clear. Bit[7:0] correspond to GPIO_DATA[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="7:0" property="WC"/>
				<Register offset="0x41C"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_RESERVED" description="a reserved GPIO register. It must be configured as required." value="0x00" startoffset="0x420">
				<Member name="reserved" description="This field must be set to 0x00." range="7:0" property="RW"/>
				<Register offset="0x420"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="IR" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101E1000"/>
			<RegisterGroup name="IR_EN" description="an IR RX enable control register.&lt;B&gt;CAUTION&lt;/B&gt;Before configuring other registers, set IR_EN[ir_en] to 1 by using software. Otherwise, configuring other registers has no effect. When IR_EN[ir_en] is 0, other registers are read-only and the read values are their reset values.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x000">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="ir_en" description="IR RX enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="IR_CFG" description="an IR configuration register.&lt;B&gt;CAUTION&lt;/B&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after setting.The reference clock frequency supported by the IR module ranges from 1 MHz to 128 MHz. The following describes the relationship between the frequency and the clock divider ir_freq:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;When the reference clock frequency is 1 MHz, ir_freq must be set to 0x00.&lt;/li&gt;&lt;li&gt;When the reference clock frequency is 128 MHz, ir_freq must be set to 0x7F.When the frequency of the IR reference clock ranging from 1 MHz to 128 MHz is not an integer, the clock divider is selected based on the rounded reference clock frequency. For example, if the reference clock frequency is 12.1 MHz, the clock divider is 0x0B; if the reference clock frequency is 12.8 MHz, the clock divider is 0x0C.The following describes the relationship between the frequency offset and the count deviation. If the base frequency is f and the frequency variation is Df, the frequency offset ratio is Df/f. If the count deviation of the counter is Dcnt, and the judge level width is s (in μs), the count deviation Dcnt is calculated as follows: Dcnt = 0.1 x s x ratio. Therefore, when the clock has frequency offset, the valid range of the parameter value needs to be shifted. If the frequency increases, the corresponding margin range is changed to [min + Dcnt, max + Dcnt], where min and max indicate the margins without frequency offset. If the frequency decreases, the offset range is changed to [min ? Dcnt, max ? Dcnt]. Take the margin of the start bit in the lead code as an example. If the base frequency is 100 MHz, and the frequency increases by 0.1 MHz, the ratio is 0.001 (0.1/100). If s is 9000 μs, Dcnt is calculated as follows: Dcnt = 0.1 x 9000 x 0.001 = 1. In this case, the margin range of ir_leads must be changed to [0x033D, 0x3CD].&lt;/li&gt;&lt;/ul&gt;" value="0x3E801F0B" startoffset="0x004">
				<Member name="ir_max_level_width" description="Invalid when IR_CFG[ir_mode] is 0&lt;br&gt;Maximum level width (in 10 μs) of a symbol when IR_CFG[ir_mode] is 1. This width identifies the end of a symbol stream." range="31:16" value="0x3E80" property="RW"/>
				<Member name="ir_format" description="Data code format when IR_CFG[ir_mode] is 0&lt;br&gt;00: NEC with simple repeat code&lt;br&gt;01: TC9012 code&lt;br&gt;10: NEC with full repeat code&lt;br&gt;11: SONY code&lt;br&gt;For details about the relationship between code types and code formats, see Table 10-5 to Table 10-7.&lt;br&gt;Symbol format when IR_CFG[ir_mode] is 1&lt;br&gt;Bit[15]: reserved&lt;br&gt;Bit[14]:&lt;br&gt;0: The symbol is from low to high, and the symbol stream ends at the high level.&lt;br&gt;1: The symbol is from high to low, and the symbol stream ends at the low level." range="15:14" value="0x0" property="RW"/>
				<Member name="ir_bits" description="Number of data bits in a frame when IR_CFG[ir_mode] is 0&lt;br&gt;0x00–0x2F: correspond to bit 1 to bit 48 in a frame respectively&lt;br&gt;0x30?0x3F: reserved&lt;br&gt;If ir_bits is set to a value ranging from 0x30 to 0x3F by using software, the setting has no effect and the original value is retained.&lt;br&gt;Symbol RX interrupt threshold when IR_CFG[ir_mode] is 1&lt;br&gt;Bit[13:8]: 0x0–0x3F. 0x0 indicates that an interrupt is reported when there is at least one symbol in the FIFO, 0x3F indicates that an interrupt is reported when there are at least 64 symbols in the FIFO, and so on." range="13:8" value="0x1F" property="RW"/>
				<Member name="ir_mode" description="IR operating mode&lt;br&gt;0: The decoded complete data frames are output.&lt;br&gt;1: Only the symbol width is output." range="7" value="0x0" property="RW"/>
				<Member name="ir_freq" description="Working clock divider&lt;br&gt;0x00–0x7F correspond to the clock divider 1–128 respectively." range="6:0" value="0x0B" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="IR_LEADS" description="a lead code start bit margin configuration register (valid only when IR_CFG[ir_mode] is 0).&lt;B&gt;CAUTION&lt;/B&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after setting.The margin must be considered based on the typical value of the specific code type for accurately determining the start bit of the lead code. For details about the typical values of specified code types, see the values of LEAD_S in Table 10-5 to Table 10-7.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For the pulse width whose typical value is greater than or equal to 400 (10 μs precision), the recommended margin is 8% of the typical value. For example, if the typical value of LEAD_S for D6121 is 900, the value of cnt_leads_min is 0x33C (900 x 92% = 828), and the value of cnt_leads_max is 0x3CC (900 x 108% = 972).&lt;/li&gt;&lt;li&gt;For the pulse width whose typical value is less than 400 (10 μs precision), the recommended margin is 20% of the typical value. For example, if the typical value of LEAD_S for SONY-D7C5 is 240, the value of cnt_leads_min is 0xC0 (240 x 80% = 192), and the value of cnt_leads_max is 0x120 (240 x 120% = 288).The basic configuration principles are as follows: cnt_leads_max is greater than or equal to cnt_leads_min, and cnt_leads_min is greater than cnt0_b_max and cnt1_b_max.&lt;/li&gt;&lt;/ul&gt;" value="0x033C03CC" startoffset="0x008">
				<Member name="reserved" description="Reserved" range="31:26" value="0x00" property="-"/>
				<Member name="cnt_leads_min" description="Minimum pulse width of the start bit of the lead code&lt;br&gt;0x000?0x007: reserved" range="25:16" value="0x33C" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:10" value="0x00" property="-"/>
				<Member name="cnt_leads_max" description="Maximum pulse width of the start bit of the lead code&lt;br&gt;0x000?0x007: reserved" range="9:0" value="0x3CC" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="IR_LEADE" description="a lead code end bit margin configuration register (valid only when IR_CFG[ir_mode] is 0).&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before configuring this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after configuration.&lt;/li&gt;&lt;li&gt;For the NEC with simple repeat codes, the margins of cnt_sleade and cnt_leade cannot overlap. Otherwise, when the actual count value falls within the overlap range, the simple lead code cannot be identified. As a result, a frame format error occurs.The margin must be considered based on the typical value of the specific code type for accurately determining the end bit of the lead code. The margin is about 8% of the typical value. For details about the typical values of specific code types, see the values of LEAD_E in Table 10-5 to Table 10-7.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For the pulse width whose typical value is greater than or equal to 400 (10 μs precision), the recommended margin is 8% of the typical value. For example, if the typical value of LEAD_E for D6121 is 450, the value of cnt_leade_min is 0x19E (450 x 92% = 414), and the value of cnt_leade_max is 0x1E6 (450 x 108% = 486).&lt;/li&gt;&lt;li&gt;For the pulse width whose typical value is less than 400 (10 μs precision), the recommended margin is 20% of the typical value. For example, if the typical value of LEAD_E for SONY-D7C5 is 60, the value of cnt_leade_min is 0x030 (60 x 80% = 48), and the value of cnt_leade_max is 0x048 (60 x 120% = 72).The basic configuration principle is that cnt_leade_max must be greater than or equal to cnt_leade_min.&lt;/li&gt;&lt;/ul&gt;" value="0x019E01E6" startoffset="0x00C">
				<Member name="reserved" description="Reserved" range="31:25" value="0x00" property="-"/>
				<Member name="cnt_leade_min" description="Minimum pulse width of the end bit of the lead code&lt;br&gt;0x000?0x007: reserved" range="24:16" value="0x19E" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:9" value="0x00" property="-"/>
				<Member name="cnt_leade_max" description="Maximum pulse width of the end bit of the lead code&lt;br&gt;0x000?0x007: reserved" range="8:0" value="0x1E6" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_SLEADE" description="a simple lead code end bit margin configuration register (valid only when IR_CFG[ir_mode] is 0).&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after setting.&lt;/li&gt;&lt;li&gt;For the NEC with simple repeat codes, the margins of cnt_sleade and cnt_leade cannot overlap. Otherwise, when the actual count value falls within the overlap range, the simple lead code cannot be identified. As a result, a frame format error occurs.&lt;/li&gt;&lt;li&gt;This register needs to be configured only for the NEC with simple repeat code.The margin must be considered based on the typical value of the specific code type for accurately determining the end bit of the simple lead code. For details about the typical values of specific code types, see the values of SLEAD_E in Table 10-5 to Table 10-7.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For a pulse width whose typical value is greater than or equal to 225 (10 μs precision), the recommended margin is 8% of the typical value. For example, if the typical value of SLEAD_E for D6121 is 225, the value of cnt_sleade_min is 0xCF (225 x 92% = 207), and the value of cnt_sleade_max is 0xF3 (225 x 108% = 243). For a pulse width whose typical value is less than 225 (10 μs precision), the recommended margin is 20% of the typical value. For example, if the typical value of SLEAD_E for a code is 60, the value of cnt_sleade_min is 0x030 (60 x 80% = 48), and the value of cnt_sleade_max is 0x048 (60 x 120% = 72).The basic configuration principle is that cnt_sleade_max must be greater than or equal to cnt_sleade_min.&lt;/li&gt;&lt;/ul&gt;" value="0x00CF00F3" startoffset="0x010">
				<Member name="reserved" description="Reserved" range="31:25" value="0x00" property="-"/>
				<Member name="cnt_sleade_min" description="Minimum pulse width of the end bit of the simple lead code&lt;br&gt;0x000?0x007: reserved" range="24:16" value="0x0CF" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:9" value="0x00" property="-"/>
				<Member name="cnt_sleade_max" description="Maximum pulse width of the end bit of the simple lead code&lt;br&gt;0x000?0x007: reserved" range="8:0" value="0x0F3" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="IR_B0" description="a data 0 level judge margin configuration register (valid only when IR_CFG[ir_mode] is 0).&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and set IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after setting.&lt;/li&gt;&lt;li&gt;The level judge margin ranges for bit 0 and bit 1 of the four types of codes cannot overlap. Otherwise, when the actual count value falls within the overlap range, bit 1 cannot be identified and is regarded as bit 0 by mistake.The margin must be considered based on the typical value of the specific code type for accurately determining bit 0. The margin is about 20% of the typical value.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For details about the typical values of the NEC with simple repeat code, NEC with simple repeat code, and TC9012 code, see the values of B0_H in Table 10-5 to Table 10-7Table 10-7. For example, if the typical value of B0_H for D6121 is 56 (10 μs precision), cnt0_b_min is 0x2D (56 x 80% = 45), and cnt0_b_max is 0x43 (56 x 120% = 67).&lt;/li&gt;&lt;li&gt;For details about the typical values of SONY codes, see the values of B0_L in Table 10-5 to Table 10-7. For example, if the typical value of B0_L for SONY-D7C5 is 60 (10 μs precision), cnt0_b_min is 0x30 (60 x 80% = 48), and cnt0_b_max is 0x48 (60 x 120% = 72).The basic configuration principle is that cnt0_b_max must be greater than or equal to cnt0_b_min.&lt;/li&gt;&lt;/ul&gt;" value="0x002D0043" startoffset="0x014">
				<Member name="reserved" description="Reserved" range="31:25" value="0x00" property="-"/>
				<Member name="cnt0_b_min" description="Minimum pulse width of the level for determining bit 0&lt;br&gt;0x000?0x007: reserved" range="24:16" value="0x02D" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:9" value="0x00" property="-"/>
				<Member name="cnt0_b_max" description="Maximum pulse width of the level for determining bit 0&lt;br&gt;0x000?0x007: reserved" range="8:0" value="0x043" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="IR_B1" description="a data 1 judge level margin configuration register (valid only when IR_CFG[ir_mode] is 0).&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before configuring this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after configuration.&lt;/li&gt;&lt;li&gt;The level judge margin ranges for bit 0 and bit 1 of the four types of codes cannot overlap. Otherwise, when the actual count value falls within the overlap range, bit 1 cannot be identified and is regarded as bit 0 by mistake.The margin must be considered based on the typical value of the specific code type for accurately determining bit 1. The margin is about 20% of the typical value.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For details about the typical values of the NEC with simple repeat code, NEC with simple repeat code, and TC9012 code, see the values of B1_H in Table 10-5 to Table 10-7Table 10-7. For example, if the typical value of B1_H for D6121 is 169 (10 μs precision), cnt1_b_min is 0x87 (169 x 80% = 135), and cnt1_b_max is 0xCB (169 x 120% = 203).&lt;/li&gt;&lt;li&gt;For details about the typical values of SONY codes, see the values of B1_L in Table 10-5 to Table 10-7. For example, if the typical value of B1_L for SONY-D7C5 is 120 (10 μs precision), cnt1_b_min is 0x60 (120 x 80% = 96), and cnt1_b_max is 0x90 (120 x 120% = 144).The basic configuration principle is that cnt1_b_max must be greater than or equal to cnt1_b_min.&lt;/li&gt;&lt;/ul&gt;" value="0x008700CB" startoffset="0x018">
				<Member name="reserved" description="Reserved" range="31:25" value="0x00" property="-"/>
				<Member name="cnt1_b_min" description="Minimum pulse width of the level for determining bit 1&lt;br&gt;0x000?0x007: reserved" range="24:16" value="0x087" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:9" value="0x00" property="-"/>
				<Member name="cnt1_b_max" description="Maximum pulse width of the level for determining bit 1&lt;br&gt;0x000?0x007: reserved" range="8:0" value="0x0CB" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="IR_BUSY" description="a configuration busy flag register." value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="ir_busy" description="Busy status flag&lt;br&gt;0: idle. Software can configure data.&lt;br&gt;1: busy. Software cannot configure data." range="0" value="0x0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_DATAH" description="an upper 16-bit IR RX decoded data register (when IR_CFG[ir_mode] is 0) or symbol FIFO symbol count register (when IR_CFG[ir_mode] is 1).When IR_CFG[ir_mode] is set to 0, IR_DATAH receives the upper 16 bits of the decoded data, whereas IR_DATAL receives the lower 32 bits of the decoded data. The valid data bits depend on the number of valid data bits in a frame of specific code. For details, see the valid data bits in Table 10-5 to Table 10-7.Data is stored in IR_DATAL and then IR_DATAH from LSB to MSB. That is, after IR_DATAL is full, the remaining data is stored in IR_DATAH. The unused upper bits are reserved. Software must read IR_DATAH before IR_DATAL.When IR_CFG[ir_mode] is 1, hardware receives all data bits without considering the definition of each data bit. Then software processes the data bits in a unified manner." value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="ir_datah" description="Upper 16 bits of the decoded data received by the IR module when IR_CFG[ir_mode] is 0&lt;br&gt;Number of symbols in the symbol FIFO when IR_CFG[ir_mode] is 1&lt;br&gt;Bit[15:7]: reserved&lt;br&gt;Bit[6:0]: number of symbols in the symbol FIFO" range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="IR_DATAL" description="a lower 32-bit IR RX decoded data register (when IR_CFG[ir_mode] is 0) or IR received symbol width register (when IR_CFG[ir_mode] is 1)." value="0x00000000" startoffset="0x024">
				<Member name="ir_datal" description="Lower 32 bits of the decoded data received by the IR module when IR_CFG[ir_mode] is 0&lt;br&gt;Width of the symbol received by the IR module when IR_CFG[ir_mode] is 1&lt;br&gt;Bit[31:16]:&lt;br&gt;When the symbol is low and then high, these bits indicate the high-level width (in 10 μs) of the symbol received by the IR module.&lt;br&gt;When the symbol is high and then low, these bits indicate the low-level width (in 10 μs) of the symbol received by the IR module.&lt;br&gt;Bit[15:0]:&lt;br&gt;When the symbol is low and then high, these bits indicate the low-level width (in 10 μs) of the symbol received by the IR module.&lt;br&gt;When the symbol is high and then low, these bits indicate the high-level width (in 10 μs) of the symbol received by the IR module." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_MASK" description="an IR interrupt mask register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, ensure that IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after setting.&lt;/li&gt;&lt;li&gt;If all interrupts are masked, the IR wakeup function is unavailable.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_MASK bit[3:0] are valid; when IR_CFG[ir_mode] is 1, IR_INT_MASK bit[18:16] are valid.The following describes related interrupts:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;RX data overflow interrupt&lt;/li&gt;If the CPU does not fetch the current frame in time and the subsequent frame is received, the subsequent frame overwrites the current frame, and a raw RX data overflow interrupt is reported.&lt;li&gt;RX data frame format error interrupt&lt;/li&gt;If the received data frame is incomplete or the data pulse width does not full within the margin range, a raw RX frame format error interrupt is reported.&lt;li&gt;Data frame RX interrupt&lt;/li&gt;When a complete frame is received, a raw data frame RX interrupt is reported.&lt;li&gt;Key release detection interrupt&lt;/li&gt;For the NEC with simple repeat code and TC9012 code data formats, if the start sync code is not detected again within 160 ms after the previous start sync code is detected, or a valid data frame rather than a simple lead code is detected, a raw key release detection interrupt is reported. The key release detection interrupt is not supported for the NEC with full repeat code and the SONY code.&lt;li&gt;RX symbol overflow interrupt&lt;/li&gt;If the symbol FIFO is full because the CPU does not fetch the data in time and the subsequent symbol is already received, a raw RX symbol overflow interrupt is reported.&lt;li&gt;Symbol RX interrupt&lt;/li&gt;If a complete symbol is received and the number of symbols in the symbol FIFO is above the threshold specified in IR_CFG[ir_bits], a raw symbol RX interrupt is reported.&lt;li&gt;Symbol timeout interrupt&lt;/li&gt;If no symbol is received during the period configured in IR_CFG[ir_max_level_width] after a valid symbol is received, a raw symbol timeout interrupt is reported.Hardware does not identify the interrupt priority. An interrupt is generated if one or more masked interrupt sources are valid.&lt;/ul&gt;" value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="31:19" value="0x0000" property="-"/>
				<Member name="intm_overrun" description="Symbol overflow interrupt mask when IR_CFG[ir_mode] is 1&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="18" value="0x0" property="RW"/>
				<Member name="intm_time_out" description="Symbol timeout interrupt mask when IR_CFG[ir_mode] is 1&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="17" value="0x0" property="RW"/>
				<Member name="intm_symb_rcv" description="n symbol RX interrupt mask when IR_CFG[ir_mode] is 1&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:4" value="0x000" property="-"/>
				<Member name="intm_release" description="Key release interrupt mask when IR_CFG[ir_mode] is 0&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="3" value="0x0" property="RW"/>
				<Member name="intm_overflow" description="RX data overflow interrupt mask when IR_CFG[ir_mode] is 0&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="2" value="0x0" property="RW"/>
				<Member name="intm_framerr" description="RX data frame format error interrupt mask when IR_CFG[ir_mode] is 0&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="1" value="0x0" property="RW"/>
				<Member name="intm_rcv" description="Data frame RX interrupt mask when IR_CFG[ir_mode] is 0&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_STATUS" description="an IR interrupt status register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_STATUS bit[3:0] and IR_INT_STATUS bit[19:16] are valid.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 1, IR_INT_STATUS bit[10:8] and IR_INT_STATUS bit[26:24] are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="31:27" value="0x00" property="-"/>
				<Member name="intms_overrun" description="Masked symbol overflow interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="26" value="0x0" property="RO"/>
				<Member name="intms_time_out" description="Masked symbol timeout interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="25" value="0x0" property="RO"/>
				<Member name="intms_symb_rcv" description="Masked symbol RX interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="24" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="23:20" value="0x0" property="-"/>
				<Member name="intms_release" description="Masked key release interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="19" value="0x0" property="RO"/>
				<Member name="intms_overflow" description="Masked RX data overflow interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="18" value="0x0" property="RO"/>
				<Member name="intms_framerr" description="Masked RX data frame format error interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="17" value="0x0" property="RO"/>
				<Member name="intms_rcv" description="Masked data frame RX interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="16" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="intrs_overrun" description="Raw symbol overflow interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="intrs_time_out" description="Raw symbol timeout interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="intrs_symb_rcv" description="Raw symbol RX interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="7:4" value="0x0" property="-"/>
				<Member name="intrs_release" description="Raw key release interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RO"/>
				<Member name="intrs_overflow" description="Raw RX data overflow interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="intrs_framerr" description="Raw RX data frame format error interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RO"/>
				<Member name="intrs_rcv" description="Raw data frame RX interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_CLR" description="an IR interrupt clear register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_CLR bit[3:0] are valid.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 1, IR_INT_CLR bit[18:16] are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved" range="31:19" value="0x0000" property="-"/>
				<Member name="intc_overrun" description="Symbol overflow interrupt clear when IR_CFG[ir_mode] is 1&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="18" value="0x0" property="WC"/>
				<Member name="intc_time_out" description="Symbol timeout interrupt clear when IR_CFG[ir_mode] is 1&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="17" value="0x0" property="WC"/>
				<Member name="intc_symb_rcv" description="Symbol RX interrupt clear when IR_CFG[ir_mode] is 1&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="16" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved" range="15:4" value="0x000" property="-"/>
				<Member name="intc_release" description="Key release interrupt clear when IR_CFG[ir_mode] is 1&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" value="0x0" property="WC"/>
				<Member name="intc_overflow" description="RX data overflow interrupt clear when IR_CFG[ir_mode] is 0&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" value="0x0" property="WC"/>
				<Member name="intc_framerr" description="RX data frame format error interrupt clear when IR_CFG[ir_mode] is 0&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" value="0x0" property="WC"/>
				<Member name="intc_rcv" description="Data frame RX interrupt clear when IR_CFG[ir_mode] is 0&lt;br&gt;0: not cleared&lt;br&gt;1: cleared&lt;br&gt;If software writes 1 to the bit without reading data from IR_DATAL after a data frame RX interrupt is generated, the interrupt cannot be cleared." range="0" value="0x0" property="WC"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="IR_START" description="an IR start configuration register.After other registers are configured, the IR module can be started when any value is written to the corresponding address for IR_START." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="ir_start" description="IR start configuration register" range="0" value="0x0" property="WO"/>
				<Register offset="0x034"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="LED" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101E3000"/>
			<RegisterGroup name="LEDCONTROL" description="a 10-bit read/write register. It is used to control LED display, blinking enable, keypad scanning enable, and keypad interrupts.&lt;B&gt;CAUTION&lt;/B&gt;When the LED module works in CT1642 mode, you must disable the LED display by setting LEDCONTROL[led_dis_en] to 0 before disabling the LED module by setting LEDCONTROL[led_en] to 0. Otherwise, there may be residual characters on the LED.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x00">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="-"/>
				<Member name="led_en" description="LED module enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="led_dis_en" description="LED display enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="flash_en4" description="Blinking enable for the fourth LED&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="flash_en3" description="Blinking enable for the third LED&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="flash_en2" description="Blinking enable for the second LED&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="flash_en1" description="Blinking enable for the first LED&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="key_en" description="Keypad enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="2" value="0x0" property="-"/>
				<Member name="int_press_mask" description="Key press interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="int_release_mask" description="Key release interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="LEDCONFIG" description="a 7-bit read/write register. It is used to set the type of the chip connected to the LED module, CS level when the LED is on, LED type, keypad scanning mode, and level of the keypad scanning CS." value="0x00000000" startoffset="0x04">
				<Member name="reserved" description="Reserved" range="31:7" value="0x0000000" property="-"/>
				<Member name="leddata_dly_en" description="CT1642 output data delay enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="ledc_type" description="Type of the chip connected to the LED module. This bit must be set to 1 because only the CT1642 chip is supported.&lt;br&gt;0: reserved&lt;br&gt;1: CT1642" range="5" value="0x0" property="RW"/>
				<Member name="key8x1_cs" description="Level of the 8 x 1 matrix keypad scanning CS&lt;br&gt;0: low level&lt;br&gt;1: high level" range="4" value="0x0" property="RW"/>
				<Member name="led_num" description="Number of LED CSs. The CT1642 chip supports only four LED CSs.&lt;br&gt;0: four LED CSs&lt;br&gt;1: reserved" range="3" value="0x0" property="RW"/>
				<Member name="key_scan_mode" description="Keypad scanning mode. The CT1642 chip supports only the 8 x 1 scanning mode.&lt;br&gt;0: reserved&lt;br&gt;1: 8 x 1 scanning mode" range="2" value="0x0" property="RW"/>
				<Member name="led_ty_cs" description="LED type&lt;br&gt;0: common-cathode LED&lt;br&gt;1: common-anode LED" range="1" value="0x0" property="RW"/>
				<Member name="led_cs" description="LedCSx level when the LED is on. The level must be selected based on the board.&lt;br&gt;0: low level&lt;br&gt;1: high level" range="0" value="0x0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKEYINT" description="a 2-bit read/write register. It is a keypad sampling interrupt status register." value="0x00000000" startoffset="0x08">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="int_press" description="Key press interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Note: When a key release interrupt is generated, writing 1 to this bit clears the interrupt." range="1" value="0x0" property="RW"/>
				<Member name="int_release" description="Key release interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Note: When a key release interrupt is generated, writing 1 to this bit clears the interrupt." range="0" value="0x0" property="RW"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKEYDATA" description="an 8-bit read-only register. It is used to store the LED keypad sampling status.In 8 x 1 scanning mode:&lt;ul&gt;&lt;li&gt;For key 0, LedKey0 and CT1642 data signal 0 are valid.&lt;/li&gt;&lt;li&gt;For key 1, LedKey0 and CT1642 data signal 1 are valid.&lt;/li&gt;&lt;li&gt;For key 2, LedKey0 and CT1642 data signal 2 are valid.&lt;/li&gt;&lt;li&gt;For key 3, LedKey0 and CT1642 data signal 3 are valid.&lt;/li&gt;&lt;li&gt;For key 4, LedKey0 and CT1642 data signal 4 are valid.&lt;/li&gt;&lt;li&gt;For key 5, LedKey0 and CT1642 data signal 5 are valid.&lt;/li&gt;&lt;li&gt;For key 6, LedKey0 and CT1642 data signal 6 are valid.&lt;/li&gt;&lt;li&gt;For key 7, LedKey0 and CT1642 data signal 7 are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0C">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="status_key7" description="Status of key 7&lt;br&gt;0: released&lt;br&gt;1: pressed" range="7" value="0x0" property="RO"/>
				<Member name="status_key6" description="Status of key 6&lt;br&gt;0: released&lt;br&gt;1: pressed" range="6" value="0x0" property="RO"/>
				<Member name="status_key5" description="Status of key 5&lt;br&gt;0: released&lt;br&gt;1: pressed" range="5" value="0x0" property="RO"/>
				<Member name="status_key4" description="Status of key 4&lt;br&gt;0: released&lt;br&gt;1: pressed" range="4" value="0x0" property="RO"/>
				<Member name="status_key3" description="Status of key 3&lt;br&gt;0: released&lt;br&gt;1: pressed" range="3" value="0x0" property="RO"/>
				<Member name="status_key2" description="Status of key 2&lt;br&gt;0: released&lt;br&gt;1: pressed" range="2" value="0x0" property="RO"/>
				<Member name="status_key1" description="Status of key 1&lt;br&gt;0: released&lt;br&gt;1: pressed" range="1" value="0x0" property="RO"/>
				<Member name="status_key0" description="Status of key 0&lt;br&gt;0: released&lt;br&gt;1: pressed" range="0" value="0x0" property="RO"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDCLKTIM" description="a 4-bit read/write register. It is used to define the frequency of the LED serial sync clock LedClk.Assume that the system clock is 28.8 MHz, the value of LEDCLKTIM is N, the frequency of the LED serial clock LedClk is F, and the system time frequency divider (LEDSYSTIM) is Q. Then F = 28.8/(N + 1) x 2 x Q) (in MHz)." value="0x00000000" startoffset="0x10">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="led_clk_tim" description="Frequency of the LED serial clock LedClk" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="LEDFRETIM" description="a 4-bit read/write register. It is used to define the LED refresh frequency and the keypad scanning frequency in 4 x 2 or 8 x 1 scanning mode.Assume that the system clock frequency is 28.8 MHz, the value of LEDCLKTIM is N, the value of LEDFRETIM is M, the LED refresh frequency is F, and the value of LEDSYSTIM is Q. Then F = 28.8/[(N + 1) x Q x 16 x 16 x (M + 1)] (in MHz).The minimum LED refresh frequency specified by LEDFRETIM is 108 kHz." value="0x00000000" startoffset="0x14">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="led_fre_tim" description="LED refresh frequency" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="LEDFLASHTIM" description="an 8-bit read/write register. It is used to define the LED blinking frequency.Assume that the system clock frequency is 28.8 MHz, the value of LEDCLKTIM is N, the value of LEDFRETIM is M, the value of LEDFLASHTIM is L, the LED blinking frequency is F, and the value of LEDSYSTIM is Q. Then F = 28.8/[(N + 1) x Q x 16 x 16 x (M + 1) x 4 x (L + 1)] (in MHz).The minimum LED refresh frequency specified by LEDFLASHTIM is 0.75 kHz." value="0x00000000" startoffset="0x18">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_flash_tim" description="LED blink frequency" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKEYTIM" description="a 4-bit read/write register. It is used to define the keypad scanning frequency.Assume that the system clock frequency is 28.8 MHz, the value of LEDCLKTIM is N, the value of LEDFRETIM is M, the value of LEDKEYTIM is L, the keypad scan frequency is F, and the value of LEDSYSTIM is Q. Then F = 28.8/[(N + 1) x Q x 16 x 16 x (M + 1) x 4 x (L + 1) x 2] (in MHz).The minimum LED refresh frequency specified by LEDFRETIM is 1.5 Hz." value="0x00000000" startoffset="0x1C">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="led_key_tim" description="Keypad scanning frequency" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDDATA1" description="an 8-bit read/write register. It is used to configure the data displayed on the first LED." value="0x00000000" startoffset="0x20">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_data1" description="Data displayed on the first LED" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x20"/>
			</RegisterGroup>
			<RegisterGroup name="LEDDATA2" description="an 8-bit read/write register. It is used to configure the data displayed on the second LED." value="0x00000000" startoffset="0x24">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_data2" description="Data displayed on the second LED" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x24"/>
			</RegisterGroup>
			<RegisterGroup name="LEDDATA3" description="an 8-bit read/write register. It is used to configure the data displayed on the third LED." value="0x00000000" startoffset="0x28">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_data3" description="Data displayed on the third LED" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x28"/>
			</RegisterGroup>
			<RegisterGroup name="LEDDATA4" description="an 8-bit read/write register. It is used to configure the data displayed on the fourth LED." value="0x00000000" startoffset="0x2C">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_data4" description="Data displayed on the fourth LED" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x2C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDSYSTIM" description="an LED system time frequency divider register. It is used to configure the global frequency divider for the LED clock." value="0x00000000" startoffset="0x34">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="led_sys_tim" description="LED system time frequency divider" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x34"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SCI" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101F3000"/>
			<RegisterGroup name="SCI_DATA" description="an SCI data register. It is used to transmit or receive characters and serves as the data interface between the SCI and software.The software can write to the register only after SCI_CR1[mode] is set to 1. If SCI_CR1[mode] is set to 0, writing to this register has no effect." value="0x0000" startoffset="0x0000">
				<Member name="reserved" description="Reserved" range="15:9" value="0x00" property="-"/>
				<Member name="parity" description="Parity check error flag&lt;br&gt;This bit is transmitted with data during data transmission. During data reception, software checks whether parity check is correct based on the value of this bit.&lt;br&gt;0: correct&lt;br&gt;1: incorrect" range="8" value="0x0" property="RO"/>
				<Member name="scidata" description="8-bit data to be read or written" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR0" description="SCI control register 0. It is used to control the information such as clock enable, parity check, transfer handshake, and transfer bit definition.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;SCI_CR0[paritybit] controls whether to enable the parity check function during data transmission or reception. When this bit is set to 0, the received or transmitted frame does not contain the parity bit. According to the T0 or T1 protocol, this bit must be set to 1.&lt;/li&gt;&lt;li&gt;SCI_CR0[clkdis] and SCI_CR0[clkval] control whether to enable the smart card clock and configure the state of the clock pin after the clock is disabled.&lt;/li&gt;&lt;li&gt;SCI_CR0[rxnak] and SCI_CR0[txnak] control whether to enable the handshake mechanisms between the SCI and the smart card. A handshake is implemented when the RX end pulls down the data line (I/O) to request the TX end to retransmit characters after detecting a parity check error in the data sent from the TX end. The handshake mechanisms for data transmission and reception are separately enabled. The maximum retry count during data transmission or reception is defined by SCI_RETRY. During ATR reception, character retransmission is not allowed; therefore, the handshake mechanism must be disabled by setting the corresponding TX or RX control bit to 0. SCI_CR0[rxparity] and SCI_CR0[txparity] control the parity check mode during data reception and transmission respectively.According to the direct convention, the low level of the data line (I/O) indicates logic 0 and the LSB of data is after the start bit of a frame. If SCI_CR0 bit[1:0] is set to 0b00, the direct convention is selected.According to the inverse convention, the low level of the data line (I/O) indicates logic 1 and the MSB of data is after the start bit of a frame. If SCI_CR0 bit[1:0] is set to 0b11, the inverse convention is selected.&lt;/li&gt;&lt;/ul&gt;&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;The character bit sequence and inversion of the data and parity bits can be separately configured. These features enable the SCI to support non-standard protocols (non-direct convention or non-inverse convention).Before the start TS character of the ATR is received, SCI_CR0 bit[1:0] must be set to 0b00." value="0x0000" startoffset="0x0004">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="detect_inv" description="Valid level for the detected input signal&lt;br&gt;0: active high&lt;br&gt;1: active low" range="10" value="0x0" property="RW"/>
				<Member name="vccen_inv" description="Valid level for the vccen output signal&lt;br&gt;0: active high&lt;br&gt;1: active low" range="9" value="0x0" property="RW"/>
				<Member name="paritybit" description="Parity bit transfer enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="clkval" description="Status of the smart card clock when the clock stops&lt;br&gt;0: The smart card clock retains low level.&lt;br&gt;1: The smart card clock retains high level." range="7" value="0x0" property="RW"/>
				<Member name="clkdis" description="Clock start/stop control&lt;br&gt;0: The clock starts.&lt;br&gt;1: The clock stops." range="6" value="0x0" property="RW"/>
				<Member name="rxnak" description="Behavior control in RX mode&lt;br&gt;0: The SCI does not pull down the I/O line when detecting a parity error.&lt;br&gt;1: The SCI pulls down the I/O line when detecting a parity error." range="5" value="0x0" property="RW"/>
				<Member name="rxparity" description="Parity check mode control in RX mode&lt;br&gt;0: even parity check&lt;br&gt;1: odd parity check" range="4" value="0x0" property="RW"/>
				<Member name="txnak" description="Behavior control in TX mode&lt;br&gt;0: The SCI does not detect whether the receiver pulls down the I/O line.&lt;br&gt;1: The SCI detects whether the receiver pulls down the I/O line." range="3" value="0x0" property="RW"/>
				<Member name="txparity" description="Parity check mode control in TX mode&lt;br&gt;0: even parity check&lt;br&gt;1: odd parity check" range="2" value="0x0" property="RW"/>
				<Member name="order" description="Character bit sequence&lt;br&gt;0: The LSB is transmitted or received after the start bit.&lt;br&gt;1: The MSB is transmitted or received after the start bit." range="1" value="0x0" property="RW"/>
				<Member name="sense" description="Whether to detect the data and parity bits on the I/O line after inversion&lt;br&gt;0: The SCI directly detects data and parity bits on the I/O line.&lt;br&gt;1: The SCI detects data and parity bits on the I/O line after inversion." range="0" value="0x0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR1" description="SCI control register 1. It is used to control the transfer mode, TX/RX mode, block timeout, and ATR timeout of synchronous and asynchronous cards." value="0x0000" startoffset="0x0008">
				<Member name="reserved" description="Reserved" range="15:7" value="0x000" property="-"/>
				<Member name="synccard" description="Operation mode of the smart card&lt;br&gt;0: async mode&lt;br&gt;1: sync mode" range="6" value="0x0" property="RW"/>
				<Member name="exdbnce" description="Debounce wait counter select after the card is inserted and stable. For details, see the description of SCI_STABLE.&lt;br&gt;0: The entire internal debounce counter is used.&lt;br&gt;1: The non-programmable part of the internal counter is bypassed." range="5" value="0x0" property="RW"/>
				<Member name="bgten" description="Block guard counter enable for the block guard mechanism&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="clkz1" description="SCI_CLK pin output configuration&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="3" value="0x0" property="RW"/>
				<Member name="mode" description="TX/RX mode&lt;br&gt;0: RX mode&lt;br&gt;1: TX mode" range="2" value="0x0" property="RW"/>
				<Member name="blken" description="Block timeout count mechanism enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="atrden" description="ATR timeout count mechanism enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR2" description="SCI control register 2. After a value is written to a specific bit of SCI_CR2, the SCI activates, releases, or soft-resets the smart card. When the SCI is releasing the smart card, write operations on this register are ignored. In other cases, writing 1 to SCI_CR2[finish] enables the SCI to immediately send a card release timing.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;The software writes to SCI_CR2 only in appropriate card operation phases. An inappropriate write may result in an unexpected result.&lt;/li&gt;&lt;li&gt;The smart card can be soft-reset by software only after the card is activated.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x000C">
				<Member name="reserved" description="Reserved" range="15:3" value="0x0000" property="-"/>
				<Member name="wreset" description="Soft reset on the smart card&lt;br&gt;0: invalid&lt;br&gt;1: soft-reset&lt;br&gt;Note: This bit can be written only after the activation timing is transmitted. Otherwise, writing to this bit has no effect." range="2" value="0x0" property="WO"/>
				<Member name="finish" description="Release operation on the smart card&lt;br&gt;0: invalid&lt;br&gt;1: released&lt;br&gt;Note: This bit can be written only after the card reader detects a smart card. Otherwise, writing to this bit has no effect." range="1" value="0x0" property="WO"/>
				<Member name="startup" description="Activation operation on the smart card&lt;br&gt;0: invalid&lt;br&gt;1: activated&lt;br&gt;Note: This bit can be written only after the card reader detects a smart card. Otherwise, writing to this bit has no effect." range="0" value="0x0" property="WO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CLKICC" description="a smart card clock frequency register. It defines the clock divider of the external smart card. The frequency of the smart card clock is calculated as follows: FSCI_CLK = FREFCLK/2 x (clkicc + 1). FSCI_CLK indicates the clock frequency, FREFCLK indicates the frequency of the reference clock, and clkicc is the value configured in SCI_CLKICC[clkicc]." value="0x0000" startoffset="0x0010">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="-"/>
				<Member name="clkicc" description="Divider of the smart card clock (obtained by dividing the reference clock frequency). Its value range is 0?255." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_VALUE" description="an SCI_BAUD cycle count register in an ETU. Its value range is 5?255 and is used to calculate the ETU as follows: ETU = (1 + baud) x value/FREFCLK. FREFCLK is the frequency of the reference clock, baud is the value configured in SCI_BAUD[baud], and value is the value configured in SCI_VALUE[value]." value="0x0000" startoffset="0x0014">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="-"/>
				<Member name="value" description="Number of SCI_BAUD cycles in an ETU" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BAUD" description="a baud rate clock divider register. It is used to calculate the ETU and its value range is 0x1?0xFFFF. For details about how to calculate the ETU, see the description of SCI_VALUE." value="0x0000" startoffset="0x0018">
				<Member name="baud" description="Clock divider of the baud rate" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_TIDE" description="a TX/RX FIFO overflow threshold register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;The characters in the TX FIFO are removed only after data is successfully transmitted." value="0x0000" startoffset="0x001C">
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="-"/>
				<Member name="rxtide" description="Value for triggering the SCIRXTIDEINTR interrupt&lt;br&gt;When the number of characters in the RX FIFO is greater than or equal to SCI_TIDE[rxtide], the RX FIFO overflow interrupt is triggered." range="11:6" value="0x00" property="RW"/>
				<Member name="txtide" description="Value for triggering the SCI TXTIDEINTR interrupt&lt;br&gt;When the number of characters in the TX FIFO is less than or equal to SCI_TIDE[txtide], the TX FIFO overflow interrupt is triggered." range="5:0" value="0x00" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STABLE" description="a smart card insertion stable time register. After the SCI detects that the SCI_DETECT signal is valid, the signal must retain valid for the period (in second) specified by TSTABLE that corresponds to the value defined in the SCI_STABLE register. After the period specified by TSTABLE has elapsed, an interrupt is triggered, indicating that the smart card has been properly inserted. The value of TSTABLE varies according to counter:&lt;ul&gt;&lt;li&gt;When the entire internal debounce counter is selected (that is, SCI_CR1[exdbnce] is set to 0), TSTABLE is calculated as follows: TSTABLE = (1 + Stable) x 65535 x TREFCLK. TREFCLK indicates the SCI reference clock cycle (1/48 MHz), and stable is the value configured in SCI_STABLE[stable].&lt;/li&gt;&lt;li&gt;When the non-programmable part of the internal debounce counter is bypassed (that is, SCI_CR1[exdbnce] is set to 1), TSTABLE is calculated as follows: TSTABLE = Stable x TREFCLK.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0024">
				<Member name="reserved" description="Reserved" range="15:10" value="0x00" property="-"/>
				<Member name="stable" description="Duration during which the card detection signal is held high" range="9:0" value="0x000" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATIME" description="a smart card activation time register. SCI_ATIME[atime] corresponds to SCIATIME in Figure 10-28 and indicates the duration of each of the three phases involved in card reset and activation.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;SCI_ATIME[atime] must be at least 40,000 smart card clock (SCI_CLK) cycles to ensure card reset. SCI_ATIME[atime] must also ensure power stability for the smart card." value="0x0000" startoffset="0x0028">
				<Member name="atime" description="Duration (SCI_CLK cycle count) of each of the three phases involved in the card activation timing For details about the timing for resetting the smart card, see Figure 10-28." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_DTIME" description="a smart card release time register. SCI_DTIME[dtime] corresponds to SCIDTIME in Figure 10-29. It indicates the duration of each of the three phases involved in card release." value="0x0000" startoffset="0x002C">
				<Member name="dtime" description="Duration (SCI reference clock cycle) of each of the three phases involved in the card release timing For details about the timing for releasing the smart card, see Figure 10-29." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATRSTIME" description="an ATR RX start time threshold register. SCI_ATRSTIME[dtime] corresponds to SCIATRSTIME in Figure 10-28. Based on the smart card clock, the register defines the time threshold from finishing smart card reset to starting to receive the first ATR character. If waiting for the ATR RX start signal times out, an interrupt is triggered and SCI_RIS[atrstoutim] is set to 1.SCI_ATRSTIME[atrstime] must be set to 40,000 SCI_CLK cycles by software." value="0x0000" startoffset="0x0030">
				<Member name="atrstime" description="Timeout threshold (SCI_CLK cycle) for starting ATR reception" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATRDTIME" description="an ATR RX time threshold register. If the duration from receiving the first ATR character to receiving the last one exceeds the duration (in ETU) defined in this register, an interrupt is triggered and SCI_RIS[atrdtoutris] is set to 1.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;Before using this register, set SCI_CR1[atrden] to 1 to enable the timeout count mechanism.&lt;/li&gt;&lt;li&gt;According to the protocol, it is recommended that this register be set to 19,200 ETUs (0x4B00).&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0034">
				<Member name="atrdtime" description="ATR RX timeout threshold (in ETU), counting from the start bit of the first ATR character" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STOPTIME" description="a clock stop time register. When the smart card clock stops, it becomes invalid after the time defined in SCI_STOPTIME (SCI_CLK cycles) has elapsed. Then an interrupt is triggered, and SCI_RIS[clkstpris] is set to 1.According to the protocol, the minimum clock stop time is 1860 SCI_CLK cycles, that is, when SCI_STOPTIME[stoptime] is set to 0x744." value="0x0000" startoffset="0x0038">
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="-"/>
				<Member name="stoptime" description="Time (SCI_CLK cycles) for stopping the smart card clock" range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STARTTIME" description="a smart card clock recovery time register. If clock recovery is enabled, data can be transferred between the smart card and the SCI after the time (SCI_CLK cycles) defined in SCI_STARTTIME has elapsed. Then, an interrupt is triggered, and SCI_RIS[clkactris] is set to 1.According to the protocol, the minimum clock recovery time is 700 SCI_CLK cycles, that is, when SCI_STARTTIME[starttimr] is set to 0x2BC." value="0x0000" startoffset="0x003C">
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="-"/>
				<Member name="starttime" description="Duration (SCI_CLK cycles) from starting the card clock to activating data transfer between the SCI and the smart card" range="11:0" value="0x000" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RETRY" description="an RX/TX retry times register. It defines the allowed number of TX or RX retry times. The details are as follows:&lt;ul&gt;&lt;li&gt;If SCI_CR0[txnak] is enabled, the SCI checks whether the RX end identifies a parity error. SCI_RETRY[rxretry] defines the maximum number of retry times after a parity error occurs. If the maximum number of retry times is exceeded, an interrupt is triggered and SCI_RIS[txerrris] is set to 1.&lt;/li&gt;&lt;li&gt;If SCI_CR0[rxnak] is enabled, the SCI checks whether a parity error occurs in the received data. SCI_RETRY[txretry] defines the maximum number of retry times allowed after a parity error occurs. If the number is exceeded but the RX error still persists, SCI_DATA[parity] is set to 1.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0040">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="-"/>
				<Member name="rxretry" description="Maximum number of RX retry times after a parity error occurs during reception" range="5:3" value="0x0" property="RW"/>
				<Member name="txretry" description="Maximum number of TX retry times after a parity error occurs during transmission" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHTIMELS" description="a character RX interval timeout threshold lower 16-bit register.&lt;B&gt;CAUTION&lt;/B&gt;The SCI_CHTIME register consists of the lower 16-bit SCI_CHTIMELS register and the upper 16-bit SCI_CHTIMEMS register. SCI_CHTIME does not immediately take effect after software writes to SCI_CHTIMEMS. It takes effect only after software writes to SCI_CHTIMELS. Therefore, you need to configure the upper 16 bits and then the lower 16 bits of SCI_CHTIME in sequence.SCI_CHTIMELS is a character RX interval timeout threshold lower 16-bit register.SCI_CHTIME defines the maximum time interval (in ETU) between the start edges of two consecutive characters received from the smart card. If the character RX interval times out, an interrupt is triggered and SCI_RIS[chtoutris] is set to 1.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0044">
				<Member name="chtimels" description="Lower 16 bits of the character RX interval timeout threshold register SCICHTIME" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHTIMEMS" description="a character RX interval timeout threshold upper 16-bit register." value="0x0000" startoffset="0x0048">
				<Member name="chtimems" description="Upper 16 bits of the character RX interval timeout threshold register SCICHTIME" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKTIMELS" description="a block RX interval timeout threshold lower 16-bit register.&lt;B&gt;CAUTION&lt;/B&gt;The SCI_BLKTIME register consists of the lower 16-bit SCI_BLKTIMELS register and the upper 16-bit SCI_BLKTIMEMS register. SCI_BLKTIME does not immediately take effect after software writes to SCI_BLKTIMEMS. It takes effect only after software writes to SCI_BLKTIMELS. Therefore, you need to configure the upper 16 bits and then the lower 16 bits of SCI_BLKTIME in sequence.SCI_BLKTIMELS is a block RX interval timeout threshold lower 16-bit register.SCI_BLKTIME defines the maximum block RX interval (in ETU). The interval is counted from the start edge of the last character that is transmitted to the smart card to the time when the first character returned from the smart card is received.If the interval times out, an interrupt is triggered and SCI_RIS[blkoutim] is set to 1.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x004C">
				<Member name="blktimels" description="Lower 16 bits of the block RX interval timeout threshold register SCIBLKTIME" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKTIMEMS" description="SCI_BLKTIMES is a block RX interval timeout threshold upper 16-bit register." value="0x0000" startoffset="0x0050">
				<Member name="blktimems" description="Upper 16 bits of the block RX interval timeout threshold register SCIBLKTIME" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHGUARD" description="a character guard interval register. It defines the minimum extra guard interval (in ETU) between the start edges of two consecutive characters when the SCI is transmitting characters to the smart card. The character guard interval depends on the global interface byte TC1 (obtained from the ATR timing) defined in the protocol." value="0x0000" startoffset="0x0054">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="-"/>
				<Member name="scichguard" description="Character guard interval (in ETU)" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKGUARD" description="a block guard interval register. When the transfer directions of two consecutive characters are opposite, the interval between their start edges is the value defined in SCI_BLKGUARD." value="0x0000" startoffset="0x0058">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="-"/>
				<Member name="sciblkguard" description="Minimum interval (unit: ETU) between two consecutive characters with opposite transfer directions" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RXTIME" description="an RX FIFO read timeout threshold register. When there are characters in the RX FIFO and the characters are not read within the period defined in SCI_RXTIME, the RX read timeout interrupt is triggered and SCI_RIS[rtoutris] is set to 1.&lt;B&gt;CAUTION&lt;/B&gt;Never set SCI_RXTIME[rxtime] to 0x0000 when you use the read timeout interrupt function of the RX FIFO.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x005C">
				<Member name="rxtime" description="RX read timeout threshold (unit: SCI_CLK cycle)" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_FIFOSTATUS" description="a FIFO status register." value="0x000A" startoffset="0x0060">
				<Member name="reserved" description="Reserved" range="15:4" value="0x000" property="-"/>
				<Member name="rxfe" description="RX FIFO empty status&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="3" value="0x1" property="RO"/>
				<Member name="rxff" description="RX FIFO full status&lt;br&gt;0: not full&lt;br&gt;1: full" range="2" value="0x0" property="RO"/>
				<Member name="txfe" description="TX FIFO empty status&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="1" value="0x1" property="RO"/>
				<Member name="txff" description="TX FIFO full status&lt;br&gt;0: not full&lt;br&gt;1: full" range="0" value="0x0" property="RO"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_TXCOUNT" description="a TX FIFO data count register.&lt;B&gt;CAUTION&lt;/B&gt;If an error defined in the T0 protocol occurs when characters are transmitted to the smart card, and the number of retransmission times exceeds the allowed value defined in SCI_RETRY, an interrupt is triggered and SCI_RIS[txerrris] is set to 1. Before the next transmission, the TX FIFO must be cleared by writing to SCI_TXCOUNT.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0064">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="-"/>
				<Member name="txcount" description="Reading this register returns the number of characters in the TX FIFO. Writing any value to this register clears the TX FIFO." range="5:0" value="0x00" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RXCOUNT" description="an RX FIFO data count register." value="0x0000" startoffset="0x0068">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="-"/>
				<Member name="rxcount" description="Reading this register returns the number of characters in the RX FIFO. Writing any value to this register clears the RX FIFO." range="5:0" value="0x00" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_IMSC" description="an interrupt mask register." value="0x0000" startoffset="0x006C">
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="-"/>
				<Member name="txtideim" description="TX FIFO overflow interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="14" value="0x0" property="RW"/>
				<Member name="rxtideim" description="RX FIFO overflow interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="13" value="0x0" property="RW"/>
				<Member name="clkactim" description="Smart card clock recovery interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="12" value="0x0" property="RW"/>
				<Member name="clkstpim" description="Smart card clock stop interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="11" value="0x0" property="RW"/>
				<Member name="rorim" description="RX overload interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="10" value="0x0" property="RW"/>
				<Member name="rtoutim" description="Read timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="chtoutim" description="Character interval timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="blktoutim" description="Block interval timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" value="0x0" property="RW"/>
				<Member name="atrdtoutim" description="ATR RX timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="atrstoutim" description="ATR wait timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="txerrim" description="TX error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="carddnim" description="Smart card release interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="cardupim" description="Smart card activate interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="cardoutim" description="Smart card remove interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="cardinim" description="Smart card insert interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RIS" description="a raw interrupt register. This register defines the raw interrupts that are not masked." value="0x400A" startoffset="0x0070">
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="-"/>
				<Member name="txtideris" description="Raw TX FIFO overflow interrupt. This bit is set to 1 if the number of characters in the TX FIFO is less than or equal to the threshold.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="14" value="0x1" property="RO"/>
				<Member name="rxtideris" description="Raw RX FIFO overflow interrupt. This bit is set to 1 if the number of characters in the RX FIFO is greater than or equal to the threshold.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="13" value="0x0" property="RO"/>
				<Member name="clkactris" description="Raw smart card clock recovery interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" value="0x0" property="RO"/>
				<Member name="clkstpris" description="Raw smart card clock stop interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="11" value="0x0" property="RO"/>
				<Member name="rorris" description="Raw RX overload interrupt. This bit is set to 1 if the RX FIFO is full and new characters are received.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="rtoutris" description="Raw read timeout interrupt. This bit is set to 1 if the CPU does not fetch data in the RX FIFO within the specified period.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="chtoutris" description="Raw character interval timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="blktoutris" description="Raw block interval timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="atrdtoutris" description="Raw ATR RX timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="atrstoutris" description="Raw ATR wait timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="txerrris" description="Raw TX error interrupt. This bit is set to1 if an error occurs in the transmitted characters and the error still persists after a specified number of retries.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="carddnris" description="Raw smart card release interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x1" property="RO"/>
				<Member name="cardupris" description="Raw smart card activate interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="cardoutris" description="Raw smart card remove interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x1" property="RO"/>
				<Member name="cardinris" description="Raw smart card insert interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_MIS" description="a masked interrupt register. This register defines the results obtained after raw interrupts are masked." value="0x0000" startoffset="0x0074">
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="-"/>
				<Member name="txtidemis" description="Masked TX FIFO overflow interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="14" value="0x0" property="RO"/>
				<Member name="rxtidemis" description="Masked RX FIFO overflow interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="13" value="0x0" property="RO"/>
				<Member name="clkactmis" description="Masked smart card clock recovery interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" value="0x0" property="RO"/>
				<Member name="clkstpmis" description="Masked smart card clock stop interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="11" value="0x0" property="RO"/>
				<Member name="rormis" description="Masked RX overload interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="rtoutmis" description="Masked read timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="chtoutmis" description="Masked character interval timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="blktoutmis" description="Masked block interval timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="atrdtoutmis" description="Masked ATR RX timeout interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="atrstoutim" description="Masked ATR wait timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="txerrmis" description="Masked TX error interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="carddnmis" description="Masked smart card release interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RO"/>
				<Member name="cardupmis" description="Masked smart card activate interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="cardoutmis" description="Masked smart card remove interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RO"/>
				<Member name="cardinmis" description="Masked smart card insert interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ICR" description="an interrupt clear register." value="0x0000" startoffset="0x0078">
				<Member name="reserved" description="Reserved" range="15:13" value="0x0" property="-"/>
				<Member name="clkactic" description="Smart card clock recovery interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="12" value="0x0" property="WO"/>
				<Member name="clkstpic" description="Smart card clock stop interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="11" value="0x0" property="WO"/>
				<Member name="roric" description="RX overload interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="10" value="0x0" property="WO"/>
				<Member name="rtoutic" description="Read timeout interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="9" value="0x0" property="WO"/>
				<Member name="chtoutic" description="Character interval timeout interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="8" value="0x0" property="WO"/>
				<Member name="blktoutic" description="Block interval timeout interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="7" value="0x0" property="WO"/>
				<Member name="atrdtoutic" description="ATR RX timeout interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="6" value="0x0" property="WO"/>
				<Member name="atrstoutic" description="ATR wait timeout interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="5" value="0x0" property="WO"/>
				<Member name="txerric" description="TX error interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="4" value="0x0" property="WO"/>
				<Member name="carddnic" description="Smart card release interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" value="0x0" property="WO"/>
				<Member name="cardupic" description="Smart card activate interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" value="0x0" property="WO"/>
				<Member name="cardoutic" description="Smart card remove interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" value="0x0" property="WO"/>
				<Member name="cardinic" description="Smart card insert interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" value="0x0" property="WO"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCACT" description="an activation register in sync mode. The register is used to enable data and clocks, implement reset, and control power supply in sync mode. The register also provides status information. The corresponding status bits are automatically updated during activation, release, or warm reset." value="0x0000" startoffset="0x007C">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="cardpresent" description="Smart card presence&lt;br&gt;0: No smart card is detected.&lt;br&gt;1: A smart card is detected." range="10" value="0x0" property="RO"/>
				<Member name="nscidataen" description="Tristate control enable for the off-chip buffer of data&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="9" value="0x0" property="RO"/>
				<Member name="nscidataouten" description="Tristate control enable for the data buffer&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="8" value="0x0" property="RO"/>
				<Member name="sciclkout" description="SCI clock output enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="7" value="0x0" property="RO"/>
				<Member name="nsciclken" description="Tristate control enable for the off-chip buffer of the clock&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="6" value="0x0" property="RO"/>
				<Member name="nsciclkouten" description="Tristate control enable for the data buffer&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="5" value="0x0" property="RO"/>
				<Member name="fcb" description="Functional code. This bit works with the creset bit to indicate the type of a command to be executed." range="4" value="0x0" property="RW"/>
				<Member name="dataen" description="SCI data output enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="clken" description="SCI clock output enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="creset" description="Smart card reset signal control enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="1" value="0x0" property="RW"/>
				<Member name="power" description="Card power (VCC) enable&lt;br&gt;0: Enabled.&lt;br&gt;1: disabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCTX" description="a TX clock and data stream register in sync mode. It is used to determine whether to transmit clocks and data in sync mode." value="0x0000" startoffset="0x0080">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="-"/>
				<Member name="wfcb" description="Functional code in sync mode. The bit works with the wrst bit to indicate the type of a command to be executed." range="5" value="0x0" property="RW"/>
				<Member name="wrst" description="Card reset signal enable in sync mode&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="wclken" description="Tristate control enable for the off-chip buffer of the clock in sync mode&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="3" value="0x0" property="RW"/>
				<Member name="wdataen" description="Card data output enable in sync mode&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="wclk" description="SCI clock enable in sync mode&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="1" value="0x0" property="RW"/>
				<Member name="wdata" description="SCI data enable in sync mode&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCRX" description="SCI_SYNCTX is an RX clock and data stream register in sync mode. It is used to determine whether to receive clocks and data in sync mode." value="0x0000" startoffset="0x0084">
				<Member name="reserved" description="Reserved" range="15:2" value="0x0000" property="-"/>
				<Member name="rclk" description="Raw clock" range="1" value="0x0" property="RO"/>
				<Member name="rdata" description="Raw data" range="0" value="0x0" property="RO"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="UART" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101E5000"/>
			<RegisterGroup name="UART_DR" description="a UART data register that stores the received data and data to be transmitted. The RX status can be queried by reading this register." value="0x0000" startoffset="0x000">
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="-"/>
				<Member name="oe" description="Overflow error&lt;br&gt;0: No overflow error occurs.&lt;br&gt;1: An overflow error occurs. That is, a data segment is received when the RX FIFO is full." range="11" value="0x0" property="RO"/>
				<Member name="be" description="Break error&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs. That is, the RX data input signal retains low longer than a full word transfer. A full word consists of a start bit, data bits, a parity bit, and a stop bit." range="10" value="0x0" property="RO"/>
				<Member name="pe" description="Parity error&lt;br&gt;0: No parity error occurs.&lt;br&gt;1: A parity error occurs." range="9" value="0x0" property="RO"/>
				<Member name="fe" description="Frame error&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: A frame error (namely, stop bit error) occurs." range="8" value="0x0" property="RO"/>
				<Member name="data" description="Data to be transmitted or received" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RSR" description="an RX status register or error clear register.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;It acts as the RX status register when being read.&lt;/li&gt;&lt;li&gt;It acts as the error clear register when being written.You can obtain the RX status by reading UART_DR. The break, frame, and parity status information read from UART_DR takes priority over that read from UART_RSR. That is, the status information in UART_DR updates faster than that in UART_RSR.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;CAUTION&lt;/B&gt;Writing any value to UART_RSR resets it." value="0x00" startoffset="0x004">
				<Member name="reserved" description="Reserved" range="7:4" value="0x0" property="-"/>
				<Member name="oe" description="Overflow error&lt;br&gt;0: No overflow error occurs.&lt;br&gt;1: An overflow error occurs.&lt;br&gt;When the FIFO is full, the contents in the FIFO remain valid. No data will be written to the FIFO and overflow occurs in the shift register. In this case, the CPU must read the data immediately to spare the FIFO." range="3" value="0x0" property="RW"/>
				<Member name="be" description="Break error&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs.&lt;br&gt;If the RX data input signal retains low longer than a full word transfer, a break error is considered. A full word consists of a start bit, data bits, a parity bit, and a stop bit." range="2" value="0x0" property="RW"/>
				<Member name="pe" description="Parity error&lt;br&gt;0: No parity error occurs.&lt;br&gt;1: A parity error of the received data occurs.&lt;br&gt;In FIFO mode, the error is associated with the data at the top of the FIFO." range="1" value="0x0" property="RW"/>
				<Member name="fe" description="Frame error&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: An error occurs at the stop bit of the received data. The valid stop bit is 1." range="0" value="0x0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FR" description="a UART flag register." value="0x0197" startoffset="0x018">
				<Member name="reserved" description="Reserved" range="15:8" value="0x01" property="-"/>
				<Member name="txfe" description="This bit is defined by the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the TX holding register is empty.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the TX FIFO is empty." range="7" value="0x1" property="RO"/>
				<Member name="rxff" description="This bit is defined by the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the RX holding register is full.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the RX FIFO is full." range="6" value="0x0" property="RO"/>
				<Member name="txff" description="This bit is defined by the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the TX holding register is full.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the TX FIFO is full." range="5" value="0x0" property="RO"/>
				<Member name="rxfe" description="This bit is defined by the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the RX holding register is empty.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the RX FIFO is empty." range="4" value="0x1" property="RO"/>
				<Member name="busy" description="UART busy/idle status&lt;br&gt;0: The UART is idle or data transmission is complete.&lt;br&gt;1: The UART is busy transmitting data.&lt;br&gt;If this bit is set to 1, the status is retained until the entire byte (including all stop bits) is transmitted from the shift register.&lt;br&gt;Regardless of whether the UART is enabled, this bit is set to 1 when the TX FIFO is not empty." range="3" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="2:0" value="0x7" property="-"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IBRD" description="an integer baud rate register." value="0x0000" startoffset="0x024">
				<Member name="bauddivint" description="Clock divider corresponding to the integral part of the baud rate&lt;br&gt;All bits are cleared after reset." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FBRD" description="a decimal baud rate register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;The values of UART_IBRD and UART_FBRD are updated only after the current data transmission or reception is complete.&lt;/li&gt;&lt;li&gt;The minimum clock divider is 1, and the maximum clock divider is 65,535 (216 ? 1). That is, UART_IBRD cannot be 0, and UART_FBRD is ignored if UART_IBRD is 0. If UART_FBRD is set to 0x1E and UART_IBRD is set to 0x01, the integral part of the clock divider is 30 and the decimal part of the clock divider is 0.015625. Therefore, the clock divider is 30.015625.&lt;/li&gt;&lt;li&gt;UART baud rate = Internal bus frequency/(16 x Clock divider) = Internal bus frequency/(16 x 30.015625)&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="-"/>
				<Member name="banddivfrac" description="Clock divider corresponding to the decimal part of the baud rate&lt;br&gt;All bits are cleared after reset." range="5:0" value="0x00" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="UART_LCR_H" description="a transfer mode control register. The registers UART_LCR_H, UART_IBRD, and UART_FBRD constitute a 30-bit register. If UART_IBRD and UART_FBRD are updated, UART_LCR_H must also be updated." value="0x0000" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="-"/>
				<Member name="sps" description="Parity select&lt;br&gt;When bit 1, bit 2, and bit 7 of this register are set to 1, the parity bit is 0 during transmission and detection.&lt;br&gt;When bit 1 and bit 7 are set to 1 and bit 2 is set to 0, the parity bit is 1 during transmission and detection.&lt;br&gt;When bit 1, bit 2, and bit 7 are cleared, the stick parity bit is disabled." range="7" value="0x0" property="RW"/>
				<Member name="wlen" description="Count of bits in a transmitted or received frame&lt;br&gt;00: 5 bits&lt;br&gt;01: 6 bits&lt;br&gt;10: 7 bits&lt;br&gt;11: 8 bits" range="6:5" value="0x0" property="RW"/>
				<Member name="fen" description="TX/RX FIFO enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="stp2" description="Whether a 2-bit stop bit exists at the end of a transmitted frame&lt;br&gt;0: There is no 2-bit stop bit at the end of the transmitted frame.&lt;br&gt;1: There is a 2-bit stop bit at the end of the transmitted frame.&lt;br&gt;The RX logic does not check for the 2-bit stop bit during data reception." range="3" value="0x0" property="RW"/>
				<Member name="eps" description="Parity bit select during data transmission and reception&lt;br&gt;0: The odd parity bit is generated or checked during data transmission and reception.&lt;br&gt;1: The even parity bit is generated or checked during data transmission and reception.&lt;br&gt;This bit is invalid when UART_LCR_H[fen] is 0." range="2" value="0x0" property="RW"/>
				<Member name="pen" description="Parity check enable&lt;br&gt;0: The parity check is disabled.&lt;br&gt;1: The parity bit is generated at the TX end and checked at the RX end." range="1" value="0x0" property="RW"/>
				<Member name="brk" description="Break TX&lt;br&gt;0: invalid&lt;br&gt;1: After the current data transmission is complete, the UTXD outputs low level continuously.&lt;br&gt;Note: This bit must retain 1 for at least two full frames to ensure that the break command is executed properly. In normal cases, this bit must be set to 0." range="0" value="0x0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_CR" description="a UART control register.To configure UART_CR, perform the following steps:Write 0 to UART_CR[uarten] to disable the UART.Wait until the current data transmission or reception is complete.Set UART_LCR_H[fen] to 0.Configure UART_CR.Write 1 to UART_CR[uarten] to enable the UART.----End" value="0x0300" startoffset="0x030">
				<Member name="ctsen" description="CTS hardware flow control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled. Data can be transmitted only when the nUARTCTS signal is valid." range="15" value="0x0" property="RW"/>
				<Member name="rtsen" description="RTS hardware flow control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled. The data RX request can be sent only when the RX FIFO has free space." range="14" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="13:12" value="0x0" property="-"/>
				<Member name="rts" description="Request TX&lt;br&gt;This bit is the inversion of the status output signal nUARTRTS of the UART modem.&lt;br&gt;0: The output signal is retained.&lt;br&gt;1: The output signal is 0." range="11" value="0x0" property="RW"/>
				<Member name="dtr" description="Data TX ready&lt;br&gt;This bit is the inversion of the status output signal nUARTDTR of the UART modem.&lt;br&gt;0: The output signal is retained.&lt;br&gt;1: The output signal is 0." range="10" value="0x0" property="RW"/>
				<Member name="rxe" description="UART RX enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data reception, the current data reception is stopped abnormally." range="9" value="0x1" property="RW"/>
				<Member name="txe" description="UART TX enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data transmission, the current data transmission is stopped abnormally." range="8" value="0x1" property="RW"/>
				<Member name="lbe" description="Loopback enable&lt;br&gt;0: disabled&lt;br&gt;1: UARTTXD output is looped back to UARTRXD." range="7" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="6:1" value="0x00" property="-"/>
				<Member name="uarten" description="UART enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data reception and transmission, the data transfer is stopped abnormally." range="0" value="0x0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IFLS" description="an interrupt FIFO threshold register. It is used to set the trigger threshold for the FIFO interrupt (UART_TXINTR or UART_RXINTR)." value="0x0012" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="-"/>
				<Member name="rxiflsel" description="RX interrupt FIFO threshold. An RX interrupt is triggered when any of the following conditions is met:&lt;br&gt;000: RX FIFO ≥ 1/8 full&lt;br&gt;001: RX FIFO ≥ 1/4 full&lt;br&gt;010: RX FIFO ≥ 1/2 full&lt;br&gt;011: RX FIFO ≥ 3/4 full&lt;br&gt;100: RX FIFO ≥ 7/8 full&lt;br&gt;101?111: reserved" range="5:3" value="0x2" property="RW"/>
				<Member name="txiflsel" description="TX interrupt FIFO threshold. A TX interrupt is triggered when any of the following conditions is met:&lt;br&gt;000: TX FIFO ≤ 1/8 full&lt;br&gt;001: TX FIFO ≤ 1/4 full&lt;br&gt;011: TX FIFO ≤ 3/4 full&lt;br&gt;010: TX FIFO ≤ 1/2 full&lt;br&gt;100: TX FIFO ≤ 7/8 full&lt;br&gt;101?111: reserved" range="2:0" value="0x2" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IMSC" description="an interrupt mask register." value="0x0000" startoffset="0x038">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="oeim" description="Overflow error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="10" value="0x0" property="RW"/>
				<Member name="beim" description="Break error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="peim" description="Parity check interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="feim" description="Frame error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" value="0x0" property="RW"/>
				<Member name="rtim" description="RX timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="txim" description="TX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="rxim" description="RX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="-"/>
				<Register offset="0x038"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RIS" description="a raw interrupt status register. The contents of this register are not affected by the UART_IMSC register." value="0x0000" startoffset="0x03C">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="oeris" description="Raw overflow error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="beris" description="Raw break error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="peris" description="Raw parity check interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="feris" description="Raw error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="rtris" description="Raw RX timeout interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="txris" description="Raw TX interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="rxris" description="Raw RX interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="-"/>
				<Register offset="0x03C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_MIS" description="a masked interrupt status register. The values of this register are the results obtained after UART_RIS is ANDed with UART_IMSC." value="0x0000" startoffset="0x040">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="oemis" description="Masked overflow error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="bemis" description="Masked break error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="pemis" description="Masked parity check interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="femis" description="Masked error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="rtmis" description="Masked RX timeout interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="txmis" description="Masked TX interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="rxmis" description="Masked RX interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="-"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="UART_ICR" description="an interrupt clear register. Writing 1 clears the corresponding interrupt, and writing 0 has no effect." value="0x0000" startoffset="0x044">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="oeic" description="Overflow error interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="10" value="0x0" property="WO"/>
				<Member name="beic" description="Break error interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="9" value="0x0" property="WO"/>
				<Member name="peic" description="Parity check interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="8" value="0x0" property="WO"/>
				<Member name="feic" description="Error interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="7" value="0x0" property="WO"/>
				<Member name="rtic" description="RX timeout interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="6" value="0x0" property="WO"/>
				<Member name="txic" description="TX interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="5" value="0x0" property="WO"/>
				<Member name="rxic" description="RX interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="4" value="0x0" property="WO"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="-"/>
				<Register offset="0x044"/>
			</RegisterGroup>
			<RegisterGroup name="UART_DMACR" description="a DMA control register. It is used to enable or disable the DMAs of the TX and RX FIFOs." value="0x0000" startoffset="0x048">
				<Member name="reserved" description="Reserved" range="15:3" value="0x0000" property="-"/>
				<Member name="dmaonerr" description="DMA enable for the RX channel when the UART error interrupt (UARTEINTR) is generated&lt;br&gt;0: When UARTEINTR is valid, the DMA output request (UARTRXDMASREQ or UARRTXDMABREQ) of the RX channel is valid.&lt;br&gt;1: When UARTEINTR is valid, the DMA output request (UARTRXDMASREQ or UARRTXDMABREQ) of the RX channel is invalid." range="2" value="0x0" property="RW"/>
				<Member name="txdmae" description="TX FIFO DMA enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="rxdmae" description="RX FIFO DMA enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x048"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="USB" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x60080000"/>
			<RegisterGroup name="INSNREG00" description="a micro-frame length configuration register." value="0x00000000" startoffset="0x90">
				<Member name="reserved" description="Reserved" range="31:20" value="0x000" property="-"/>
				<Member name="debug" description="For debugging only" range="19:14" value="0x00" property="RW"/>
				<Member name="val" description="Micro-frame counter&lt;br&gt;This field is used only for simulation. In normal cases, the micro-frame length is 125 μs defined in the protocol. During simulation, the micro-frame length can be shortened by configuring this field to reduce the simulation time." range="13:1" value="0x0000" property="RW"/>
				<Member name="en" description="Register enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x90"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG01" description="INTNREG01 is a PBUF out/in threshold register." value="0x00200020" startoffset="0x94">
				<Member name="reserved" description="Reserved" range="31:24" value="0x00" property="RW"/>
				<Member name="out_threshold" description="TX threshold&lt;br&gt;If the data amount in the PBUF is above the TX threshold, data starts to be transmitted. The depth is measured by 32 bits." range="23:16" value="0x20" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="RW"/>
				<Member name="in_threshold" description="RX threshold&lt;br&gt;If the data amount in the PBUF is above the RX threshold, data is read from the PBUF. The depth is measured by 32 bits." range="7:0" value="0x20" property="RW"/>
				<Register offset="0x94"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG02" description="a PBUF depth configuration register." value="0x00000080" startoffset="0x98">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="-"/>
				<Member name="pbuf_depth" description="PBUF depth. The depth is measured by 32 bits." range="11:0" value="0x080" property="RW"/>
				<Register offset="0x98"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG03" description="an interrupt memory transfer enable register." value="0x00002001" startoffset="0x9C">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="dis" description="256 MHz clock check enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x0" property="RW"/>
				<Member name="ctrl" description="Line state ignore during TESTSE0 NAK" range="13" value="0x1" property="RW"/>
				<Member name="val" description="TX-TX turnaround delay attach" range="12:10" value="0x0" property="RW"/>
				<Member name="fetch" description="Periodic frames list RX" range="9" value="0x0" property="RW"/>
				<Member name="offset" description="Available time offset" range="8:1" value="0x00" property="RW"/>
				<Member name="brk_en" description="Interrupt memory transfer enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RO"/>
				<Register offset="0x9C"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG04" description="a debug register." value="0x000000C0" startoffset="0xA0">
				<Member name="reserved" description="Reserved" range="31:6" value="0x0000003" property="-"/>
				<Member name="auto_en" description="Automatic feature enable&lt;br&gt;0: enabled (default). The suspend signal is valid when the run/stop bit is reset by software, but the hchalted bit is not set.&lt;br&gt;1: disabled. The port is not suspended when software clears the run/stop bit." range="5" value="0x0" property="RW"/>
				<Member name="nak_reldfix_en" description="NAK reload enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="-"/>
				<Member name="scaledwn_enum_time" description="Port enumeration time scale-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="hccparam_en" description="HCCPARAMS register write enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="hcsparam_en" description="HCSPARAMS register write enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0xA0"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG05" description="a control and status register. It is used to read or write to PHY registers." value="0x00000000" startoffset="0xA4">
				<Member name="reserved" description="Reserved" range="31:18" value="0x0000" property="-"/>
				<Member name="vbusy" description="The value 1 indicates that hardware is writing data. This bit is cleared only when the process is complete." range="17" value="0x0" property="RO"/>
				<Member name="vport" description="Port ID. It cannot exceed the supported number of ports." range="16:13" value="0x0" property="RW"/>
				<Member name="vcontrol_loadm" description="Load enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="12" value="0x0" property="RW"/>
				<Member name="vcontrol" description="Port control signal" range="11:8" value="0x0" property="RW"/>
				<Member name="hccparam_en" description="Port status signal" range="7:0" value="0x00" property="RO"/>
				<Register offset="0xA4"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG06" description="an AHB error status register." value="0x00000000" startoffset="0xA8">
				<Member name="err_capture" description="Whether an AHB error occurs&lt;br&gt;0: no&lt;br&gt;1: yes" range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="30:12" value="0x00000" property="-"/>
				<Member name="hbusrt_err" description="hbrust value during control transfer when an AHB error occurs" range="11:9" value="0x0" property="RO"/>
				<Member name="num_beat_err" description="Number of beats during the current burst transfer when an AHB error occurs. The maximum number of beats is 16.&lt;br&gt;0x00?0x10: valid&lt;br&gt;0x11?0x1F: reserved" range="8:4" value="0x00" property="RO"/>
				<Member name="num_beat_ok" description="Number of completed beats during the current burst transfer when an AHB error occurs" range="3:0" value="0x0" property="RO"/>
				<Register offset="0xA8"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG07" description="an AHB error address register." value="0x00000000" startoffset="0xAC">
				<Member name="err_addr" description="Address during control transfer when an AHB error occurs" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0xAC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="IO Config" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10203000"/>
			<RegisterGroup name="ioshare_0" description="a multiplexing control register for the NF_DQ7 pin." value="0x00000000" startoffset="0x000">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="ioctrl_0_DS" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ7 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="12:10" value="0x0" property="RW"/>
				<Member name="ioctrl_0_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_0_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_0" description="Multiplexing control for the NF_DQ7 pin&lt;br&gt;00: NF_DQ[7]&lt;br&gt;01: GPIO0_0&lt;br&gt;10: BOOT_SEL[1]&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_1" description="a multiplexing control register for the NF_DQ6 pin." value="0x00000000" startoffset="0x004">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="ioctrl_1_DS" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ6 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="12:10" value="0x0" property="RW"/>
				<Member name="ioctrl_1_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_1_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_1" description="Multiplexing control for the NF_DQ6 pin&lt;br&gt;00: NF_DQ[6]&lt;br&gt;01: GPIO0_1&lt;br&gt;10: SN_BOOT_4_WIRE&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_2" description="a multiplexing control register for the NF_DQ5 pin." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="ioctrl_2_DS" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ5 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="12:10" value="0x0" property="RW"/>
				<Member name="ioctrl_2_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_2_PU" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_2" description="Multiplexing control for the NF_DQ5 pin&lt;br&gt;00: NF_DQ[5]&lt;br&gt;01: GPIO0_2&lt;br&gt;10: SN_BOOT_ECC_TYPE[0]&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_3" description="a multiplexing control register for the NF_DQ4 pin." value="0x00000000" startoffset="0x00C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="ioctrl_3_DS" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ4 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="12:10" value="0x0" property="RW"/>
				<Member name="ioctrl_3_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_3_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_3" description="Multiplexing control for the NF_DQ4 pin&lt;br&gt;00: NF_DQ[4]&lt;br&gt;01: GPIO0_3&lt;br&gt;10: SN_BOOT_ECC_TYPE[1]&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_4" description="a multiplexing control register for the NF_DQ3 pin." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="ioctrl_4_DS" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ3 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="12:10" value="0x0" property="RW"/>
				<Member name="ioctrl_4_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_4_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_4" description="Multiplexing control for the NF_DQ3 pin&lt;br&gt;00: NF_DQ[3]&lt;br&gt;01: GPIO0_4&lt;br&gt;10: SN_BOOT_PAGE_SIZE&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_5" description="a multiplexing control register for the NF_DQ2 pin." value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="ioctrl_5_DS" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ2 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="12:10" value="0x0" property="RW"/>
				<Member name="ioctrl_5_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_5_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_5" description="Multiplexing control for the NF_DQ2 pin&lt;br&gt;0: NF_DQ[2]&lt;br&gt;1: GPIO0_5" range="0" value="0x0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_6" description="a multiplexing control register for the NF_DQ1 pin." value="0x00000000" startoffset="0x018">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="ioctrl_6_DS" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ1 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="12:10" value="0x0" property="RW"/>
				<Member name="ioctrl_6_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_6_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_6" description="Multiplexing control for the NF_DQ1 pin&lt;br&gt;0: NF_DQ[1]&lt;br&gt;1: GPIO0_6" range="0" value="0x0" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_7" description="a multiplexing control register for the NF_DQ0 pin." value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="ioctrl_7_DS" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ0 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="12:10" value="0x0" property="RW"/>
				<Member name="ioctrl_7_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_7_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_7" description="Multiplexing control for the NF_DQ0 pin&lt;br&gt;0: NF_DQ[0]&lt;br&gt;1: GPIO0_7" range="0" value="0x0" property="RW"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_8" description="a multiplexing control register for the NF_WEN pin." value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_8_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_WEN function:&lt;br&gt;The value 10 is recommended for the 2-layer PCB when each signal trace is separately surrounded with GND traces.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SFC_WPN_IO2 function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_8_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_8_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_8" description="Multiplexing control for the NF_WEN pin&lt;br&gt;0: NF_WEN&lt;br&gt;1: SFC_WPN_IO2" range="0" value="0x0" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_9" description="a multiplexing control register for the NF_ALE pin." value="0x00000000" startoffset="0x024">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_9_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_ALE function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SFC_DOI function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_9_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_9_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_9" description="Multiplexing control for the NF_ALE pin&lt;br&gt;0: NF_ALE&lt;br&gt;1: SFC_DOI" range="0" value="0x0" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_10" description="a multiplexing control register for the NF_CLE pin." value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_10_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_CLE function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SFC_CSN function, the value 11 is recommended.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_10_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_10_OPU" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_10" description="Multiplexing control for the NF_CLE pin&lt;br&gt;0: NF_CLE&lt;br&gt;1: SFC_CSN" range="0" value="0x0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_11" description="a multiplexing control register for the NF_CSN pin." value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_11_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_CSN function, the value 11 is recommended.&lt;br&gt;When this pin is multiplexed as the SFC_CLK function:&lt;br&gt;The value 10 is recommended for the 2-layer PCB.&lt;br&gt;The value 01 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_11_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_11_OPU" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_11" description="Multiplexing control for the NF_CSN pin&lt;br&gt;0: NF_CSN&lt;br&gt;1: SFC_CLK" range="0" value="0x0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_12" description="a multiplexing control register for the NF_REN pin." value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_12_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_REN function:&lt;br&gt;The value 10 is recommended for the 2-layer PCB when each signal trace is separately surrounded with GND traces.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SFC_HOLDN_IO3 function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_12_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_12_OPU" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_12" description="Multiplexing control for the NF_REN pin&lt;br&gt;0: NF_REN&lt;br&gt;1: SFC_HOLDN_IO3" range="0" value="0x0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_13" description="a multiplexing control register for the NF_RDY pin." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_13_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_RDY function, the value 11 is recommended.&lt;br&gt;When this pin is multiplexed as the SFC_DIO function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_13_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_13_OPU" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_13" description="Multiplexing control for the NF_RDY pin&lt;br&gt;0: NF_RDY&lt;br&gt;1: SFC_DIO" range="0" value="0x0" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_14" description="a multiplexing control register for the JTAG_TRSTN pin." value="0x00000000" startoffset="0x038">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_14_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_14_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_14_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_14" description="Multiplexing control for the JTAG_TRSTN pin&lt;br&gt;00: JTAG_TRSTN&lt;br&gt;01: SIM_RST&lt;br&gt;10: GPIO1_0&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x038"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_15" description="a multiplexing control register for the JTAG_TDI pin." value="0x00000000" startoffset="0x03C">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_15_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_15_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_15_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_15" description="Multiplexing control for the JTAG_TDI pin&lt;br&gt;00: JTAG_TDI&lt;br&gt;01: SIM_DET&lt;br&gt;10: GPIO1_1&lt;br&gt;11: I2C1_SDA" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x03C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_16" description="a multiplexing control register for the JTAG_TMS pin." value="0x00000000" startoffset="0x040">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_16_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_16_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_16_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_16" description="Multiplexing control for the JTAG_TMS pin&lt;br&gt;00: JTAG_TMS&lt;br&gt;01: SIM_DATA&lt;br&gt;10: GPIO1_2&lt;br&gt;11: I2C1_SCL" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_17" description="a multiplexing control register for the JTAG_TCK pin." value="0x00000000" startoffset="0x044">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_17_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the SIM_CLK function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_17_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_17_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_17" description="Multiplexing control for the JTAG_TCK pin&lt;br&gt;00: JTAG_TCK&lt;br&gt;01: SIM_CLK&lt;br&gt;10: GPIO1_3&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x044"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_18" description="a multiplexing control register for the JTAG_TDO pin." value="0x00000000" startoffset="0x048">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_18_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_18_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_18_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_18" description="Multiplexing control for the JTAG_TDO pin&lt;br&gt;00: JTAG_TDO&lt;br&gt;01: SIM_PWREN&lt;br&gt;10: GPIO1_4&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x048"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_19" description="a multiplexing control register for the TSI0_D7 pin." value="0x00000000" startoffset="0x04C">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_19_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_19_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_19_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_19" description="Multiplexing control for the TSI0_D7 pin&lt;br&gt;000: GPIO1_5&lt;br&gt;001: TSI0_D7&lt;br&gt;010: RMII_MDIO&lt;br&gt;011: TSI1_SYNC&lt;br&gt;100: TSO_SYNC&lt;br&gt;101: TSI3_D0&lt;br&gt;111: RMII_RSTN&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x04C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_20" description="a multiplexing control register for the TSI0_D6 pin." value="0x00000000" startoffset="0x050">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_20_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the TSO_VALID function:&lt;br&gt;The value 10 is recommended for the 2-layer PCB.&lt;br&gt;The value 01 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the RMII_TXD1 function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the RMII_MDCK function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_20_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_20_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_20" description="Multiplexing control for the TSI0_D6 pin&lt;br&gt;000: GPIO1_6&lt;br&gt;001: TSI0_D6&lt;br&gt;010: RMII_MDCK&lt;br&gt;011: TSI1_D0&lt;br&gt;100: TSO_VALID&lt;br&gt;101: TSI3_CLK&lt;br&gt;110: TSI3_VALID&lt;br&gt;111: RMII_TXD1" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x050"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_21" description="a multiplexing control register for the TSI0_D5 pin." value="0x00000000" startoffset="0x054">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_21_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the TSO_CLK function:&lt;br&gt;The value 00 is recommended for the 2-layer PCB.&lt;br&gt;The value 00 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the RMII_TXD0 function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_21_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_21_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_21" description="Multiplexing control for the TSI0_D5 pin&lt;br&gt;000: GPIO1_7&lt;br&gt;001: TSI0_D5&lt;br&gt;010: RMII_RXDV&lt;br&gt;011: TSI1_CLK&lt;br&gt;100: TSO_CLK&lt;br&gt;101: TSI2_D0&lt;br&gt;110: TSI3_D0&lt;br&gt;111: RMII_TXD0" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x054"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_22" description="a multiplexing control register for the TSI0_D4 pin." value="0x00000000" startoffset="0x058">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_22_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the TSO_D0 function:&lt;br&gt;The value 10 is recommended for the 2-layer PCB.&lt;br&gt;The value 01 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the RMII_TXEN function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_22_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_22_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_22" description="Multiplexing control for the TSI0_D4 pin&lt;br&gt;000: GPIO2_0&lt;br&gt;001: TSI0_D4&lt;br&gt;010: RMII_RXD0&lt;br&gt;011: TSI1_VALID&lt;br&gt;100: TSO_D0&lt;br&gt;101: TSI2_CLK&lt;br&gt;110: TSI2_VALID&lt;br&gt;111: RMII_TXEN" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x058"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_23" description="a multiplexing control register for the TSI0_D3 pin." value="0x00000000" startoffset="0x05C">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_23_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_23_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_23_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_23" description="Multiplexing control for the TSI0_D3 pin&lt;br&gt;000: GPIO2_1&lt;br&gt;001: TSI0_D3&lt;br&gt;010: RMII_RXD1&lt;br&gt;011: I2C0_SCL&lt;br&gt;101: TSI1_D0&lt;br&gt;110: TSI2_D0&lt;br&gt;111: RMII_RXDV&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x05C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_24" description="a multiplexing control register for the TSI0_D2 pin." value="0x00000000" startoffset="0x060">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_24_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the RMII_REFCLK function:&lt;br&gt;The value 01 is recommended for the 2-layer PCB.&lt;br&gt;The value 01 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_24_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_24_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_24" description="Multiplexing control for the TSI0_D2 pin&lt;br&gt;000: GPIO2_2&lt;br&gt;001: TSI0_D2&lt;br&gt;010: RMII_REFCLK&lt;br&gt;011: I2C0_SDA&lt;br&gt;101: TSI1_CLK&lt;br&gt;110: TSI0_CLK&lt;br&gt;111: RMII_RXD0&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x060"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_25" description="a multiplexing control register for the TSI0_D1 pin." value="0x00000000" startoffset="0x064">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_25_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the RMII_TXD0 function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_25_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_25_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_25" description="Multiplexing control for the TSI0_D1 pin&lt;br&gt;000: GPIO2_3&lt;br&gt;001: TSI0_D1&lt;br&gt;010: RMII_TXD0&lt;br&gt;100: TSI0_SYNC&lt;br&gt;101: TSI0_D0&lt;br&gt;110: I2C1_SDA&lt;br&gt;111: RMII_RXD1&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x064"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_26" description="a multiplexing control register for the TSI0_D0 pin." value="0x00000000" startoffset="0x068">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_26_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the RMII_TXD1 function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the RMII_MDCK function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_26_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_26_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_26" description="Multiplexing control for the TSI0_D0 pin&lt;br&gt;000: GPIO2_4&lt;br&gt;001: TSI0_D0&lt;br&gt;010: RMII_TXD1&lt;br&gt;100: TSI0_VALID&lt;br&gt;101: TSI0_CLK&lt;br&gt;110: I2C1_SCL&lt;br&gt;111: RMII_MDCK&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x068"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_27" description="a multiplexing control register for the TSI0_CLK pin." value="0x00000000" startoffset="0x06C">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_27_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the RMII_TXEN function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_27_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_27_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_27" description="Multiplexing control for the TSI0_CLK pin&lt;br&gt;000: GPIO2_5&lt;br&gt;001: TSI0_CLK&lt;br&gt;010: RMII_TXEN&lt;br&gt;100: TSI0_CLK&lt;br&gt;110: TSI1_VALID&lt;br&gt;111: RMII_MDIO&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x06C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_28" description="a multiplexing control register for the TSI0_VALID pin." value="0x00000000" startoffset="0x070">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ioctrl_28_DS" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the RMII_REFCLK function:&lt;br&gt;The value 01 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 2-layer PCB.&lt;br&gt;The value 01 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="11:10" value="0x0" property="RW"/>
				<Member name="ioctrl_28_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_28_PD" description="Pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_28" description="Multiplexing control for the TSI0_VALID pin&lt;br&gt;000: GPIO2_6&lt;br&gt;001: TSI0_VALID&lt;br&gt;010: RMII_RSTN&lt;br&gt;100: TSI0_D0&lt;br&gt;110: TSI1_D0&lt;br&gt;111: RMII_REFCLK&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x070"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_29" description="a multiplexing control register for the QAM_SCL pin." value="0x00000000" startoffset="0x074">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="ioshare_29" description="Multiplexing control for the QAM_SCL pin&lt;br&gt;000: GPIO3_0&lt;br&gt;001: QAM_SCL&lt;br&gt;010: I2C1_SCL&lt;br&gt;110: TSI0_VALID&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x074"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_30" description="a multiplexing control register for the QAM_SDA pin." value="0x00000000" startoffset="0x078">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="ioshare_30" description="Multiplexing control for the QAM_SDA pin&lt;br&gt;000: GPIO3_1&lt;br&gt;001: QAM_SDA&lt;br&gt;010: I2C1_SDA&lt;br&gt;110: TSI0_D0&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x078"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_31" description="a multiplexing control register for the QAM_AGC pin." value="0x00000000" startoffset="0x07C">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000"/>
				<Member name="ioshare_31" description="Multiplexing control for the QAM_AGC pin&lt;br&gt;0: GPIO3_2&lt;br&gt;1: QAM_AGC" range="0" value="0x0" property="RW"/>
				<Register offset="0x07C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_33" description="a multiplexing control register for the SPDIF_OUT pin." value="0x00000000" startoffset="0x084">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ioshare_33" description="Multiplexing control for the SPDIF_OUT pin&lt;br&gt;00: reserved&lt;br&gt;01: SPDIF_OUT&lt;br&gt;10: GPIO3_3&lt;br&gt;11: BOOT_SEL[0]" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x084"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_34" description="Ioshare_34 is a multiplexing control register for the HDMITX_HOTPLUG pin." value="0x00000000" startoffset="0x088">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ioshare_34" description="Multiplexing control for the HDMITX_HOTPLUG pin&lt;br&gt;01: HDMITX_HOTPLUG&lt;br&gt;10: GPIO3_4&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x088"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_35" description="a multiplexing control register for the HDMITX_SDA pin." value="0x00000000" startoffset="0x08C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ioshare_35" description="Multiplexing control for the HDMITX_SDA pin&lt;br&gt;01: HDMITX_SDA&lt;br&gt;10: GPIO3_5&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x08C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_36" description="a multiplexing control register for the HDMITX_SCL pin." value="0x00000000" startoffset="0x090">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ioshare_36" description="Multiplexing control for the HDMITX_SCL pin&lt;br&gt;01: HDMITX_SCL&lt;br&gt;10: GPIO3_6&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x090"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_37" description="a multiplexing control register for the HDMITX_CEC pin." value="0x00000000" startoffset="0x094">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ioshare_37" description="Multiplexing control for the HDMITX_CEC pin&lt;br&gt;01: HDMITX_CEC&lt;br&gt;10: GPIO3_7&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x094"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_38" description="a multiplexing control register for the FE_LED_ACT pin." value="0x00000000" startoffset="0x098">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ioshare_38" description="Multiplexing control for the FE_LED_ACT pin&lt;br&gt;01: FE_LED_ACT&lt;br&gt;10: GPIO3_4&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x098"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_39" description="a multiplexing control register for the FE_LED_BASE pin." value="0x00000000" startoffset="0x09C">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000"/>
				<Member name="ioshare_39" description="Multiplexing control for the FE_LED_BASE pin&lt;br&gt;0: GPIO3_5&lt;br&gt;1: FE_LED_BASE" range="0" value="0x0" property="RW"/>
				<Register offset="0x09C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_IO_REUSE_SEL" description="&lt;B&gt;CAUTION&lt;/B&gt;The base address for SC_IO_REUSE_SEL is 0x101E_0000, which is different from that for other registers.SC_IO_REUSE_SEL is an MCU subsystem pin multiplexing control register.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="uart_txd_gpio_sel" description="Multiplexing control for the UART_TXD pin&lt;br&gt;0: UART_TXD&lt;br&gt;1: GPIO5_7" range="8" value="0x0" property="RW"/>
				<Member name="uart_rxd_gpio_sel" description="Multiplexing control for the UART_RXD pin&lt;br&gt;0: UART_RXD&lt;br&gt;1: GPIO5_6" range="7" value="0x0" property="RW"/>
				<Member name="ir_gpio_sel" description="Multiplexing control for the IR_IN pin&lt;br&gt;0: IR_IN&lt;br&gt;1: GPIO5_6" range="6" value="0x0" property="RW"/>
				<Member name="gpio_sel" description="Multiplexing control for the RSTN_IN pin&lt;br&gt;0: GPIO5_5&lt;br&gt;1: reserved" range="5" value="0x0" property="RW"/>
				<Member name="led_key0_gpio_sel" description="Multiplexing control for the LED_KEY0 pin&lt;br&gt;0: GPIO5_4&lt;br&gt;1: LED_KEY0" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="RW"/>
				<Member name="led_clk_gpio_sel" description="Multiplexing control for the LED_CLK pin&lt;br&gt;0: GPIO5_2&lt;br&gt;1: LED_CLK" range="2" value="0x0" property="RW"/>
				<Member name="led_data_gpio_sel" description="Multiplexing control for the LED_DATA pin&lt;br&gt;0: GPIO5_1&lt;br&gt;1: LED_DATA" range="1" value="0x0" property="RW"/>
				<Member name="stb_gpio_sel" description="Multiplexing control for the STANDBY_PWROFF pin&lt;br&gt;0: STANDBY_PWROFF&lt;br&gt;1: GPIO5_0" range="0" value="0x0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
</Chip>
