Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Feb  7 20:00:41 2024
| Host         : LAPTOP-RCMTCCBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file satadd_timing_summary_routed.rpt -pb satadd_timing_summary_routed.pb -rpx satadd_timing_summary_routed.rpx -warn_on_violation
| Design       : satadd
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.041ns  (logic 5.059ns (45.822%)  route 5.982ns (54.178%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.828     2.777    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.901 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     2.901    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.433 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.433    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.547    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.860 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.802     4.662    r[11]
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.306     4.968 r  y_OBUF[11]_inst_i_3/O
                         net (fo=12, routed)          1.224     6.192    y_OBUF[11]_inst_i_3_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.124     6.316 r  y_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.127     8.443    y_OBUF[11]
    M15                  OBUF (Prop_obuf_I_O)         2.597    11.041 r  y_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.041    y[11]
    M15                                                               r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.850ns  (logic 5.076ns (46.782%)  route 5.774ns (53.218%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.828     2.777    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.901 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     2.901    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.433 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.433    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.547    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.860 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.802     4.662    r[11]
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.306     4.968 r  y_OBUF[11]_inst_i_3/O
                         net (fo=12, routed)          1.056     6.024    y_OBUF[11]_inst_i_3_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I4_O)        0.124     6.148 r  y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.088     8.236    y_OBUF[5]
    N17                  OBUF (Prop_obuf_I_O)         2.614    10.850 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.850    y[5]
    N17                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.832ns  (logic 5.075ns (46.852%)  route 5.757ns (53.148%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.828     2.777    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.901 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     2.901    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.433 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.433    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.547    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.860 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.802     4.662    r[11]
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.306     4.968 r  y_OBUF[11]_inst_i_3/O
                         net (fo=12, routed)          1.227     6.195    y_OBUF[11]_inst_i_3_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.124     6.319 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.900     8.219    y_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.613    10.832 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.832    y[1]
    P16                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.676ns  (logic 5.078ns (47.565%)  route 5.598ns (52.435%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.828     2.777    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.901 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     2.901    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.433 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.433    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.547    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.860 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.802     4.662    r[11]
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.306     4.968 r  y_OBUF[11]_inst_i_3/O
                         net (fo=12, routed)          0.876     5.844    y_OBUF[11]_inst_i_3_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I4_O)        0.124     5.968 r  y_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.091     8.060    y_OBUF[8]
    M14                  OBUF (Prop_obuf_I_O)         2.616    10.676 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.676    y[8]
    M14                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.673ns  (logic 5.070ns (47.506%)  route 5.603ns (52.494%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.828     2.777    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.901 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     2.901    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.433 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.433    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.547    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.860 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.802     4.662    r[11]
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.306     4.968 r  y_OBUF[11]_inst_i_3/O
                         net (fo=12, routed)          0.879     5.848    y_OBUF[11]_inst_i_3_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I4_O)        0.124     5.972 r  y_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.093     8.065    y_OBUF[9]
    M17                  OBUF (Prop_obuf_I_O)         2.608    10.673 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.673    y[9]
    M17                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.631ns  (logic 5.082ns (47.800%)  route 5.549ns (52.200%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.828     2.777    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.901 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     2.901    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.433 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.433    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.547    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.860 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.802     4.662    r[11]
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.306     4.968 r  y_OBUF[11]_inst_i_3/O
                         net (fo=12, routed)          0.983     5.951    y_OBUF[11]_inst_i_3_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I4_O)        0.124     6.075 r  y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.936     8.011    y_OBUF[7]
    N14                  OBUF (Prop_obuf_I_O)         2.620    10.631 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.631    y[7]
    N14                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.618ns  (logic 5.071ns (47.759%)  route 5.547ns (52.241%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.828     2.777    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.901 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     2.901    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.433 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.433    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.547    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.860 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.802     4.662    r[11]
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.306     4.968 r  y_OBUF[11]_inst_i_3/O
                         net (fo=12, routed)          0.825     5.793    y_OBUF[11]_inst_i_3_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I4_O)        0.124     5.917 r  y_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.092     8.009    y_OBUF[10]
    M16                  OBUF (Prop_obuf_I_O)         2.609    10.618 r  y_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.618    y[10]
    M16                                                               r  y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.566ns  (logic 5.077ns (48.051%)  route 5.489ns (51.949%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.828     2.777    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.901 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     2.901    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.433 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.433    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.547    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.860 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.802     4.662    r[11]
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.306     4.968 r  y_OBUF[11]_inst_i_3/O
                         net (fo=12, routed)          0.968     5.936    y_OBUF[11]_inst_i_3_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.124     6.060 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.890     7.951    y_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         2.615    10.566 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.566    y[3]
    P18                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.501ns  (logic 5.076ns (48.335%)  route 5.425ns (51.665%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.828     2.777    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.901 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     2.901    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.433 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.433    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.547    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.860 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.802     4.662    r[11]
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.306     4.968 r  y_OBUF[11]_inst_i_3/O
                         net (fo=12, routed)          0.903     5.872    y_OBUF[11]_inst_i_3_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I4_O)        0.124     5.996 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.892     7.887    y_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         2.614    10.501 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.501    y[2]
    P15                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.466ns  (logic 5.076ns (48.495%)  route 5.391ns (51.505%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.828     2.777    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.901 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     2.901    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.433 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.433    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.547    u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.860 r  u1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.802     4.662    r[11]
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.306     4.968 r  y_OBUF[11]_inst_i_3/O
                         net (fo=12, routed)          0.817     5.785    y_OBUF[11]_inst_i_3_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I4_O)        0.124     5.909 r  y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.944     7.853    y_OBUF[6]
    N16                  OBUF (Prop_obuf_I_O)         2.614    10.466 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.466    y[6]
    N16                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.362ns (61.247%)  route 0.862ns (38.753%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  mode_IBUF[1]_inst/O
                         net (fo=12, routed)          0.394     0.575    mode_IBUF[1]
    SLICE_X0Y24          LUT6 (Prop_lut6_I3_O)        0.045     0.620 r  y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.468     1.088    y_OBUF[7]
    N14                  OBUF (Prop_obuf_I_O)         1.136     2.225 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.225    y[7]
    N14                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.358ns (60.017%)  route 0.905ns (39.983%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  mode_IBUF[1]_inst/O
                         net (fo=12, routed)          0.463     0.644    mode_IBUF[1]
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.045     0.689 r  y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.131    y_OBUF[4]
    N18                  OBUF (Prop_obuf_I_O)         1.132     2.263 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.263    y[4]
    N18                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.372ns (60.286%)  route 0.904ns (39.714%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T14                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.463     0.658    mode_IBUF[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.703 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.441     1.145    y_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         1.132     2.276 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.276    y[3]
    P18                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.362ns (59.513%)  route 0.926ns (40.487%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  mode_IBUF[1]_inst/O
                         net (fo=12, routed)          0.538     0.719    mode_IBUF[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.045     0.764 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.388     1.152    y_OBUF[0]
    P14                  OBUF (Prop_obuf_I_O)         1.136     2.288 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.288    y[0]
    P14                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.355ns (58.935%)  route 0.944ns (41.065%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T14                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.401     0.596    mode_IBUF[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.641 r  y_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.543     1.184    y_OBUF[11]
    M15                  OBUF (Prop_obuf_I_O)         1.114     2.299 r  y_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.299    y[11]
    M15                                                               r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.370ns (59.021%)  route 0.951ns (40.979%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T14                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.500     0.696    mode_IBUF[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.741 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.451     1.192    y_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         1.130     2.322 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.322    y[1]
    P16                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.351ns (56.439%)  route 1.043ns (43.561%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  mode_IBUF[1]_inst/O
                         net (fo=12, routed)          0.516     0.697    mode_IBUF[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.045     0.742 r  y_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.527     1.269    y_OBUF[9]
    M17                  OBUF (Prop_obuf_I_O)         1.125     2.394 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.394    y[9]
    M17                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.371ns (57.035%)  route 1.033ns (42.965%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T14                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.561     0.757    mode_IBUF[0]
    SLICE_X0Y21          LUT6 (Prop_lut6_I2_O)        0.045     0.802 r  y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.472     1.273    y_OBUF[6]
    N16                  OBUF (Prop_obuf_I_O)         1.131     2.404 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.404    y[6]
    N16                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.373ns (56.983%)  route 1.037ns (43.017%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T14                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.510     0.706    mode_IBUF[0]
    SLICE_X0Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.751 r  y_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.526     1.277    y_OBUF[8]
    M14                  OBUF (Prop_obuf_I_O)         1.133     2.410 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.410    y[8]
    M14                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.352ns (55.733%)  route 1.074ns (44.267%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  mode_IBUF[1]_inst/O
                         net (fo=12, routed)          0.537     0.718    mode_IBUF[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.045     0.763 r  y_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.537     1.300    y_OBUF[10]
    M16                  OBUF (Prop_obuf_I_O)         1.126     2.426 r  y_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.426    y[10]
    M16                                                               r  y[10] (OUT)
  -------------------------------------------------------------------    -------------------





