INFO-FLOW: Workspace /home/francesco/workspace/detector_solid/solution1 opened at Mon Sep 26 21:29:22 CEST 2022
Execute     ap_set_clock -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/francesco/tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.5 sec.
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.6 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=20 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
Execute     config_export -vivado_clock=20 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.6 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   source ./detector_solid/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
Execute     set_directive_top -name run run 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling detector_solid/abs_solid_detector.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang detector_solid/abs_solid_detector.cpp -foptimization-record-file=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.cpp.clang.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.cpp.clang.err.log 
Command       ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top run -name=run 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/clang.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 2.43 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/.systemc_flag -fix-errors /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.48 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/all.directive.json -fix-errors /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.67 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.42 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 4.38 sec.
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 4.76 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 2.33 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.bc -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.err.log 
Command       ap_eval done; 2.41 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.57 seconds. CPU system time: 0.84 seconds. Elapsed time: 19.87 seconds; current allocated memory: 460.730 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.g.bc"  
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.g.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.1 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.1 sec.
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=run -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=run -reflow-float-conversion -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.74 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.74 sec.
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=run 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=run -mllvm -hls-db-dir -mllvm /home/francesco/workspace/detector_solid/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.82 sec.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:513:2)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:512:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_37_1' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:37:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_2' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:46:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_73_1' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:73:19)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:480:2)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:513:2) in function 'writeOutcome' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:497:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:512:2) in function 'writeOutcome' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:497:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_1' (detector_solid/abs_solid_detector.cpp:37:19) in function 'find_region' completely with a factor of 16 (detector_solid/abs_solid_detector.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_2' (detector_solid/abs_solid_detector.cpp:46:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_1' (detector_solid/abs_solid_detector.cpp:73:19) in function 'is_valid' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:71:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:480:2) in function 'read_train' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:473:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:71:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:529:0)
INFO: [HLS 214-178] Inlining function 'runTestAfterInit(hls::stream<controlStr, 0>&, OutcomeStr*, hls::stream<ap_uint<8>, 0>&, bool*, REGION_T (*) [16], ap_uint<8>*)' into 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' (detector_solid/abs_solid_detector.cpp:614:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16runTestAfterInitRN3hls6streamI10controlStrLi0EEEP10OutcomeStrRNS0_I7ap_uintILi8EELi0EEEPbPA16_8REGION_TPS7_E4data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:543:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:610:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:610:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:610:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'trainStream' (detector_solid/abs_solid_detector.cpp:614:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:614:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/francesco/workspace/detector_solid/solution1/.autopilot/db/../../../kernel.xml -> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.34 seconds. Elapsed time: 4 seconds; current allocated memory: 461.414 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.414 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top run -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.0.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.4 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 485.121 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.1.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.5 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 492.039 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.1.bc to /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/francesco/workspace/detector_solid/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.1.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_658_2' (detector_solid/abs_solid_detector.cpp:658) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_664_3' (detector_solid/abs_solid_detector.cpp:664) in function 'run' automatically.
Command         transform done; 1.02 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'find_region' (detector_solid/abs_solid_detector.cpp:39:25)...435 expression(s) balanced.
Command         transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.36 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 536.684 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.2.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_656_1' (detector_solid/abs_solid_detector.cpp:656:29) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_670_4' (detector_solid/abs_solid_detector.cpp:535:50) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:660:19)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:666:17)
Command         transform done; 2.24 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.24 seconds; current allocated memory: 633.758 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.56 sec.
Command     elaborate done; 28.43 sec.
Execute     ap_eval exec zip -j /home/francesco/workspace/detector_solid/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'run' ...
Execute       ap_set_top_model run 
Execute       get_model_list run -filter all-wo-channel -topdown 
Execute       preproc_iomode -model run 
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
Execute       preproc_iomode -model run_Pipeline_VITIS_LOOP_670_4 
Execute       preproc_iomode -model writeOutcome 
Execute       preproc_iomode -model run_test 
Execute       preproc_iomode -model find_region 
Execute       preproc_iomode -model read_train 
Execute       preproc_iomode -model run_Pipeline_VITIS_LOOP_664_3 
Execute       preproc_iomode -model run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 
Execute       get_model_list run -filter all-wo-channel 
INFO-FLOW: Model list for configure: run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 run_Pipeline_VITIS_LOOP_664_3 read_train find_region run_test writeOutcome run_Pipeline_VITIS_LOOP_670_4 run
INFO-FLOW: Configuring Module : run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 ...
Execute       set_default_model run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 
Execute       apply_spec_resource_limit run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 
INFO-FLOW: Configuring Module : run_Pipeline_VITIS_LOOP_664_3 ...
Execute       set_default_model run_Pipeline_VITIS_LOOP_664_3 
Execute       apply_spec_resource_limit run_Pipeline_VITIS_LOOP_664_3 
INFO-FLOW: Configuring Module : read_train ...
Execute       set_default_model read_train 
Execute       apply_spec_resource_limit read_train 
INFO-FLOW: Configuring Module : find_region ...
Execute       set_default_model find_region 
Execute       apply_spec_resource_limit find_region 
INFO-FLOW: Configuring Module : run_test ...
Execute       set_default_model run_test 
Execute       apply_spec_resource_limit run_test 
INFO-FLOW: Configuring Module : writeOutcome ...
Execute       set_default_model writeOutcome 
Execute       apply_spec_resource_limit writeOutcome 
INFO-FLOW: Configuring Module : run_Pipeline_VITIS_LOOP_670_4 ...
Execute       set_default_model run_Pipeline_VITIS_LOOP_670_4 
Execute       apply_spec_resource_limit run_Pipeline_VITIS_LOOP_670_4 
INFO-FLOW: Configuring Module : run ...
Execute       set_default_model run 
Execute       apply_spec_resource_limit run 
INFO-FLOW: Model list for preprocess: run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 run_Pipeline_VITIS_LOOP_664_3 read_train find_region run_test writeOutcome run_Pipeline_VITIS_LOOP_670_4 run
INFO-FLOW: Preprocessing Module: run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 ...
Execute       set_default_model run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 
Execute       cdfg_preprocess -model run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 
Execute       rtl_gen_preprocess run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 
INFO-FLOW: Preprocessing Module: run_Pipeline_VITIS_LOOP_664_3 ...
Execute       set_default_model run_Pipeline_VITIS_LOOP_664_3 
Execute       cdfg_preprocess -model run_Pipeline_VITIS_LOOP_664_3 
Execute       rtl_gen_preprocess run_Pipeline_VITIS_LOOP_664_3 
INFO-FLOW: Preprocessing Module: read_train ...
Execute       set_default_model read_train 
Execute       cdfg_preprocess -model read_train 
Execute       rtl_gen_preprocess read_train 
INFO-FLOW: Preprocessing Module: find_region ...
Execute       set_default_model find_region 
Execute       cdfg_preprocess -model find_region 
Execute       rtl_gen_preprocess find_region 
INFO-FLOW: Preprocessing Module: run_test ...
Execute       set_default_model run_test 
Execute       cdfg_preprocess -model run_test 
Execute       rtl_gen_preprocess run_test 
INFO-FLOW: Preprocessing Module: writeOutcome ...
Execute       set_default_model writeOutcome 
Execute       cdfg_preprocess -model writeOutcome 
Execute       rtl_gen_preprocess writeOutcome 
INFO-FLOW: Preprocessing Module: run_Pipeline_VITIS_LOOP_670_4 ...
Execute       set_default_model run_Pipeline_VITIS_LOOP_670_4 
Execute       cdfg_preprocess -model run_Pipeline_VITIS_LOOP_670_4 
Execute       rtl_gen_preprocess run_Pipeline_VITIS_LOOP_670_4 
INFO-FLOW: Preprocessing Module: run ...
Execute       set_default_model run 
Execute       cdfg_preprocess -model run 
Execute       rtl_gen_preprocess run 
INFO-FLOW: Model list for synthesis: run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 run_Pipeline_VITIS_LOOP_664_3 read_train find_region run_test writeOutcome run_Pipeline_VITIS_LOOP_670_4 run
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 
Execute       schedule -model run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_656_1_VITIS_LOOP_658_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2' (loop 'VITIS_LOOP_656_1_VITIS_LOOP_658_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:660) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2' (loop 'VITIS_LOOP_656_1_VITIS_LOOP_658_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:660) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2' (loop 'VITIS_LOOP_656_1_VITIS_LOOP_658_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:660) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2' (loop 'VITIS_LOOP_656_1_VITIS_LOOP_658_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:660) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2' (loop 'VITIS_LOOP_656_1_VITIS_LOOP_658_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:660) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2' (loop 'VITIS_LOOP_656_1_VITIS_LOOP_658_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:660) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_656_1_VITIS_LOOP_658_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.24 seconds; current allocated memory: 648.043 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2.sched.adb -f 
INFO-FLOW: Finish scheduling run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2.
Execute       set_default_model run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 
Execute       bind -model run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 648.043 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.37 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2.bind.adb -f 
INFO-FLOW: Finish binding run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_664_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run_Pipeline_VITIS_LOOP_664_3 
Execute       schedule -model run_Pipeline_VITIS_LOOP_664_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_664_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_664_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 648.043 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_664_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_664_3.sched.adb -f 
INFO-FLOW: Finish scheduling run_Pipeline_VITIS_LOOP_664_3.
Execute       set_default_model run_Pipeline_VITIS_LOOP_664_3 
Execute       bind -model run_Pipeline_VITIS_LOOP_664_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 648.043 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_664_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_664_3.bind.adb -f 
INFO-FLOW: Finish binding run_Pipeline_VITIS_LOOP_664_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_train 
Execute       schedule -model read_train 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_train'.
INFO: [HLS 200-1470] Pipelining result : Target II = 88, Final II = 1, Depth = 1, function 'read_train'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 648.043 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/read_train.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/read_train.sched.adb -f 
INFO-FLOW: Finish scheduling read_train.
Execute       set_default_model read_train 
Execute       bind -model read_train 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 648.043 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/read_train.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/read_train.bind.adb -f 
INFO-FLOW: Finish binding read_train.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model find_region 
Execute       schedule -model find_region 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'find_region'.
INFO: [HLS 200-1470] Pipelining result : Target II = 88, Final II = 88, Depth = 158, function 'find_region'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.33 seconds; current allocated memory: 720.762 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.81 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.sched.adb -f 
Command       db_write done; 0.4 sec.
INFO-FLOW: Finish scheduling find_region.
Execute       set_default_model find_region 
Execute       bind -model find_region 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.51 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.73 seconds. CPU system time: 0 seconds. Elapsed time: 5.73 seconds; current allocated memory: 720.762 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 6.09 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.bind.adb -f 
Command       db_write done; 0.45 sec.
INFO-FLOW: Finish binding find_region.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run_test 
Execute       schedule -model run_test 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'run_test'.
INFO: [HLS 200-1470] Pipelining result : Target II = 88, Final II = 88, Depth = 183, function 'run_test'
WARNING: [HLS 200-871] Estimated clock period (16.48ns) exceeds the target (target clock period: 20ns, clock uncertainty: 5.4ns, effective delay budget: 14.6ns).
WARNING: [HLS 200-1016] The critical path in module 'run_test' consists of the following:	'call' operation ('tmp1', detector_solid/abs_solid_detector.cpp:532) to 'find_region' [182]  (16.5 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.84 seconds; current allocated memory: 720.762 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.39 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.sched.adb -f 
INFO-FLOW: Finish scheduling run_test.
Execute       set_default_model run_test 
Execute       bind -model run_test 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.84 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.25 seconds. CPU system time: 0 seconds. Elapsed time: 2.24 seconds; current allocated memory: 720.762 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.77 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.bind.adb -f 
INFO-FLOW: Finish binding run_test.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model writeOutcome 
Execute       schedule -model writeOutcome 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'writeOutcome'.
INFO: [HLS 200-1470] Pipelining result : Target II = 88, Final II = 3, Depth = 3, function 'writeOutcome'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.8 seconds. CPU system time: 0 seconds. Elapsed time: 3.81 seconds; current allocated memory: 720.762 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.sched.adb -f 
INFO-FLOW: Finish scheduling writeOutcome.
Execute       set_default_model writeOutcome 
Execute       bind -model writeOutcome 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 720.762 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.bind.adb -f 
INFO-FLOW: Finish binding writeOutcome.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_670_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run_Pipeline_VITIS_LOOP_670_4 
Execute       schedule -model run_Pipeline_VITIS_LOOP_670_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_670_4'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_670_4' (loop 'VITIS_LOOP_670_4'): Unable to enforce a carried dependence constraint (II = 88, distance = 1, offset = 1) between 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test' and 'call' operation ('call_ret', detector_solid/abs_solid_detector.cpp:552) to 'read_train'.
WARNING: [HLS 200-875] II = 89 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 90 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 91 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 92 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 93 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 94 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 95 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 96 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 97 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 98 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 99 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 100 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 101 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 102 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 103 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 104 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 105 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 106 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 107 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 108 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 109 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 110 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 111 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 112 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 113 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 114 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 115 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 116 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 117 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 118 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 119 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 120 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 121 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 122 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 123 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 124 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 125 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 126 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 127 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 128 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 129 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 130 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 131 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 132 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 133 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 134 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 135 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 136 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 137 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 138 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 139 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 140 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 141 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 142 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 143 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 144 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 145 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 146 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 147 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 148 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 149 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 150 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 151 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 152 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 153 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 154 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 155 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 156 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 157 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 158 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 159 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 160 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 161 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 162 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 163 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 164 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 165 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 166 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 167 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 168 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 169 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 170 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 171 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 172 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 173 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 174 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 175 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_670_4' (loop 'VITIS_LOOP_670_4'): Unable to enforce a carried dependence constraint (II = 176, distance = 1, offset = 1) between 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test' and 'call' operation ('call_ret', detector_solid/abs_solid_detector.cpp:552) to 'read_train'.
WARNING: [HLS 200-875] II = 177 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 178 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 179 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 180 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 181 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-875] II = 182 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_670_4' (loop 'VITIS_LOOP_670_4'): Unable to enforce a carried dependence constraint (II = 183, distance = 1, offset = 1) between 'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test' and 'call' operation ('call_ret', detector_solid/abs_solid_detector.cpp:552) to 'read_train'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_670_4' (loop 'VITIS_LOOP_670_4'): Unable to enforce a carried dependence constraint (II = 184, distance = 1, offset = 1) between 'call' operation ('_ln556', detector_solid/abs_solid_detector.cpp:556) to 'writeOutcome' and 'call' operation ('call_ret', detector_solid/abs_solid_detector.cpp:552) to 'read_train'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_670_4' (loop 'VITIS_LOOP_670_4'): Unable to enforce a carried dependence constraint (II = 185, distance = 1, offset = 1) between 'call' operation ('_ln556', detector_solid/abs_solid_detector.cpp:556) to 'writeOutcome' and 'call' operation ('call_ret', detector_solid/abs_solid_detector.cpp:552) to 'read_train'.
INFO: [HLS 200-1470] Pipelining result : Target II = 88, Final II = 186, Depth = 187, loop 'VITIS_LOOP_670_4'
WARNING: [HLS 200-871] Estimated clock period (16.48ns) exceeds the target (target clock period: 20ns, clock uncertainty: 5.4ns, effective delay budget: 14.6ns).
WARNING: [HLS 200-1016] The critical path in module 'run_Pipeline_VITIS_LOOP_670_4' consists of the following:	'call' operation ('error', detector_solid/abs_solid_detector.cpp:555) to 'run_test' [130]  (16.5 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 720.762 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_670_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.34 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_670_4.sched.adb -f 
INFO-FLOW: Finish scheduling run_Pipeline_VITIS_LOOP_670_4.
Execute       set_default_model run_Pipeline_VITIS_LOOP_670_4 
Execute       bind -model run_Pipeline_VITIS_LOOP_670_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.93 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.27 seconds. CPU system time: 0 seconds. Elapsed time: 2.28 seconds; current allocated memory: 720.762 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_670_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.73 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_670_4.bind.adb -f 
INFO-FLOW: Finish binding run_Pipeline_VITIS_LOOP_670_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run 
Execute       schedule -model run 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.77 seconds. CPU system time: 0 seconds. Elapsed time: 3.78 seconds; current allocated memory: 720.762 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.sched.adb -f 
INFO-FLOW: Finish scheduling run.
Execute       set_default_model run 
Execute       bind -model run 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 720.762 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.87 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.bind.adb -f 
INFO-FLOW: Finish binding run.
Execute       get_model_list run -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 
Execute       rtl_gen_preprocess run_Pipeline_VITIS_LOOP_664_3 
Execute       rtl_gen_preprocess read_train 
Execute       rtl_gen_preprocess find_region 
Execute       rtl_gen_preprocess run_test 
Execute       rtl_gen_preprocess writeOutcome 
Execute       rtl_gen_preprocess run_Pipeline_VITIS_LOOP_670_4 
Execute       rtl_gen_preprocess run 
INFO-FLOW: Model list for RTL generation: run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 run_Pipeline_VITIS_LOOP_664_3 read_train find_region run_test writeOutcome run_Pipeline_VITIS_LOOP_670_4 run
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2' pipeline 'VITIS_LOOP_656_1_VITIS_LOOP_658_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.11 seconds. CPU system time: 0 seconds. Elapsed time: 4.1 seconds; current allocated memory: 720.762 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 
Execute       gen_rtl run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 
Execute       syn_report -csynth -model run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       syn_report -rtlxml -model run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.46 sec.
Execute       db_write -model run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2.adb 
Command       db_write done; 0.14 sec.
Execute       db_write -model run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_664_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run_Pipeline_VITIS_LOOP_664_3 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_664_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_664_3' pipeline 'VITIS_LOOP_664_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_664_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 736.324 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run_Pipeline_VITIS_LOOP_664_3 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_run_Pipeline_VITIS_LOOP_664_3 
Execute       gen_rtl run_Pipeline_VITIS_LOOP_664_3 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_run_Pipeline_VITIS_LOOP_664_3 
Execute       syn_report -csynth -model run_Pipeline_VITIS_LOOP_664_3 -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_Pipeline_VITIS_LOOP_664_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model run_Pipeline_VITIS_LOOP_664_3 -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_Pipeline_VITIS_LOOP_664_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model run_Pipeline_VITIS_LOOP_664_3 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_664_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model run_Pipeline_VITIS_LOOP_664_3 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_664_3.adb 
Execute       db_write -model run_Pipeline_VITIS_LOOP_664_3 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run_Pipeline_VITIS_LOOP_664_3 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_664_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_train -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/read_train.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 736.324 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_train -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_read_train 
Execute       gen_rtl read_train -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_read_train 
Execute       syn_report -csynth -model read_train -o /home/francesco/workspace/detector_solid/solution1/syn/report/read_train_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_train -o /home/francesco/workspace/detector_solid/solution1/syn/report/read_train_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_train -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/read_train.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_train -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/read_train.adb 
Execute       db_write -model read_train -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_train -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/read_train 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model find_region -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'find_region' pipeline 'find_region' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_region'.
Command       create_rtl_model done; 1.66 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 782.473 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl find_region -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_find_region 
Execute       gen_rtl find_region -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_find_region 
Execute       syn_report -csynth -model find_region -o /home/francesco/workspace/detector_solid/solution1/syn/report/find_region_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.53 sec.
Execute       syn_report -rtlxml -model find_region -o /home/francesco/workspace/detector_solid/solution1/syn/report/find_region_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 1.25 sec.
Execute       syn_report -verbosereport -model find_region -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 7.4 sec.
Execute       db_write -model find_region -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.adb 
Command       db_write done; 1.73 sec.
Execute       db_write -model find_region -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.87 sec.
Execute       gen_tb_info find_region -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run_test -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_test' pipeline 'run_test' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'run_test' is 16263 from HDL expression: ((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp406)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp405)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp404)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp403)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp402)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp401)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp400)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp399)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp398)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp397)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp396)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp395)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp394)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp393)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp392)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp391)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp390)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp389)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp388)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp387)) | ((1'b1 == ap_CS_fsm_pp0_stage86) & (1'b0 == ap_block_pp0_stage86_11001_ignoreCallOp384)) | ((1'b1 == ap_CS_fsm_pp0_stage85) & (1'b0 == ap_block_pp0_stage85_11001_ignoreCallOp383)) | ((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp382)) | ((1'b1 == ap_CS_fsm_pp0_stage83) & (1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp381)) | ((1'b1 == ap_CS_fsm_pp0_stage82) & (1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp380)) | ((1'b1 == ap_CS_fsm_pp0_stage81) & (1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp379)) | ((1'b1 == ap_CS_fsm_pp0_stage80) & (1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp378)) | ((1'b1 == ap_CS_fsm_pp0_stage79) & (1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp377)) | ((1'b1 == ap_CS_fsm_pp0_stage78) & (1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp376)) | ((1'b1 == ap_CS_fsm_pp0_stage77) & (1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp375)) | ((1'b1 == ap_CS_fsm_pp0_stage76) & (1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp374)) | ((1'b1 == ap_CS_fsm_pp0_stage75) & (1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp373)) | ((1'b1 == ap_CS_fsm_pp0_stage74) & (1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp372)) | ((1'b1 == ap_CS_fsm_pp0_stage73) & (1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp371)) | ((1'b1 == ap_CS_fsm_pp0_stage72) & (1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp370)) | ((1'b1 == ap_CS_fsm_pp0_stage71) & (1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp369)) | ((1'b1 == ap_CS_fsm_pp0_stage70) & (1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp368)) | ((1'b1 == ap_CS_fsm_pp0_stage69) & (1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp367)) | ((1'b1 == ap_CS_fsm_pp0_stage68) & (1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp366)) | ((1'b1 == ap_CS_fsm_pp0_stage67) & (1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp365)) | ((1'b1 == ap_CS_fsm_pp0_stage66) & (1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp364)) | ((1'b1 == ap_CS_fsm_pp0_stage65) & (1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp363)) | ((1'b1 == ap_CS_fsm_pp0_stage64) & (1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp362)) | ((1'b1 == ap_CS_fsm_pp0_stage63) & (1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp361)) | ((1'b1 == ap_CS_fsm_pp0_stage62) & (1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp360)) | ((1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp359)) | ((1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp358)) | ((1'b1 == ap_CS_fsm_pp0_stage59) & (1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp357)) | ((1'b1 == ap_CS_fsm_pp0_stage58) & (1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp356)) | ((1'b1 == ap_CS_fsm_pp0_stage57) & (1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp355)) | ((1'b1 == ap_CS_fsm_pp0_stage56) & (1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp354)) | ((1'b1 == ap_CS_fsm_pp0_stage55) & (1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp353)) | ((1'b1 == ap_CS_fsm_pp0_stage54) & (1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp352)) | ((1'b1 == ap_CS_fsm_pp0_stage53) & (1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp351)) | ((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp350)) | ((1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp349)) | ((1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp348)) | ((1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp347)) | ((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp346)) | ((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp345)) | ((1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp344)) | ((1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp343)) | ((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp342)) | ((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp341)) | ((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp340)) | ((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp339)) | ((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp338)) | ((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_11001_ignoreCallOp337)) | ((1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38_11001_ignoreCallOp336)) | ((1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37_11001_ignoreCallOp335)) | ((1'b1 == ap_CS_fsm_pp0_stage36) & (1'b0 == ap_block_pp0_stage36_11001_ignoreCallOp334)) | ((1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35_11001_ignoreCallOp333)) | ((1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34_11001_ignoreCallOp332)) | ((1'b1 == ap_CS_fsm_pp0_stage33) & (1'b0 == ap_block_pp0_stage33_11001_ignoreCallOp331)) | ((1'b1 == ap_CS_fsm_pp0_stage32) & (1'b0 == ap_block_pp0_stage32_11001_ignoreCallOp330)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp329)) | ((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp328)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp327)) | ((1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp326)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp325)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp324)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp323)) | ((1'b1 == ap_CS_fsm_pp0_stage87) & (1'b0 == ap_block_pp0_stage87_11001_ignoreCallOp385)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp410)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp409)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp408)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp386)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp407))))
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.56 seconds. CPU system time: 0.08 seconds. Elapsed time: 14.67 seconds; current allocated memory: 864.168 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run_test -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_run_test 
Execute       gen_rtl run_test -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_run_test 
Execute       syn_report -csynth -model run_test -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_test_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model run_test -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_test_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model run_test -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.83 sec.
Execute       db_write -model run_test -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.adb 
Execute       db_write -model run_test -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run_test -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model writeOutcome -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.16 seconds; current allocated memory: 879.785 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl writeOutcome -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_writeOutcome 
Execute       gen_rtl writeOutcome -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_writeOutcome 
Execute       syn_report -csynth -model writeOutcome -o /home/francesco/workspace/detector_solid/solution1/syn/report/writeOutcome_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model writeOutcome -o /home/francesco/workspace/detector_solid/solution1/syn/report/writeOutcome_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model writeOutcome -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model writeOutcome -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.adb 
Execute       db_write -model writeOutcome -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info writeOutcome -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_670_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run_Pipeline_VITIS_LOOP_670_4 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_670_4.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'runTestAfterInit_stream_OutcomeStr_stream_bool_REGION_T_16_ap_uint_dat_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'runTestAfterInit_stream_OutcomeStr_stream_bool_REGION_T_16_ap_uint_dat_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'runTestAfterInit_stream_OutcomeStr_stream_bool_REGION_T_16_ap_uint_dat_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'runTestAfterInit_stream_OutcomeStr_stream_bool_REGION_T_16_ap_uint_dat_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'runTestAfterInit_stream_OutcomeStr_stream_bool_REGION_T_16_ap_uint_dat_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'runTestAfterInit_stream_OutcomeStr_stream_bool_REGION_T_16_ap_uint_dat_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'runTestAfterInit_stream_OutcomeStr_stream_bool_REGION_T_16_ap_uint_dat_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'runTestAfterInit_stream_OutcomeStr_stream_bool_REGION_T_16_ap_uint_dat' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'run_Pipeline_VITIS_LOOP_670_4' is 16603 from HDL expression: (((1'b0 == ap_block_pp0_stage184_11001_ignoreCallOp437) & (1'b1 == ap_CS_fsm_pp0_stage184)) | ((1'b0 == ap_block_pp0_stage183_11001_ignoreCallOp436) & (1'b1 == ap_CS_fsm_pp0_stage183)) | ((1'b0 == ap_block_pp0_stage182_11001_ignoreCallOp435) & (1'b1 == ap_CS_fsm_pp0_stage182)) | ((1'b0 == ap_block_pp0_stage181_11001_ignoreCallOp434) & (1'b1 == ap_CS_fsm_pp0_stage181)) | ((1'b0 == ap_block_pp0_stage180_11001_ignoreCallOp433) & (1'b1 == ap_CS_fsm_pp0_stage180)) | ((1'b0 == ap_block_pp0_stage179_11001_ignoreCallOp432) & (1'b1 == ap_CS_fsm_pp0_stage179)) | ((1'b0 == ap_block_pp0_stage178_11001_ignoreCallOp431) & (1'b1 == ap_CS_fsm_pp0_stage178)) | ((1'b0 == ap_block_pp0_stage177_11001_ignoreCallOp430) & (1'b1 == ap_CS_fsm_pp0_stage177)) | ((1'b0 == ap_block_pp0_stage176_11001_ignoreCallOp429) & (1'b1 == ap_CS_fsm_pp0_stage176)) | ((1'b0 == ap_block_pp0_stage175_11001_ignoreCallOp428) & (1'b1 == ap_CS_fsm_pp0_stage175)) | ((1'b0 == ap_block_pp0_stage174_11001_ignoreCallOp427) & (1'b1 == ap_CS_fsm_pp0_stage174)) | ((1'b0 == ap_block_pp0_stage173_11001_ignoreCallOp426) & (1'b1 == ap_CS_fsm_pp0_stage173)) | ((1'b0 == ap_block_pp0_stage172_11001_ignoreCallOp425) & (1'b1 == ap_CS_fsm_pp0_stage172)) | ((1'b0 == ap_block_pp0_stage171_11001_ignoreCallOp424) & (1'b1 == ap_CS_fsm_pp0_stage171)) | ((1'b0 == ap_block_pp0_stage170_11001_ignoreCallOp423) & (1'b1 == ap_CS_fsm_pp0_stage170)) | ((1'b0 == ap_block_pp0_stage169_11001_ignoreCallOp422) & (1'b1 == ap_CS_fsm_pp0_stage169)) | ((1'b0 == ap_block_pp0_stage168_11001_ignoreCallOp421) & (1'b1 == ap_CS_fsm_pp0_stage168)) | ((1'b0 == ap_block_pp0_stage167_11001_ignoreCallOp420) & (1'b1 == ap_CS_fsm_pp0_stage167)) | ((1'b0 == ap_block_pp0_stage166_11001_ignoreCallOp419) & (1'b1 == ap_CS_fsm_pp0_stage166)) | ((1'b0 == ap_block_pp0_stage165_11001_ignoreCallOp418) & (1'b1 == ap_CS_fsm_pp0_stage165)) | ((1'b0 == ap_block_pp0_stage164_11001_ignoreCallOp417) & (1'b1 == ap_CS_fsm_pp0_stage164)) | ((1'b0 == ap_block_pp0_stage163_11001_ignoreCallOp416) & (1'b1 == ap_CS_fsm_pp0_stage163)) | ((1'b0 == ap_block_pp0_stage162_11001_ignoreCallOp415) & (1'b1 == ap_CS_fsm_pp0_stage162)) | ((1'b0 == ap_block_pp0_stage161_11001_ignoreCallOp414) & (1'b1 == ap_CS_fsm_pp0_stage161)) | ((1'b0 == ap_block_pp0_stage160_11001_ignoreCallOp413) & (1'b1 == ap_CS_fsm_pp0_stage160)) | ((1'b0 == ap_block_pp0_stage159_11001_ignoreCallOp412) & (1'b1 == ap_CS_fsm_pp0_stage159)) | ((1'b0 == ap_block_pp0_stage158_11001_ignoreCallOp411) & (1'b1 == ap_CS_fsm_pp0_stage158)) | ((1'b0 == ap_block_pp0_stage157_11001_ignoreCallOp410) & (1'b1 == ap_CS_fsm_pp0_stage157)) | ((1'b0 == ap_block_pp0_stage156_11001_ignoreCallOp409) & (1'b1 == ap_CS_fsm_pp0_stage156)) | ((1'b0 == ap_block_pp0_stage155_11001_ignoreCallOp408) & (1'b1 == ap_CS_fsm_pp0_stage155)) | ((1'b0 == ap_block_pp0_stage154_11001_ignoreCallOp407) & (1'b1 == ap_CS_fsm_pp0_stage154)) | ((1'b0 == ap_block_pp0_stage153_11001_ignoreCallOp406) & (1'b1 == ap_CS_fsm_pp0_stage153)) | ((1'b0 == ap_block_pp0_stage152_11001_ignoreCallOp405) & (1'b1 == ap_CS_fsm_pp0_stage152)) | ((1'b0 == ap_block_pp0_stage151_11001_ignoreCallOp404) & (1'b1 == ap_CS_fsm_pp0_stage151)) | ((1'b0 == ap_block_pp0_stage150_11001_ignoreCallOp403) & (1'b1 == ap_CS_fsm_pp0_stage150)) | ((1'b0 == ap_block_pp0_stage149_11001_ignoreCallOp402) & (1'b1 == ap_CS_fsm_pp0_stage149)) | ((1'b0 == ap_block_pp0_stage148_11001_ignoreCallOp401) & (1'b1 == ap_CS_fsm_pp0_stage148)) | ((1'b0 == ap_block_pp0_stage147_11001_ignoreCallOp400) & (1'b1 == ap_CS_fsm_pp0_stage147)) | ((1'b0 == ap_block_pp0_stage146_11001_ignoreCallOp399) & (1'b1 == ap_CS_fsm_pp0_stage146)) | ((1'b0 == ap_block_pp0_stage145_11001_ignoreCallOp398) & (1'b1 == ap_CS_fsm_pp0_stage145)) | ((1'b0 == ap_block_pp0_stage144_11001_ignoreCallOp397) & (1'b1 == ap_CS_fsm_pp0_stage144)) | ((1'b0 == ap_block_pp0_stage143_11001_ignoreCallOp396) & (1'b1 == ap_CS_fsm_pp0_stage143)) | ((1'b0 == ap_block_pp0_stage142_11001_ignoreCallOp395) & (1'b1 == ap_CS_fsm_pp0_stage142)) | ((1'b0 == ap_block_pp0_stage141_11001_ignoreCallOp394) & (1'b1 == ap_CS_fsm_pp0_stage141)) | ((1'b0 == ap_block_pp0_stage140_11001_ignoreCallOp393) & (1'b1 == ap_CS_fsm_pp0_stage140)) | ((1'b0 == ap_block_pp0_stage139_11001_ignoreCallOp392) & (1'b1 == ap_CS_fsm_pp0_stage139)) | ((1'b0 == ap_block_pp0_stage138_11001_ignoreCallOp391) & (1'b1 == ap_CS_fsm_pp0_stage138)) | ((1'b0 == ap_block_pp0_stage137_11001_ignoreCallOp390) & (1'b1 == ap_CS_fsm_pp0_stage137)) | ((1'b0 == ap_block_pp0_stage136_11001_ignoreCallOp389) & (1'b1 == ap_CS_fsm_pp0_stage136)) | ((1'b0 == ap_block_pp0_stage135_11001_ignoreCallOp388) & (1'b1 == ap_CS_fsm_pp0_stage135)) | ((1'b0 == ap_block_pp0_stage134_11001_ignoreCallOp387) & (1'b1 == ap_CS_fsm_pp0_stage134)) | ((1'b0 == ap_block_pp0_stage133_11001_ignoreCallOp386) & (1'b1 == ap_CS_fsm_pp0_stage133)) | ((1'b0 == ap_block_pp0_stage132_11001_ignoreCallOp385) & (1'b1 == ap_CS_fsm_pp0_stage132)) | ((1'b0 == ap_block_pp0_stage131_11001_ignoreCallOp384) & (1'b1 == ap_CS_fsm_pp0_stage131)) | ((1'b0 == ap_block_pp0_stage130_11001_ignoreCallOp383) & (1'b1 == ap_CS_fsm_pp0_stage130)) | ((1'b0 == ap_block_pp0_stage129_11001_ignoreCallOp382) & (1'b1 == ap_CS_fsm_pp0_stage129)) | ((1'b0 == ap_block_pp0_stage128_11001_ignoreCallOp381) & (1'b1 == ap_CS_fsm_pp0_stage128)) | ((1'b0 == ap_block_pp0_stage127_11001_ignoreCallOp380) & (1'b1 == ap_CS_fsm_pp0_stage127)) | ((1'b0 == ap_block_pp0_stage126_11001_ignoreCallOp379) & (1'b1 == ap_CS_fsm_pp0_stage126)) | ((1'b0 == ap_block_pp0_stage125_11001_ignoreCallOp378) & (1'b1 == ap_CS_fsm_pp0_stage125)) | ((1'b0 == ap_block_pp0_stage124_11001_ignoreCallOp377) & (1'b1 == ap_CS_fsm_pp0_stage124)) | ((1'b0 == ap_block_pp0_stage123_11001_ignoreCallOp376) & (1'b1 == ap_CS_fsm_pp0_stage123)) | ((1'b0 == ap_block_pp0_stage122_11001_ignoreCallOp375) & (1'b1 == ap_CS_fsm_pp0_stage122)) | ((1'b0 == ap_block_pp0_stage121_11001_ignoreCallOp374) & (1'b1 == ap_CS_fsm_pp0_stage121)) | ((1'b0 == ap_block_pp0_stage120_11001_ignoreCallOp373) & (1'b1 == ap_CS_fsm_pp0_stage120)) | ((1'b0 == ap_block_pp0_stage119_11001_ignoreCallOp372) & (1'b1 == ap_CS_fsm_pp0_stage119)) | ((1'b0 == ap_block_pp0_stage118_11001_ignoreCallOp371) & (1'b1 == ap_CS_fsm_pp0_stage118)) | ((1'b0 == ap_block_pp0_stage117_11001_ignoreCallOp370) & (1'b1 == ap_CS_fsm_pp0_stage117)) | ((1'b0 == ap_block_pp0_stage116_11001_ignoreCallOp369) & (1'b1 == ap_CS_fsm_pp0_stage116)) | ((1'b0 == ap_block_pp0_stage115_11001_ignoreCallOp368) & (1'b1 == ap_CS_fsm_pp0_stage115)) | ((1'b0 == ap_block_pp0_stage114_11001_ignoreCallOp367) & (1'b1 == ap_CS_fsm_pp0_stage114)) | ((1'b0 == ap_block_pp0_stage113_11001_ignoreCallOp366) & (1'b1 == ap_CS_fsm_pp0_stage113)) | ((1'b0 == ap_block_pp0_stage112_11001_ignoreCallOp365) & (1'b1 == ap_CS_fsm_pp0_stage112)) | ((1'b0 == ap_block_pp0_stage111_11001_ignoreCallOp364) & (1'b1 == ap_CS_fsm_pp0_stage111)) | ((1'b0 == ap_block_pp0_stage110_11001_ignoreCallOp363) & (1'b1 == ap_CS_fsm_pp0_stage110)) | ((1'b0 == ap_block_pp0_stage109_11001_ignoreCallOp362) & (1'b1 == ap_CS_fsm_pp0_stage109)) | ((1'b0 == ap_block_pp0_stage108_11001_ignoreCallOp361) & (1'b1 == ap_CS_fsm_pp0_stage108)) | ((1'b0 == ap_block_pp0_stage107_11001_ignoreCallOp360) & (1'b1 == ap_CS_fsm_pp0_stage107)) | ((1'b0 == ap_block_pp0_stage106_11001_ignoreCallOp359) & (1'b1 == ap_CS_fsm_pp0_stage106)) | ((1'b0 == ap_block_pp0_stage105_11001_ignoreCallOp358) & (1'b1 == ap_CS_fsm_pp0_stage105)) | ((1'b0 == ap_block_pp0_stage104_11001_ignoreCallOp357) & (1'b1 == ap_CS_fsm_pp0_stage104)) | ((1'b0 == ap_block_pp0_stage103_11001_ignoreCallOp356) & (1'b1 == ap_CS_fsm_pp0_stage103)) | ((1'b0 == ap_block_pp0_stage102_11001_ignoreCallOp355) & (1'b1 == ap_CS_fsm_pp0_stage102)) | ((1'b0 == ap_block_pp0_stage101_11001_ignoreCallOp354) & (1'b1 == ap_CS_fsm_pp0_stage101)) | ((1'b0 == ap_block_pp0_stage100_11001_ignoreCallOp353) & (1'b1 == ap_CS_fsm_pp0_stage100)) | ((1'b0 == ap_block_pp0_stage99_11001_ignoreCallOp352) & (1'b1 == ap_CS_fsm_pp0_stage99)) | ((1'b0 == ap_block_pp0_stage98_11001_ignoreCallOp351) & (1'b1 == ap_CS_fsm_pp0_stage98)) | ((1'b0 == ap_block_pp0_stage97_11001_ignoreCallOp350) & (1'b1 == ap_CS_fsm_pp0_stage97)) | ((1'b0 == ap_block_pp0_stage96_11001_ignoreCallOp349) & (1'b1 == ap_CS_fsm_pp0_stage96)) | ((1'b0 == ap_block_pp0_stage95_11001_ignoreCallOp348) & (1'b1 == ap_CS_fsm_pp0_stage95)) | ((1'b0 == ap_block_pp0_stage94_11001_ignoreCallOp347) & (1'b1 == ap_CS_fsm_pp0_stage94)) | ((1'b0 == ap_block_pp0_stage93_11001_ignoreCallOp346) & (1'b1 == ap_CS_fsm_pp0_stage93)) | ((1'b0 == ap_block_pp0_stage92_11001_ignoreCallOp345) & (1'b1 == ap_CS_fsm_pp0_stage92)) | ((1'b0 == ap_block_pp0_stage91_11001_ignoreCallOp344) & (1'b1 == ap_CS_fsm_pp0_stage91)) | ((1'b0 == ap_block_pp0_stage90_11001_ignoreCallOp343) & (1'b1 == ap_CS_fsm_pp0_stage90)) | ((1'b0 == ap_block_pp0_stage89_11001_ignoreCallOp342) & (1'b1 == ap_CS_fsm_pp0_stage89)) | ((1'b0 == ap_block_pp0_stage88_11001_ignoreCallOp341) & (1'b1 == ap_CS_fsm_pp0_stage88)) | ((1'b0 == ap_block_pp0_stage87_11001_ignoreCallOp340) & (1'b1 == ap_CS_fsm_pp0_stage87)) | ((1'b0 == ap_block_pp0_stage86_11001_ignoreCallOp339) & (1'b1 == ap_CS_fsm_pp0_stage86)) | ((1'b0 == ap_block_pp0_stage85_11001_ignoreCallOp338) & (1'b1 == ap_CS_fsm_pp0_stage85)) | ((1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp337) & (1'b1 == ap_CS_fsm_pp0_stage84)) | ((1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp336) & (1'b1 == ap_CS_fsm_pp0_stage83)) | ((1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp335) & (1'b1 == ap_CS_fsm_pp0_stage82)) | ((1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp334) & (1'b1 == ap_CS_fsm_pp0_stage81)) | ((1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp333) & (1'b1 == ap_CS_fsm_pp0_stage80)) | ((1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp332) & (1'b1 == ap_CS_fsm_pp0_stage79)) | ((1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp331) & (1'b1 == ap_CS_fsm_pp0_stage78)) | ((1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp330) & (1'b1 == ap_CS_fsm_pp0_stage77)) | ((1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp329) & (1'b1 == ap_CS_fsm_pp0_stage76)) | ((1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp328) & (1'b1 == ap_CS_fsm_pp0_stage75)) | ((1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp327) & (1'b1 == ap_CS_fsm_pp0_stage74)) | ((1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp326) & (1'b1 == ap_CS_fsm_pp0_stage73)) | ((1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp325) & (1'b1 == ap_CS_fsm_pp0_stage72)) | ((1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp324) & (1'b1 == ap_CS_fsm_pp0_stage71)) | ((1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp323) & (1'b1 == ap_CS_fsm_pp0_stage70)) | ((1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp322) & (1'b1 == ap_CS_fsm_pp0_stage69)) | ((1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp321) & (1'b1 == ap_CS_fsm_pp0_stage68)) | ((1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp320) & (1'b1 == ap_CS_fsm_pp0_stage67)) | ((1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp319) & (1'b1 == ap_CS_fsm_pp0_stage66)) | ((1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp318) & (1'b1 == ap_CS_fsm_pp0_stage65)) | ((1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp317) & (1'b1 == ap_CS_fsm_pp0_stage64)) | ((1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp316) & (1'b1 == ap_CS_fsm_pp0_stage63)) | ((1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp315) & (1'b1 == ap_CS_fsm_pp0_stage62)) | ((1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp314) & (1'b1 == ap_CS_fsm_pp0_stage61)) | ((1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp313) & (1'b1 == ap_CS_fsm_pp0_stage60)) | ((1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp312) & (1'b1 == ap_CS_fsm_pp0_stage59)) | ((1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp311) & (1'b1 == ap_CS_fsm_pp0_stage58)) | ((1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp310) & (1'b1 == ap_CS_fsm_pp0_stage57)) | ((1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp309) & (1'b1 == ap_CS_fsm_pp0_stage56)) | ((1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp308) & (1'b1 == ap_CS_fsm_pp0_stage55)) | ((1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp307) & (1'b1 == ap_CS_fsm_pp0_stage54)) | ((1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp306) & (1'b1 == ap_CS_fsm_pp0_stage53)) | ((1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp305) & (1'b1 == ap_CS_fsm_pp0_stage52)) | ((1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp304) & (1'b1 == ap_CS_fsm_pp0_stage51)) | ((1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp303) & (1'b1 == ap_CS_fsm_pp0_stage50)) | ((1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp302) & (1'b1 == ap_CS_fsm_pp0_stage49)) | ((1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp301) & (1'b1 == ap_CS_fsm_pp0_stage48)) | ((1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp300) & (1'b1 == ap_CS_fsm_pp0_stage47)) | ((1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp299) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp298) & (1'b1 == ap_CS_fsm_pp0_stage45)) | ((1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp297) & (1'b1 == ap_CS_fsm_pp0_stage44)) | ((1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp296) & (1'b1 == ap_CS_fsm_pp0_stage43)) | ((1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp295) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp294) & (1'b1 == ap_CS_fsm_pp0_stage41)) | ((1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp293) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b0 == ap_block_pp0_stage39_11001_ignoreCallOp292) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((1'b0 == ap_block_pp0_stage38_11001_ignoreCallOp291) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((1'b0 == ap_block_pp0_stage37_11001_ignoreCallOp290) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b0 == ap_block_pp0_stage36_11001_ignoreCallOp289) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b0 == ap_block_pp0_stage35_11001_ignoreCallOp288) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((1'b0 == ap_block_pp0_stage34_11001_ignoreCallOp287) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b0 == ap_block_pp0_stage33_11001_ignoreCallOp286) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b0 == ap_block_pp0_stage32_11001_ignoreCallOp285) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp284) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp283) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp282) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp281) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp280) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp279) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp278) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp277) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp276) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp275) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp274) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp273) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp272) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp271) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp270) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp269) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp268) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp267) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp266) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp265) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp264) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp263) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp262) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp261) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp260) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp259) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp258) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp257) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp256) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp255) & (1'b1 == ap_CS_fsm_pp0_stage2)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_670_4'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 883.578 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run_Pipeline_VITIS_LOOP_670_4 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_run_Pipeline_VITIS_LOOP_670_4 
Execute       gen_rtl run_Pipeline_VITIS_LOOP_670_4 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_run_Pipeline_VITIS_LOOP_670_4 
Execute       syn_report -csynth -model run_Pipeline_VITIS_LOOP_670_4 -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_Pipeline_VITIS_LOOP_670_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model run_Pipeline_VITIS_LOOP_670_4 -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_Pipeline_VITIS_LOOP_670_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model run_Pipeline_VITIS_LOOP_670_4 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_670_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.74 sec.
Execute       db_write -model run_Pipeline_VITIS_LOOP_670_4 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_670_4.adb 
Execute       db_write -model run_Pipeline_VITIS_LOOP_670_4 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run_Pipeline_VITIS_LOOP_670_4 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_670_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run -top_prefix  -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/errorInTask' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/outcomeInRam' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/testStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'errorInTask', 'n_regions_in', 'outcomeInRam', 'return' and 'trainedRegions' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'run/trainStream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/trainStream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/trainStream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.91 seconds; current allocated memory: 887.176 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run -istop -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run 
Execute       gen_rtl run -istop -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run 
Execute       syn_report -csynth -model run -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model run -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.9 sec.
Execute       db_write -model run -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.adb 
Execute       db_write -model run -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run 
Execute       export_constraint_db -f -tool general -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.constraint.tcl 
Execute       syn_report -designview -model run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.design.xml 
Command       syn_report done; 2.84 sec.
Execute       syn_report -csynthDesign -model run -o /home/francesco/workspace/detector_solid/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks run 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain run 
INFO-FLOW: Model list for RTL component generation: run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 run_Pipeline_VITIS_LOOP_664_3 read_train find_region run_test writeOutcome run_Pipeline_VITIS_LOOP_670_4 run
INFO-FLOW: Handling components in module [run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2.compgen.tcl 
INFO-FLOW: Found component run_mul_64ns_66ns_81_1_1.
INFO-FLOW: Append model run_mul_64ns_66ns_81_1_1
INFO-FLOW: Found component run_mul_64ns_66ns_129_1_1.
INFO-FLOW: Append model run_mul_64ns_66ns_129_1_1
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [run_Pipeline_VITIS_LOOP_664_3] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_664_3.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_train] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/read_train.compgen.tcl 
INFO-FLOW: Handling components in module [find_region] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.compgen.tcl 
INFO-FLOW: Found component run_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component run_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component run_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model run_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Handling components in module [run_test] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.compgen.tcl 
INFO-FLOW: Handling components in module [writeOutcome] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.compgen.tcl 
INFO-FLOW: Handling components in module [run_Pipeline_VITIS_LOOP_670_4] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_670_4.compgen.tcl 
INFO-FLOW: Handling components in module [run] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.tcl 
INFO-FLOW: Found component run_regions_RAM_AUTO_1R1W.
INFO-FLOW: Append model run_regions_RAM_AUTO_1R1W
INFO-FLOW: Found component run_n_regions_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model run_n_regions_V_RAM_AUTO_1R1W
INFO-FLOW: Found component run_control_s_axi.
INFO-FLOW: Append model run_control_s_axi
INFO-FLOW: Found component run_regslice_both.
INFO-FLOW: Append model run_regslice_both
INFO-FLOW: Found component run_regslice_both.
INFO-FLOW: Append model run_regslice_both
INFO-FLOW: Found component run_regslice_both.
INFO-FLOW: Append model run_regslice_both
INFO-FLOW: Append model run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2
INFO-FLOW: Append model run_Pipeline_VITIS_LOOP_664_3
INFO-FLOW: Append model read_train
INFO-FLOW: Append model find_region
INFO-FLOW: Append model run_test
INFO-FLOW: Append model writeOutcome
INFO-FLOW: Append model run_Pipeline_VITIS_LOOP_670_4
INFO-FLOW: Append model run
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: run_mul_64ns_66ns_81_1_1 run_mul_64ns_66ns_129_1_1 run_flow_control_loop_pipe_sequential_init run_flow_control_loop_pipe_sequential_init run_faddfsub_32ns_32ns_32_4_full_dsp_1 run_fmul_32ns_32ns_32_2_max_dsp_1 run_fdiv_32ns_32ns_32_9_no_dsp_1 run_fcmp_32ns_32ns_1_2_no_dsp_1 run_regions_RAM_AUTO_1R1W run_n_regions_V_RAM_AUTO_1R1W run_control_s_axi run_regslice_both run_regslice_both run_regslice_both run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 run_Pipeline_VITIS_LOOP_664_3 read_train find_region run_test writeOutcome run_Pipeline_VITIS_LOOP_670_4 run
INFO-FLOW: Generating /home/francesco/workspace/detector_solid/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model run_mul_64ns_66ns_81_1_1
INFO-FLOW: To file: write model run_mul_64ns_66ns_129_1_1
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model run_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_regions_RAM_AUTO_1R1W
INFO-FLOW: To file: write model run_n_regions_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model run_control_s_axi
INFO-FLOW: To file: write model run_regslice_both
INFO-FLOW: To file: write model run_regslice_both
INFO-FLOW: To file: write model run_regslice_both
INFO-FLOW: To file: write model run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2
INFO-FLOW: To file: write model run_Pipeline_VITIS_LOOP_664_3
INFO-FLOW: To file: write model read_train
INFO-FLOW: To file: write model find_region
INFO-FLOW: To file: write model run_test
INFO-FLOW: To file: write model writeOutcome
INFO-FLOW: To file: write model run_Pipeline_VITIS_LOOP_670_4
INFO-FLOW: To file: write model run
INFO-FLOW: Generating /home/francesco/workspace/detector_solid/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/francesco/workspace/detector_solid/solution1/.autopilot/db/vhdl' dstVlogDir='/home/francesco/workspace/detector_solid/solution1/.autopilot/db/vlog' tclDir='/home/francesco/workspace/detector_solid/solution1/.autopilot/db' modelList='run_mul_64ns_66ns_81_1_1
run_mul_64ns_66ns_129_1_1
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_fdiv_32ns_32ns_32_9_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_regions_RAM_AUTO_1R1W
run_n_regions_V_RAM_AUTO_1R1W
run_control_s_axi
run_regslice_both
run_regslice_both
run_regslice_both
run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2
run_Pipeline_VITIS_LOOP_664_3
read_train
find_region
run_test
writeOutcome
run_Pipeline_VITIS_LOOP_670_4
run
' expOnly='0'
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_664_3.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/read_train.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_670_4.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'run_regions_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with reset.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'run_n_regions_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.12 seconds; current allocated memory: 887.176 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='run_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name read_train
INFO-FLOW: No bind nodes found for module_name run_test
INFO-FLOW: No bind nodes found for module_name writeOutcome
INFO-FLOW: No bind nodes found for module_name run_Pipeline_VITIS_LOOP_670_4
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/francesco/workspace/detector_solid/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='run_mul_64ns_66ns_81_1_1
run_mul_64ns_66ns_129_1_1
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_fdiv_32ns_32ns_32_9_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_regions_RAM_AUTO_1R1W
run_n_regions_V_RAM_AUTO_1R1W
run_control_s_axi
run_regslice_both
run_regslice_both
run_regslice_both
run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2
run_Pipeline_VITIS_LOOP_664_3
read_train
find_region
run_test
writeOutcome
run_Pipeline_VITIS_LOOP_670_4
run
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.dataonly.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_664_3.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/read_train.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_VITIS_LOOP_670_4.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.constraint.tcl 
Execute       sc_get_clocks run 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE run LOOP {} BUNDLEDNAME control DSP 0 BRAM 80 URAM 0}} report_dict {TOPINST run MODULE2INSTS {run run run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 grp_run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2_fu_182 run_Pipeline_VITIS_LOOP_664_3 grp_run_Pipeline_VITIS_LOOP_664_3_fu_284 run_Pipeline_VITIS_LOOP_670_4 grp_run_Pipeline_VITIS_LOOP_670_4_fu_292 read_train call_ret_read_train_fu_179 run_test grp_run_test_fu_201 find_region grp_find_region_fu_175 writeOutcome grp_writeOutcome_fu_320} INST2MODULE {run run grp_run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2_fu_182 run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 grp_run_Pipeline_VITIS_LOOP_664_3_fu_284 run_Pipeline_VITIS_LOOP_664_3 grp_run_Pipeline_VITIS_LOOP_670_4_fu_292 run_Pipeline_VITIS_LOOP_670_4 call_ret_read_train_fu_179 read_train grp_run_test_fu_201 run_test grp_find_region_fu_175 find_region grp_writeOutcome_fu_320 writeOutcome} INSTDATA {run {DEPTH 1 CHILDREN {grp_run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2_fu_182 grp_run_Pipeline_VITIS_LOOP_664_3_fu_284 grp_run_Pipeline_VITIS_LOOP_670_4_fu_292}} grp_run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2_fu_182 {DEPTH 2 CHILDREN {}} grp_run_Pipeline_VITIS_LOOP_664_3_fu_284 {DEPTH 2 CHILDREN {}} grp_run_Pipeline_VITIS_LOOP_670_4_fu_292 {DEPTH 2 CHILDREN {call_ret_read_train_fu_179 grp_run_test_fu_201 grp_writeOutcome_fu_320}} call_ret_read_train_fu_179 {DEPTH 3 CHILDREN {}} grp_run_test_fu_201 {DEPTH 3 CHILDREN grp_find_region_fu_175} grp_find_region_fu_175 {DEPTH 4 CHILDREN {}} grp_writeOutcome_fu_320 {DEPTH 3 CHILDREN {}}} MODULEDATA {run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln660_fu_3927_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE sub_ln660 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln656_1_fu_3869_p2 SOURCE detector_solid/abs_solid_detector.cpp:656 VARIABLE add_ln656_1 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln656_fu_3933_p2 SOURCE detector_solid/abs_solid_detector.cpp:656 VARIABLE add_ln656 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln660_2_fu_3978_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE sub_ln660_2 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln660_1_fu_4013_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE sub_ln660_1 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_fu_4023_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_81_1_1_U1 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_1_fu_4062_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660_1 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln660_3_fu_4088_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE sub_ln660_3 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_1 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln660_4_fu_4201_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE sub_ln660_4 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U3 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_2 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln660_5_fu_4318_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE sub_ln660_5 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U4 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_3 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln660_6_fu_4435_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE sub_ln660_6 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U5 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_4 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln660_7_fu_4552_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE sub_ln660_7 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U6 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_5 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln660_8_fu_4669_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE sub_ln660_8 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U7 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_6 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln660_9_fu_4786_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE sub_ln660_9 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U8 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_7 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln660_10_fu_4908_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE sub_ln660_10 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_2_fu_4842_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660_2 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U9 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_8 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_3_fu_4958_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660_3 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U10 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_9 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_4_fu_5074_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660_4 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U11 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_10 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_5_fu_5165_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660_5 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U12 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_11 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_6_fu_5256_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660_6 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U13 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_12 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_7_fu_5347_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660_7 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U14 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_13 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_8_fu_5438_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660_8 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U15 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_14 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_9_fu_5529_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660_9 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_15 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_10_fu_5620_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660_10 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U17 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_16 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_11_fu_5711_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660_11 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U18 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_17 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_12_fu_5802_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660_12 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U19 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_18 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_13_fu_5893_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660_13 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U20 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_19 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_14_fu_5984_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660_14 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U21 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_20 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_15_fu_6075_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660_15 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U22 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_21 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_16_fu_6166_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660_16 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U23 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_22 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_17_fu_6257_p2 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE add_ln660_17 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U24 SOURCE detector_solid/abs_solid_detector.cpp:660 VARIABLE mul_ln660_23 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln658_fu_6262_p2 SOURCE detector_solid/abs_solid_detector.cpp:658 VARIABLE add_ln658 LOOP VITIS_LOOP_656_1_VITIS_LOOP_658_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 213 BRAM 0 URAM 0}} run_Pipeline_VITIS_LOOP_664_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln664_fu_89_p2 SOURCE detector_solid/abs_solid_detector.cpp:664 VARIABLE add_ln664 LOOP VITIS_LOOP_664_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} find_region {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_5 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_7 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U92 SOURCE detector_solid/abs_solid_detector.cpp:61 VARIABLE tmp_score_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_8 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_9 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_10 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_11 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_12 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_13 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_14 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_15 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U92 SOURCE detector_solid/abs_solid_detector.cpp:61 VARIABLE tmp_score LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_16 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_17 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_18 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_19 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_20 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_21 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_22 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_23 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U92 SOURCE detector_solid/abs_solid_detector.cpp:61 VARIABLE tmp_score_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_25 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_26 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_27 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_28 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_29 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_30 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_31 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U92 SOURCE detector_solid/abs_solid_detector.cpp:61 VARIABLE tmp_score_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_32 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_33 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_34 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_35 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_36 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_37 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_38 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_39 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U92 SOURCE detector_solid/abs_solid_detector.cpp:61 VARIABLE tmp_score_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_40 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_41 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_42 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_43 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_44 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_45 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_46 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_46 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_46 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_47 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U92 SOURCE detector_solid/abs_solid_detector.cpp:61 VARIABLE tmp_score_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_48 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_48 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_48 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_49 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_50 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_50 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_50 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_51 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_52 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_53 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_54 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_55 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U92 SOURCE detector_solid/abs_solid_detector.cpp:61 VARIABLE tmp_score_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_56 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_56 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_56 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_57 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_57 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_57 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_58 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_58 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_58 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_59 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_59 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_59 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_60 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_60 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_60 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_61 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_61 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_61 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_62 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_62 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_62 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_63 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_63 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_63 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U92 SOURCE detector_solid/abs_solid_detector.cpp:61 VARIABLE tmp_score_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_64 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_64 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_64 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_65 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_65 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_65 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_66 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_66 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_66 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_67 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_67 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_67 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_68 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_68 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_68 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_69 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_69 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_69 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_70 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_70 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_70 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_71 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_71 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_71 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U92 SOURCE detector_solid/abs_solid_detector.cpp:61 VARIABLE tmp_score_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_72 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_72 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_72 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_73 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_73 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_73 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_74 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_74 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_74 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_75 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_75 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_75 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_76 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_76 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_76 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_77 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_77 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_77 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_78 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_78 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_78 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_79 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_79 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_79 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U92 SOURCE detector_solid/abs_solid_detector.cpp:61 VARIABLE tmp_score_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_80 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_80 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_80 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_81 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_81 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_81 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_82 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_82 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_82 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_83 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_83 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_83 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_84 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_84 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_84 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_85 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_85 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_85 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_86 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_86 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_86 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_87 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_87 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_87 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U92 SOURCE detector_solid/abs_solid_detector.cpp:61 VARIABLE tmp_score_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_88 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_88 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_88 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_89 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_89 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_89 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_90 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_90 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_90 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_91 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_91 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_91 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_92 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_92 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_92 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_93 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_93 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_93 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_94 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_94 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_94 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_95 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_95 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_95 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U92 SOURCE detector_solid/abs_solid_detector.cpp:61 VARIABLE tmp_score_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_96 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_96 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_96 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_97 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_97 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_97 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_98 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_98 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_98 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_99 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_99 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_99 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_100 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_100 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_100 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_101 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_101 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_101 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_102 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_102 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_102 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_103 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_103 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_103 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U92 SOURCE detector_solid/abs_solid_detector.cpp:61 VARIABLE tmp_score_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_104 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_104 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_104 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_105 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_105 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_105 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_106 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_106 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_106 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_107 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_107 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_107 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_108 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_108 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_108 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_109 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_109 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_109 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_110 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_110 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_110 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_111 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_111 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_111 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U92 SOURCE detector_solid/abs_solid_detector.cpp:61 VARIABLE tmp_score_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_112 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_112 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_112 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_113 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_113 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_113 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_114 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_114 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_114 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_115 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_115 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_115 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_116 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_116 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_116 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_117 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_117 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_117 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_118 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_118 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_118 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_119 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_119 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_119 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U92 SOURCE detector_solid/abs_solid_detector.cpp:61 VARIABLE tmp_score_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_120 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_120 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_120 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_121 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_121 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_121 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_122 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_122 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_122 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_123 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_123 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_123 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_124 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_124 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_124 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_125 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_125 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_125 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_126 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_126 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_126 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:51 VARIABLE hdist_127 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE scale_127 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:54 VARIABLE area_127 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U92 SOURCE detector_solid/abs_solid_detector.cpp:61 VARIABLE tmp_score_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 12 BRAM 0 URAM 0}} run {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_U SOURCE {} VARIABLE regions LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_23_U SOURCE {} VARIABLE regions_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_39_U SOURCE {} VARIABLE regions_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_8_U SOURCE {} VARIABLE regions_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_24_U SOURCE {} VARIABLE regions_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_40_U SOURCE {} VARIABLE regions_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_9_U SOURCE {} VARIABLE regions_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_25_U SOURCE {} VARIABLE regions_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_41_U SOURCE {} VARIABLE regions_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_10_U SOURCE {} VARIABLE regions_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_26_U SOURCE {} VARIABLE regions_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_42_U SOURCE {} VARIABLE regions_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_11_U SOURCE {} VARIABLE regions_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_27_U SOURCE {} VARIABLE regions_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_43_U SOURCE {} VARIABLE regions_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_12_U SOURCE {} VARIABLE regions_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_28_U SOURCE {} VARIABLE regions_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_44_U SOURCE {} VARIABLE regions_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_13_U SOURCE {} VARIABLE regions_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_29_U SOURCE {} VARIABLE regions_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_45_U SOURCE {} VARIABLE regions_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_14_U SOURCE {} VARIABLE regions_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_30_U SOURCE {} VARIABLE regions_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_46_U SOURCE {} VARIABLE regions_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_15_U SOURCE {} VARIABLE regions_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_31_U SOURCE {} VARIABLE regions_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_47_U SOURCE {} VARIABLE regions_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_16_U SOURCE {} VARIABLE regions_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_32_U SOURCE {} VARIABLE regions_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_48_U SOURCE {} VARIABLE regions_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_17_U SOURCE {} VARIABLE regions_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_33_U SOURCE {} VARIABLE regions_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_49_U SOURCE {} VARIABLE regions_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_18_U SOURCE {} VARIABLE regions_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_34_U SOURCE {} VARIABLE regions_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_50_U SOURCE {} VARIABLE regions_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_19_U SOURCE {} VARIABLE regions_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_35_U SOURCE {} VARIABLE regions_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_51_U SOURCE {} VARIABLE regions_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_20_U SOURCE {} VARIABLE regions_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_36_U SOURCE {} VARIABLE regions_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_52_U SOURCE {} VARIABLE regions_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_21_U SOURCE {} VARIABLE regions_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_37_U SOURCE {} VARIABLE regions_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_53_U SOURCE {} VARIABLE regions_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_22_U SOURCE {} VARIABLE regions_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_38_U SOURCE {} VARIABLE regions_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_54_U SOURCE {} VARIABLE regions_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME n_regions_V_U SOURCE {} VARIABLE n_regions_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 225 BRAM 176 URAM 0}} read_train {AREA {DSP 0 BRAM 0 URAM 0}} run_test {AREA {DSP 12 BRAM 0 URAM 0}} writeOutcome {AREA {DSP 0 BRAM 0 URAM 0}} run_Pipeline_VITIS_LOOP_670_4 {AREA {DSP 12 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 907.570 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
Execute       syn_report -model run -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 60.68 MHz
Command     autosyn done; 71.78 sec.
Command   csynth_design done; 100.24 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 99.22 seconds. CPU system time: 1.49 seconds. Elapsed time: 100.24 seconds; current allocated memory: -582.695 MB.
Command ap_source done; 101.98 sec.
Execute cleanup_all 
Command cleanup_all done; 0.13 sec.
