#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa1a708ad80 .scope module, "top_test" "top_test" 2 7;
 .timescale -9 -12;
P_0x7fa1a7022090 .param/l "BIT_WIDTH" 0 2 14, +C4<00000000000000000000000000100000>;
P_0x7fa1a70220d0 .param/l "BYTE_SIZE" 0 2 15, +C4<00000000000000000000000000001000>;
P_0x7fa1a7022110 .param/l "CYCLE" 0 2 10, +C4<00000000000000000000000000001010>;
P_0x7fa1a7022150 .param/l "DMEM_LATENCY" 0 2 17, +C4<00000000000000000000000000000001>;
P_0x7fa1a7022190 .param/l "DMEM_SIZE" 0 2 19, +C4<00000000011110100001001000000000>;
P_0x7fa1a70221d0 .param/l "EXIT_ADDR" 0 2 21, C4<11111111000000000000000000000000>;
P_0x7fa1a7022210 .param/l "HALF_CYCLE" 0 2 11, +C4<00000000000000000000000000000101>;
P_0x7fa1a7022250 .param/l "IMEM_LATENCY" 0 2 16, +C4<00000000000000000000000000000001>;
P_0x7fa1a7022290 .param/l "IMEM_SIZE" 0 2 18, +C4<00000000011110100001001000000000>;
P_0x7fa1a70222d0 .param/l "SKEW" 0 2 13, +C4<00000000000000000000000000000010>;
P_0x7fa1a7022310 .param/l "STB" 0 2 12, +C4<00000000000000000000000000001000>;
P_0x7fa1a7022350 .param/l "STDOUT_ADDR" 0 2 20, C4<11110000000000000000000000000000>;
v0x7fa1a70a0c70_0 .var "ACKD_n", 0 0;
v0x7fa1a70a0d00_0 .var "ACKI_n", 0 0;
v0x7fa1a70a0d90_0 .var/i "CDLL", 31 0;
v0x7fa1a70a0e20_0 .var/i "CDSL", 31 0;
v0x7fa1a70a0eb0_0 .var/i "CIL", 31 0;
v0x7fa1a70a0f40_0 .net "DAD", 31 0, v0x7fa1a70952b0_0;  1 drivers
v0x7fa1a70a1050 .array "DATA_Dmem", 8000000 0, 7 0;
v0x7fa1a70a10e0 .array "DATA_Imem", 8000000 0, 7 0;
v0x7fa1a70a1170_0 .net "DDT", 31 0, L_0x7fa1a70a2ae0;  1 drivers
v0x7fa1a70a1280_0 .var "Daddr", 31 0;
v0x7fa1a70a1310_0 .var/i "Dmem_data", 31 0;
o0x7fa1a7244648 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa1a70a13b0_0 .net "IACK_n", 0 0, o0x7fa1a7244648;  0 drivers
v0x7fa1a70a1460_0 .net "IAD", 31 0, v0x7fa1a7097270_0;  1 drivers
v0x7fa1a70a14f0_0 .var "IDT", 31 0;
v0x7fa1a70a1580_0 .var "Iaddr", 31 0;
v0x7fa1a70a1610_0 .net "MREQ", 0 0, v0x7fa1a709e1b0_0;  1 drivers
v0x7fa1a70a16a0_0 .var/i "Max_Daddr", 31 0;
v0x7fa1a70a1840_0 .var "OINT_n", 2 0;
v0x7fa1a70a1900_0 .var/i "Reg_data", 31 0;
v0x7fa1a70a1990_0 .var "Reg_temp", 31 0;
v0x7fa1a70a1a20_0 .net "SIZE", 1 0, v0x7fa1a709ea30_0;  1 drivers
v0x7fa1a70a1ab0_0 .net "WRITE", 0 0, v0x7fa1a709e120_0;  1 drivers
v0x7fa1a70a1b40_0 .var "clk", 0 0;
v0x7fa1a70a1c50_0 .var/i "i", 31 0;
v0x7fa1a70a1ce0_0 .var "rst", 0 0;
S_0x7fa1a7004b50 .scope task, "dump_task1" "dump_task1" 2 255, 2 255 0, S_0x7fa1a708ad80;
 .timescale -9 -12;
TD_top_test.dump_task1 ;
    %vpi_func 2 258 "$fopen" 32, "./Dmem_out.dat" {0 0 0};
    %store/vec4 v0x7fa1a70a1310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1a70a1c50_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fa1a70a1c50_0;
    %load/vec4 v0x7fa1a70a16a0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7fa1a70a1c50_0;
    %cmpi/s 8000000, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %load/vec4 v0x7fa1a70a1c50_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fa1a70a1050, 4;
    %load/vec4 v0x7fa1a70a1c50_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fa1a70a1050, 4;
    %load/vec4 v0x7fa1a70a1c50_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fa1a70a1050, 4;
    %vpi_call 2 261 "$fwrite", v0x7fa1a70a1310_0, "%h :%h %h %h %h\012", v0x7fa1a70a1c50_0, &A<v0x7fa1a70a1050, v0x7fa1a70a1c50_0 >, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {3 0 0};
    %load/vec4 v0x7fa1a70a1c50_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fa1a70a1c50_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 263 "$fclose", v0x7fa1a70a1310_0 {0 0 0};
    %vpi_func 2 265 "$fopen" 32, "./Reg_out.dat" {0 0 0};
    %store/vec4 v0x7fa1a70a1900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1a70a1c50_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fa1a70a1c50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x7fa1a709a880_0;
    %load/vec4 v0x7fa1a70a1c50_0;
    %muli 32, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 32;
    %store/vec4 v0x7fa1a70a1990_0, 0, 32;
    %vpi_call 2 269 "$fwrite", v0x7fa1a70a1900_0, "%d:%h\012", v0x7fa1a70a1c50_0, v0x7fa1a70a1990_0 {0 0 0};
    %load/vec4 v0x7fa1a70a1c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa1a70a1c50_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call 2 271 "$fclose", v0x7fa1a70a1900_0 {0 0 0};
    %end;
S_0x7fa1a7004cc0 .scope task, "fetch_task1" "fetch_task1" 2 136, 2 136 0, S_0x7fa1a708ad80;
 .timescale -9 -12;
TD_top_test.fetch_task1 ;
    %load/vec4 v0x7fa1a70a0eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa1a70a0eb0_0, 0, 32;
    %load/vec4 v0x7fa1a70a0eb0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %ix/getv 4, v0x7fa1a70a1580_0;
    %load/vec4a v0x7fa1a70a10e0, 4;
    %load/vec4 v0x7fa1a70a1580_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa1a70a10e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa1a70a1580_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa1a70a10e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa1a70a1580_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa1a70a10e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa1a70a14f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1a70a0d00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1a70a0eb0_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fa1a70a14f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1a70a0d00_0, 0, 1;
T_1.5 ;
    %end;
S_0x7fa1a702c2e0 .scope task, "load_task1" "load_task1" 2 154, 2 154 0, S_0x7fa1a708ad80;
 .timescale -9 -12;
TD_top_test.load_task1 ;
    %load/vec4 v0x7fa1a70a0120_0;
    %load/vec4 v0x7fa1a70a02d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x7fa1a70a16a0_0;
    %load/vec4 v0x7fa1a70a1280_0;
    %cmp/u;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0x7fa1a70a1280_0;
    %store/vec4 v0x7fa1a70a16a0_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x7fa1a70a0d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa1a70a0d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1a70a0e20_0, 0, 32;
    %load/vec4 v0x7fa1a70a0d90_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x7fa1a70a1a20_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.12, 4;
    %ix/getv 4, v0x7fa1a70a1280_0;
    %load/vec4a v0x7fa1a70a1050, 4;
    %load/vec4 v0x7fa1a70a1280_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa1a70a1050, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa1a70a1280_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa1a70a1050, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa1a70a1280_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa1a70a1050, 4;
    %concat/vec4; draw_concat_vec4
    %force/vec4 v0x7fa1a70a1170_0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x7fa1a70a1a20_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x7fa1a70a1280_0;
    %load/vec4a v0x7fa1a70a1050, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa1a70a1280_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa1a70a1050, 4;
    %concat/vec4; draw_concat_vec4
    %force/vec4 v0x7fa1a70a1170_0;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x7fa1a70a1280_0;
    %load/vec4a v0x7fa1a70a1050, 4;
    %concat/vec4; draw_concat_vec4
    %force/vec4 v0x7fa1a70a1170_0;
T_2.15 ;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1a70a0c70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1a70a0d90_0, 0, 32;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1a70a0c70_0, 0, 1;
T_2.11 ;
T_2.6 ;
    %end;
S_0x7fa1a702c450 .scope task, "store_task1" "store_task1" 2 195, 2 195 0, S_0x7fa1a708ad80;
 .timescale -9 -12;
TD_top_test.store_task1 ;
    %load/vec4 v0x7fa1a70a0120_0;
    %load/vec4 v0x7fa1a70a02d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v0x7fa1a70a1280_0;
    %cmpi/e 4278190080, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %vpi_call 2 202 "$display", "\012Exited by program." {0 0 0};
    %fork TD_top_test.dump_task1, S_0x7fa1a7004b50;
    %join;
    %vpi_call 2 204 "$finish" {0 0 0};
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x7fa1a70a1280_0;
    %cmpi/ne 4026531840, 0, 32;
    %jmp/0xz  T_3.20, 4;
    %load/vec4 v0x7fa1a70a16a0_0;
    %load/vec4 v0x7fa1a70a1280_0;
    %cmp/u;
    %jmp/0xz  T_3.22, 5;
    %load/vec4 v0x7fa1a70a1280_0;
    %store/vec4 v0x7fa1a70a16a0_0, 0, 32;
T_3.22 ;
T_3.20 ;
T_3.19 ;
    %load/vec4 v0x7fa1a70a0e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa1a70a0e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1a70a0d90_0, 0, 32;
    %load/vec4 v0x7fa1a70a0e20_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.24, 4;
    %load/vec4 v0x7fa1a70a1a20_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.26, 4;
    %load/vec4 v0x7fa1a70a1170_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0x7fa1a70a1280_0;
    %store/vec4a v0x7fa1a70a1050, 4, 0;
    %load/vec4 v0x7fa1a70a1170_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fa1a70a1280_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fa1a70a1050, 4, 0;
    %load/vec4 v0x7fa1a70a1170_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fa1a70a1280_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fa1a70a1050, 4, 0;
    %load/vec4 v0x7fa1a70a1170_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fa1a70a1280_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fa1a70a1050, 4, 0;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x7fa1a70a1a20_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.28, 4;
    %load/vec4 v0x7fa1a70a1170_0;
    %parti/s 8, 8, 5;
    %ix/getv 4, v0x7fa1a70a1280_0;
    %store/vec4a v0x7fa1a70a1050, 4, 0;
    %load/vec4 v0x7fa1a70a1170_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fa1a70a1280_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fa1a70a1050, 4, 0;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x7fa1a70a1280_0;
    %cmpi/e 4026531840, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %vpi_call 2 235 "$write", "%c", &PV<v0x7fa1a70a1170_0, 0, 8> {0 0 0};
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x7fa1a70a1170_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x7fa1a70a1280_0;
    %store/vec4a v0x7fa1a70a1050, 4, 0;
T_3.31 ;
T_3.29 ;
T_3.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1a70a0c70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1a70a0e20_0, 0, 32;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1a70a0c70_0, 0, 1;
T_3.25 ;
T_3.16 ;
    %end;
S_0x7fa1a703a250 .scope module, "u_top_1" "top" 2 49, 3 22 0, S_0x7fa1a708ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ACKD_n";
    .port_info 3 /INPUT 1 "ACKI_n";
    .port_info 4 /INPUT 32 "IDT";
    .port_info 5 /INPUT 3 "OINT_n";
    .port_info 6 /OUTPUT 32 "IAD";
    .port_info 7 /OUTPUT 32 "DAD";
    .port_info 8 /OUTPUT 1 "MREQ";
    .port_info 9 /OUTPUT 1 "WRITE";
    .port_info 10 /OUTPUT 2 "SIZE";
    .port_info 11 /OUTPUT 1 "IACK_n";
    .port_info 12 /INOUT 32 "DDT";
v0x7fa1a709fa50_0 .net "ACKD_n", 0 0, v0x7fa1a70a0c70_0;  1 drivers
v0x7fa1a709fae0_0 .net "ACKI_n", 0 0, v0x7fa1a70a0d00_0;  1 drivers
v0x7fa1a709fb70_0 .net "DAD", 31 0, v0x7fa1a70952b0_0;  alias, 1 drivers
v0x7fa1a709fc00_0 .net "DDT", 31 0, L_0x7fa1a70a2ae0;  alias, 1 drivers
v0x7fa1a709fc90_0 .net "IACK_n", 0 0, o0x7fa1a7244648;  alias, 0 drivers
v0x7fa1a709fd20_0 .net "IAD", 31 0, v0x7fa1a7097270_0;  alias, 1 drivers
v0x7fa1a709fdb0_0 .net "IDT", 31 0, v0x7fa1a70a14f0_0;  1 drivers
v0x7fa1a709fe80_0 .net "IS_Utype", 0 0, v0x7fa1a709dbe0_0;  1 drivers
v0x7fa1a709ff90_0 .net "IS_lui", 0 0, v0x7fa1a709dcb0_0;  1 drivers
v0x7fa1a70a0120_0 .net "MREQ", 0 0, v0x7fa1a709e1b0_0;  alias, 1 drivers
v0x7fa1a70a01b0_0 .net "OINT_n", 2 0, v0x7fa1a70a1840_0;  1 drivers
v0x7fa1a70a0240_0 .net "SIZE", 1 0, v0x7fa1a709ea30_0;  alias, 1 drivers
v0x7fa1a70a02d0_0 .net "WRITE", 0 0, v0x7fa1a709e120_0;  alias, 1 drivers
v0x7fa1a70a0360_0 .net "ZERO", 0 0, L_0x7fa1a70a4940;  1 drivers
v0x7fa1a70a03f0_0 .net "alu_ctrl", 3 0, v0x7fa1a709e8c0_0;  1 drivers
v0x7fa1a70a0500_0 .net "alu_src", 0 0, v0x7fa1a709deb0_0;  1 drivers
v0x7fa1a70a0610_0 .net "clk", 0 0, v0x7fa1a70a1b40_0;  1 drivers
v0x7fa1a70a07a0_0 .net "imm_src", 2 0, v0x7fa1a709dfc0_0;  1 drivers
o0x7fa1a7243ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa1a70a0830_0 .net "mem_write", 0 0, o0x7fa1a7243ad8;  0 drivers
RS_0x7fa1a7242b78 .resolv tri, v0x7fa1a709e350_0, L_0x7fa1a70a2120;
v0x7fa1a70a08c0_0 .net8 "pc_src", 0 0, RS_0x7fa1a7242b78;  2 drivers
v0x7fa1a70a09d0_0 .net "reg_write", 0 0, v0x7fa1a709e3e0_0;  1 drivers
v0x7fa1a70a0a60_0 .net "result_src", 1 0, v0x7fa1a709e470_0;  1 drivers
v0x7fa1a70a0b70_0 .net "rst", 0 0, v0x7fa1a70a1ce0_0;  1 drivers
S_0x7fa1a703a3c0 .scope module, "datapath" "ctrl_datapath" 3 61, 4 13 0, S_0x7fa1a703a250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "inst";
    .port_info 3 /INPUT 32 "ReadDDT";
    .port_info 4 /INPUT 1 "pc_src";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 2 "result_src";
    .port_info 7 /INPUT 3 "imm_src";
    .port_info 8 /INPUT 4 "alu_ctrl";
    .port_info 9 /INPUT 1 "mem_write";
    .port_info 10 /INPUT 1 "reg_write";
    .port_info 11 /INPUT 1 "IS_Utype";
    .port_info 12 /INPUT 1 "IS_lui";
    .port_info 13 /OUTPUT 1 "ZERO";
    .port_info 14 /OUTPUT 32 "pc";
    .port_info 15 /OUTPUT 32 "rd2";
    .port_info 16 /OUTPUT 32 "alu_out";
v0x7fa1a709c140_0 .net "IS_Utype", 0 0, v0x7fa1a709dbe0_0;  alias, 1 drivers
v0x7fa1a709c200_0 .net "IS_lui", 0 0, v0x7fa1a709dcb0_0;  alias, 1 drivers
v0x7fa1a709c290_0 .net "ReadDDT", 31 0, L_0x7fa1a70a2ae0;  alias, 1 drivers
v0x7fa1a709c340_0 .net "ZERO", 0 0, L_0x7fa1a70a4940;  alias, 1 drivers
v0x7fa1a709c3f0_0 .net "alu_ctrl", 3 0, v0x7fa1a709e8c0_0;  alias, 1 drivers
v0x7fa1a709c4c0_0 .net "alu_out", 31 0, v0x7fa1a70952b0_0;  alias, 1 drivers
v0x7fa1a709c590_0 .net "alu_src", 0 0, v0x7fa1a709deb0_0;  alias, 1 drivers
v0x7fa1a709c620_0 .net "clk", 0 0, v0x7fa1a70a1b40_0;  alias, 1 drivers
v0x7fa1a709c6f0_0 .net "immExt", 31 0, v0x7fa1a7095860_0;  1 drivers
v0x7fa1a709c880_0 .net "imm_src", 2 0, v0x7fa1a709dfc0_0;  alias, 1 drivers
v0x7fa1a709c910_0 .net "inst", 31 0, v0x7fa1a70a14f0_0;  alias, 1 drivers
v0x7fa1a709c9a0_0 .net "mem_write", 0 0, o0x7fa1a7243ad8;  alias, 0 drivers
v0x7fa1a709ca30_0 .net "pc", 31 0, v0x7fa1a7097270_0;  alias, 1 drivers
v0x7fa1a709cb40_0 .net "pc_next", 31 0, L_0x7fa1a70a25f0;  1 drivers
v0x7fa1a709cbd0_0 .net8 "pc_src", 0 0, RS_0x7fa1a7242b78;  alias, 2 drivers
v0x7fa1a709cc60_0 .net "pcplus4", 31 0, L_0x7fa1a70a21d0;  1 drivers
v0x7fa1a709ccf0_0 .net "pcplusImm", 31 0, L_0x7fa1a70a23f0;  1 drivers
v0x7fa1a709ce80_0 .net "rd1", 31 0, L_0x7fa1a70a28a0;  1 drivers
v0x7fa1a709cf10_0 .net "rd2", 31 0, L_0x7fa1a70a2ae0;  alias, 1 drivers
v0x7fa1a709d020_0 .net "reg_write", 0 0, v0x7fa1a709e3e0_0;  alias, 1 drivers
v0x7fa1a709d0b0_0 .net "result", 31 0, L_0x7fa1a70a4eb0;  1 drivers
v0x7fa1a709d140_0 .net "result_src", 1 0, v0x7fa1a709e470_0;  alias, 1 drivers
v0x7fa1a709d1d0_0 .net "rst", 0 0, v0x7fa1a70a1ce0_0;  alias, 1 drivers
v0x7fa1a709d260_0 .net "srcB", 31 0, L_0x7fa1a70a4760;  1 drivers
v0x7fa1a709d2f0_0 .net "u_out", 31 0, v0x7fa1a709bff0_0;  1 drivers
L_0x7fa1a70a2350 .part v0x7fa1a70a14f0_0, 7, 25;
L_0x7fa1a70a43d0 .part v0x7fa1a70a14f0_0, 15, 5;
L_0x7fa1a70a4570 .part v0x7fa1a70a14f0_0, 20, 5;
L_0x7fa1a70a4610 .part v0x7fa1a70a14f0_0, 7, 5;
S_0x7fa1a702aa90 .scope module, "add4" "adder" 4 42, 5 2 0, S_0x7fa1a703a3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x7fa1a70277c0_0 .net "a", 31 0, v0x7fa1a7097270_0;  alias, 1 drivers
L_0x7fa1a7273008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fa1a7094840_0 .net "b", 31 0, L_0x7fa1a7273008;  1 drivers
v0x7fa1a70948f0_0 .net "out", 31 0, L_0x7fa1a70a21d0;  alias, 1 drivers
L_0x7fa1a70a21d0 .arith/sum 32, v0x7fa1a7097270_0, L_0x7fa1a7273008;
S_0x7fa1a7094a00 .scope module, "addimm" "adder" 4 44, 5 2 0, S_0x7fa1a703a3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x7fa1a7094c20_0 .net "a", 31 0, v0x7fa1a7097270_0;  alias, 1 drivers
v0x7fa1a7094ce0_0 .net "b", 31 0, v0x7fa1a7095860_0;  alias, 1 drivers
v0x7fa1a7094d80_0 .net "out", 31 0, L_0x7fa1a70a23f0;  alias, 1 drivers
L_0x7fa1a70a23f0 .arith/sum 32, v0x7fa1a7097270_0, v0x7fa1a7095860_0;
S_0x7fa1a7094e90 .scope module, "alu" "ALU" 4 57, 6 1 0, S_0x7fa1a703a3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /OUTPUT 32 "X";
    .port_info 4 /OUTPUT 1 "ZERO";
v0x7fa1a7095140_0 .net "A", 31 0, L_0x7fa1a70a28a0;  alias, 1 drivers
v0x7fa1a7095200_0 .net "B", 31 0, L_0x7fa1a70a4760;  alias, 1 drivers
v0x7fa1a70952b0_0 .var "X", 31 0;
v0x7fa1a7095370_0 .net "ZERO", 0 0, L_0x7fa1a70a4940;  alias, 1 drivers
L_0x7fa1a72735a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1a7095410_0 .net/2u *"_ivl_0", 31 0, L_0x7fa1a72735a8;  1 drivers
v0x7fa1a7095500_0 .net "mode", 3 0, v0x7fa1a709e8c0_0;  alias, 1 drivers
E_0x7fa1a7095100 .event edge, v0x7fa1a7095500_0;
L_0x7fa1a70a4940 .cmp/eq 32, v0x7fa1a70952b0_0, L_0x7fa1a72735a8;
S_0x7fa1a7095630 .scope module, "extend" "extend" 4 43, 7 2 0, S_0x7fa1a703a3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x7fa1a7095860_0 .var "immext", 31 0;
v0x7fa1a7095930_0 .net "immsrc", 2 0, v0x7fa1a709dfc0_0;  alias, 1 drivers
v0x7fa1a70959d0_0 .net "instr", 31 7, L_0x7fa1a70a2350;  1 drivers
E_0x7fa1a7095050 .event edge, v0x7fa1a7095930_0;
S_0x7fa1a7095ae0 .scope module, "mux_result" "mux2" 4 61, 8 21 0, S_0x7fa1a703a3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 32 "D";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "X";
v0x7fa1a7095da0_0 .net "A", 31 0, v0x7fa1a70952b0_0;  alias, 1 drivers
v0x7fa1a7095e30_0 .net "B", 31 0, L_0x7fa1a70a2ae0;  alias, 1 drivers
v0x7fa1a7095ed0_0 .net "C", 31 0, L_0x7fa1a70a21d0;  alias, 1 drivers
v0x7fa1a7095fa0_0 .net "D", 31 0, v0x7fa1a709bff0_0;  alias, 1 drivers
v0x7fa1a7096040_0 .net "X", 31 0, L_0x7fa1a70a4eb0;  alias, 1 drivers
L_0x7fa1a72735f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa1a7096130_0 .net/2u *"_ivl_0", 1 0, L_0x7fa1a72735f0;  1 drivers
v0x7fa1a70961e0_0 .net *"_ivl_10", 0 0, L_0x7fa1a70a4b60;  1 drivers
v0x7fa1a7096280_0 .net *"_ivl_12", 31 0, L_0x7fa1a70a4c60;  1 drivers
v0x7fa1a7096330_0 .net *"_ivl_14", 31 0, L_0x7fa1a70a4d60;  1 drivers
v0x7fa1a7096440_0 .net *"_ivl_2", 0 0, L_0x7fa1a70a49e0;  1 drivers
L_0x7fa1a7273638 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa1a70964e0_0 .net/2u *"_ivl_4", 1 0, L_0x7fa1a7273638;  1 drivers
v0x7fa1a7096590_0 .net *"_ivl_6", 0 0, L_0x7fa1a70a4a80;  1 drivers
L_0x7fa1a7273680 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fa1a7096630_0 .net/2u *"_ivl_8", 1 0, L_0x7fa1a7273680;  1 drivers
v0x7fa1a70966e0_0 .net "sel", 1 0, v0x7fa1a709e470_0;  alias, 1 drivers
L_0x7fa1a70a49e0 .cmp/eq 2, v0x7fa1a709e470_0, L_0x7fa1a72735f0;
L_0x7fa1a70a4a80 .cmp/eq 2, v0x7fa1a709e470_0, L_0x7fa1a7273638;
L_0x7fa1a70a4b60 .cmp/eq 2, v0x7fa1a709e470_0, L_0x7fa1a7273680;
L_0x7fa1a70a4c60 .functor MUXZ 32, v0x7fa1a709bff0_0, L_0x7fa1a70a21d0, L_0x7fa1a70a4b60, C4<>;
L_0x7fa1a70a4d60 .functor MUXZ 32, L_0x7fa1a70a4c60, L_0x7fa1a70a2ae0, L_0x7fa1a70a4a80, C4<>;
L_0x7fa1a70a4eb0 .functor MUXZ 32, L_0x7fa1a70a4d60, v0x7fa1a70952b0_0, L_0x7fa1a70a49e0, C4<>;
S_0x7fa1a7096820 .scope module, "mux_src" "mux" 4 55, 8 1 0, S_0x7fa1a703a3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "X";
L_0x7fa1a7273560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa1a70a46b0 .functor XNOR 1, v0x7fa1a709deb0_0, L_0x7fa1a7273560, C4<0>, C4<0>;
v0x7fa1a7096a40_0 .net "A", 31 0, L_0x7fa1a70a2ae0;  alias, 1 drivers
v0x7fa1a7096af0_0 .net "B", 31 0, v0x7fa1a7095860_0;  alias, 1 drivers
v0x7fa1a7096bc0_0 .net "X", 31 0, L_0x7fa1a70a4760;  alias, 1 drivers
v0x7fa1a7096c50_0 .net/2u *"_ivl_0", 0 0, L_0x7fa1a7273560;  1 drivers
v0x7fa1a7096ce0_0 .net *"_ivl_2", 0 0, L_0x7fa1a70a46b0;  1 drivers
v0x7fa1a7096dc0_0 .net "sel", 0 0, v0x7fa1a709deb0_0;  alias, 1 drivers
L_0x7fa1a70a4760 .functor MUXZ 32, v0x7fa1a7095860_0, L_0x7fa1a70a2ae0, L_0x7fa1a70a46b0, C4<>;
S_0x7fa1a7096ea0 .scope module, "pcff" "pc_ff" 4 34, 9 1 0, S_0x7fa1a703a3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
v0x7fa1a7097110_0 .net "clk", 0 0, v0x7fa1a70a1b40_0;  alias, 1 drivers
v0x7fa1a70971c0_0 .net "d", 31 0, L_0x7fa1a70a25f0;  alias, 1 drivers
v0x7fa1a7097270_0 .var "q", 31 0;
v0x7fa1a7097360_0 .net "rst", 0 0, v0x7fa1a70a1ce0_0;  alias, 1 drivers
E_0x7fa1a70970c0 .event posedge, v0x7fa1a7097110_0;
S_0x7fa1a7097440 .scope module, "pcmux" "mux" 4 45, 8 1 0, S_0x7fa1a703a3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "X";
L_0x7fa1a7273050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa1a709cac0 .functor XNOR 1, RS_0x7fa1a7242b78, L_0x7fa1a7273050, C4<0>, C4<0>;
v0x7fa1a7097660_0 .net "A", 31 0, L_0x7fa1a70a21d0;  alias, 1 drivers
v0x7fa1a7097750_0 .net "B", 31 0, L_0x7fa1a70a23f0;  alias, 1 drivers
v0x7fa1a70977f0_0 .net "X", 31 0, L_0x7fa1a70a25f0;  alias, 1 drivers
v0x7fa1a70978c0_0 .net/2u *"_ivl_0", 0 0, L_0x7fa1a7273050;  1 drivers
v0x7fa1a7097950_0 .net *"_ivl_2", 0 0, L_0x7fa1a709cac0;  1 drivers
v0x7fa1a7097a30_0 .net8 "sel", 0 0, RS_0x7fa1a7242b78;  alias, 2 drivers
L_0x7fa1a70a25f0 .functor MUXZ 32, L_0x7fa1a70a23f0, L_0x7fa1a70a21d0, L_0x7fa1a709cac0, C4<>;
S_0x7fa1a7097b10 .scope module, "rf" "rf32x32" 4 47, 10 8 0, S_0x7fa1a703a3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_n";
    .port_info 3 /INPUT 5 "rd1_addr";
    .port_info 4 /INPUT 5 "rd2_addr";
    .port_info 5 /INPUT 5 "wr_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "data1_out";
    .port_info 8 /OUTPUT 32 "data2_out";
P_0x7fa1a7097d50 .param/l "bit_width_depth" 0 10 22, +C4<00000000000000000000000000000101>;
P_0x7fa1a7097d90 .param/l "data_width" 0 10 20, +C4<00000000000000000000000000100000>;
P_0x7fa1a7097dd0 .param/l "depth" 0 10 21, +C4<00000000000000000000000000100000>;
P_0x7fa1a7097e10 .param/l "rst_mode" 0 10 23, +C4<00000000000000000000000000000000>;
L_0x7fa1a70a2750 .functor NOT 1, v0x7fa1a70a1b40_0, C4<0>, C4<0>, C4<0>;
L_0x7fa1a72730e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1a709af00_0 .net/2u *"_ivl_10", 31 0, L_0x7fa1a72730e0;  1 drivers
v0x7fa1a709afc0_0 .net *"_ivl_3", 0 0, L_0x7fa1a70a27c0;  1 drivers
L_0x7fa1a7273098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1a709b060_0 .net/2u *"_ivl_4", 31 0, L_0x7fa1a7273098;  1 drivers
v0x7fa1a709b0f0_0 .net *"_ivl_9", 0 0, L_0x7fa1a70a2a00;  1 drivers
v0x7fa1a709b180_0 .net "clk", 0 0, v0x7fa1a70a1b40_0;  alias, 1 drivers
v0x7fa1a709b250_0 .net "clk_inv", 0 0, L_0x7fa1a70a2750;  1 drivers
v0x7fa1a709b300_0 .net "data1_out", 31 0, L_0x7fa1a70a28a0;  alias, 1 drivers
v0x7fa1a709b3b0_0 .net "data2_out", 31 0, L_0x7fa1a70a2ae0;  alias, 1 drivers
v0x7fa1a709b480_0 .net "data_in", 31 0, L_0x7fa1a70a4eb0;  alias, 1 drivers
v0x7fa1a709b590_0 .net "ram_data1_out", 31 0, L_0x7fa1a70a3680;  1 drivers
v0x7fa1a709b620_0 .net "ram_data2_out", 31 0, L_0x7fa1a70a4240;  1 drivers
v0x7fa1a709b6b0_0 .net "rd1_addr", 4 0, L_0x7fa1a70a43d0;  1 drivers
v0x7fa1a709b760_0 .net "rd2_addr", 4 0, L_0x7fa1a70a4570;  1 drivers
v0x7fa1a709b810_0 .net "reset", 0 0, v0x7fa1a70a1ce0_0;  alias, 1 drivers
v0x7fa1a709b8e0_0 .net "wr_addr", 4 0, L_0x7fa1a70a4610;  1 drivers
v0x7fa1a709b970_0 .net "wr_n", 0 0, v0x7fa1a709e3e0_0;  alias, 1 drivers
L_0x7fa1a70a27c0 .reduce/or L_0x7fa1a70a43d0;
L_0x7fa1a70a28a0 .functor MUXZ 32, L_0x7fa1a7273098, L_0x7fa1a70a3680, L_0x7fa1a70a27c0, C4<>;
L_0x7fa1a70a2a00 .reduce/or L_0x7fa1a70a4570;
L_0x7fa1a70a2ae0 .functor MUXZ 32, L_0x7fa1a72730e0, L_0x7fa1a70a4240, L_0x7fa1a70a2a00, C4<>;
S_0x7fa1a7098120 .scope module, "u_DW_ram_2r_w_s_dff" "DW_ram_2r_w_s_dff" 10 51, 11 47 0, S_0x7fa1a7097b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cs_n";
    .port_info 3 /INPUT 1 "wr_n";
    .port_info 4 /INPUT 5 "rd1_addr";
    .port_info 5 /INPUT 5 "rd2_addr";
    .port_info 6 /INPUT 5 "wr_addr";
    .port_info 7 /INPUT 32 "data_in";
    .port_info 8 /OUTPUT 32 "data_rd1_out";
    .port_info 9 /OUTPUT 32 "data_rd2_out";
P_0x7fa1a70982f0 .param/l "data_width" 0 11 50, +C4<00000000000000000000000000100000>;
P_0x7fa1a7098330 .param/l "depth" 0 11 51, +C4<00000000000000000000000000100000>;
P_0x7fa1a7098370 .param/l "rst_mode" 0 11 52, +C4<00000000000000000000000000000000>;
L_0x7fa1a70a2f60 .functor XOR 5, L_0x7fa1a70a43d0, L_0x7fa1a70a43d0, C4<00000>, C4<00000>;
L_0x7fa1a70a3af0 .functor XOR 5, L_0x7fa1a70a4570, L_0x7fa1a70a4570, C4<00000>, C4<00000>;
L_0x7fa1a70a4360 .functor BUFZ 1, v0x7fa1a70a1ce0_0, C4<0>, C4<0>, C4<0>;
v0x7fa1a7098db0_0 .net *"_ivl_0", 31 0, L_0x7fa1a70a2c40;  1 drivers
v0x7fa1a7098e70_0 .net *"_ivl_10", 4 0, L_0x7fa1a70a2f60;  1 drivers
L_0x7fa1a72731b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fa1a7098f20_0 .net/2u *"_ivl_12", 4 0, L_0x7fa1a72731b8;  1 drivers
v0x7fa1a7098fe0_0 .net *"_ivl_14", 0 0, L_0x7fa1a70a3050;  1 drivers
L_0x7fa1a7273200 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fa1a7099080_0 .net *"_ivl_16", 31 0, L_0x7fa1a7273200;  1 drivers
v0x7fa1a7099170_0 .net *"_ivl_18", 31 0, L_0x7fa1a70a3130;  1 drivers
L_0x7fa1a7273248 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1a7099220_0 .net *"_ivl_21", 26 0, L_0x7fa1a7273248;  1 drivers
L_0x7fa1a7273290 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7fa1a70992d0_0 .net/2u *"_ivl_22", 31 0, L_0x7fa1a7273290;  1 drivers
v0x7fa1a7099380_0 .net *"_ivl_24", 0 0, L_0x7fa1a70a3320;  1 drivers
L_0x7fa1a72732d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1a7099490_0 .net/2u *"_ivl_26", 31 0, L_0x7fa1a72732d8;  1 drivers
v0x7fa1a7099530_0 .net *"_ivl_29", 31 0, L_0x7fa1a70a3400;  1 drivers
L_0x7fa1a7273128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1a70995e0_0 .net *"_ivl_3", 26 0, L_0x7fa1a7273128;  1 drivers
v0x7fa1a7099690_0 .net *"_ivl_30", 31 0, L_0x7fa1a70a3520;  1 drivers
v0x7fa1a7099740_0 .net *"_ivl_34", 31 0, L_0x7fa1a70a37b0;  1 drivers
L_0x7fa1a7273320 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1a70997f0_0 .net *"_ivl_37", 26 0, L_0x7fa1a7273320;  1 drivers
L_0x7fa1a7273368 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7fa1a70998a0_0 .net/2u *"_ivl_38", 31 0, L_0x7fa1a7273368;  1 drivers
L_0x7fa1a7273170 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7fa1a7099950_0 .net/2u *"_ivl_4", 31 0, L_0x7fa1a7273170;  1 drivers
v0x7fa1a7099ae0_0 .net *"_ivl_41", 31 0, L_0x7fa1a70a3890;  1 drivers
v0x7fa1a7099b70_0 .net *"_ivl_44", 4 0, L_0x7fa1a70a3af0;  1 drivers
L_0x7fa1a72733b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fa1a7099c20_0 .net/2u *"_ivl_46", 4 0, L_0x7fa1a72733b0;  1 drivers
v0x7fa1a7099cd0_0 .net *"_ivl_48", 0 0, L_0x7fa1a70a3be0;  1 drivers
L_0x7fa1a72733f8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fa1a7099d70_0 .net *"_ivl_50", 31 0, L_0x7fa1a72733f8;  1 drivers
v0x7fa1a7099e20_0 .net *"_ivl_52", 31 0, L_0x7fa1a70a3d30;  1 drivers
L_0x7fa1a7273440 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1a7099ed0_0 .net *"_ivl_55", 26 0, L_0x7fa1a7273440;  1 drivers
L_0x7fa1a7273488 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7fa1a7099f80_0 .net/2u *"_ivl_56", 31 0, L_0x7fa1a7273488;  1 drivers
v0x7fa1a709a030_0 .net *"_ivl_58", 0 0, L_0x7fa1a70a3f10;  1 drivers
L_0x7fa1a72734d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1a709a0d0_0 .net/2u *"_ivl_60", 31 0, L_0x7fa1a72734d0;  1 drivers
v0x7fa1a709a180_0 .net *"_ivl_63", 31 0, L_0x7fa1a70a4030;  1 drivers
v0x7fa1a709a230_0 .net *"_ivl_64", 31 0, L_0x7fa1a70a40d0;  1 drivers
v0x7fa1a709a2e0_0 .net *"_ivl_7", 31 0, L_0x7fa1a70a2d60;  1 drivers
v0x7fa1a709a390_0 .net "a_rst_n", 0 0, L_0x7fa1a70a4360;  1 drivers
v0x7fa1a709a430_0 .net "clk", 0 0, L_0x7fa1a70a2750;  alias, 1 drivers
L_0x7fa1a7273518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa1a709a4d0_0 .net "cs_n", 0 0, L_0x7fa1a7273518;  1 drivers
v0x7fa1a70999f0_0 .net "data_in", 31 0, L_0x7fa1a70a4eb0;  alias, 1 drivers
v0x7fa1a709a760_0 .net "data_rd1_out", 31 0, L_0x7fa1a70a3680;  alias, 1 drivers
v0x7fa1a709a7f0_0 .net "data_rd2_out", 31 0, L_0x7fa1a70a4240;  alias, 1 drivers
v0x7fa1a709a880_0 .var "mem", 1023 0;
v0x7fa1a709a910_0 .net "mem_mux1", 1023 0, L_0x7fa1a70a2e80;  1 drivers
v0x7fa1a709a9a0_0 .net "mem_mux2", 1023 0, L_0x7fa1a70a3a10;  1 drivers
v0x7fa1a709aa30_0 .var "next_mem", 1023 0;
v0x7fa1a709aac0_0 .net "rd1_addr", 4 0, L_0x7fa1a70a43d0;  alias, 1 drivers
v0x7fa1a709ab70_0 .net "rd2_addr", 4 0, L_0x7fa1a70a4570;  alias, 1 drivers
v0x7fa1a709ac20_0 .net "rst_n", 0 0, v0x7fa1a70a1ce0_0;  alias, 1 drivers
v0x7fa1a709acd0_0 .net "wr_addr", 4 0, L_0x7fa1a70a4610;  alias, 1 drivers
v0x7fa1a709ad70_0 .net "wr_n", 0 0, v0x7fa1a709e3e0_0;  alias, 1 drivers
E_0x7fa1a7098610 .event edge, v0x7fa1a709a430_0;
E_0x7fa1a7098660/0 .event negedge, v0x7fa1a709a390_0;
E_0x7fa1a7098660/1 .event posedge, v0x7fa1a709a430_0;
E_0x7fa1a7098660 .event/or E_0x7fa1a7098660/0, E_0x7fa1a7098660/1;
L_0x7fa1a70a2c40 .concat [ 5 27 0 0], L_0x7fa1a70a43d0, L_0x7fa1a7273128;
L_0x7fa1a70a2d60 .arith/mult 32, L_0x7fa1a70a2c40, L_0x7fa1a7273170;
L_0x7fa1a70a2e80 .shift/r 1024, v0x7fa1a709a880_0, L_0x7fa1a70a2d60;
L_0x7fa1a70a3050 .cmp/nee 5, L_0x7fa1a70a2f60, L_0x7fa1a72731b8;
L_0x7fa1a70a3130 .concat [ 5 27 0 0], L_0x7fa1a70a43d0, L_0x7fa1a7273248;
L_0x7fa1a70a3320 .cmp/ge 32, L_0x7fa1a70a3130, L_0x7fa1a7273290;
L_0x7fa1a70a3400 .part L_0x7fa1a70a2e80, 0, 32;
L_0x7fa1a70a3520 .functor MUXZ 32, L_0x7fa1a70a3400, L_0x7fa1a72732d8, L_0x7fa1a70a3320, C4<>;
L_0x7fa1a70a3680 .functor MUXZ 32, L_0x7fa1a70a3520, L_0x7fa1a7273200, L_0x7fa1a70a3050, C4<>;
L_0x7fa1a70a37b0 .concat [ 5 27 0 0], L_0x7fa1a70a4570, L_0x7fa1a7273320;
L_0x7fa1a70a3890 .arith/mult 32, L_0x7fa1a70a37b0, L_0x7fa1a7273368;
L_0x7fa1a70a3a10 .shift/r 1024, v0x7fa1a709a880_0, L_0x7fa1a70a3890;
L_0x7fa1a70a3be0 .cmp/nee 5, L_0x7fa1a70a3af0, L_0x7fa1a72733b0;
L_0x7fa1a70a3d30 .concat [ 5 27 0 0], L_0x7fa1a70a4570, L_0x7fa1a7273440;
L_0x7fa1a70a3f10 .cmp/ge 32, L_0x7fa1a70a3d30, L_0x7fa1a7273488;
L_0x7fa1a70a4030 .part L_0x7fa1a70a3a10, 0, 32;
L_0x7fa1a70a40d0 .functor MUXZ 32, L_0x7fa1a70a4030, L_0x7fa1a72734d0, L_0x7fa1a70a3f10, C4<>;
L_0x7fa1a70a4240 .functor MUXZ 32, L_0x7fa1a70a40d0, L_0x7fa1a72733f8, L_0x7fa1a70a3be0, C4<>;
S_0x7fa1a70986a0 .scope begin, "clk_monitor" "clk_monitor" 11 169, 11 169 0, S_0x7fa1a7098120;
 .timescale -9 -12;
S_0x7fa1a7098870 .scope begin, "parameter_check" "parameter_check" 11 80, 11 80 0, S_0x7fa1a7098120;
 .timescale -9 -12;
v0x7fa1a7098a40_0 .var/i "param_err_flg", 31 0;
S_0x7fa1a7098ad0 .scope begin, "registers" "registers" 11 133, 11 133 0, S_0x7fa1a7098120;
 .timescale -9 -12;
v0x7fa1a7098c60_0 .var/i "i", 31 0;
v0x7fa1a7098d00_0 .var/i "j", 31 0;
S_0x7fa1a709bae0 .scope module, "u_alu" "utype_alu" 4 59, 12 1 0, S_0x7fa1a703a3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "imm20";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 1 "IS_lui";
    .port_info 3 /INPUT 1 "IS_Utype";
    .port_info 4 /OUTPUT 32 "result";
v0x7fa1a709bd50_0 .net "IS_Utype", 0 0, v0x7fa1a709dbe0_0;  alias, 1 drivers
v0x7fa1a709be00_0 .net "IS_lui", 0 0, v0x7fa1a709dcb0_0;  alias, 1 drivers
v0x7fa1a709bea0_0 .net "imm20", 31 0, v0x7fa1a7095860_0;  alias, 1 drivers
v0x7fa1a709bf50_0 .net "pc", 31 0, v0x7fa1a7097270_0;  alias, 1 drivers
v0x7fa1a709bff0_0 .var "result", 31 0;
E_0x7fa1a709bd00 .event posedge, v0x7fa1a709bd50_0;
S_0x7fa1a709d540 .scope module, "dec" "decoder" 3 43, 13 11 0, S_0x7fa1a703a250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /INPUT 1 "ZERO";
    .port_info 2 /OUTPUT 1 "pc_src";
    .port_info 3 /OUTPUT 2 "result_src";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 4 "alu_ctrl";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 3 "imm_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "IS_Utype";
    .port_info 10 /OUTPUT 1 "IS_lui";
    .port_info 11 /OUTPUT 2 "byte_size";
    .port_info 12 /OUTPUT 1 "mreq";
L_0x7fa1a70a1fd0 .functor AND 1, v0x7fa1a709e090_0, L_0x7fa1a70a4940, C4<1>, C4<1>;
L_0x7fa1a70a2120 .functor OR 1, L_0x7fa1a70a1fd0, v0x7fa1a709dd90_0, C4<0>, C4<0>;
v0x7fa1a709ecf0_0 .net "IS_Utype", 0 0, v0x7fa1a709dbe0_0;  alias, 1 drivers
v0x7fa1a709ed80_0 .net "IS_lui", 0 0, v0x7fa1a709dcb0_0;  alias, 1 drivers
v0x7fa1a709ee10_0 .net "Jump", 0 0, v0x7fa1a709dd90_0;  1 drivers
v0x7fa1a709eec0_0 .net "ZERO", 0 0, L_0x7fa1a70a4940;  alias, 1 drivers
v0x7fa1a709ef90_0 .net *"_ivl_6", 0 0, L_0x7fa1a70a1fd0;  1 drivers
v0x7fa1a709f060_0 .net "alu_ctrl", 3 0, v0x7fa1a709e8c0_0;  alias, 1 drivers
v0x7fa1a709f0f0_0 .net "alu_op", 1 0, v0x7fa1a709de20_0;  1 drivers
v0x7fa1a709f1c0_0 .net "alu_src", 0 0, v0x7fa1a709deb0_0;  alias, 1 drivers
v0x7fa1a709f250_0 .net "byte_size", 1 0, v0x7fa1a709ea30_0;  alias, 1 drivers
v0x7fa1a709f360_0 .net "imm_src", 2 0, v0x7fa1a709dfc0_0;  alias, 1 drivers
v0x7fa1a709f3f0_0 .net "inst", 31 0, v0x7fa1a70a14f0_0;  alias, 1 drivers
v0x7fa1a709f480_0 .net "is_branch", 0 0, v0x7fa1a709e090_0;  1 drivers
v0x7fa1a709f510_0 .net "mem_write", 0 0, v0x7fa1a709e120_0;  alias, 1 drivers
v0x7fa1a709f5a0_0 .net "mreq", 0 0, v0x7fa1a709e1b0_0;  alias, 1 drivers
v0x7fa1a709f650_0 .net8 "pc_src", 0 0, RS_0x7fa1a7242b78;  alias, 2 drivers
v0x7fa1a709f6e0_0 .net "reg_write", 0 0, v0x7fa1a709e3e0_0;  alias, 1 drivers
v0x7fa1a709f7f0_0 .net "result_src", 1 0, v0x7fa1a709e470_0;  alias, 1 drivers
L_0x7fa1a70a1d70 .part v0x7fa1a70a14f0_0, 0, 7;
L_0x7fa1a70a1e90 .part v0x7fa1a70a14f0_0, 12, 3;
L_0x7fa1a70a1f30 .part v0x7fa1a70a14f0_0, 30, 1;
S_0x7fa1a709d840 .scope module, "asig" "singnal_controller" 13 39, 14 13 0, S_0x7fa1a709d540;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "Jump";
    .port_info 2 /OUTPUT 1 "pc_src";
    .port_info 3 /OUTPUT 2 "result_src";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 1 "alu_src";
    .port_info 6 /OUTPUT 3 "imm_src";
    .port_info 7 /OUTPUT 1 "reg_write";
    .port_info 8 /OUTPUT 2 "alu_op";
    .port_info 9 /OUTPUT 1 "mreq";
    .port_info 10 /OUTPUT 1 "is_branch";
    .port_info 11 /OUTPUT 1 "IS_Utype";
    .port_info 12 /OUTPUT 1 "IS_lui";
v0x7fa1a709dbe0_0 .var "IS_Utype", 0 0;
v0x7fa1a709dcb0_0 .var "IS_lui", 0 0;
v0x7fa1a709dd90_0 .var "Jump", 0 0;
v0x7fa1a709de20_0 .var "alu_op", 1 0;
v0x7fa1a709deb0_0 .var "alu_src", 0 0;
v0x7fa1a709dfc0_0 .var "imm_src", 2 0;
v0x7fa1a709e090_0 .var "is_branch", 0 0;
v0x7fa1a709e120_0 .var "mem_write", 0 0;
v0x7fa1a709e1b0_0 .var "mreq", 0 0;
v0x7fa1a709e2c0_0 .net "opcode", 6 0, L_0x7fa1a70a1d70;  1 drivers
v0x7fa1a709e350_0 .var "pc_src", 0 0;
v0x7fa1a709e3e0_0 .var "reg_write", 0 0;
v0x7fa1a709e470_0 .var "result_src", 1 0;
E_0x7fa1a709dbb0 .event edge, v0x7fa1a709e2c0_0;
S_0x7fa1a709e660 .scope module, "idec" "inst_decoder" 13 56, 15 1 0, S_0x7fa1a709d540;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 4 "alu_ctrl";
    .port_info 4 /OUTPUT 2 "byte_size";
v0x7fa1a709e8c0_0 .var "alu_ctrl", 3 0;
v0x7fa1a709e990_0 .net "alu_op", 1 0, v0x7fa1a709de20_0;  alias, 1 drivers
v0x7fa1a709ea30_0 .var "byte_size", 1 0;
v0x7fa1a709eae0_0 .net "funct3", 2 0, L_0x7fa1a70a1e90;  1 drivers
v0x7fa1a709eb90_0 .net "funct7b5", 0 0, L_0x7fa1a70a1f30;  1 drivers
E_0x7fa1a709da30 .event edge, v0x7fa1a709de20_0, v0x7fa1a709eae0_0, v0x7fa1a709eb90_0;
    .scope S_0x7fa1a709d840;
T_4 ;
    %wait E_0x7fa1a709dbb0;
    %load/vec4 v0x7fa1a709e2c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa1a709e470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709deb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa1a709dfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709dd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e1b0_0, 0;
    %jmp T_4.10;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e090_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fa1a709e470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709deb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa1a709dfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709e3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709dd90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa1a709de20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709e1b0_0, 0;
    %jmp T_4.10;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa1a709e470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709deb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa1a709dfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709e3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709dd90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fa1a709de20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e1b0_0, 0;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa1a709e470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709deb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa1a709dfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709e3e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709dd90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fa1a709de20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e1b0_0, 0;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e090_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fa1a709e470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709e120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709deb0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa1a709dfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709dd90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa1a709de20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709e1b0_0, 0;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa1a709e470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709deb0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fa1a709dfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709e3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709dd90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fa1a709de20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e1b0_0, 0;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709e090_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fa1a709e470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709deb0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fa1a709dfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709dd90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fa1a709de20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e1b0_0, 0;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e090_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fa1a709e470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e120_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fa1a709deb0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fa1a709dfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709e3e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709dd90_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fa1a709de20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e1b0_0, 0;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e090_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fa1a709e470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709deb0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fa1a709dfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709e3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709dd90_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fa1a709de20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709dbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709dcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e1b0_0, 0;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e090_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fa1a709e470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709deb0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fa1a709dfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709e3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709dd90_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fa1a709de20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709dbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1a709dcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1a709e1b0_0, 0;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa1a709e660;
T_5 ;
    %wait E_0x7fa1a709da30;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
    %load/vec4 v0x7fa1a709e990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x7fa1a709eae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa1a709e8c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fa1a709ea30_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa1a709e8c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fa1a709ea30_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa1a709e8c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa1a709ea30_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x7fa1a709eae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %jmp T_5.15;
T_5.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
    %jmp T_5.15;
T_5.10 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
    %jmp T_5.15;
T_5.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
    %jmp T_5.15;
T_5.12 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
    %jmp T_5.15;
T_5.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x7fa1a709eae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %jmp T_5.24;
T_5.16 ;
    %load/vec4 v0x7fa1a709eb90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.25, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
    %jmp T_5.26;
T_5.25 ;
    %load/vec4 v0x7fa1a709eb90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.27, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
T_5.27 ;
T_5.26 ;
    %jmp T_5.24;
T_5.17 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
    %jmp T_5.24;
T_5.18 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
    %jmp T_5.24;
T_5.19 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
    %jmp T_5.24;
T_5.20 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
    %jmp T_5.24;
T_5.21 ;
    %load/vec4 v0x7fa1a709eb90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.29, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
    %jmp T_5.30;
T_5.29 ;
    %load/vec4 v0x7fa1a709eb90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.31, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
T_5.31 ;
T_5.30 ;
    %jmp T_5.24;
T_5.22 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fa1a709e8c0_0, 0, 4;
    %jmp T_5.24;
T_5.24 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fa1a7096ea0;
T_6 ;
    %wait E_0x7fa1a70970c0;
    %load/vec4 v0x7fa1a7097360_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 65536, 0, 32;
    %assign/vec4 v0x7fa1a7097270_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fa1a70971c0_0;
    %assign/vec4 v0x7fa1a7097270_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fa1a7095630;
T_7 ;
    %wait E_0x7fa1a7095050;
    %load/vec4 v0x7fa1a7095930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fa1a7095860_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x7fa1a70959d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x7fa1a70959d0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa1a7095860_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x7fa1a70959d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x7fa1a70959d0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa1a70959d0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa1a7095860_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x7fa1a70959d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x7fa1a70959d0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa1a70959d0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa1a70959d0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fa1a7095860_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x7fa1a70959d0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x7fa1a70959d0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa1a70959d0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa1a70959d0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fa1a7095860_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x7fa1a70959d0_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7fa1a7095860_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa1a7098120;
T_8 ;
    %fork t_1, S_0x7fa1a7098870;
    %jmp t_0;
    .scope S_0x7fa1a7098870;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1a7098a40_0, 0, 32;
    %load/vec4 v0x7fa1a7098a40_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 11 110 "$display", "%m :\012  Simulation aborted due to invalid parameter value(s)" {0 0 0};
    %vpi_call 11 112 "$finish" {0 0 0};
T_8.0 ;
    %end;
    .scope S_0x7fa1a7098120;
t_0 %join;
    %end;
    .thread T_8;
    .scope S_0x7fa1a7098120;
T_9 ;
    %wait E_0x7fa1a7098660;
    %fork t_3, S_0x7fa1a7098ad0;
    %jmp t_2;
    .scope S_0x7fa1a7098ad0;
t_3 ;
    %load/vec4 v0x7fa1a709a880_0;
    %store/vec4 v0x7fa1a709aa30_0, 0, 1024;
    %load/vec4 v0x7fa1a709a4d0_0;
    %load/vec4 v0x7fa1a709ad70_0;
    %or;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_9.0, 6;
    %load/vec4 v0x7fa1a709acd0_0;
    %load/vec4 v0x7fa1a709acd0_0;
    %xor;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_9.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fa1a709aa30_0, 0, 1024;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fa1a709acd0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fa1a709ad70_0;
    %load/vec4 v0x7fa1a709a4d0_0;
    %or;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1a7098c60_0, 0, 32;
T_9.6 ;
    %load/vec4 v0x7fa1a7098c60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.7, 5;
    %load/vec4 v0x7fa1a709acd0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x7fa1a7098c60_0;
    %add;
    %store/vec4 v0x7fa1a7098d00_0, 0, 32;
    %load/vec4 v0x7fa1a709ad70_0;
    %load/vec4 v0x7fa1a709a4d0_0;
    %or;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0x7fa1a70999f0_0;
    %load/vec4 v0x7fa1a7098c60_0;
    %part/s 1;
    %pushi/vec4 0, 0, 1;
    %or;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %load/vec4 v0x7fa1a709a880_0;
    %load/vec4 v0x7fa1a7098d00_0;
    %part/s 1;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %ix/getv/s 4, v0x7fa1a7098d00_0;
    %store/vec4 v0x7fa1a709aa30_0, 4, 1;
    %load/vec4 v0x7fa1a7098c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa1a7098c60_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %load/vec4 v0x7fa1a709ac20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.10, 6;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x7fa1a709a880_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x7fa1a709ac20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x7fa1a709aa30_0;
    %assign/vec4 v0x7fa1a709a880_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7fa1a709a880_0, 0;
T_9.13 ;
T_9.11 ;
    %end;
    .scope S_0x7fa1a7098120;
t_2 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fa1a7098120;
T_10 ;
    %wait E_0x7fa1a7098610;
    %fork t_5, S_0x7fa1a70986a0;
    %jmp t_4;
    .scope S_0x7fa1a70986a0;
t_5 ;
    %load/vec4 v0x7fa1a709a430_0;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x7fa1a709a430_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %pushi/vec4 0, 0, 64;
    %vpi_func 11 170 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 11 171 "$display", "WARNING: %m :\012  at time = %t, detected unknown value, %b, on clk input.", $time, v0x7fa1a709a430_0 {0 0 0};
T_10.0 ;
    %end;
    .scope S_0x7fa1a7098120;
t_4 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fa1a7094e90;
T_11 ;
    %wait E_0x7fa1a7095100;
    %load/vec4 v0x7fa1a7095500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %jmp T_11.14;
T_11.0 ;
    %load/vec4 v0x7fa1a7095140_0;
    %load/vec4 v0x7fa1a7095200_0;
    %add;
    %store/vec4 v0x7fa1a70952b0_0, 0, 32;
    %jmp T_11.14;
T_11.1 ;
    %load/vec4 v0x7fa1a7095140_0;
    %load/vec4 v0x7fa1a7095200_0;
    %sub;
    %store/vec4 v0x7fa1a70952b0_0, 0, 32;
    %jmp T_11.14;
T_11.2 ;
    %load/vec4 v0x7fa1a7095140_0;
    %load/vec4 v0x7fa1a7095200_0;
    %and;
    %store/vec4 v0x7fa1a70952b0_0, 0, 32;
    %jmp T_11.14;
T_11.3 ;
    %load/vec4 v0x7fa1a7095140_0;
    %load/vec4 v0x7fa1a7095200_0;
    %or;
    %store/vec4 v0x7fa1a70952b0_0, 0, 32;
    %jmp T_11.14;
T_11.4 ;
    %load/vec4 v0x7fa1a7095140_0;
    %load/vec4 v0x7fa1a7095200_0;
    %xor;
    %store/vec4 v0x7fa1a70952b0_0, 0, 32;
    %jmp T_11.14;
T_11.5 ;
    %load/vec4 v0x7fa1a7095140_0;
    %ix/getv 4, v0x7fa1a7095200_0;
    %shiftl 4;
    %store/vec4 v0x7fa1a70952b0_0, 0, 32;
    %jmp T_11.14;
T_11.6 ;
    %load/vec4 v0x7fa1a7095140_0;
    %ix/getv 4, v0x7fa1a7095200_0;
    %shiftr 4;
    %store/vec4 v0x7fa1a70952b0_0, 0, 32;
    %jmp T_11.14;
T_11.7 ;
    %load/vec4 v0x7fa1a7095140_0;
    %load/vec4 v0x7fa1a7095200_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fa1a70952b0_0, 0, 32;
    %jmp T_11.14;
T_11.8 ;
    %load/vec4 v0x7fa1a7095140_0;
    %load/vec4 v0x7fa1a7095200_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fa1a70952b0_0, 0, 32;
    %jmp T_11.14;
T_11.9 ;
    %load/vec4 v0x7fa1a7095200_0;
    %load/vec4 v0x7fa1a7095140_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x7fa1a70952b0_0, 0, 32;
    %jmp T_11.14;
T_11.10 ;
    %load/vec4 v0x7fa1a7095140_0;
    %load/vec4 v0x7fa1a7095200_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x7fa1a70952b0_0, 0, 32;
    %jmp T_11.14;
T_11.11 ;
    %load/vec4 v0x7fa1a7095140_0;
    %load/vec4 v0x7fa1a7095200_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x7fa1a70952b0_0, 0, 32;
    %jmp T_11.14;
T_11.12 ;
    %load/vec4 v0x7fa1a7095140_0;
    %load/vec4 v0x7fa1a7095200_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fa1a70952b0_0, 0, 32;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x7fa1a7095200_0;
    %load/vec4 v0x7fa1a7095140_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x7fa1a70952b0_0, 0, 32;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fa1a709bae0;
T_12 ;
    %wait E_0x7fa1a709bd00;
    %load/vec4 v0x7fa1a709bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fa1a709be00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7fa1a709bea0_0;
    %store/vec4 v0x7fa1a709bff0_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7fa1a709bea0_0;
    %load/vec4 v0x7fa1a709bf50_0;
    %add;
    %store/vec4 v0x7fa1a709bff0_0, 0, 32;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fa1a709bff0_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fa1a708ad80;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1a70a1b40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1a70a1b40_0, 0, 1;
    %delay 5000, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fa1a708ad80;
T_14 ;
    %vpi_call 2 75 "$readmemh", "./Dmem.dat", v0x7fa1a70a1050 {0 0 0};
    %vpi_call 2 76 "$readmemh", "./Imem.dat", v0x7fa1a70a10e0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1a70a16a0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fa1a70a1840_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1a70a0d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1a70a0c70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1a70a0eb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1a70a0d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1a70a0e20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1a70a1ce0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1a70a1ce0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1a70a1ce0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7fa1a708ad80;
T_15 ;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1a70a1c50_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x7fa1a70a1c50_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v0x7fa1a709fd20_0;
    %store/vec4 v0x7fa1a70a1580_0, 0, 32;
    %fork TD_top_test.fetch_task1, S_0x7fa1a7004cc0;
    %join;
    %load/vec4 v0x7fa1a709fb70_0;
    %store/vec4 v0x7fa1a70a1280_0, 0, 32;
    %fork TD_top_test.load_task1, S_0x7fa1a702c2e0;
    %join;
    %fork TD_top_test.store_task1, S_0x7fa1a702c450;
    %join;
    %delay 10000, 0;
    %release/net v0x7fa1a70a1170_0, 0, 32;
    %load/vec4 v0x7fa1a70a1c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa1a70a1c50_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call 2 116 "$display", "\012Reach IN_TOTAL." {0 0 0};
    %fork TD_top_test.dump_task1, S_0x7fa1a7004b50;
    %join;
    %vpi_call 2 120 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7fa1a708ad80;
T_16 ;
    %vpi_call 2 126 "$monitor", $stime, " PC=%h", v0x7fa1a70a1460_0 {0 0 0};
    %vpi_call 2 129 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 130 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa1a703a250 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "test/utf_top_test.v";
    "data_path/top.v";
    "data_path/ctrl_datapath.v";
    "ALU/adder.v";
    "ALU/ALU.v";
    "ALU/extend.v";
    "other/mux.v";
    "data_path/pc_ff.v";
    "modules/rf32x32.v";
    "modules/DW_ram_2r_w_s_dff.v";
    "ALU/utype_alu.v";
    "decoder/decoder.v";
    "decoder/signal_controller.v";
    "decoder/inst_decoder.v";
