//----------------------------------------------------------------------------
//  File Name           	: sul64-psram.ini
//  Object              	: Generic Macro File for KEIL
//----------------------------------------------------------------------------

//----------------------------------------------------------------------------
// initPSRAM()
// Function description: Set PSRAM for works at 48 MHz
//----------------------------------------------------------------------------

FUNC void initPSRAM(){

//*    // Open EBI clock
//    AT91C_BASE_PMC->PMC_PCER = (1<< AT91C_ID_HSMC4);
    _WDWORD(0x400E0410,0x00000200);

//*    // Configure I/O
// 0x400E0E00 --- (PIOB) Base Address
// 0x400E1000 --- (PIOC) Base Address
//#define PIN_EBI_DATA_BUS            {0xfe01fe00, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_PULLUP}, \
//                                        {1 << 6, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_B, PIO_PULLUP}
//#define PIN_EBI_NCS0                {1 << 20, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_PULLUP}
//#define PIN_EBI_NRD                 {1 << 19, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_PULLUP}
//#define PIN_EBI_NWE                 {1 << 23, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_PULLUP}
//#define PIN_EBI_PSRAM_ADDR_BUS      {0x3f00fff, AT91C_BASE_PIOC, AT91C_ID_PIOC, PIO_PERIPH_A, PIO_PULLUP}
//#define PIN_EBI_PSRAM_NBS           {1 << 7, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_B, PIO_PULLUP}, \
//                                        {1 << 15, AT91C_BASE_PIOC, AT91C_ID_PIOC, PIO_PERIPH_A, PIO_PULLUP}
//#define PIN_EBI_A1                  {1 << 8, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_B, PIO_PULLUP}
//
//#define PIN_EBI_NCS2                {1 << 16, AT91C_BASE_PIOC, AT91C_ID_PIOC, PIO_PERIPH_A, PIO_PULLUP}
//    PIO_Configure(pinPsram, PIO_LISTSIZE(pinPsram));
    _WDWORD(0x400E0E70,0x000001C0);   // (PIOB) PIO_ABSR
    _WDWORD(0x400E0E04,0xFE99FFC0);   // (PIOB) PIO_PDR
    _WDWORD(0x400E1070,0x00000000);   // (PIOC) PIO_ABSR
    _WDWORD(0x400E1004,0x03F08FFF);   // (PIOC) PIO_PDR

//*    // Setup the PSRAM (HSMC4_EBI.CS0, 0x60000000 ~ 0x60FFFFFF)
//    pSMC->HSMC4_SETUP = 0
//                        | ((1 <<  0) & AT91C_HSMC4_NWE_SETUP)
//                        | ((1 <<  8) & AT91C_HSMC4_NCS_WR_SETUP)
//                        | ((1 << 16) & AT91C_HSMC4_NRD_SETUP)
//                        | ((1 << 24) & AT91C_HSMC4_NCS_RD_SETUP)
//                        ;
    _WDWORD(0x400E0070,0x01010101);

//    pSMC->HSMC4_PULSE = 0
//                        | ((5 <<  0) & AT91C_HSMC4_NWE_PULSE)
//                        | ((5 <<  8) & AT91C_HSMC4_NCS_WR_PULSE)
//                        | ((5 << 16) & AT91C_HSMC4_NRD_PULSE)
//                        | ((5 << 24) & AT91C_HSMC4_NCS_RD_PULSE)
//                        ;
    _WDWORD(0x400E0074,0x05050505);

//    pSMC->HSMC4_CYCLE = 0
//                        | ((6 <<  0) & AT91C_HSMC4_NWE_CYCLE)
//                        | ((6 << 16) & AT91C_HSMC4_NRD_CYCLE)
//                        ;
    _WDWORD(0x400E0078,0x00060006);

//    tmp = pSMC->HSMC4_TIMINGS
//        & (AT91C_HSMC4_OCMSEN | AT91C_HSMC4_RBNSEL | AT91C_HSMC4_NFSEL);
//    pSMC->HSMC4_TIMINGS = tmp
//                        | ((0 <<  0) & AT91C_HSMC4_TCLR) // CLE to REN
//                        | ((0 <<  4) & AT91C_HSMC4_TADL) // ALE to Data
//                        | ((0 <<  8) & AT91C_HSMC4_TAR)  // ALE to REN
//                        | ((0 << 16) & AT91C_HSMC4_TRR)  // Ready to REN
//                        | ((0 << 24) & AT91C_HSMC4_TWB)  // WEN to REN
//                        ;
    _WDWORD(0x400E007C,0x00000000);

//    tmp = pSMC->HSMC4_MODE & ~(AT91C_HSMC4_DBW);
//    pSMC->HSMC4_MODE = tmp
//                        | (AT91C_HSMC4_READ_MODE)
//                        | (AT91C_HSMC4_WRITE_MODE)
//                        | (AT91C_HSMC4_DBW_WIDTH_SIXTEEN_BITS)
//                        //| (AT91C_HSMC4_PMEN)
//                        ;
    _WDWORD(0x400E0080,0x10001003);

    printf ("------------------------------- SDRAM Done at 48 MHz -------------------------------\n");
}

_WDWORD(0x400e1200, 0xA5000004);     // perpheral reset RSTC_CR

initPSRAM();                       // Init PSRAM before load

LOAD at91sam3u4-psram\\at91sam3u4-psram.axf INCREMENTAL
SP = *((unsigned int *)0x60000000);
PC = *((unsigned int *)0x60000004);
//g,main

