// Seed: 4149913704
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wor id_4,
    output tri id_5,
    input tri0 id_6,
    input tri id_7,
    input tri1 id_8,
    output tri0 id_9,
    input wor id_10,
    input uwire id_11,
    input wand id_12,
    input tri1 id_13,
    input wire id_14,
    output supply0 id_15,
    output tri0 id_16,
    output supply1 id_17,
    input supply1 id_18,
    input uwire id_19,
    input tri0 id_20
);
  assign id_9  = 1 ^ id_14;
  assign id_15 = 1'd0 >= id_11;
endmodule
module module_1 (
    output wire id_0,
    input  tri0 id_1
);
  module_0(
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1
  );
  assign id_0 = id_1;
  wire id_3;
  assign id_0 = 1;
endmodule
