Running in Lattice mode

Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    FIRAS-AIRTOP
Date:        Thu Nov 25 14:51:16 2021
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro tens_syn.prj
ProductType: synplify_pro




log file: "C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Thu Nov 25 14:51:16 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Thu Nov 25 14:51:16 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Thu Nov 25 14:51:16 2021
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\synwork\tens_comp.srs to C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srs

compiler completed
# Thu Nov 25 14:51:17 2021

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Thu Nov 25 14:51:17 2021

multi_srs_gen completed
# Thu Nov 25 14:51:18 2021

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\synwork\tens_mult.srs to C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srs
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Thu Nov 25 14:51:18 2021

premap completed with warnings
# Thu Nov 25 14:51:18 2021

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on tens_syn|tens_Implmnt

Running: map (Map) on tens_syn|tens_Implmnt
# Thu Nov 25 14:51:18 2021

Running: fpga_mapper (Map & Optimize) on tens_syn|tens_Implmnt
# Thu Nov 25 14:51:18 2021
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\synwork\tens_m.srm to C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srm

fpga_mapper completed with warnings
# Thu Nov 25 14:51:27 2021

Return Code: 1
Run Time:00h:00m:09s
Complete: Map on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
Opening object source file c:\users\firas.abdelghani\dropbox\board-design\fpga\lattice\projects\tensor_i22\source\dsw_pwrok.vhd
log file: "C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Thu Nov 25 17:20:01 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Thu Nov 25 17:20:01 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Thu Nov 25 17:20:01 2021
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\synwork\tens_comp.srs to C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srs

compiler completed
# Thu Nov 25 17:20:02 2021

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Thu Nov 25 17:20:02 2021

multi_srs_gen completed
# Thu Nov 25 17:20:02 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\synwork\tens_mult.srs to C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srs
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Thu Nov 25 17:20:02 2021

premap completed with warnings
# Thu Nov 25 17:20:03 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on tens_syn|tens_Implmnt

Running: map (Map) on tens_syn|tens_Implmnt
# Thu Nov 25 17:20:03 2021

Running: fpga_mapper (Map & Optimize) on tens_syn|tens_Implmnt
# Thu Nov 25 17:20:03 2021
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\synwork\tens_m.srm to C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srm

fpga_mapper completed with warnings
# Thu Nov 25 17:20:11 2021

Return Code: 1
Run Time:00h:00m:08s
Complete: Map on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
Loaded XDM (Hierarchy) data base - elapsed time 0:0 Blocks=12
@N Implementation 'C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_syn.prj|tens_Implmnt' design hierarchy loaded from database
Opening object source file c:\users\firas.abdelghani\dropbox\board-design\fpga\lattice\projects\tensor_i22\source\top.vhd
Opening object source file c:\users\firas.abdelghani\dropbox\board-design\fpga\lattice\projects\tensor_i22\source\rsmrst_pwrgd_vh.vhd
log file: "C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Fri Nov 26 12:11:36 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Fri Nov 26 12:11:37 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Fri Nov 26 12:11:37 2021
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\synwork\tens_comp.srs to C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srs

compiler completed
# Fri Nov 26 12:11:44 2021

Return Code: 0
Run Time:00h:00m:07s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Fri Nov 26 12:11:44 2021

multi_srs_gen completed
# Fri Nov 26 12:11:46 2021

Return Code: 0
Run Time:00h:00m:02s
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\synwork\tens_mult.srs to C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srs
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Fri Nov 26 12:11:46 2021

premap completed with warnings
# Fri Nov 26 12:11:49 2021

Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on tens_syn|tens_Implmnt

Running: map (Map) on tens_syn|tens_Implmnt
# Fri Nov 26 12:11:49 2021

Running: fpga_mapper (Map & Optimize) on tens_syn|tens_Implmnt
# Fri Nov 26 12:11:49 2021
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\synwork\tens_m.srm to C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srm

fpga_mapper completed with warnings
# Fri Nov 26 12:12:17 2021

Return Code: 1
Run Time:00h:00m:28s
Complete: Map on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
exit status=0
