// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module system_top_module0_prefilter_Pipeline_PREFILTER_LOOP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_in_dout,
        data_in_empty_n,
        data_in_read,
        m0_to_m1_data_din,
        m0_to_m1_data_full_n,
        m0_to_m1_data_write,
        m0_to_m1_data_num_data_valid,
        m0_to_m1_data_fifo_cap,
        num_samples,
        filteredLen
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] data_in_dout;
input   data_in_empty_n;
output   data_in_read;
output  [31:0] m0_to_m1_data_din;
input   m0_to_m1_data_full_n;
output   m0_to_m1_data_write;
input  [6:0] m0_to_m1_data_num_data_valid;
input  [6:0] m0_to_m1_data_fifo_cap;
input  [31:0] num_samples;
input  [31:0] filteredLen;

reg ap_idle;
reg data_in_read;
reg m0_to_m1_data_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln44_reg_4796;
reg    ap_block_state3_pp0_stage0_iter2_grp1;
reg   [0:0] icmp_ln73_reg_4800;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter23_reg;
reg    ap_block_state25_pp0_stage0_iter24_grp1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln44_fu_1139_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    data_in_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    m0_to_m1_data_blk_n;
wire    ap_block_pp0_stage0_11001_grp0;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln73_fu_1150_p2;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter2_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter3_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter4_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter5_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter6_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter7_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter8_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter9_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter10_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter11_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter12_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter13_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter14_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter15_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter16_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter17_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter18_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter19_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter20_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter21_reg;
reg   [0:0] icmp_ln73_reg_4800_pp0_iter22_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804;
reg    ap_block_pp0_stage0_11001_grp1;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter3_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter4_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter5_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter6_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter7_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter8_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter9_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter10_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter11_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter12_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter13_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter14_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter15_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter16_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter17_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter18_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter19_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4804_pp0_iter20_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter3_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter4_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter5_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter6_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter7_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter8_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter9_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter10_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter11_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter12_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter13_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter14_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter15_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter16_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter17_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter18_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter19_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4809_pp0_iter20_reg;
wire   [15:0] sum_re_fu_1485_p2;
reg   [15:0] sum_re_reg_4814;
reg   [15:0] sum_re_reg_4814_pp0_iter3_reg;
wire   [15:0] sum_im_fu_1491_p2;
reg   [15:0] sum_im_reg_4820;
reg   [15:0] sum_im_reg_4820_pp0_iter3_reg;
wire   [15:0] sum_re_2_fu_1517_p2;
reg   [15:0] sum_re_2_reg_4836;
reg   [15:0] sum_re_2_reg_4836_pp0_iter3_reg;
reg   [15:0] sum_re_2_reg_4836_pp0_iter4_reg;
wire   [15:0] sum_im_2_fu_1523_p2;
reg   [15:0] sum_im_2_reg_4842;
reg   [15:0] sum_im_2_reg_4842_pp0_iter3_reg;
reg   [15:0] sum_im_2_reg_4842_pp0_iter4_reg;
wire  signed [15:0] sum_re_3_fu_1529_p2;
reg  signed [15:0] sum_re_3_reg_4848;
reg  signed [15:0] sum_re_3_reg_4848_pp0_iter3_reg;
reg  signed [15:0] sum_re_3_reg_4848_pp0_iter4_reg;
reg  signed [15:0] sum_re_3_reg_4848_pp0_iter5_reg;
wire  signed [15:0] sum_im_3_fu_1535_p2;
reg  signed [15:0] sum_im_3_reg_4854;
reg  signed [15:0] sum_im_3_reg_4854_pp0_iter3_reg;
reg  signed [15:0] sum_im_3_reg_4854_pp0_iter4_reg;
reg  signed [15:0] sum_im_3_reg_4854_pp0_iter5_reg;
wire   [15:0] sum_re_4_fu_1541_p2;
reg   [15:0] sum_re_4_reg_4860;
reg  signed [15:0] sum_re_4_reg_4860_pp0_iter3_reg;
wire   [15:0] sum_im_4_fu_1547_p2;
reg   [15:0] sum_im_4_reg_4865;
reg  signed [15:0] sum_im_4_reg_4865_pp0_iter3_reg;
wire   [15:0] sum_re_5_fu_1553_p2;
reg   [15:0] sum_re_5_reg_4870;
reg   [15:0] sum_re_5_reg_4870_pp0_iter3_reg;
reg   [15:0] sum_re_5_reg_4870_pp0_iter4_reg;
reg   [15:0] sum_re_5_reg_4870_pp0_iter5_reg;
reg   [15:0] sum_re_5_reg_4870_pp0_iter6_reg;
wire   [15:0] sum_im_5_fu_1559_p2;
reg   [15:0] sum_im_5_reg_4876;
reg   [15:0] sum_im_5_reg_4876_pp0_iter3_reg;
reg   [15:0] sum_im_5_reg_4876_pp0_iter4_reg;
reg   [15:0] sum_im_5_reg_4876_pp0_iter5_reg;
reg   [15:0] sum_im_5_reg_4876_pp0_iter6_reg;
wire   [15:0] sum_re_6_fu_1565_p2;
reg   [15:0] sum_re_6_reg_4882;
reg   [15:0] sum_re_6_reg_4882_pp0_iter3_reg;
reg  signed [15:0] sum_re_6_reg_4882_pp0_iter4_reg;
wire   [15:0] sum_im_6_fu_1571_p2;
reg   [15:0] sum_im_6_reg_4887;
reg   [15:0] sum_im_6_reg_4887_pp0_iter3_reg;
reg  signed [15:0] sum_im_6_reg_4887_pp0_iter4_reg;
wire   [15:0] sum_re_7_fu_1577_p2;
reg   [15:0] sum_re_7_reg_4892;
reg   [15:0] sum_re_7_reg_4892_pp0_iter3_reg;
reg   [15:0] sum_re_7_reg_4892_pp0_iter4_reg;
reg  signed [15:0] sum_re_7_reg_4892_pp0_iter5_reg;
wire   [15:0] sum_im_7_fu_1583_p2;
reg   [15:0] sum_im_7_reg_4897;
reg   [15:0] sum_im_7_reg_4897_pp0_iter3_reg;
reg   [15:0] sum_im_7_reg_4897_pp0_iter4_reg;
reg  signed [15:0] sum_im_7_reg_4897_pp0_iter5_reg;
wire   [15:0] sum_re_8_fu_1589_p2;
reg   [15:0] sum_re_8_reg_4902;
reg   [15:0] sum_re_8_reg_4902_pp0_iter3_reg;
reg   [15:0] sum_re_8_reg_4902_pp0_iter4_reg;
reg   [15:0] sum_re_8_reg_4902_pp0_iter5_reg;
reg   [15:0] sum_re_8_reg_4902_pp0_iter6_reg;
reg   [15:0] sum_re_8_reg_4902_pp0_iter7_reg;
reg   [15:0] sum_re_8_reg_4902_pp0_iter8_reg;
wire   [15:0] sum_im_8_fu_1595_p2;
reg   [15:0] sum_im_8_reg_4908;
reg   [15:0] sum_im_8_reg_4908_pp0_iter3_reg;
reg   [15:0] sum_im_8_reg_4908_pp0_iter4_reg;
reg   [15:0] sum_im_8_reg_4908_pp0_iter5_reg;
reg   [15:0] sum_im_8_reg_4908_pp0_iter6_reg;
reg   [15:0] sum_im_8_reg_4908_pp0_iter7_reg;
reg   [15:0] sum_im_8_reg_4908_pp0_iter8_reg;
wire   [15:0] sum_re_9_fu_1601_p2;
reg   [15:0] sum_re_9_reg_4914;
reg   [15:0] sum_re_9_reg_4914_pp0_iter3_reg;
reg   [15:0] sum_re_9_reg_4914_pp0_iter4_reg;
reg   [15:0] sum_re_9_reg_4914_pp0_iter5_reg;
reg  signed [15:0] sum_re_9_reg_4914_pp0_iter6_reg;
wire   [15:0] sum_im_9_fu_1607_p2;
reg   [15:0] sum_im_9_reg_4919;
reg   [15:0] sum_im_9_reg_4919_pp0_iter3_reg;
reg   [15:0] sum_im_9_reg_4919_pp0_iter4_reg;
reg   [15:0] sum_im_9_reg_4919_pp0_iter5_reg;
reg  signed [15:0] sum_im_9_reg_4919_pp0_iter6_reg;
wire   [15:0] sum_re_10_fu_1613_p2;
reg   [15:0] sum_re_10_reg_4924;
reg   [15:0] sum_re_10_reg_4924_pp0_iter3_reg;
reg   [15:0] sum_re_10_reg_4924_pp0_iter4_reg;
reg   [15:0] sum_re_10_reg_4924_pp0_iter5_reg;
reg   [15:0] sum_re_10_reg_4924_pp0_iter6_reg;
reg  signed [15:0] sum_re_10_reg_4924_pp0_iter7_reg;
wire   [15:0] sum_im_10_fu_1619_p2;
reg   [15:0] sum_im_10_reg_4929;
reg   [15:0] sum_im_10_reg_4929_pp0_iter3_reg;
reg   [15:0] sum_im_10_reg_4929_pp0_iter4_reg;
reg   [15:0] sum_im_10_reg_4929_pp0_iter5_reg;
reg   [15:0] sum_im_10_reg_4929_pp0_iter6_reg;
reg  signed [15:0] sum_im_10_reg_4929_pp0_iter7_reg;
wire   [15:0] sum_re_11_fu_1625_p2;
reg   [15:0] sum_re_11_reg_4934;
reg   [15:0] sum_re_11_reg_4934_pp0_iter3_reg;
reg   [15:0] sum_re_11_reg_4934_pp0_iter4_reg;
reg   [15:0] sum_re_11_reg_4934_pp0_iter5_reg;
reg   [15:0] sum_re_11_reg_4934_pp0_iter6_reg;
reg   [15:0] sum_re_11_reg_4934_pp0_iter7_reg;
reg  signed [15:0] sum_re_11_reg_4934_pp0_iter8_reg;
wire   [15:0] sum_im_11_fu_1631_p2;
reg   [15:0] sum_im_11_reg_4939;
reg   [15:0] sum_im_11_reg_4939_pp0_iter3_reg;
reg   [15:0] sum_im_11_reg_4939_pp0_iter4_reg;
reg   [15:0] sum_im_11_reg_4939_pp0_iter5_reg;
reg   [15:0] sum_im_11_reg_4939_pp0_iter6_reg;
reg   [15:0] sum_im_11_reg_4939_pp0_iter7_reg;
reg  signed [15:0] sum_im_11_reg_4939_pp0_iter8_reg;
wire   [15:0] sum_re_12_fu_1637_p2;
reg   [15:0] sum_re_12_reg_4944;
reg   [15:0] sum_re_12_reg_4944_pp0_iter3_reg;
reg   [15:0] sum_re_12_reg_4944_pp0_iter4_reg;
reg   [15:0] sum_re_12_reg_4944_pp0_iter5_reg;
reg   [15:0] sum_re_12_reg_4944_pp0_iter6_reg;
reg   [15:0] sum_re_12_reg_4944_pp0_iter7_reg;
reg   [15:0] sum_re_12_reg_4944_pp0_iter8_reg;
reg  signed [15:0] sum_re_12_reg_4944_pp0_iter9_reg;
wire   [15:0] sum_im_12_fu_1643_p2;
reg   [15:0] sum_im_12_reg_4949;
reg   [15:0] sum_im_12_reg_4949_pp0_iter3_reg;
reg   [15:0] sum_im_12_reg_4949_pp0_iter4_reg;
reg   [15:0] sum_im_12_reg_4949_pp0_iter5_reg;
reg   [15:0] sum_im_12_reg_4949_pp0_iter6_reg;
reg   [15:0] sum_im_12_reg_4949_pp0_iter7_reg;
reg   [15:0] sum_im_12_reg_4949_pp0_iter8_reg;
reg  signed [15:0] sum_im_12_reg_4949_pp0_iter9_reg;
wire   [15:0] sum_re_13_fu_1649_p2;
reg   [15:0] sum_re_13_reg_4954;
reg   [15:0] sum_re_13_reg_4954_pp0_iter3_reg;
reg   [15:0] sum_re_13_reg_4954_pp0_iter4_reg;
reg   [15:0] sum_re_13_reg_4954_pp0_iter5_reg;
reg   [15:0] sum_re_13_reg_4954_pp0_iter6_reg;
reg   [15:0] sum_re_13_reg_4954_pp0_iter7_reg;
reg   [15:0] sum_re_13_reg_4954_pp0_iter8_reg;
reg   [15:0] sum_re_13_reg_4954_pp0_iter9_reg;
reg  signed [15:0] sum_re_13_reg_4954_pp0_iter10_reg;
wire   [15:0] sum_im_13_fu_1655_p2;
reg   [15:0] sum_im_13_reg_4959;
reg   [15:0] sum_im_13_reg_4959_pp0_iter3_reg;
reg   [15:0] sum_im_13_reg_4959_pp0_iter4_reg;
reg   [15:0] sum_im_13_reg_4959_pp0_iter5_reg;
reg   [15:0] sum_im_13_reg_4959_pp0_iter6_reg;
reg   [15:0] sum_im_13_reg_4959_pp0_iter7_reg;
reg   [15:0] sum_im_13_reg_4959_pp0_iter8_reg;
reg   [15:0] sum_im_13_reg_4959_pp0_iter9_reg;
reg  signed [15:0] sum_im_13_reg_4959_pp0_iter10_reg;
wire   [15:0] sum_re_14_fu_1661_p2;
reg   [15:0] sum_re_14_reg_4964;
reg   [15:0] sum_re_14_reg_4964_pp0_iter3_reg;
reg   [15:0] sum_re_14_reg_4964_pp0_iter4_reg;
reg   [15:0] sum_re_14_reg_4964_pp0_iter5_reg;
reg   [15:0] sum_re_14_reg_4964_pp0_iter6_reg;
reg   [15:0] sum_re_14_reg_4964_pp0_iter7_reg;
reg   [15:0] sum_re_14_reg_4964_pp0_iter8_reg;
reg   [15:0] sum_re_14_reg_4964_pp0_iter9_reg;
reg   [15:0] sum_re_14_reg_4964_pp0_iter10_reg;
reg  signed [15:0] sum_re_14_reg_4964_pp0_iter11_reg;
wire   [15:0] sum_im_14_fu_1667_p2;
reg   [15:0] sum_im_14_reg_4969;
reg   [15:0] sum_im_14_reg_4969_pp0_iter3_reg;
reg   [15:0] sum_im_14_reg_4969_pp0_iter4_reg;
reg   [15:0] sum_im_14_reg_4969_pp0_iter5_reg;
reg   [15:0] sum_im_14_reg_4969_pp0_iter6_reg;
reg   [15:0] sum_im_14_reg_4969_pp0_iter7_reg;
reg   [15:0] sum_im_14_reg_4969_pp0_iter8_reg;
reg   [15:0] sum_im_14_reg_4969_pp0_iter9_reg;
reg   [15:0] sum_im_14_reg_4969_pp0_iter10_reg;
reg  signed [15:0] sum_im_14_reg_4969_pp0_iter11_reg;
wire   [15:0] sum_re_15_fu_1673_p2;
reg   [15:0] sum_re_15_reg_4974;
reg   [15:0] sum_re_15_reg_4974_pp0_iter3_reg;
reg   [15:0] sum_re_15_reg_4974_pp0_iter4_reg;
reg   [15:0] sum_re_15_reg_4974_pp0_iter5_reg;
reg   [15:0] sum_re_15_reg_4974_pp0_iter6_reg;
reg   [15:0] sum_re_15_reg_4974_pp0_iter7_reg;
reg   [15:0] sum_re_15_reg_4974_pp0_iter8_reg;
reg   [15:0] sum_re_15_reg_4974_pp0_iter9_reg;
reg   [15:0] sum_re_15_reg_4974_pp0_iter10_reg;
reg   [15:0] sum_re_15_reg_4974_pp0_iter11_reg;
reg  signed [15:0] sum_re_15_reg_4974_pp0_iter12_reg;
wire   [15:0] sum_im_15_fu_1679_p2;
reg   [15:0] sum_im_15_reg_4979;
reg   [15:0] sum_im_15_reg_4979_pp0_iter3_reg;
reg   [15:0] sum_im_15_reg_4979_pp0_iter4_reg;
reg   [15:0] sum_im_15_reg_4979_pp0_iter5_reg;
reg   [15:0] sum_im_15_reg_4979_pp0_iter6_reg;
reg   [15:0] sum_im_15_reg_4979_pp0_iter7_reg;
reg   [15:0] sum_im_15_reg_4979_pp0_iter8_reg;
reg   [15:0] sum_im_15_reg_4979_pp0_iter9_reg;
reg   [15:0] sum_im_15_reg_4979_pp0_iter10_reg;
reg   [15:0] sum_im_15_reg_4979_pp0_iter11_reg;
reg  signed [15:0] sum_im_15_reg_4979_pp0_iter12_reg;
wire   [15:0] sum_re_16_fu_1685_p2;
reg   [15:0] sum_re_16_reg_4984;
reg   [15:0] sum_re_16_reg_4984_pp0_iter3_reg;
reg   [15:0] sum_re_16_reg_4984_pp0_iter4_reg;
reg   [15:0] sum_re_16_reg_4984_pp0_iter5_reg;
reg   [15:0] sum_re_16_reg_4984_pp0_iter6_reg;
reg   [15:0] sum_re_16_reg_4984_pp0_iter7_reg;
reg   [15:0] sum_re_16_reg_4984_pp0_iter8_reg;
reg   [15:0] sum_re_16_reg_4984_pp0_iter9_reg;
reg   [15:0] sum_re_16_reg_4984_pp0_iter10_reg;
reg   [15:0] sum_re_16_reg_4984_pp0_iter11_reg;
reg   [15:0] sum_re_16_reg_4984_pp0_iter12_reg;
reg  signed [15:0] sum_re_16_reg_4984_pp0_iter13_reg;
wire   [15:0] sum_im_16_fu_1691_p2;
reg   [15:0] sum_im_16_reg_4989;
reg   [15:0] sum_im_16_reg_4989_pp0_iter3_reg;
reg   [15:0] sum_im_16_reg_4989_pp0_iter4_reg;
reg   [15:0] sum_im_16_reg_4989_pp0_iter5_reg;
reg   [15:0] sum_im_16_reg_4989_pp0_iter6_reg;
reg   [15:0] sum_im_16_reg_4989_pp0_iter7_reg;
reg   [15:0] sum_im_16_reg_4989_pp0_iter8_reg;
reg   [15:0] sum_im_16_reg_4989_pp0_iter9_reg;
reg   [15:0] sum_im_16_reg_4989_pp0_iter10_reg;
reg   [15:0] sum_im_16_reg_4989_pp0_iter11_reg;
reg   [15:0] sum_im_16_reg_4989_pp0_iter12_reg;
reg  signed [15:0] sum_im_16_reg_4989_pp0_iter13_reg;
wire   [15:0] sum_re_17_fu_1697_p2;
reg   [15:0] sum_re_17_reg_4994;
reg   [15:0] sum_re_17_reg_4994_pp0_iter3_reg;
reg   [15:0] sum_re_17_reg_4994_pp0_iter4_reg;
reg   [15:0] sum_re_17_reg_4994_pp0_iter5_reg;
reg   [15:0] sum_re_17_reg_4994_pp0_iter6_reg;
reg   [15:0] sum_re_17_reg_4994_pp0_iter7_reg;
reg   [15:0] sum_re_17_reg_4994_pp0_iter8_reg;
reg   [15:0] sum_re_17_reg_4994_pp0_iter9_reg;
reg   [15:0] sum_re_17_reg_4994_pp0_iter10_reg;
reg   [15:0] sum_re_17_reg_4994_pp0_iter11_reg;
reg   [15:0] sum_re_17_reg_4994_pp0_iter12_reg;
reg   [15:0] sum_re_17_reg_4994_pp0_iter13_reg;
reg  signed [15:0] sum_re_17_reg_4994_pp0_iter14_reg;
wire   [15:0] sum_im_17_fu_1703_p2;
reg   [15:0] sum_im_17_reg_4999;
reg   [15:0] sum_im_17_reg_4999_pp0_iter3_reg;
reg   [15:0] sum_im_17_reg_4999_pp0_iter4_reg;
reg   [15:0] sum_im_17_reg_4999_pp0_iter5_reg;
reg   [15:0] sum_im_17_reg_4999_pp0_iter6_reg;
reg   [15:0] sum_im_17_reg_4999_pp0_iter7_reg;
reg   [15:0] sum_im_17_reg_4999_pp0_iter8_reg;
reg   [15:0] sum_im_17_reg_4999_pp0_iter9_reg;
reg   [15:0] sum_im_17_reg_4999_pp0_iter10_reg;
reg   [15:0] sum_im_17_reg_4999_pp0_iter11_reg;
reg   [15:0] sum_im_17_reg_4999_pp0_iter12_reg;
reg   [15:0] sum_im_17_reg_4999_pp0_iter13_reg;
reg  signed [15:0] sum_im_17_reg_4999_pp0_iter14_reg;
wire   [15:0] sum_re_18_fu_1709_p2;
reg   [15:0] sum_re_18_reg_5004;
reg   [15:0] sum_re_18_reg_5004_pp0_iter3_reg;
reg   [15:0] sum_re_18_reg_5004_pp0_iter4_reg;
reg   [15:0] sum_re_18_reg_5004_pp0_iter5_reg;
reg   [15:0] sum_re_18_reg_5004_pp0_iter6_reg;
reg   [15:0] sum_re_18_reg_5004_pp0_iter7_reg;
reg   [15:0] sum_re_18_reg_5004_pp0_iter8_reg;
reg   [15:0] sum_re_18_reg_5004_pp0_iter9_reg;
reg   [15:0] sum_re_18_reg_5004_pp0_iter10_reg;
reg   [15:0] sum_re_18_reg_5004_pp0_iter11_reg;
reg   [15:0] sum_re_18_reg_5004_pp0_iter12_reg;
reg   [15:0] sum_re_18_reg_5004_pp0_iter13_reg;
reg   [15:0] sum_re_18_reg_5004_pp0_iter14_reg;
reg  signed [15:0] sum_re_18_reg_5004_pp0_iter15_reg;
wire   [15:0] sum_im_18_fu_1715_p2;
reg   [15:0] sum_im_18_reg_5009;
reg   [15:0] sum_im_18_reg_5009_pp0_iter3_reg;
reg   [15:0] sum_im_18_reg_5009_pp0_iter4_reg;
reg   [15:0] sum_im_18_reg_5009_pp0_iter5_reg;
reg   [15:0] sum_im_18_reg_5009_pp0_iter6_reg;
reg   [15:0] sum_im_18_reg_5009_pp0_iter7_reg;
reg   [15:0] sum_im_18_reg_5009_pp0_iter8_reg;
reg   [15:0] sum_im_18_reg_5009_pp0_iter9_reg;
reg   [15:0] sum_im_18_reg_5009_pp0_iter10_reg;
reg   [15:0] sum_im_18_reg_5009_pp0_iter11_reg;
reg   [15:0] sum_im_18_reg_5009_pp0_iter12_reg;
reg   [15:0] sum_im_18_reg_5009_pp0_iter13_reg;
reg   [15:0] sum_im_18_reg_5009_pp0_iter14_reg;
reg  signed [15:0] sum_im_18_reg_5009_pp0_iter15_reg;
wire   [15:0] sum_re_19_fu_1721_p2;
reg   [15:0] sum_re_19_reg_5014;
reg   [15:0] sum_re_19_reg_5014_pp0_iter3_reg;
reg   [15:0] sum_re_19_reg_5014_pp0_iter4_reg;
reg   [15:0] sum_re_19_reg_5014_pp0_iter5_reg;
reg   [15:0] sum_re_19_reg_5014_pp0_iter6_reg;
reg   [15:0] sum_re_19_reg_5014_pp0_iter7_reg;
reg   [15:0] sum_re_19_reg_5014_pp0_iter8_reg;
reg   [15:0] sum_re_19_reg_5014_pp0_iter9_reg;
reg   [15:0] sum_re_19_reg_5014_pp0_iter10_reg;
reg   [15:0] sum_re_19_reg_5014_pp0_iter11_reg;
reg   [15:0] sum_re_19_reg_5014_pp0_iter12_reg;
reg   [15:0] sum_re_19_reg_5014_pp0_iter13_reg;
reg   [15:0] sum_re_19_reg_5014_pp0_iter14_reg;
reg   [15:0] sum_re_19_reg_5014_pp0_iter15_reg;
reg  signed [15:0] sum_re_19_reg_5014_pp0_iter16_reg;
wire   [15:0] sum_im_19_fu_1727_p2;
reg   [15:0] sum_im_19_reg_5019;
reg   [15:0] sum_im_19_reg_5019_pp0_iter3_reg;
reg   [15:0] sum_im_19_reg_5019_pp0_iter4_reg;
reg   [15:0] sum_im_19_reg_5019_pp0_iter5_reg;
reg   [15:0] sum_im_19_reg_5019_pp0_iter6_reg;
reg   [15:0] sum_im_19_reg_5019_pp0_iter7_reg;
reg   [15:0] sum_im_19_reg_5019_pp0_iter8_reg;
reg   [15:0] sum_im_19_reg_5019_pp0_iter9_reg;
reg   [15:0] sum_im_19_reg_5019_pp0_iter10_reg;
reg   [15:0] sum_im_19_reg_5019_pp0_iter11_reg;
reg   [15:0] sum_im_19_reg_5019_pp0_iter12_reg;
reg   [15:0] sum_im_19_reg_5019_pp0_iter13_reg;
reg   [15:0] sum_im_19_reg_5019_pp0_iter14_reg;
reg   [15:0] sum_im_19_reg_5019_pp0_iter15_reg;
reg  signed [15:0] sum_im_19_reg_5019_pp0_iter16_reg;
wire   [15:0] sum_re_20_fu_1733_p2;
reg   [15:0] sum_re_20_reg_5024;
reg   [15:0] sum_re_20_reg_5024_pp0_iter3_reg;
reg   [15:0] sum_re_20_reg_5024_pp0_iter4_reg;
reg   [15:0] sum_re_20_reg_5024_pp0_iter5_reg;
reg   [15:0] sum_re_20_reg_5024_pp0_iter6_reg;
reg   [15:0] sum_re_20_reg_5024_pp0_iter7_reg;
reg   [15:0] sum_re_20_reg_5024_pp0_iter8_reg;
reg   [15:0] sum_re_20_reg_5024_pp0_iter9_reg;
reg   [15:0] sum_re_20_reg_5024_pp0_iter10_reg;
reg   [15:0] sum_re_20_reg_5024_pp0_iter11_reg;
reg   [15:0] sum_re_20_reg_5024_pp0_iter12_reg;
reg   [15:0] sum_re_20_reg_5024_pp0_iter13_reg;
reg   [15:0] sum_re_20_reg_5024_pp0_iter14_reg;
reg   [15:0] sum_re_20_reg_5024_pp0_iter15_reg;
reg   [15:0] sum_re_20_reg_5024_pp0_iter16_reg;
reg  signed [15:0] sum_re_20_reg_5024_pp0_iter17_reg;
wire   [15:0] sum_im_20_fu_1739_p2;
reg   [15:0] sum_im_20_reg_5029;
reg   [15:0] sum_im_20_reg_5029_pp0_iter3_reg;
reg   [15:0] sum_im_20_reg_5029_pp0_iter4_reg;
reg   [15:0] sum_im_20_reg_5029_pp0_iter5_reg;
reg   [15:0] sum_im_20_reg_5029_pp0_iter6_reg;
reg   [15:0] sum_im_20_reg_5029_pp0_iter7_reg;
reg   [15:0] sum_im_20_reg_5029_pp0_iter8_reg;
reg   [15:0] sum_im_20_reg_5029_pp0_iter9_reg;
reg   [15:0] sum_im_20_reg_5029_pp0_iter10_reg;
reg   [15:0] sum_im_20_reg_5029_pp0_iter11_reg;
reg   [15:0] sum_im_20_reg_5029_pp0_iter12_reg;
reg   [15:0] sum_im_20_reg_5029_pp0_iter13_reg;
reg   [15:0] sum_im_20_reg_5029_pp0_iter14_reg;
reg   [15:0] sum_im_20_reg_5029_pp0_iter15_reg;
reg   [15:0] sum_im_20_reg_5029_pp0_iter16_reg;
reg  signed [15:0] sum_im_20_reg_5029_pp0_iter17_reg;
wire   [15:0] sum_re_21_fu_1745_p2;
reg   [15:0] sum_re_21_reg_5034;
reg   [15:0] sum_re_21_reg_5034_pp0_iter3_reg;
reg   [15:0] sum_re_21_reg_5034_pp0_iter4_reg;
reg   [15:0] sum_re_21_reg_5034_pp0_iter5_reg;
reg   [15:0] sum_re_21_reg_5034_pp0_iter6_reg;
reg   [15:0] sum_re_21_reg_5034_pp0_iter7_reg;
reg   [15:0] sum_re_21_reg_5034_pp0_iter8_reg;
reg   [15:0] sum_re_21_reg_5034_pp0_iter9_reg;
reg   [15:0] sum_re_21_reg_5034_pp0_iter10_reg;
reg   [15:0] sum_re_21_reg_5034_pp0_iter11_reg;
reg   [15:0] sum_re_21_reg_5034_pp0_iter12_reg;
reg   [15:0] sum_re_21_reg_5034_pp0_iter13_reg;
reg   [15:0] sum_re_21_reg_5034_pp0_iter14_reg;
reg   [15:0] sum_re_21_reg_5034_pp0_iter15_reg;
reg   [15:0] sum_re_21_reg_5034_pp0_iter16_reg;
reg   [15:0] sum_re_21_reg_5034_pp0_iter17_reg;
reg  signed [15:0] sum_re_21_reg_5034_pp0_iter18_reg;
wire   [15:0] sum_im_21_fu_1751_p2;
reg   [15:0] sum_im_21_reg_5039;
reg   [15:0] sum_im_21_reg_5039_pp0_iter3_reg;
reg   [15:0] sum_im_21_reg_5039_pp0_iter4_reg;
reg   [15:0] sum_im_21_reg_5039_pp0_iter5_reg;
reg   [15:0] sum_im_21_reg_5039_pp0_iter6_reg;
reg   [15:0] sum_im_21_reg_5039_pp0_iter7_reg;
reg   [15:0] sum_im_21_reg_5039_pp0_iter8_reg;
reg   [15:0] sum_im_21_reg_5039_pp0_iter9_reg;
reg   [15:0] sum_im_21_reg_5039_pp0_iter10_reg;
reg   [15:0] sum_im_21_reg_5039_pp0_iter11_reg;
reg   [15:0] sum_im_21_reg_5039_pp0_iter12_reg;
reg   [15:0] sum_im_21_reg_5039_pp0_iter13_reg;
reg   [15:0] sum_im_21_reg_5039_pp0_iter14_reg;
reg   [15:0] sum_im_21_reg_5039_pp0_iter15_reg;
reg   [15:0] sum_im_21_reg_5039_pp0_iter16_reg;
reg   [15:0] sum_im_21_reg_5039_pp0_iter17_reg;
reg  signed [15:0] sum_im_21_reg_5039_pp0_iter18_reg;
wire   [15:0] sum_re_22_fu_1757_p2;
reg   [15:0] sum_re_22_reg_5044;
reg   [15:0] sum_re_22_reg_5044_pp0_iter3_reg;
reg   [15:0] sum_re_22_reg_5044_pp0_iter4_reg;
reg   [15:0] sum_re_22_reg_5044_pp0_iter5_reg;
reg   [15:0] sum_re_22_reg_5044_pp0_iter6_reg;
reg   [15:0] sum_re_22_reg_5044_pp0_iter7_reg;
reg   [15:0] sum_re_22_reg_5044_pp0_iter8_reg;
reg   [15:0] sum_re_22_reg_5044_pp0_iter9_reg;
reg   [15:0] sum_re_22_reg_5044_pp0_iter10_reg;
reg   [15:0] sum_re_22_reg_5044_pp0_iter11_reg;
reg   [15:0] sum_re_22_reg_5044_pp0_iter12_reg;
reg   [15:0] sum_re_22_reg_5044_pp0_iter13_reg;
reg   [15:0] sum_re_22_reg_5044_pp0_iter14_reg;
reg   [15:0] sum_re_22_reg_5044_pp0_iter15_reg;
reg   [15:0] sum_re_22_reg_5044_pp0_iter16_reg;
reg   [15:0] sum_re_22_reg_5044_pp0_iter17_reg;
reg   [15:0] sum_re_22_reg_5044_pp0_iter18_reg;
reg  signed [15:0] sum_re_22_reg_5044_pp0_iter19_reg;
wire   [15:0] sum_im_22_fu_1763_p2;
reg   [15:0] sum_im_22_reg_5049;
reg   [15:0] sum_im_22_reg_5049_pp0_iter3_reg;
reg   [15:0] sum_im_22_reg_5049_pp0_iter4_reg;
reg   [15:0] sum_im_22_reg_5049_pp0_iter5_reg;
reg   [15:0] sum_im_22_reg_5049_pp0_iter6_reg;
reg   [15:0] sum_im_22_reg_5049_pp0_iter7_reg;
reg   [15:0] sum_im_22_reg_5049_pp0_iter8_reg;
reg   [15:0] sum_im_22_reg_5049_pp0_iter9_reg;
reg   [15:0] sum_im_22_reg_5049_pp0_iter10_reg;
reg   [15:0] sum_im_22_reg_5049_pp0_iter11_reg;
reg   [15:0] sum_im_22_reg_5049_pp0_iter12_reg;
reg   [15:0] sum_im_22_reg_5049_pp0_iter13_reg;
reg   [15:0] sum_im_22_reg_5049_pp0_iter14_reg;
reg   [15:0] sum_im_22_reg_5049_pp0_iter15_reg;
reg   [15:0] sum_im_22_reg_5049_pp0_iter16_reg;
reg   [15:0] sum_im_22_reg_5049_pp0_iter17_reg;
reg   [15:0] sum_im_22_reg_5049_pp0_iter18_reg;
reg  signed [15:0] sum_im_22_reg_5049_pp0_iter19_reg;
wire   [15:0] sum_re_23_fu_1769_p2;
reg   [15:0] sum_re_23_reg_5054;
reg  signed [15:0] sum_re_23_reg_5054_pp0_iter3_reg;
wire   [15:0] sum_im_23_fu_1775_p2;
reg   [15:0] sum_im_23_reg_5059;
reg  signed [15:0] sum_im_23_reg_5059_pp0_iter3_reg;
wire  signed [26:0] mul_ln66_18_fu_2410_p2;
wire  signed [26:0] mul_ln67_18_fu_2419_p2;
reg   [17:0] tmp_5_reg_5104;
reg   [17:0] tmp_6_reg_5109;
wire  signed [26:0] grp_fu_3732_p3;
reg  signed [26:0] add_ln66_22_reg_5124;
reg  signed [26:0] add_ln66_22_reg_5124_pp0_iter6_reg;
reg  signed [26:0] add_ln66_22_reg_5124_pp0_iter7_reg;
reg  signed [26:0] add_ln66_22_reg_5124_pp0_iter8_reg;
reg  signed [26:0] add_ln66_22_reg_5124_pp0_iter9_reg;
reg  signed [26:0] add_ln66_22_reg_5124_pp0_iter10_reg;
reg  signed [26:0] add_ln66_22_reg_5124_pp0_iter11_reg;
reg  signed [26:0] add_ln66_22_reg_5124_pp0_iter12_reg;
reg  signed [26:0] add_ln66_22_reg_5124_pp0_iter13_reg;
reg  signed [26:0] add_ln66_22_reg_5124_pp0_iter14_reg;
reg  signed [26:0] add_ln66_22_reg_5124_pp0_iter15_reg;
reg  signed [26:0] add_ln66_22_reg_5124_pp0_iter16_reg;
reg  signed [26:0] add_ln66_22_reg_5124_pp0_iter17_reg;
reg  signed [26:0] add_ln66_22_reg_5124_pp0_iter18_reg;
reg  signed [26:0] add_ln66_22_reg_5124_pp0_iter19_reg;
reg  signed [26:0] add_ln66_22_reg_5124_pp0_iter20_reg;
reg  signed [26:0] add_ln66_22_reg_5124_pp0_iter21_reg;
reg  signed [26:0] add_ln66_22_reg_5124_pp0_iter22_reg;
wire  signed [26:0] grp_fu_3740_p3;
reg  signed [26:0] add_ln67_22_reg_5129;
reg  signed [26:0] add_ln67_22_reg_5129_pp0_iter6_reg;
reg  signed [26:0] add_ln67_22_reg_5129_pp0_iter7_reg;
reg  signed [26:0] add_ln67_22_reg_5129_pp0_iter8_reg;
reg  signed [26:0] add_ln67_22_reg_5129_pp0_iter9_reg;
reg  signed [26:0] add_ln67_22_reg_5129_pp0_iter10_reg;
reg  signed [26:0] add_ln67_22_reg_5129_pp0_iter11_reg;
reg  signed [26:0] add_ln67_22_reg_5129_pp0_iter12_reg;
reg  signed [26:0] add_ln67_22_reg_5129_pp0_iter13_reg;
reg  signed [26:0] add_ln67_22_reg_5129_pp0_iter14_reg;
reg  signed [26:0] add_ln67_22_reg_5129_pp0_iter15_reg;
reg  signed [26:0] add_ln67_22_reg_5129_pp0_iter16_reg;
reg  signed [26:0] add_ln67_22_reg_5129_pp0_iter17_reg;
reg  signed [26:0] add_ln67_22_reg_5129_pp0_iter18_reg;
reg  signed [26:0] add_ln67_22_reg_5129_pp0_iter19_reg;
reg  signed [26:0] add_ln67_22_reg_5129_pp0_iter20_reg;
reg  signed [26:0] add_ln67_22_reg_5129_pp0_iter21_reg;
reg  signed [26:0] add_ln67_22_reg_5129_pp0_iter22_reg;
reg    ap_condition_exit_pp0_iter2_stage0;
reg   [30:0] n_07_fu_186;
wire   [30:0] add_ln44_fu_1144_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [15:0] p_0_0_0600_110_fu_190;
reg   [15:0] p_0_0_0599_111_fu_194;
reg   [31:0] out_count_fu_198;
wire   [31:0] out_count_2_fu_1155_p2;
reg   [15:0] p_0_0_0600_212_fu_202;
reg   [15:0] p_0_0_0599_213_fu_206;
reg   [15:0] p_0_0_0600_314_fu_210;
reg   [15:0] p_0_0_0599_315_fu_214;
reg   [15:0] p_0_0_0600_416_fu_218;
reg   [15:0] p_0_0_0599_417_fu_222;
reg   [15:0] p_0_0_0600_518_fu_226;
reg   [15:0] p_0_0_0599_519_fu_230;
reg   [15:0] p_0_0_0600_620_fu_234;
reg   [15:0] p_0_0_0599_621_fu_238;
reg   [15:0] p_0_0_0600_722_fu_242;
reg   [15:0] p_0_0_0599_723_fu_246;
reg   [15:0] p_0_0_0600_824_fu_250;
reg   [15:0] p_0_0_0599_825_fu_254;
reg   [15:0] p_0_0_0600_926_fu_258;
reg   [15:0] p_0_0_0599_927_fu_262;
reg   [15:0] p_0_0_0600_1028_fu_266;
reg   [15:0] p_0_0_0599_1029_fu_270;
reg   [15:0] p_0_0_0600_1130_fu_274;
reg   [15:0] p_0_0_0599_1131_fu_278;
reg   [15:0] p_0_0_0600_1232_fu_282;
reg   [15:0] p_0_0_0599_1233_fu_286;
reg   [15:0] p_0_0_0600_1334_fu_290;
reg   [15:0] p_0_0_0599_1335_fu_294;
reg   [15:0] p_0_0_0600_1436_fu_298;
reg   [15:0] p_0_0_0599_1437_fu_302;
reg   [15:0] p_0_0_0600_1538_fu_306;
reg   [15:0] p_0_0_0599_1539_fu_310;
reg   [15:0] p_0_0_0600_1640_fu_314;
reg   [15:0] p_0_0_0599_1641_fu_318;
reg   [15:0] p_0_0_0600_1742_fu_322;
reg   [15:0] p_0_0_0599_1743_fu_326;
reg   [15:0] p_0_0_0600_1844_fu_330;
reg   [15:0] p_0_0_0599_1845_fu_334;
reg   [15:0] p_0_0_0600_1946_fu_338;
reg   [15:0] p_0_0_0599_1947_fu_342;
reg   [15:0] p_0_0_0600_2048_fu_346;
reg   [15:0] p_0_0_0599_2049_fu_350;
reg   [15:0] p_0_0_0600_2150_fu_354;
reg   [15:0] p_0_0_0599_2151_fu_358;
reg   [15:0] p_0_0_0600_2252_fu_362;
reg   [15:0] p_0_0_0599_2253_fu_366;
reg   [15:0] p_0_0_0600_2354_fu_370;
reg   [15:0] p_0_0_0599_2355_fu_374;
reg   [15:0] p_0_0_0600_2456_fu_378;
reg   [15:0] p_0_0_0599_2457_fu_382;
reg   [15:0] p_0_0_0600_2558_fu_386;
reg   [15:0] p_0_0_0599_2559_fu_390;
reg   [15:0] p_0_0_0600_2660_fu_394;
reg   [15:0] p_0_0_0599_2661_fu_398;
reg   [15:0] p_0_0_0600_2762_fu_402;
reg   [15:0] p_0_0_0599_2763_fu_406;
reg   [15:0] p_0_0_0600_2864_fu_410;
reg   [15:0] p_0_0_0599_2865_fu_414;
reg   [15:0] p_0_0_0600_2966_fu_418;
reg   [15:0] p_0_0_0599_2967_fu_422;
reg   [15:0] p_0_0_0600_3068_fu_426;
reg   [15:0] p_0_0_0599_3069_fu_430;
reg   [15:0] p_0_0_0600_3170_fu_434;
reg   [15:0] p_0_0_0599_3171_fu_438;
reg   [15:0] p_0_0_0600_3272_fu_442;
reg   [15:0] p_0_0_0599_3273_fu_446;
reg   [15:0] p_0_0_0600_3374_fu_450;
reg   [15:0] p_0_0_0599_3375_fu_454;
reg   [15:0] p_0_0_0600_3476_fu_458;
reg   [15:0] p_0_0_0599_3477_fu_462;
reg   [15:0] p_0_0_0600_3578_fu_466;
reg   [15:0] p_0_0_0599_3579_fu_470;
reg   [15:0] p_0_0_0600_3680_fu_474;
reg   [15:0] p_0_0_0599_3681_fu_478;
reg   [15:0] p_0_0_0600_3782_fu_482;
reg   [15:0] p_0_0_0599_3783_fu_486;
reg   [15:0] p_0_0_0600_3884_fu_490;
reg   [15:0] p_0_0_0599_3885_fu_494;
reg   [15:0] p_0_0_0600_3986_fu_498;
reg   [15:0] p_0_0_0599_3987_fu_502;
reg   [15:0] p_0_0_0600_4088_fu_506;
reg   [15:0] p_0_0_0599_4089_fu_510;
reg   [15:0] p_0_0_0600_4190_fu_514;
reg   [15:0] p_0_0_0599_4191_fu_518;
reg   [15:0] p_0_0_0600_4292_fu_522;
reg   [15:0] p_0_0_0599_4293_fu_526;
reg   [15:0] p_0_0_0600_4394_fu_530;
reg   [15:0] p_0_0_0599_4395_fu_534;
reg   [15:0] p_0_0_0600_4496_fu_538;
reg   [15:0] p_0_0_0599_4497_fu_542;
reg   [15:0] p_0_0_0600_4598_fu_546;
reg   [15:0] p_0_0_0599_4599_fu_550;
reg   [15:0] p_0_0_0600_46100_fu_554;
reg   [15:0] p_0_0_0599_46101_fu_558;
reg   [15:0] p_0_0_0600_47102_fu_562;
reg   [15:0] p_0_0_0599_47103_fu_566;
reg   [15:0] p_0_0_0600_48104_fu_570;
reg   [15:0] p_0_0_0599_48105_fu_574;
reg   [15:0] p_0_0_0600_49106_fu_578;
reg   [15:0] p_0_0_0599_49107_fu_582;
reg   [15:0] p_0_0_0600_49108_fu_586;
wire   [15:0] sample_re_fu_1471_p1;
reg   [15:0] p_0_0_0599_49109_fu_590;
wire   [15:0] sample_im_fu_1475_p4;
reg    ap_block_pp0_stage0_01001_grp1;
wire   [31:0] zext_ln23_fu_1135_p1;
wire  signed [15:0] sum_re_1_fu_1497_p2;
wire  signed [15:0] sum_im_1_fu_1503_p2;
wire  signed [15:0] sum_re_24_fu_1781_p2;
wire  signed [15:0] sum_im_24_fu_1787_p2;
wire   [18:0] tmp_59_fu_2301_p3;
wire   [16:0] tmp_60_fu_2312_p3;
wire  signed [19:0] sext_ln66_fu_2308_p1;
wire  signed [19:0] sext_ln66_2_fu_2319_p1;
wire   [19:0] add_ln66_24_fu_2323_p2;
wire   [15:0] tmp_fu_2329_p4;
wire  signed [19:0] and_ln_fu_2339_p3;
wire   [18:0] tmp_61_fu_2351_p3;
wire   [16:0] tmp_62_fu_2362_p3;
wire  signed [19:0] sext_ln67_1_fu_2358_p1;
wire  signed [19:0] sext_ln67_4_fu_2369_p1;
wire   [19:0] add_ln67_24_fu_2373_p2;
wire   [15:0] tmp_2_fu_2379_p4;
wire  signed [19:0] and_ln1_fu_2389_p3;
wire  signed [10:0] mul_ln66_18_fu_2410_p1;
wire  signed [10:0] mul_ln67_18_fu_2419_p1;
wire  signed [20:0] grp_fu_3714_p3;
wire   [16:0] tmp_3_fu_2425_p4;
wire   [20:0] and_ln66_1_fu_2434_p3;
wire  signed [20:0] grp_fu_3723_p3;
wire   [16:0] tmp_4_fu_2446_p4;
wire   [20:0] and_ln67_1_fu_2455_p3;
wire   [19:0] tmp_63_fu_2467_p3;
wire   [17:0] tmp_64_fu_2478_p3;
wire  signed [21:0] sext_ln66_7_fu_2474_p1;
wire  signed [21:0] sext_ln66_13_fu_2485_p1;
wire  signed [21:0] sext_ln67_3_fu_2442_p1;
wire   [21:0] add_ln66_25_fu_2489_p2;
wire   [21:0] add_ln66_1_fu_2495_p2;
wire   [19:0] tmp_65_fu_2511_p3;
wire   [17:0] tmp_66_fu_2522_p3;
wire  signed [21:0] sext_ln67_10_fu_2518_p1;
wire  signed [21:0] sext_ln67_16_fu_2529_p1;
wire  signed [21:0] sext_ln64_1_fu_2463_p1;
wire   [21:0] add_ln67_25_fu_2533_p2;
wire   [21:0] add_ln67_1_fu_2539_p2;
wire   [21:0] and_ln66_2_fu_2561_p3;
wire   [21:0] and_ln67_2_fu_2572_p3;
wire   [20:0] tmp_67_fu_2586_p3;
wire  signed [21:0] sext_ln66_3_fu_2583_p1;
wire  signed [21:0] sext_ln66_46_fu_2593_p1;
wire   [21:0] sub_ln66_fu_2597_p2;
wire  signed [22:0] sext_ln67_5_fu_2568_p1;
wire  signed [22:0] sext_ln66_4_fu_2603_p1;
wire   [22:0] add_ln66_2_fu_2607_p2;
wire   [18:0] tmp_7_fu_2613_p4;
wire  signed [22:0] and_ln66_3_fu_2623_p3;
wire   [20:0] tmp_68_fu_2638_p3;
wire  signed [21:0] sext_ln67_6_fu_2635_p1;
wire  signed [21:0] sext_ln67_56_fu_2645_p1;
wire   [21:0] sub_ln67_fu_2649_p2;
wire  signed [22:0] sext_ln64_2_fu_2579_p1;
wire  signed [22:0] sext_ln67_9_fu_2655_p1;
wire   [22:0] add_ln67_2_fu_2659_p2;
wire   [18:0] tmp_8_fu_2665_p4;
wire  signed [22:0] and_ln67_3_fu_2675_p3;
wire  signed [23:0] grp_fu_3748_p3;
wire   [19:0] tmp_9_fu_2693_p4;
wire   [23:0] and_ln66_4_fu_2702_p3;
wire  signed [23:0] grp_fu_3757_p3;
wire   [19:0] tmp_10_fu_2714_p4;
wire   [23:0] and_ln67_4_fu_2723_p3;
wire   [21:0] tmp_69_fu_2735_p3;
wire   [17:0] tmp_70_fu_2746_p3;
wire  signed [22:0] sext_ln66_48_fu_2753_p1;
wire  signed [22:0] sext_ln66_47_fu_2742_p1;
wire   [22:0] sub_ln66_1_fu_2757_p2;
wire  signed [24:0] sext_ln67_11_fu_2710_p1;
wire  signed [24:0] sext_ln66_8_fu_2763_p1;
wire   [24:0] add_ln66_4_fu_2767_p2;
wire   [20:0] tmp_11_fu_2773_p4;
wire  signed [24:0] and_ln66_5_fu_2783_p3;
wire   [21:0] tmp_71_fu_2795_p3;
wire   [17:0] tmp_72_fu_2806_p3;
wire  signed [22:0] sext_ln67_58_fu_2813_p1;
wire  signed [22:0] sext_ln67_57_fu_2802_p1;
wire   [22:0] sub_ln67_1_fu_2817_p2;
wire  signed [24:0] sext_ln64_4_fu_2731_p1;
wire  signed [24:0] sext_ln67_17_fu_2823_p1;
wire   [24:0] add_ln67_4_fu_2827_p2;
wire   [20:0] tmp_12_fu_2833_p4;
wire  signed [24:0] and_ln67_5_fu_2843_p3;
wire  signed [25:0] grp_fu_3766_p3;
wire   [21:0] tmp_13_fu_2861_p4;
wire  signed [25:0] and_ln66_6_fu_2870_p3;
wire  signed [25:0] grp_fu_3775_p3;
wire   [21:0] tmp_14_fu_2882_p4;
wire  signed [25:0] and_ln67_6_fu_2891_p3;
wire  signed [26:0] grp_fu_3784_p3;
wire   [22:0] tmp_15_fu_2909_p4;
wire   [26:0] and_ln66_7_fu_2918_p3;
wire  signed [26:0] grp_fu_3793_p3;
wire   [22:0] tmp_16_fu_2930_p4;
wire   [26:0] and_ln67_7_fu_2939_p3;
wire   [22:0] tmp_73_fu_2951_p3;
wire   [16:0] tmp_74_fu_2962_p3;
wire  signed [24:0] sext_ln66_49_fu_2958_p1;
wire  signed [24:0] sext_ln66_50_fu_2969_p1;
wire   [24:0] add_ln66_26_fu_2973_p2;
wire  signed [27:0] sext_ln67_49_fu_2926_p1;
wire  signed [27:0] sext_ln66_14_fu_2979_p1;
wire   [27:0] add_ln66_7_fu_2983_p2;
wire   [23:0] tmp_17_fu_2989_p4;
wire  signed [27:0] and_ln66_8_fu_2999_p3;
wire   [22:0] tmp_75_fu_3011_p3;
wire   [16:0] tmp_76_fu_3022_p3;
wire  signed [24:0] sext_ln67_59_fu_3018_p1;
wire  signed [24:0] sext_ln67_60_fu_3029_p1;
wire   [24:0] add_ln67_26_fu_3033_p2;
wire  signed [27:0] sext_ln64_7_fu_2947_p1;
wire  signed [27:0] sext_ln67_52_fu_3039_p1;
wire   [27:0] add_ln67_7_fu_3043_p2;
wire   [23:0] tmp_18_fu_3049_p4;
wire  signed [27:0] and_ln67_8_fu_3059_p3;
wire  signed [28:0] grp_fu_3802_p3;
wire   [24:0] tmp_19_fu_3077_p4;
wire  signed [28:0] and_ln66_9_fu_3086_p3;
wire  signed [28:0] grp_fu_3811_p3;
wire   [24:0] tmp_20_fu_3098_p4;
wire  signed [28:0] and_ln67_9_fu_3107_p3;
wire  signed [29:0] grp_fu_3820_p3;
wire   [25:0] tmp_21_fu_3125_p4;
wire  signed [29:0] grp_fu_3829_p3;
wire   [25:0] tmp_22_fu_3142_p4;
wire  signed [29:0] grp_fu_3838_p3;
wire   [25:0] tmp_23_fu_3165_p4;
wire  signed [29:0] grp_fu_3847_p3;
wire   [25:0] tmp_24_fu_3182_p4;
wire  signed [29:0] grp_fu_3856_p3;
wire   [25:0] tmp_25_fu_3205_p4;
wire  signed [29:0] grp_fu_3865_p3;
wire   [25:0] tmp_26_fu_3222_p4;
wire  signed [29:0] grp_fu_3874_p3;
wire   [25:0] tmp_27_fu_3245_p4;
wire  signed [29:0] grp_fu_3883_p3;
wire   [25:0] tmp_28_fu_3262_p4;
wire  signed [29:0] grp_fu_3892_p3;
wire   [25:0] tmp_29_fu_3285_p4;
wire  signed [29:0] grp_fu_3901_p3;
wire   [25:0] tmp_30_fu_3302_p4;
wire  signed [29:0] grp_fu_3910_p3;
wire   [25:0] tmp_31_fu_3325_p4;
wire  signed [29:0] grp_fu_3919_p3;
wire   [25:0] tmp_32_fu_3342_p4;
wire  signed [29:0] grp_fu_3928_p3;
wire   [25:0] tmp_33_fu_3365_p4;
wire  signed [29:0] grp_fu_3937_p3;
wire   [25:0] tmp_34_fu_3382_p4;
wire  signed [29:0] grp_fu_3946_p3;
wire   [25:0] tmp_35_fu_3405_p4;
wire  signed [29:0] grp_fu_3955_p3;
wire   [25:0] tmp_36_fu_3422_p4;
wire  signed [29:0] grp_fu_3964_p3;
wire   [25:0] tmp_37_fu_3445_p4;
wire  signed [29:0] grp_fu_3973_p3;
wire   [25:0] tmp_38_fu_3462_p4;
wire  signed [29:0] grp_fu_3982_p3;
wire   [25:0] tmp_39_fu_3485_p4;
wire  signed [29:0] grp_fu_3991_p3;
wire   [25:0] tmp_40_fu_3502_p4;
wire  signed [29:0] grp_fu_4000_p3;
wire   [25:0] tmp_41_fu_3525_p4;
wire  signed [29:0] grp_fu_4009_p3;
wire   [25:0] tmp_42_fu_3542_p4;
wire  signed [29:0] grp_fu_4018_p3;
wire   [25:0] tmp_43_fu_3565_p4;
wire  signed [29:0] grp_fu_4027_p3;
wire   [25:0] tmp_44_fu_3582_p4;
wire  signed [29:0] grp_fu_4036_p3;
wire   [25:0] tmp_45_fu_3599_p4;
wire  signed [29:0] grp_fu_4045_p3;
wire   [25:0] tmp_46_fu_3616_p4;
wire  signed [29:0] sext_ln66_45_fu_3633_p1;
wire   [29:0] and_ln66_21_fu_3608_p3;
wire  signed [29:0] sext_ln67_55_fu_3642_p1;
wire   [29:0] and_ln67_21_fu_3625_p3;
wire   [29:0] add_ln66_23_fu_3636_p2;
wire   [25:0] tmp_47_fu_3651_p4;
wire   [29:0] add_ln67_23_fu_3645_p2;
wire   [25:0] tmp_48_fu_3669_p4;
wire  signed [29:0] trunc_ln_fu_3687_p1;
wire   [29:0] grp_fu_4054_p3;
wire  signed [29:0] trunc_ln8_fu_3696_p1;
wire   [29:0] grp_fu_4063_p3;
wire   [15:0] trunc_ln8_fu_3696_p4;
wire   [15:0] trunc_ln_fu_3687_p4;
wire  signed [4:0] grp_fu_3714_p1;
wire  signed [4:0] grp_fu_3723_p1;
wire   [9:0] grp_fu_3732_p1;
wire   [9:0] grp_fu_3740_p1;
wire   [5:0] grp_fu_3748_p1;
wire   [5:0] grp_fu_3757_p1;
wire   [6:0] grp_fu_3766_p1;
wire   [6:0] grp_fu_3775_p1;
wire  signed [7:0] grp_fu_3784_p1;
wire  signed [7:0] grp_fu_3793_p1;
wire  signed [8:0] grp_fu_3802_p1;
wire  signed [8:0] grp_fu_3811_p1;
wire   [7:0] grp_fu_3820_p1;
wire   [7:0] grp_fu_3829_p1;
wire  signed [8:0] grp_fu_3838_p1;
wire  signed [29:0] grp_fu_3838_p2;
wire  signed [8:0] grp_fu_3847_p1;
wire  signed [29:0] grp_fu_3847_p2;
wire   [8:0] grp_fu_3856_p1;
wire  signed [29:0] grp_fu_3856_p2;
wire   [8:0] grp_fu_3865_p1;
wire  signed [29:0] grp_fu_3865_p2;
wire  signed [9:0] grp_fu_3874_p1;
wire  signed [29:0] grp_fu_3874_p2;
wire  signed [9:0] grp_fu_3883_p1;
wire  signed [29:0] grp_fu_3883_p2;
wire   [8:0] grp_fu_3892_p1;
wire  signed [29:0] grp_fu_3892_p2;
wire   [8:0] grp_fu_3901_p1;
wire  signed [29:0] grp_fu_3901_p2;
wire  signed [9:0] grp_fu_3910_p1;
wire  signed [29:0] grp_fu_3910_p2;
wire  signed [9:0] grp_fu_3919_p1;
wire  signed [29:0] grp_fu_3919_p2;
wire   [8:0] grp_fu_3928_p1;
wire  signed [29:0] grp_fu_3928_p2;
wire   [8:0] grp_fu_3937_p1;
wire  signed [29:0] grp_fu_3937_p2;
wire  signed [9:0] grp_fu_3946_p1;
wire  signed [29:0] grp_fu_3946_p2;
wire  signed [9:0] grp_fu_3955_p1;
wire  signed [29:0] grp_fu_3955_p2;
wire   [9:0] grp_fu_3964_p1;
wire  signed [29:0] grp_fu_3964_p2;
wire   [9:0] grp_fu_3973_p1;
wire  signed [29:0] grp_fu_3973_p2;
wire  signed [10:0] grp_fu_3982_p1;
wire  signed [29:0] grp_fu_3982_p2;
wire  signed [10:0] grp_fu_3991_p1;
wire  signed [29:0] grp_fu_3991_p2;
wire   [9:0] grp_fu_4000_p1;
wire  signed [29:0] grp_fu_4000_p2;
wire   [9:0] grp_fu_4009_p1;
wire  signed [29:0] grp_fu_4009_p2;
wire  signed [10:0] grp_fu_4018_p1;
wire  signed [29:0] grp_fu_4018_p2;
wire  signed [10:0] grp_fu_4027_p1;
wire  signed [29:0] grp_fu_4027_p2;
wire   [9:0] grp_fu_4036_p1;
wire  signed [29:0] grp_fu_4036_p2;
wire   [9:0] grp_fu_4045_p1;
wire  signed [29:0] grp_fu_4045_p2;
wire   [13:0] grp_fu_4054_p1;
wire   [29:0] grp_fu_4054_p2;
wire   [13:0] grp_fu_4063_p1;
wire   [29:0] grp_fu_4063_p2;
reg    grp_fu_3714_ce;
reg    grp_fu_3723_ce;
reg    grp_fu_3732_ce;
reg    grp_fu_3740_ce;
reg    grp_fu_3748_ce;
reg    grp_fu_3757_ce;
reg    grp_fu_3766_ce;
reg    grp_fu_3775_ce;
reg    grp_fu_3784_ce;
reg    grp_fu_3793_ce;
reg    grp_fu_3802_ce;
reg    grp_fu_3811_ce;
reg    grp_fu_3820_ce;
reg    grp_fu_3829_ce;
reg    grp_fu_3838_ce;
reg    grp_fu_3847_ce;
reg    grp_fu_3856_ce;
reg    grp_fu_3865_ce;
reg    grp_fu_3874_ce;
reg    grp_fu_3883_ce;
reg    grp_fu_3892_ce;
reg    grp_fu_3901_ce;
reg    grp_fu_3910_ce;
reg    grp_fu_3919_ce;
reg    grp_fu_3928_ce;
reg    grp_fu_3937_ce;
reg    grp_fu_3946_ce;
reg    grp_fu_3955_ce;
reg    grp_fu_3964_ce;
reg    grp_fu_3973_ce;
reg    grp_fu_3982_ce;
reg    grp_fu_3991_ce;
reg    grp_fu_4000_ce;
reg    grp_fu_4009_ce;
reg    grp_fu_4018_ce;
reg    grp_fu_4027_ce;
reg    grp_fu_4036_ce;
reg    grp_fu_4045_ce;
reg    grp_fu_4054_ce;
reg    grp_fu_4063_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_2977;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 n_07_fu_186 = 31'd0;
#0 p_0_0_0600_110_fu_190 = 16'd0;
#0 p_0_0_0599_111_fu_194 = 16'd0;
#0 out_count_fu_198 = 32'd0;
#0 p_0_0_0600_212_fu_202 = 16'd0;
#0 p_0_0_0599_213_fu_206 = 16'd0;
#0 p_0_0_0600_314_fu_210 = 16'd0;
#0 p_0_0_0599_315_fu_214 = 16'd0;
#0 p_0_0_0600_416_fu_218 = 16'd0;
#0 p_0_0_0599_417_fu_222 = 16'd0;
#0 p_0_0_0600_518_fu_226 = 16'd0;
#0 p_0_0_0599_519_fu_230 = 16'd0;
#0 p_0_0_0600_620_fu_234 = 16'd0;
#0 p_0_0_0599_621_fu_238 = 16'd0;
#0 p_0_0_0600_722_fu_242 = 16'd0;
#0 p_0_0_0599_723_fu_246 = 16'd0;
#0 p_0_0_0600_824_fu_250 = 16'd0;
#0 p_0_0_0599_825_fu_254 = 16'd0;
#0 p_0_0_0600_926_fu_258 = 16'd0;
#0 p_0_0_0599_927_fu_262 = 16'd0;
#0 p_0_0_0600_1028_fu_266 = 16'd0;
#0 p_0_0_0599_1029_fu_270 = 16'd0;
#0 p_0_0_0600_1130_fu_274 = 16'd0;
#0 p_0_0_0599_1131_fu_278 = 16'd0;
#0 p_0_0_0600_1232_fu_282 = 16'd0;
#0 p_0_0_0599_1233_fu_286 = 16'd0;
#0 p_0_0_0600_1334_fu_290 = 16'd0;
#0 p_0_0_0599_1335_fu_294 = 16'd0;
#0 p_0_0_0600_1436_fu_298 = 16'd0;
#0 p_0_0_0599_1437_fu_302 = 16'd0;
#0 p_0_0_0600_1538_fu_306 = 16'd0;
#0 p_0_0_0599_1539_fu_310 = 16'd0;
#0 p_0_0_0600_1640_fu_314 = 16'd0;
#0 p_0_0_0599_1641_fu_318 = 16'd0;
#0 p_0_0_0600_1742_fu_322 = 16'd0;
#0 p_0_0_0599_1743_fu_326 = 16'd0;
#0 p_0_0_0600_1844_fu_330 = 16'd0;
#0 p_0_0_0599_1845_fu_334 = 16'd0;
#0 p_0_0_0600_1946_fu_338 = 16'd0;
#0 p_0_0_0599_1947_fu_342 = 16'd0;
#0 p_0_0_0600_2048_fu_346 = 16'd0;
#0 p_0_0_0599_2049_fu_350 = 16'd0;
#0 p_0_0_0600_2150_fu_354 = 16'd0;
#0 p_0_0_0599_2151_fu_358 = 16'd0;
#0 p_0_0_0600_2252_fu_362 = 16'd0;
#0 p_0_0_0599_2253_fu_366 = 16'd0;
#0 p_0_0_0600_2354_fu_370 = 16'd0;
#0 p_0_0_0599_2355_fu_374 = 16'd0;
#0 p_0_0_0600_2456_fu_378 = 16'd0;
#0 p_0_0_0599_2457_fu_382 = 16'd0;
#0 p_0_0_0600_2558_fu_386 = 16'd0;
#0 p_0_0_0599_2559_fu_390 = 16'd0;
#0 p_0_0_0600_2660_fu_394 = 16'd0;
#0 p_0_0_0599_2661_fu_398 = 16'd0;
#0 p_0_0_0600_2762_fu_402 = 16'd0;
#0 p_0_0_0599_2763_fu_406 = 16'd0;
#0 p_0_0_0600_2864_fu_410 = 16'd0;
#0 p_0_0_0599_2865_fu_414 = 16'd0;
#0 p_0_0_0600_2966_fu_418 = 16'd0;
#0 p_0_0_0599_2967_fu_422 = 16'd0;
#0 p_0_0_0600_3068_fu_426 = 16'd0;
#0 p_0_0_0599_3069_fu_430 = 16'd0;
#0 p_0_0_0600_3170_fu_434 = 16'd0;
#0 p_0_0_0599_3171_fu_438 = 16'd0;
#0 p_0_0_0600_3272_fu_442 = 16'd0;
#0 p_0_0_0599_3273_fu_446 = 16'd0;
#0 p_0_0_0600_3374_fu_450 = 16'd0;
#0 p_0_0_0599_3375_fu_454 = 16'd0;
#0 p_0_0_0600_3476_fu_458 = 16'd0;
#0 p_0_0_0599_3477_fu_462 = 16'd0;
#0 p_0_0_0600_3578_fu_466 = 16'd0;
#0 p_0_0_0599_3579_fu_470 = 16'd0;
#0 p_0_0_0600_3680_fu_474 = 16'd0;
#0 p_0_0_0599_3681_fu_478 = 16'd0;
#0 p_0_0_0600_3782_fu_482 = 16'd0;
#0 p_0_0_0599_3783_fu_486 = 16'd0;
#0 p_0_0_0600_3884_fu_490 = 16'd0;
#0 p_0_0_0599_3885_fu_494 = 16'd0;
#0 p_0_0_0600_3986_fu_498 = 16'd0;
#0 p_0_0_0599_3987_fu_502 = 16'd0;
#0 p_0_0_0600_4088_fu_506 = 16'd0;
#0 p_0_0_0599_4089_fu_510 = 16'd0;
#0 p_0_0_0600_4190_fu_514 = 16'd0;
#0 p_0_0_0599_4191_fu_518 = 16'd0;
#0 p_0_0_0600_4292_fu_522 = 16'd0;
#0 p_0_0_0599_4293_fu_526 = 16'd0;
#0 p_0_0_0600_4394_fu_530 = 16'd0;
#0 p_0_0_0599_4395_fu_534 = 16'd0;
#0 p_0_0_0600_4496_fu_538 = 16'd0;
#0 p_0_0_0599_4497_fu_542 = 16'd0;
#0 p_0_0_0600_4598_fu_546 = 16'd0;
#0 p_0_0_0599_4599_fu_550 = 16'd0;
#0 p_0_0_0600_46100_fu_554 = 16'd0;
#0 p_0_0_0599_46101_fu_558 = 16'd0;
#0 p_0_0_0600_47102_fu_562 = 16'd0;
#0 p_0_0_0599_47103_fu_566 = 16'd0;
#0 p_0_0_0600_48104_fu_570 = 16'd0;
#0 p_0_0_0599_48105_fu_574 = 16'd0;
#0 p_0_0_0600_49106_fu_578 = 16'd0;
#0 p_0_0_0599_49107_fu_582 = 16'd0;
#0 p_0_0_0600_49108_fu_586 = 16'd0;
#0 p_0_0_0599_49109_fu_590 = 16'd0;
#0 ap_done_reg = 1'b0;
end

system_top_mul_16s_11s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11s_27_1_1_U2(
    .din0(sum_re_23_reg_5054_pp0_iter3_reg),
    .din1(mul_ln66_18_fu_2410_p1),
    .dout(mul_ln66_18_fu_2410_p2)
);

system_top_mul_16s_11s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11s_27_1_1_U3(
    .din0(sum_im_23_reg_5059_pp0_iter3_reg),
    .din1(mul_ln67_18_fu_2419_p1),
    .dout(mul_ln67_18_fu_2419_p2)
);

system_top_mac_muladd_16s_5s_20s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
mac_muladd_16s_5s_20s_21_4_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_1_fu_1497_p2),
    .din1(grp_fu_3714_p1),
    .din2(and_ln_fu_2339_p3),
    .ce(grp_fu_3714_ce),
    .dout(grp_fu_3714_p3)
);

system_top_mac_muladd_16s_5s_20s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
mac_muladd_16s_5s_20s_21_4_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_1_fu_1503_p2),
    .din1(grp_fu_3723_p1),
    .din2(and_ln1_fu_2389_p3),
    .ce(grp_fu_3723_ce),
    .dout(grp_fu_3723_p3)
);

system_top_mac_muladd_16s_10ns_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_10ns_27s_27_4_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_24_fu_1781_p2),
    .din1(grp_fu_3732_p1),
    .din2(mul_ln66_18_fu_2410_p2),
    .ce(grp_fu_3732_ce),
    .dout(grp_fu_3732_p3)
);

system_top_mac_muladd_16s_10ns_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_10ns_27s_27_4_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_24_fu_1787_p2),
    .din1(grp_fu_3740_p1),
    .din2(mul_ln67_18_fu_2419_p2),
    .ce(grp_fu_3740_ce),
    .dout(grp_fu_3740_p3)
);

system_top_mac_muladd_16s_6ns_23s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_6ns_23s_24_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_4_reg_4860_pp0_iter3_reg),
    .din1(grp_fu_3748_p1),
    .din2(and_ln66_3_fu_2623_p3),
    .ce(grp_fu_3748_ce),
    .dout(grp_fu_3748_p3)
);

system_top_mac_muladd_16s_6ns_23s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_6ns_23s_24_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_4_reg_4865_pp0_iter3_reg),
    .din1(grp_fu_3757_p1),
    .din2(and_ln67_3_fu_2675_p3),
    .ce(grp_fu_3757_ce),
    .dout(grp_fu_3757_p3)
);

system_top_mac_muladd_16s_7ns_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16s_7ns_25s_26_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_6_reg_4882_pp0_iter4_reg),
    .din1(grp_fu_3766_p1),
    .din2(and_ln66_5_fu_2783_p3),
    .ce(grp_fu_3766_ce),
    .dout(grp_fu_3766_p3)
);

system_top_mac_muladd_16s_7ns_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16s_7ns_25s_26_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_6_reg_4887_pp0_iter4_reg),
    .din1(grp_fu_3775_p1),
    .din2(and_ln67_5_fu_2843_p3),
    .ce(grp_fu_3775_ce),
    .dout(grp_fu_3775_p3)
);

system_top_mac_muladd_16s_8s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_8s_26s_27_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_7_reg_4892_pp0_iter5_reg),
    .din1(grp_fu_3784_p1),
    .din2(and_ln66_6_fu_2870_p3),
    .ce(grp_fu_3784_ce),
    .dout(grp_fu_3784_p3)
);

system_top_mac_muladd_16s_8s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_8s_26s_27_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_7_reg_4897_pp0_iter5_reg),
    .din1(grp_fu_3793_p1),
    .din2(and_ln67_6_fu_2891_p3),
    .ce(grp_fu_3793_ce),
    .dout(grp_fu_3793_p3)
);

system_top_mac_muladd_16s_9s_28s_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_9s_28s_29_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_9_reg_4914_pp0_iter6_reg),
    .din1(grp_fu_3802_p1),
    .din2(and_ln66_8_fu_2999_p3),
    .ce(grp_fu_3802_ce),
    .dout(grp_fu_3802_p3)
);

system_top_mac_muladd_16s_9s_28s_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_9s_28s_29_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_9_reg_4919_pp0_iter6_reg),
    .din1(grp_fu_3811_p1),
    .din2(and_ln67_8_fu_3059_p3),
    .ce(grp_fu_3811_ce),
    .dout(grp_fu_3811_p3)
);

system_top_mac_muladd_16s_8ns_29s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_8ns_29s_30_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_10_reg_4924_pp0_iter7_reg),
    .din1(grp_fu_3820_p1),
    .din2(and_ln66_9_fu_3086_p3),
    .ce(grp_fu_3820_ce),
    .dout(grp_fu_3820_p3)
);

system_top_mac_muladd_16s_8ns_29s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_8ns_29s_30_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_10_reg_4929_pp0_iter7_reg),
    .din1(grp_fu_3829_p1),
    .din2(and_ln67_9_fu_3107_p3),
    .ce(grp_fu_3829_ce),
    .dout(grp_fu_3829_p3)
);

system_top_mac_muladd_16s_9s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9s_30s_30_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_11_reg_4934_pp0_iter8_reg),
    .din1(grp_fu_3838_p1),
    .din2(grp_fu_3838_p2),
    .ce(grp_fu_3838_ce),
    .dout(grp_fu_3838_p3)
);

system_top_mac_muladd_16s_9s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9s_30s_30_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_11_reg_4939_pp0_iter8_reg),
    .din1(grp_fu_3847_p1),
    .din2(grp_fu_3847_p2),
    .ce(grp_fu_3847_ce),
    .dout(grp_fu_3847_p3)
);

system_top_mac_muladd_16s_9ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9ns_30s_30_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_12_reg_4944_pp0_iter9_reg),
    .din1(grp_fu_3856_p1),
    .din2(grp_fu_3856_p2),
    .ce(grp_fu_3856_ce),
    .dout(grp_fu_3856_p3)
);

system_top_mac_muladd_16s_9ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9ns_30s_30_4_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_12_reg_4949_pp0_iter9_reg),
    .din1(grp_fu_3865_p1),
    .din2(grp_fu_3865_p2),
    .ce(grp_fu_3865_ce),
    .dout(grp_fu_3865_p3)
);

system_top_mac_muladd_16s_10s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10s_30s_30_4_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_13_reg_4954_pp0_iter10_reg),
    .din1(grp_fu_3874_p1),
    .din2(grp_fu_3874_p2),
    .ce(grp_fu_3874_ce),
    .dout(grp_fu_3874_p3)
);

system_top_mac_muladd_16s_10s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10s_30s_30_4_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_13_reg_4959_pp0_iter10_reg),
    .din1(grp_fu_3883_p1),
    .din2(grp_fu_3883_p2),
    .ce(grp_fu_3883_ce),
    .dout(grp_fu_3883_p3)
);

system_top_mac_muladd_16s_9ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9ns_30s_30_4_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_14_reg_4964_pp0_iter11_reg),
    .din1(grp_fu_3892_p1),
    .din2(grp_fu_3892_p2),
    .ce(grp_fu_3892_ce),
    .dout(grp_fu_3892_p3)
);

system_top_mac_muladd_16s_9ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9ns_30s_30_4_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_14_reg_4969_pp0_iter11_reg),
    .din1(grp_fu_3901_p1),
    .din2(grp_fu_3901_p2),
    .ce(grp_fu_3901_ce),
    .dout(grp_fu_3901_p3)
);

system_top_mac_muladd_16s_10s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10s_30s_30_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_15_reg_4974_pp0_iter12_reg),
    .din1(grp_fu_3910_p1),
    .din2(grp_fu_3910_p2),
    .ce(grp_fu_3910_ce),
    .dout(grp_fu_3910_p3)
);

system_top_mac_muladd_16s_10s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10s_30s_30_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_15_reg_4979_pp0_iter12_reg),
    .din1(grp_fu_3919_p1),
    .din2(grp_fu_3919_p2),
    .ce(grp_fu_3919_ce),
    .dout(grp_fu_3919_p3)
);

system_top_mac_muladd_16s_9ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9ns_30s_30_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_16_reg_4984_pp0_iter13_reg),
    .din1(grp_fu_3928_p1),
    .din2(grp_fu_3928_p2),
    .ce(grp_fu_3928_ce),
    .dout(grp_fu_3928_p3)
);

system_top_mac_muladd_16s_9ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9ns_30s_30_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_16_reg_4989_pp0_iter13_reg),
    .din1(grp_fu_3937_p1),
    .din2(grp_fu_3937_p2),
    .ce(grp_fu_3937_ce),
    .dout(grp_fu_3937_p3)
);

system_top_mac_muladd_16s_10s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10s_30s_30_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_17_reg_4994_pp0_iter14_reg),
    .din1(grp_fu_3946_p1),
    .din2(grp_fu_3946_p2),
    .ce(grp_fu_3946_ce),
    .dout(grp_fu_3946_p3)
);

system_top_mac_muladd_16s_10s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10s_30s_30_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_17_reg_4999_pp0_iter14_reg),
    .din1(grp_fu_3955_p1),
    .din2(grp_fu_3955_p2),
    .ce(grp_fu_3955_ce),
    .dout(grp_fu_3955_p3)
);

system_top_mac_muladd_16s_10ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10ns_30s_30_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_18_reg_5004_pp0_iter15_reg),
    .din1(grp_fu_3964_p1),
    .din2(grp_fu_3964_p2),
    .ce(grp_fu_3964_ce),
    .dout(grp_fu_3964_p3)
);

system_top_mac_muladd_16s_10ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10ns_30s_30_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_18_reg_5009_pp0_iter15_reg),
    .din1(grp_fu_3973_p1),
    .din2(grp_fu_3973_p2),
    .ce(grp_fu_3973_ce),
    .dout(grp_fu_3973_p3)
);

system_top_mac_muladd_16s_11s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_11s_30s_30_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_19_reg_5014_pp0_iter16_reg),
    .din1(grp_fu_3982_p1),
    .din2(grp_fu_3982_p2),
    .ce(grp_fu_3982_ce),
    .dout(grp_fu_3982_p3)
);

system_top_mac_muladd_16s_11s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_11s_30s_30_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_19_reg_5019_pp0_iter16_reg),
    .din1(grp_fu_3991_p1),
    .din2(grp_fu_3991_p2),
    .ce(grp_fu_3991_ce),
    .dout(grp_fu_3991_p3)
);

system_top_mac_muladd_16s_10ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10ns_30s_30_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_20_reg_5024_pp0_iter17_reg),
    .din1(grp_fu_4000_p1),
    .din2(grp_fu_4000_p2),
    .ce(grp_fu_4000_ce),
    .dout(grp_fu_4000_p3)
);

system_top_mac_muladd_16s_10ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10ns_30s_30_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_20_reg_5029_pp0_iter17_reg),
    .din1(grp_fu_4009_p1),
    .din2(grp_fu_4009_p2),
    .ce(grp_fu_4009_ce),
    .dout(grp_fu_4009_p3)
);

system_top_mac_muladd_16s_11s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_11s_30s_30_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_21_reg_5034_pp0_iter18_reg),
    .din1(grp_fu_4018_p1),
    .din2(grp_fu_4018_p2),
    .ce(grp_fu_4018_ce),
    .dout(grp_fu_4018_p3)
);

system_top_mac_muladd_16s_11s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_11s_30s_30_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_21_reg_5039_pp0_iter18_reg),
    .din1(grp_fu_4027_p1),
    .din2(grp_fu_4027_p2),
    .ce(grp_fu_4027_ce),
    .dout(grp_fu_4027_p3)
);

system_top_mac_muladd_16s_10ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10ns_30s_30_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_22_reg_5044_pp0_iter19_reg),
    .din1(grp_fu_4036_p1),
    .din2(grp_fu_4036_p2),
    .ce(grp_fu_4036_ce),
    .dout(grp_fu_4036_p3)
);

system_top_mac_muladd_16s_10ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10ns_30s_30_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_22_reg_5049_pp0_iter19_reg),
    .din1(grp_fu_4045_p1),
    .din2(grp_fu_4045_p2),
    .ce(grp_fu_4045_ce),
    .dout(grp_fu_4045_p3)
);

system_top_mac_muladd_16s_14ns_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_14ns_30ns_30_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_0_0_0600_2660_load_reg_4804_pp0_iter20_reg),
    .din1(grp_fu_4054_p1),
    .din2(grp_fu_4054_p2),
    .ce(grp_fu_4054_ce),
    .dout(grp_fu_4054_p3)
);

system_top_mac_muladd_16s_14ns_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_14ns_30ns_30_4_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_0_0_0599_2661_load_reg_4809_pp0_iter20_reg),
    .din1(grp_fu_4063_p1),
    .din2(grp_fu_4063_p2),
    .ce(grp_fu_4063_ce),
    .dout(grp_fu_4063_p3)
);

system_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter23_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            n_07_fu_186 <= 31'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln44_fu_1139_p2 == 1'd1))) begin
            n_07_fu_186 <= add_ln44_fu_1144_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            out_count_fu_198 <= 32'd0;
        end else if ((1'b1 == ap_condition_2977)) begin
            out_count_fu_198 <= out_count_2_fu_1155_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1029_fu_270 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_1029_fu_270 <= p_0_0_0599_1131_fu_278;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_111_fu_194 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_111_fu_194 <= p_0_0_0599_213_fu_206;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1131_fu_278 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_1131_fu_278 <= p_0_0_0599_1233_fu_286;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1233_fu_286 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_1233_fu_286 <= p_0_0_0599_1335_fu_294;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1335_fu_294 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_1335_fu_294 <= p_0_0_0599_1437_fu_302;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1437_fu_302 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_1437_fu_302 <= p_0_0_0599_1539_fu_310;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1539_fu_310 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_1539_fu_310 <= p_0_0_0599_1641_fu_318;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1641_fu_318 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_1641_fu_318 <= p_0_0_0599_1743_fu_326;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1743_fu_326 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_1743_fu_326 <= p_0_0_0599_1845_fu_334;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1845_fu_334 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_1845_fu_334 <= p_0_0_0599_1947_fu_342;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1947_fu_342 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_1947_fu_342 <= p_0_0_0599_2049_fu_350;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2049_fu_350 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_2049_fu_350 <= p_0_0_0599_2151_fu_358;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_213_fu_206 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_213_fu_206 <= p_0_0_0599_315_fu_214;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2151_fu_358 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_2151_fu_358 <= p_0_0_0599_2253_fu_366;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2253_fu_366 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_2253_fu_366 <= p_0_0_0599_2355_fu_374;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2355_fu_374 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_2355_fu_374 <= p_0_0_0599_2457_fu_382;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2457_fu_382 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_2457_fu_382 <= p_0_0_0599_2559_fu_390;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2559_fu_390 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_2559_fu_390 <= p_0_0_0599_2661_fu_398;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2661_fu_398 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_2661_fu_398 <= p_0_0_0599_2763_fu_406;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2763_fu_406 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_2763_fu_406 <= p_0_0_0599_2865_fu_414;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2865_fu_414 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_2865_fu_414 <= p_0_0_0599_2967_fu_422;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2967_fu_422 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_2967_fu_422 <= p_0_0_0599_3069_fu_430;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3069_fu_430 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_3069_fu_430 <= p_0_0_0599_3171_fu_438;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_315_fu_214 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_315_fu_214 <= p_0_0_0599_417_fu_222;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3171_fu_438 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_3171_fu_438 <= p_0_0_0599_3273_fu_446;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3273_fu_446 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_3273_fu_446 <= p_0_0_0599_3375_fu_454;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3375_fu_454 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_3375_fu_454 <= p_0_0_0599_3477_fu_462;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3477_fu_462 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_3477_fu_462 <= p_0_0_0599_3579_fu_470;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3579_fu_470 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_3579_fu_470 <= p_0_0_0599_3681_fu_478;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3681_fu_478 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_3681_fu_478 <= p_0_0_0599_3783_fu_486;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3783_fu_486 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_3783_fu_486 <= p_0_0_0599_3885_fu_494;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3885_fu_494 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_3885_fu_494 <= p_0_0_0599_3987_fu_502;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3987_fu_502 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_3987_fu_502 <= p_0_0_0599_4089_fu_510;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_4089_fu_510 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_4089_fu_510 <= p_0_0_0599_4191_fu_518;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_417_fu_222 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_417_fu_222 <= p_0_0_0599_519_fu_230;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_4191_fu_518 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_4191_fu_518 <= p_0_0_0599_4293_fu_526;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_4293_fu_526 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_4293_fu_526 <= p_0_0_0599_4395_fu_534;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_4395_fu_534 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_4395_fu_534 <= p_0_0_0599_4497_fu_542;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_4497_fu_542 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_4497_fu_542 <= p_0_0_0599_4599_fu_550;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_4599_fu_550 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_4599_fu_550 <= p_0_0_0599_46101_fu_558;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_46101_fu_558 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_46101_fu_558 <= p_0_0_0599_47103_fu_566;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_47103_fu_566 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_47103_fu_566 <= p_0_0_0599_48105_fu_574;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_48105_fu_574 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_48105_fu_574 <= p_0_0_0599_49107_fu_582;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_49107_fu_582 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_49107_fu_582 <= p_0_0_0599_49109_fu_590;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_49109_fu_590 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_49109_fu_590 <= {{data_in_dout[31:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_519_fu_230 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_519_fu_230 <= p_0_0_0599_621_fu_238;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_621_fu_238 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_621_fu_238 <= p_0_0_0599_723_fu_246;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_723_fu_246 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_723_fu_246 <= p_0_0_0599_825_fu_254;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_825_fu_254 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_825_fu_254 <= p_0_0_0599_927_fu_262;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_927_fu_262 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0599_927_fu_262 <= p_0_0_0599_1029_fu_270;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1028_fu_266 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_1028_fu_266 <= p_0_0_0600_1130_fu_274;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_110_fu_190 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_110_fu_190 <= p_0_0_0600_212_fu_202;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1130_fu_274 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_1130_fu_274 <= p_0_0_0600_1232_fu_282;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1232_fu_282 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_1232_fu_282 <= p_0_0_0600_1334_fu_290;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1334_fu_290 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_1334_fu_290 <= p_0_0_0600_1436_fu_298;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1436_fu_298 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_1436_fu_298 <= p_0_0_0600_1538_fu_306;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1538_fu_306 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_1538_fu_306 <= p_0_0_0600_1640_fu_314;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1640_fu_314 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_1640_fu_314 <= p_0_0_0600_1742_fu_322;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1742_fu_322 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_1742_fu_322 <= p_0_0_0600_1844_fu_330;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1844_fu_330 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_1844_fu_330 <= p_0_0_0600_1946_fu_338;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1946_fu_338 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_1946_fu_338 <= p_0_0_0600_2048_fu_346;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2048_fu_346 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_2048_fu_346 <= p_0_0_0600_2150_fu_354;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_212_fu_202 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_212_fu_202 <= p_0_0_0600_314_fu_210;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2150_fu_354 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_2150_fu_354 <= p_0_0_0600_2252_fu_362;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2252_fu_362 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_2252_fu_362 <= p_0_0_0600_2354_fu_370;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2354_fu_370 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_2354_fu_370 <= p_0_0_0600_2456_fu_378;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2456_fu_378 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_2456_fu_378 <= p_0_0_0600_2558_fu_386;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2558_fu_386 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_2558_fu_386 <= p_0_0_0600_2660_fu_394;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2660_fu_394 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_2660_fu_394 <= p_0_0_0600_2762_fu_402;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2762_fu_402 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_2762_fu_402 <= p_0_0_0600_2864_fu_410;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2864_fu_410 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_2864_fu_410 <= p_0_0_0600_2966_fu_418;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2966_fu_418 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_2966_fu_418 <= p_0_0_0600_3068_fu_426;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3068_fu_426 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_3068_fu_426 <= p_0_0_0600_3170_fu_434;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_314_fu_210 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_314_fu_210 <= p_0_0_0600_416_fu_218;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3170_fu_434 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_3170_fu_434 <= p_0_0_0600_3272_fu_442;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3272_fu_442 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_3272_fu_442 <= p_0_0_0600_3374_fu_450;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3374_fu_450 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_3374_fu_450 <= p_0_0_0600_3476_fu_458;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3476_fu_458 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_3476_fu_458 <= p_0_0_0600_3578_fu_466;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3578_fu_466 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_3578_fu_466 <= p_0_0_0600_3680_fu_474;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3680_fu_474 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_3680_fu_474 <= p_0_0_0600_3782_fu_482;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3782_fu_482 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_3782_fu_482 <= p_0_0_0600_3884_fu_490;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3884_fu_490 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_3884_fu_490 <= p_0_0_0600_3986_fu_498;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3986_fu_498 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_3986_fu_498 <= p_0_0_0600_4088_fu_506;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_4088_fu_506 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_4088_fu_506 <= p_0_0_0600_4190_fu_514;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_416_fu_218 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_416_fu_218 <= p_0_0_0600_518_fu_226;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_4190_fu_514 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_4190_fu_514 <= p_0_0_0600_4292_fu_522;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_4292_fu_522 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_4292_fu_522 <= p_0_0_0600_4394_fu_530;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_4394_fu_530 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_4394_fu_530 <= p_0_0_0600_4496_fu_538;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_4496_fu_538 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_4496_fu_538 <= p_0_0_0600_4598_fu_546;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_4598_fu_546 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_4598_fu_546 <= p_0_0_0600_46100_fu_554;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_46100_fu_554 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_46100_fu_554 <= p_0_0_0600_47102_fu_562;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_47102_fu_562 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_47102_fu_562 <= p_0_0_0600_48104_fu_570;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_48104_fu_570 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_48104_fu_570 <= p_0_0_0600_49106_fu_578;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_49106_fu_578 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_49106_fu_578 <= p_0_0_0600_49108_fu_586;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_49108_fu_586 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_49108_fu_586 <= sample_re_fu_1471_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_518_fu_226 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_518_fu_226 <= p_0_0_0600_620_fu_234;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_620_fu_234 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_620_fu_234 <= p_0_0_0600_722_fu_242;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_722_fu_242 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_722_fu_242 <= p_0_0_0600_824_fu_250;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_824_fu_250 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_824_fu_250 <= p_0_0_0600_926_fu_258;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_926_fu_258 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4796 == 1'd1))) begin
            p_0_0_0600_926_fu_258 <= p_0_0_0600_1028_fu_266;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        add_ln66_22_reg_5124 <= grp_fu_3732_p3;
        add_ln67_22_reg_5129 <= grp_fu_3740_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        add_ln66_22_reg_5124_pp0_iter10_reg <= add_ln66_22_reg_5124_pp0_iter9_reg;
        add_ln66_22_reg_5124_pp0_iter11_reg <= add_ln66_22_reg_5124_pp0_iter10_reg;
        add_ln66_22_reg_5124_pp0_iter12_reg <= add_ln66_22_reg_5124_pp0_iter11_reg;
        add_ln66_22_reg_5124_pp0_iter13_reg <= add_ln66_22_reg_5124_pp0_iter12_reg;
        add_ln66_22_reg_5124_pp0_iter14_reg <= add_ln66_22_reg_5124_pp0_iter13_reg;
        add_ln66_22_reg_5124_pp0_iter15_reg <= add_ln66_22_reg_5124_pp0_iter14_reg;
        add_ln66_22_reg_5124_pp0_iter16_reg <= add_ln66_22_reg_5124_pp0_iter15_reg;
        add_ln66_22_reg_5124_pp0_iter17_reg <= add_ln66_22_reg_5124_pp0_iter16_reg;
        add_ln66_22_reg_5124_pp0_iter18_reg <= add_ln66_22_reg_5124_pp0_iter17_reg;
        add_ln66_22_reg_5124_pp0_iter19_reg <= add_ln66_22_reg_5124_pp0_iter18_reg;
        add_ln66_22_reg_5124_pp0_iter20_reg <= add_ln66_22_reg_5124_pp0_iter19_reg;
        add_ln66_22_reg_5124_pp0_iter21_reg <= add_ln66_22_reg_5124_pp0_iter20_reg;
        add_ln66_22_reg_5124_pp0_iter22_reg <= add_ln66_22_reg_5124_pp0_iter21_reg;
        add_ln66_22_reg_5124_pp0_iter6_reg <= add_ln66_22_reg_5124;
        add_ln66_22_reg_5124_pp0_iter7_reg <= add_ln66_22_reg_5124_pp0_iter6_reg;
        add_ln66_22_reg_5124_pp0_iter8_reg <= add_ln66_22_reg_5124_pp0_iter7_reg;
        add_ln66_22_reg_5124_pp0_iter9_reg <= add_ln66_22_reg_5124_pp0_iter8_reg;
        add_ln67_22_reg_5129_pp0_iter10_reg <= add_ln67_22_reg_5129_pp0_iter9_reg;
        add_ln67_22_reg_5129_pp0_iter11_reg <= add_ln67_22_reg_5129_pp0_iter10_reg;
        add_ln67_22_reg_5129_pp0_iter12_reg <= add_ln67_22_reg_5129_pp0_iter11_reg;
        add_ln67_22_reg_5129_pp0_iter13_reg <= add_ln67_22_reg_5129_pp0_iter12_reg;
        add_ln67_22_reg_5129_pp0_iter14_reg <= add_ln67_22_reg_5129_pp0_iter13_reg;
        add_ln67_22_reg_5129_pp0_iter15_reg <= add_ln67_22_reg_5129_pp0_iter14_reg;
        add_ln67_22_reg_5129_pp0_iter16_reg <= add_ln67_22_reg_5129_pp0_iter15_reg;
        add_ln67_22_reg_5129_pp0_iter17_reg <= add_ln67_22_reg_5129_pp0_iter16_reg;
        add_ln67_22_reg_5129_pp0_iter18_reg <= add_ln67_22_reg_5129_pp0_iter17_reg;
        add_ln67_22_reg_5129_pp0_iter19_reg <= add_ln67_22_reg_5129_pp0_iter18_reg;
        add_ln67_22_reg_5129_pp0_iter20_reg <= add_ln67_22_reg_5129_pp0_iter19_reg;
        add_ln67_22_reg_5129_pp0_iter21_reg <= add_ln67_22_reg_5129_pp0_iter20_reg;
        add_ln67_22_reg_5129_pp0_iter22_reg <= add_ln67_22_reg_5129_pp0_iter21_reg;
        add_ln67_22_reg_5129_pp0_iter6_reg <= add_ln67_22_reg_5129;
        add_ln67_22_reg_5129_pp0_iter7_reg <= add_ln67_22_reg_5129_pp0_iter6_reg;
        add_ln67_22_reg_5129_pp0_iter8_reg <= add_ln67_22_reg_5129_pp0_iter7_reg;
        add_ln67_22_reg_5129_pp0_iter9_reg <= add_ln67_22_reg_5129_pp0_iter8_reg;
        p_0_0_0599_2661_load_reg_4809 <= p_0_0_0599_2661_fu_398;
        p_0_0_0599_2661_load_reg_4809_pp0_iter10_reg <= p_0_0_0599_2661_load_reg_4809_pp0_iter9_reg;
        p_0_0_0599_2661_load_reg_4809_pp0_iter11_reg <= p_0_0_0599_2661_load_reg_4809_pp0_iter10_reg;
        p_0_0_0599_2661_load_reg_4809_pp0_iter12_reg <= p_0_0_0599_2661_load_reg_4809_pp0_iter11_reg;
        p_0_0_0599_2661_load_reg_4809_pp0_iter13_reg <= p_0_0_0599_2661_load_reg_4809_pp0_iter12_reg;
        p_0_0_0599_2661_load_reg_4809_pp0_iter14_reg <= p_0_0_0599_2661_load_reg_4809_pp0_iter13_reg;
        p_0_0_0599_2661_load_reg_4809_pp0_iter15_reg <= p_0_0_0599_2661_load_reg_4809_pp0_iter14_reg;
        p_0_0_0599_2661_load_reg_4809_pp0_iter16_reg <= p_0_0_0599_2661_load_reg_4809_pp0_iter15_reg;
        p_0_0_0599_2661_load_reg_4809_pp0_iter17_reg <= p_0_0_0599_2661_load_reg_4809_pp0_iter16_reg;
        p_0_0_0599_2661_load_reg_4809_pp0_iter18_reg <= p_0_0_0599_2661_load_reg_4809_pp0_iter17_reg;
        p_0_0_0599_2661_load_reg_4809_pp0_iter19_reg <= p_0_0_0599_2661_load_reg_4809_pp0_iter18_reg;
        p_0_0_0599_2661_load_reg_4809_pp0_iter20_reg <= p_0_0_0599_2661_load_reg_4809_pp0_iter19_reg;
        p_0_0_0599_2661_load_reg_4809_pp0_iter3_reg <= p_0_0_0599_2661_load_reg_4809;
        p_0_0_0599_2661_load_reg_4809_pp0_iter4_reg <= p_0_0_0599_2661_load_reg_4809_pp0_iter3_reg;
        p_0_0_0599_2661_load_reg_4809_pp0_iter5_reg <= p_0_0_0599_2661_load_reg_4809_pp0_iter4_reg;
        p_0_0_0599_2661_load_reg_4809_pp0_iter6_reg <= p_0_0_0599_2661_load_reg_4809_pp0_iter5_reg;
        p_0_0_0599_2661_load_reg_4809_pp0_iter7_reg <= p_0_0_0599_2661_load_reg_4809_pp0_iter6_reg;
        p_0_0_0599_2661_load_reg_4809_pp0_iter8_reg <= p_0_0_0599_2661_load_reg_4809_pp0_iter7_reg;
        p_0_0_0599_2661_load_reg_4809_pp0_iter9_reg <= p_0_0_0599_2661_load_reg_4809_pp0_iter8_reg;
        p_0_0_0600_2660_load_reg_4804 <= p_0_0_0600_2660_fu_394;
        p_0_0_0600_2660_load_reg_4804_pp0_iter10_reg <= p_0_0_0600_2660_load_reg_4804_pp0_iter9_reg;
        p_0_0_0600_2660_load_reg_4804_pp0_iter11_reg <= p_0_0_0600_2660_load_reg_4804_pp0_iter10_reg;
        p_0_0_0600_2660_load_reg_4804_pp0_iter12_reg <= p_0_0_0600_2660_load_reg_4804_pp0_iter11_reg;
        p_0_0_0600_2660_load_reg_4804_pp0_iter13_reg <= p_0_0_0600_2660_load_reg_4804_pp0_iter12_reg;
        p_0_0_0600_2660_load_reg_4804_pp0_iter14_reg <= p_0_0_0600_2660_load_reg_4804_pp0_iter13_reg;
        p_0_0_0600_2660_load_reg_4804_pp0_iter15_reg <= p_0_0_0600_2660_load_reg_4804_pp0_iter14_reg;
        p_0_0_0600_2660_load_reg_4804_pp0_iter16_reg <= p_0_0_0600_2660_load_reg_4804_pp0_iter15_reg;
        p_0_0_0600_2660_load_reg_4804_pp0_iter17_reg <= p_0_0_0600_2660_load_reg_4804_pp0_iter16_reg;
        p_0_0_0600_2660_load_reg_4804_pp0_iter18_reg <= p_0_0_0600_2660_load_reg_4804_pp0_iter17_reg;
        p_0_0_0600_2660_load_reg_4804_pp0_iter19_reg <= p_0_0_0600_2660_load_reg_4804_pp0_iter18_reg;
        p_0_0_0600_2660_load_reg_4804_pp0_iter20_reg <= p_0_0_0600_2660_load_reg_4804_pp0_iter19_reg;
        p_0_0_0600_2660_load_reg_4804_pp0_iter3_reg <= p_0_0_0600_2660_load_reg_4804;
        p_0_0_0600_2660_load_reg_4804_pp0_iter4_reg <= p_0_0_0600_2660_load_reg_4804_pp0_iter3_reg;
        p_0_0_0600_2660_load_reg_4804_pp0_iter5_reg <= p_0_0_0600_2660_load_reg_4804_pp0_iter4_reg;
        p_0_0_0600_2660_load_reg_4804_pp0_iter6_reg <= p_0_0_0600_2660_load_reg_4804_pp0_iter5_reg;
        p_0_0_0600_2660_load_reg_4804_pp0_iter7_reg <= p_0_0_0600_2660_load_reg_4804_pp0_iter6_reg;
        p_0_0_0600_2660_load_reg_4804_pp0_iter8_reg <= p_0_0_0600_2660_load_reg_4804_pp0_iter7_reg;
        p_0_0_0600_2660_load_reg_4804_pp0_iter9_reg <= p_0_0_0600_2660_load_reg_4804_pp0_iter8_reg;
        sum_im_10_reg_4929 <= sum_im_10_fu_1619_p2;
        sum_im_10_reg_4929_pp0_iter3_reg <= sum_im_10_reg_4929;
        sum_im_10_reg_4929_pp0_iter4_reg <= sum_im_10_reg_4929_pp0_iter3_reg;
        sum_im_10_reg_4929_pp0_iter5_reg <= sum_im_10_reg_4929_pp0_iter4_reg;
        sum_im_10_reg_4929_pp0_iter6_reg <= sum_im_10_reg_4929_pp0_iter5_reg;
        sum_im_10_reg_4929_pp0_iter7_reg <= sum_im_10_reg_4929_pp0_iter6_reg;
        sum_im_11_reg_4939 <= sum_im_11_fu_1631_p2;
        sum_im_11_reg_4939_pp0_iter3_reg <= sum_im_11_reg_4939;
        sum_im_11_reg_4939_pp0_iter4_reg <= sum_im_11_reg_4939_pp0_iter3_reg;
        sum_im_11_reg_4939_pp0_iter5_reg <= sum_im_11_reg_4939_pp0_iter4_reg;
        sum_im_11_reg_4939_pp0_iter6_reg <= sum_im_11_reg_4939_pp0_iter5_reg;
        sum_im_11_reg_4939_pp0_iter7_reg <= sum_im_11_reg_4939_pp0_iter6_reg;
        sum_im_11_reg_4939_pp0_iter8_reg <= sum_im_11_reg_4939_pp0_iter7_reg;
        sum_im_12_reg_4949 <= sum_im_12_fu_1643_p2;
        sum_im_12_reg_4949_pp0_iter3_reg <= sum_im_12_reg_4949;
        sum_im_12_reg_4949_pp0_iter4_reg <= sum_im_12_reg_4949_pp0_iter3_reg;
        sum_im_12_reg_4949_pp0_iter5_reg <= sum_im_12_reg_4949_pp0_iter4_reg;
        sum_im_12_reg_4949_pp0_iter6_reg <= sum_im_12_reg_4949_pp0_iter5_reg;
        sum_im_12_reg_4949_pp0_iter7_reg <= sum_im_12_reg_4949_pp0_iter6_reg;
        sum_im_12_reg_4949_pp0_iter8_reg <= sum_im_12_reg_4949_pp0_iter7_reg;
        sum_im_12_reg_4949_pp0_iter9_reg <= sum_im_12_reg_4949_pp0_iter8_reg;
        sum_im_13_reg_4959 <= sum_im_13_fu_1655_p2;
        sum_im_13_reg_4959_pp0_iter10_reg <= sum_im_13_reg_4959_pp0_iter9_reg;
        sum_im_13_reg_4959_pp0_iter3_reg <= sum_im_13_reg_4959;
        sum_im_13_reg_4959_pp0_iter4_reg <= sum_im_13_reg_4959_pp0_iter3_reg;
        sum_im_13_reg_4959_pp0_iter5_reg <= sum_im_13_reg_4959_pp0_iter4_reg;
        sum_im_13_reg_4959_pp0_iter6_reg <= sum_im_13_reg_4959_pp0_iter5_reg;
        sum_im_13_reg_4959_pp0_iter7_reg <= sum_im_13_reg_4959_pp0_iter6_reg;
        sum_im_13_reg_4959_pp0_iter8_reg <= sum_im_13_reg_4959_pp0_iter7_reg;
        sum_im_13_reg_4959_pp0_iter9_reg <= sum_im_13_reg_4959_pp0_iter8_reg;
        sum_im_14_reg_4969 <= sum_im_14_fu_1667_p2;
        sum_im_14_reg_4969_pp0_iter10_reg <= sum_im_14_reg_4969_pp0_iter9_reg;
        sum_im_14_reg_4969_pp0_iter11_reg <= sum_im_14_reg_4969_pp0_iter10_reg;
        sum_im_14_reg_4969_pp0_iter3_reg <= sum_im_14_reg_4969;
        sum_im_14_reg_4969_pp0_iter4_reg <= sum_im_14_reg_4969_pp0_iter3_reg;
        sum_im_14_reg_4969_pp0_iter5_reg <= sum_im_14_reg_4969_pp0_iter4_reg;
        sum_im_14_reg_4969_pp0_iter6_reg <= sum_im_14_reg_4969_pp0_iter5_reg;
        sum_im_14_reg_4969_pp0_iter7_reg <= sum_im_14_reg_4969_pp0_iter6_reg;
        sum_im_14_reg_4969_pp0_iter8_reg <= sum_im_14_reg_4969_pp0_iter7_reg;
        sum_im_14_reg_4969_pp0_iter9_reg <= sum_im_14_reg_4969_pp0_iter8_reg;
        sum_im_15_reg_4979 <= sum_im_15_fu_1679_p2;
        sum_im_15_reg_4979_pp0_iter10_reg <= sum_im_15_reg_4979_pp0_iter9_reg;
        sum_im_15_reg_4979_pp0_iter11_reg <= sum_im_15_reg_4979_pp0_iter10_reg;
        sum_im_15_reg_4979_pp0_iter12_reg <= sum_im_15_reg_4979_pp0_iter11_reg;
        sum_im_15_reg_4979_pp0_iter3_reg <= sum_im_15_reg_4979;
        sum_im_15_reg_4979_pp0_iter4_reg <= sum_im_15_reg_4979_pp0_iter3_reg;
        sum_im_15_reg_4979_pp0_iter5_reg <= sum_im_15_reg_4979_pp0_iter4_reg;
        sum_im_15_reg_4979_pp0_iter6_reg <= sum_im_15_reg_4979_pp0_iter5_reg;
        sum_im_15_reg_4979_pp0_iter7_reg <= sum_im_15_reg_4979_pp0_iter6_reg;
        sum_im_15_reg_4979_pp0_iter8_reg <= sum_im_15_reg_4979_pp0_iter7_reg;
        sum_im_15_reg_4979_pp0_iter9_reg <= sum_im_15_reg_4979_pp0_iter8_reg;
        sum_im_16_reg_4989 <= sum_im_16_fu_1691_p2;
        sum_im_16_reg_4989_pp0_iter10_reg <= sum_im_16_reg_4989_pp0_iter9_reg;
        sum_im_16_reg_4989_pp0_iter11_reg <= sum_im_16_reg_4989_pp0_iter10_reg;
        sum_im_16_reg_4989_pp0_iter12_reg <= sum_im_16_reg_4989_pp0_iter11_reg;
        sum_im_16_reg_4989_pp0_iter13_reg <= sum_im_16_reg_4989_pp0_iter12_reg;
        sum_im_16_reg_4989_pp0_iter3_reg <= sum_im_16_reg_4989;
        sum_im_16_reg_4989_pp0_iter4_reg <= sum_im_16_reg_4989_pp0_iter3_reg;
        sum_im_16_reg_4989_pp0_iter5_reg <= sum_im_16_reg_4989_pp0_iter4_reg;
        sum_im_16_reg_4989_pp0_iter6_reg <= sum_im_16_reg_4989_pp0_iter5_reg;
        sum_im_16_reg_4989_pp0_iter7_reg <= sum_im_16_reg_4989_pp0_iter6_reg;
        sum_im_16_reg_4989_pp0_iter8_reg <= sum_im_16_reg_4989_pp0_iter7_reg;
        sum_im_16_reg_4989_pp0_iter9_reg <= sum_im_16_reg_4989_pp0_iter8_reg;
        sum_im_17_reg_4999 <= sum_im_17_fu_1703_p2;
        sum_im_17_reg_4999_pp0_iter10_reg <= sum_im_17_reg_4999_pp0_iter9_reg;
        sum_im_17_reg_4999_pp0_iter11_reg <= sum_im_17_reg_4999_pp0_iter10_reg;
        sum_im_17_reg_4999_pp0_iter12_reg <= sum_im_17_reg_4999_pp0_iter11_reg;
        sum_im_17_reg_4999_pp0_iter13_reg <= sum_im_17_reg_4999_pp0_iter12_reg;
        sum_im_17_reg_4999_pp0_iter14_reg <= sum_im_17_reg_4999_pp0_iter13_reg;
        sum_im_17_reg_4999_pp0_iter3_reg <= sum_im_17_reg_4999;
        sum_im_17_reg_4999_pp0_iter4_reg <= sum_im_17_reg_4999_pp0_iter3_reg;
        sum_im_17_reg_4999_pp0_iter5_reg <= sum_im_17_reg_4999_pp0_iter4_reg;
        sum_im_17_reg_4999_pp0_iter6_reg <= sum_im_17_reg_4999_pp0_iter5_reg;
        sum_im_17_reg_4999_pp0_iter7_reg <= sum_im_17_reg_4999_pp0_iter6_reg;
        sum_im_17_reg_4999_pp0_iter8_reg <= sum_im_17_reg_4999_pp0_iter7_reg;
        sum_im_17_reg_4999_pp0_iter9_reg <= sum_im_17_reg_4999_pp0_iter8_reg;
        sum_im_18_reg_5009 <= sum_im_18_fu_1715_p2;
        sum_im_18_reg_5009_pp0_iter10_reg <= sum_im_18_reg_5009_pp0_iter9_reg;
        sum_im_18_reg_5009_pp0_iter11_reg <= sum_im_18_reg_5009_pp0_iter10_reg;
        sum_im_18_reg_5009_pp0_iter12_reg <= sum_im_18_reg_5009_pp0_iter11_reg;
        sum_im_18_reg_5009_pp0_iter13_reg <= sum_im_18_reg_5009_pp0_iter12_reg;
        sum_im_18_reg_5009_pp0_iter14_reg <= sum_im_18_reg_5009_pp0_iter13_reg;
        sum_im_18_reg_5009_pp0_iter15_reg <= sum_im_18_reg_5009_pp0_iter14_reg;
        sum_im_18_reg_5009_pp0_iter3_reg <= sum_im_18_reg_5009;
        sum_im_18_reg_5009_pp0_iter4_reg <= sum_im_18_reg_5009_pp0_iter3_reg;
        sum_im_18_reg_5009_pp0_iter5_reg <= sum_im_18_reg_5009_pp0_iter4_reg;
        sum_im_18_reg_5009_pp0_iter6_reg <= sum_im_18_reg_5009_pp0_iter5_reg;
        sum_im_18_reg_5009_pp0_iter7_reg <= sum_im_18_reg_5009_pp0_iter6_reg;
        sum_im_18_reg_5009_pp0_iter8_reg <= sum_im_18_reg_5009_pp0_iter7_reg;
        sum_im_18_reg_5009_pp0_iter9_reg <= sum_im_18_reg_5009_pp0_iter8_reg;
        sum_im_19_reg_5019 <= sum_im_19_fu_1727_p2;
        sum_im_19_reg_5019_pp0_iter10_reg <= sum_im_19_reg_5019_pp0_iter9_reg;
        sum_im_19_reg_5019_pp0_iter11_reg <= sum_im_19_reg_5019_pp0_iter10_reg;
        sum_im_19_reg_5019_pp0_iter12_reg <= sum_im_19_reg_5019_pp0_iter11_reg;
        sum_im_19_reg_5019_pp0_iter13_reg <= sum_im_19_reg_5019_pp0_iter12_reg;
        sum_im_19_reg_5019_pp0_iter14_reg <= sum_im_19_reg_5019_pp0_iter13_reg;
        sum_im_19_reg_5019_pp0_iter15_reg <= sum_im_19_reg_5019_pp0_iter14_reg;
        sum_im_19_reg_5019_pp0_iter16_reg <= sum_im_19_reg_5019_pp0_iter15_reg;
        sum_im_19_reg_5019_pp0_iter3_reg <= sum_im_19_reg_5019;
        sum_im_19_reg_5019_pp0_iter4_reg <= sum_im_19_reg_5019_pp0_iter3_reg;
        sum_im_19_reg_5019_pp0_iter5_reg <= sum_im_19_reg_5019_pp0_iter4_reg;
        sum_im_19_reg_5019_pp0_iter6_reg <= sum_im_19_reg_5019_pp0_iter5_reg;
        sum_im_19_reg_5019_pp0_iter7_reg <= sum_im_19_reg_5019_pp0_iter6_reg;
        sum_im_19_reg_5019_pp0_iter8_reg <= sum_im_19_reg_5019_pp0_iter7_reg;
        sum_im_19_reg_5019_pp0_iter9_reg <= sum_im_19_reg_5019_pp0_iter8_reg;
        sum_im_20_reg_5029 <= sum_im_20_fu_1739_p2;
        sum_im_20_reg_5029_pp0_iter10_reg <= sum_im_20_reg_5029_pp0_iter9_reg;
        sum_im_20_reg_5029_pp0_iter11_reg <= sum_im_20_reg_5029_pp0_iter10_reg;
        sum_im_20_reg_5029_pp0_iter12_reg <= sum_im_20_reg_5029_pp0_iter11_reg;
        sum_im_20_reg_5029_pp0_iter13_reg <= sum_im_20_reg_5029_pp0_iter12_reg;
        sum_im_20_reg_5029_pp0_iter14_reg <= sum_im_20_reg_5029_pp0_iter13_reg;
        sum_im_20_reg_5029_pp0_iter15_reg <= sum_im_20_reg_5029_pp0_iter14_reg;
        sum_im_20_reg_5029_pp0_iter16_reg <= sum_im_20_reg_5029_pp0_iter15_reg;
        sum_im_20_reg_5029_pp0_iter17_reg <= sum_im_20_reg_5029_pp0_iter16_reg;
        sum_im_20_reg_5029_pp0_iter3_reg <= sum_im_20_reg_5029;
        sum_im_20_reg_5029_pp0_iter4_reg <= sum_im_20_reg_5029_pp0_iter3_reg;
        sum_im_20_reg_5029_pp0_iter5_reg <= sum_im_20_reg_5029_pp0_iter4_reg;
        sum_im_20_reg_5029_pp0_iter6_reg <= sum_im_20_reg_5029_pp0_iter5_reg;
        sum_im_20_reg_5029_pp0_iter7_reg <= sum_im_20_reg_5029_pp0_iter6_reg;
        sum_im_20_reg_5029_pp0_iter8_reg <= sum_im_20_reg_5029_pp0_iter7_reg;
        sum_im_20_reg_5029_pp0_iter9_reg <= sum_im_20_reg_5029_pp0_iter8_reg;
        sum_im_21_reg_5039 <= sum_im_21_fu_1751_p2;
        sum_im_21_reg_5039_pp0_iter10_reg <= sum_im_21_reg_5039_pp0_iter9_reg;
        sum_im_21_reg_5039_pp0_iter11_reg <= sum_im_21_reg_5039_pp0_iter10_reg;
        sum_im_21_reg_5039_pp0_iter12_reg <= sum_im_21_reg_5039_pp0_iter11_reg;
        sum_im_21_reg_5039_pp0_iter13_reg <= sum_im_21_reg_5039_pp0_iter12_reg;
        sum_im_21_reg_5039_pp0_iter14_reg <= sum_im_21_reg_5039_pp0_iter13_reg;
        sum_im_21_reg_5039_pp0_iter15_reg <= sum_im_21_reg_5039_pp0_iter14_reg;
        sum_im_21_reg_5039_pp0_iter16_reg <= sum_im_21_reg_5039_pp0_iter15_reg;
        sum_im_21_reg_5039_pp0_iter17_reg <= sum_im_21_reg_5039_pp0_iter16_reg;
        sum_im_21_reg_5039_pp0_iter18_reg <= sum_im_21_reg_5039_pp0_iter17_reg;
        sum_im_21_reg_5039_pp0_iter3_reg <= sum_im_21_reg_5039;
        sum_im_21_reg_5039_pp0_iter4_reg <= sum_im_21_reg_5039_pp0_iter3_reg;
        sum_im_21_reg_5039_pp0_iter5_reg <= sum_im_21_reg_5039_pp0_iter4_reg;
        sum_im_21_reg_5039_pp0_iter6_reg <= sum_im_21_reg_5039_pp0_iter5_reg;
        sum_im_21_reg_5039_pp0_iter7_reg <= sum_im_21_reg_5039_pp0_iter6_reg;
        sum_im_21_reg_5039_pp0_iter8_reg <= sum_im_21_reg_5039_pp0_iter7_reg;
        sum_im_21_reg_5039_pp0_iter9_reg <= sum_im_21_reg_5039_pp0_iter8_reg;
        sum_im_22_reg_5049 <= sum_im_22_fu_1763_p2;
        sum_im_22_reg_5049_pp0_iter10_reg <= sum_im_22_reg_5049_pp0_iter9_reg;
        sum_im_22_reg_5049_pp0_iter11_reg <= sum_im_22_reg_5049_pp0_iter10_reg;
        sum_im_22_reg_5049_pp0_iter12_reg <= sum_im_22_reg_5049_pp0_iter11_reg;
        sum_im_22_reg_5049_pp0_iter13_reg <= sum_im_22_reg_5049_pp0_iter12_reg;
        sum_im_22_reg_5049_pp0_iter14_reg <= sum_im_22_reg_5049_pp0_iter13_reg;
        sum_im_22_reg_5049_pp0_iter15_reg <= sum_im_22_reg_5049_pp0_iter14_reg;
        sum_im_22_reg_5049_pp0_iter16_reg <= sum_im_22_reg_5049_pp0_iter15_reg;
        sum_im_22_reg_5049_pp0_iter17_reg <= sum_im_22_reg_5049_pp0_iter16_reg;
        sum_im_22_reg_5049_pp0_iter18_reg <= sum_im_22_reg_5049_pp0_iter17_reg;
        sum_im_22_reg_5049_pp0_iter19_reg <= sum_im_22_reg_5049_pp0_iter18_reg;
        sum_im_22_reg_5049_pp0_iter3_reg <= sum_im_22_reg_5049;
        sum_im_22_reg_5049_pp0_iter4_reg <= sum_im_22_reg_5049_pp0_iter3_reg;
        sum_im_22_reg_5049_pp0_iter5_reg <= sum_im_22_reg_5049_pp0_iter4_reg;
        sum_im_22_reg_5049_pp0_iter6_reg <= sum_im_22_reg_5049_pp0_iter5_reg;
        sum_im_22_reg_5049_pp0_iter7_reg <= sum_im_22_reg_5049_pp0_iter6_reg;
        sum_im_22_reg_5049_pp0_iter8_reg <= sum_im_22_reg_5049_pp0_iter7_reg;
        sum_im_22_reg_5049_pp0_iter9_reg <= sum_im_22_reg_5049_pp0_iter8_reg;
        sum_im_23_reg_5059 <= sum_im_23_fu_1775_p2;
        sum_im_23_reg_5059_pp0_iter3_reg <= sum_im_23_reg_5059;
        sum_im_2_reg_4842 <= sum_im_2_fu_1523_p2;
        sum_im_2_reg_4842_pp0_iter3_reg <= sum_im_2_reg_4842;
        sum_im_2_reg_4842_pp0_iter4_reg <= sum_im_2_reg_4842_pp0_iter3_reg;
        sum_im_3_reg_4854 <= sum_im_3_fu_1535_p2;
        sum_im_3_reg_4854_pp0_iter3_reg <= sum_im_3_reg_4854;
        sum_im_3_reg_4854_pp0_iter4_reg <= sum_im_3_reg_4854_pp0_iter3_reg;
        sum_im_3_reg_4854_pp0_iter5_reg <= sum_im_3_reg_4854_pp0_iter4_reg;
        sum_im_4_reg_4865 <= sum_im_4_fu_1547_p2;
        sum_im_4_reg_4865_pp0_iter3_reg <= sum_im_4_reg_4865;
        sum_im_5_reg_4876 <= sum_im_5_fu_1559_p2;
        sum_im_5_reg_4876_pp0_iter3_reg <= sum_im_5_reg_4876;
        sum_im_5_reg_4876_pp0_iter4_reg <= sum_im_5_reg_4876_pp0_iter3_reg;
        sum_im_5_reg_4876_pp0_iter5_reg <= sum_im_5_reg_4876_pp0_iter4_reg;
        sum_im_5_reg_4876_pp0_iter6_reg <= sum_im_5_reg_4876_pp0_iter5_reg;
        sum_im_6_reg_4887 <= sum_im_6_fu_1571_p2;
        sum_im_6_reg_4887_pp0_iter3_reg <= sum_im_6_reg_4887;
        sum_im_6_reg_4887_pp0_iter4_reg <= sum_im_6_reg_4887_pp0_iter3_reg;
        sum_im_7_reg_4897 <= sum_im_7_fu_1583_p2;
        sum_im_7_reg_4897_pp0_iter3_reg <= sum_im_7_reg_4897;
        sum_im_7_reg_4897_pp0_iter4_reg <= sum_im_7_reg_4897_pp0_iter3_reg;
        sum_im_7_reg_4897_pp0_iter5_reg <= sum_im_7_reg_4897_pp0_iter4_reg;
        sum_im_8_reg_4908 <= sum_im_8_fu_1595_p2;
        sum_im_8_reg_4908_pp0_iter3_reg <= sum_im_8_reg_4908;
        sum_im_8_reg_4908_pp0_iter4_reg <= sum_im_8_reg_4908_pp0_iter3_reg;
        sum_im_8_reg_4908_pp0_iter5_reg <= sum_im_8_reg_4908_pp0_iter4_reg;
        sum_im_8_reg_4908_pp0_iter6_reg <= sum_im_8_reg_4908_pp0_iter5_reg;
        sum_im_8_reg_4908_pp0_iter7_reg <= sum_im_8_reg_4908_pp0_iter6_reg;
        sum_im_8_reg_4908_pp0_iter8_reg <= sum_im_8_reg_4908_pp0_iter7_reg;
        sum_im_9_reg_4919 <= sum_im_9_fu_1607_p2;
        sum_im_9_reg_4919_pp0_iter3_reg <= sum_im_9_reg_4919;
        sum_im_9_reg_4919_pp0_iter4_reg <= sum_im_9_reg_4919_pp0_iter3_reg;
        sum_im_9_reg_4919_pp0_iter5_reg <= sum_im_9_reg_4919_pp0_iter4_reg;
        sum_im_9_reg_4919_pp0_iter6_reg <= sum_im_9_reg_4919_pp0_iter5_reg;
        sum_im_reg_4820 <= sum_im_fu_1491_p2;
        sum_im_reg_4820_pp0_iter3_reg <= sum_im_reg_4820;
        sum_re_10_reg_4924 <= sum_re_10_fu_1613_p2;
        sum_re_10_reg_4924_pp0_iter3_reg <= sum_re_10_reg_4924;
        sum_re_10_reg_4924_pp0_iter4_reg <= sum_re_10_reg_4924_pp0_iter3_reg;
        sum_re_10_reg_4924_pp0_iter5_reg <= sum_re_10_reg_4924_pp0_iter4_reg;
        sum_re_10_reg_4924_pp0_iter6_reg <= sum_re_10_reg_4924_pp0_iter5_reg;
        sum_re_10_reg_4924_pp0_iter7_reg <= sum_re_10_reg_4924_pp0_iter6_reg;
        sum_re_11_reg_4934 <= sum_re_11_fu_1625_p2;
        sum_re_11_reg_4934_pp0_iter3_reg <= sum_re_11_reg_4934;
        sum_re_11_reg_4934_pp0_iter4_reg <= sum_re_11_reg_4934_pp0_iter3_reg;
        sum_re_11_reg_4934_pp0_iter5_reg <= sum_re_11_reg_4934_pp0_iter4_reg;
        sum_re_11_reg_4934_pp0_iter6_reg <= sum_re_11_reg_4934_pp0_iter5_reg;
        sum_re_11_reg_4934_pp0_iter7_reg <= sum_re_11_reg_4934_pp0_iter6_reg;
        sum_re_11_reg_4934_pp0_iter8_reg <= sum_re_11_reg_4934_pp0_iter7_reg;
        sum_re_12_reg_4944 <= sum_re_12_fu_1637_p2;
        sum_re_12_reg_4944_pp0_iter3_reg <= sum_re_12_reg_4944;
        sum_re_12_reg_4944_pp0_iter4_reg <= sum_re_12_reg_4944_pp0_iter3_reg;
        sum_re_12_reg_4944_pp0_iter5_reg <= sum_re_12_reg_4944_pp0_iter4_reg;
        sum_re_12_reg_4944_pp0_iter6_reg <= sum_re_12_reg_4944_pp0_iter5_reg;
        sum_re_12_reg_4944_pp0_iter7_reg <= sum_re_12_reg_4944_pp0_iter6_reg;
        sum_re_12_reg_4944_pp0_iter8_reg <= sum_re_12_reg_4944_pp0_iter7_reg;
        sum_re_12_reg_4944_pp0_iter9_reg <= sum_re_12_reg_4944_pp0_iter8_reg;
        sum_re_13_reg_4954 <= sum_re_13_fu_1649_p2;
        sum_re_13_reg_4954_pp0_iter10_reg <= sum_re_13_reg_4954_pp0_iter9_reg;
        sum_re_13_reg_4954_pp0_iter3_reg <= sum_re_13_reg_4954;
        sum_re_13_reg_4954_pp0_iter4_reg <= sum_re_13_reg_4954_pp0_iter3_reg;
        sum_re_13_reg_4954_pp0_iter5_reg <= sum_re_13_reg_4954_pp0_iter4_reg;
        sum_re_13_reg_4954_pp0_iter6_reg <= sum_re_13_reg_4954_pp0_iter5_reg;
        sum_re_13_reg_4954_pp0_iter7_reg <= sum_re_13_reg_4954_pp0_iter6_reg;
        sum_re_13_reg_4954_pp0_iter8_reg <= sum_re_13_reg_4954_pp0_iter7_reg;
        sum_re_13_reg_4954_pp0_iter9_reg <= sum_re_13_reg_4954_pp0_iter8_reg;
        sum_re_14_reg_4964 <= sum_re_14_fu_1661_p2;
        sum_re_14_reg_4964_pp0_iter10_reg <= sum_re_14_reg_4964_pp0_iter9_reg;
        sum_re_14_reg_4964_pp0_iter11_reg <= sum_re_14_reg_4964_pp0_iter10_reg;
        sum_re_14_reg_4964_pp0_iter3_reg <= sum_re_14_reg_4964;
        sum_re_14_reg_4964_pp0_iter4_reg <= sum_re_14_reg_4964_pp0_iter3_reg;
        sum_re_14_reg_4964_pp0_iter5_reg <= sum_re_14_reg_4964_pp0_iter4_reg;
        sum_re_14_reg_4964_pp0_iter6_reg <= sum_re_14_reg_4964_pp0_iter5_reg;
        sum_re_14_reg_4964_pp0_iter7_reg <= sum_re_14_reg_4964_pp0_iter6_reg;
        sum_re_14_reg_4964_pp0_iter8_reg <= sum_re_14_reg_4964_pp0_iter7_reg;
        sum_re_14_reg_4964_pp0_iter9_reg <= sum_re_14_reg_4964_pp0_iter8_reg;
        sum_re_15_reg_4974 <= sum_re_15_fu_1673_p2;
        sum_re_15_reg_4974_pp0_iter10_reg <= sum_re_15_reg_4974_pp0_iter9_reg;
        sum_re_15_reg_4974_pp0_iter11_reg <= sum_re_15_reg_4974_pp0_iter10_reg;
        sum_re_15_reg_4974_pp0_iter12_reg <= sum_re_15_reg_4974_pp0_iter11_reg;
        sum_re_15_reg_4974_pp0_iter3_reg <= sum_re_15_reg_4974;
        sum_re_15_reg_4974_pp0_iter4_reg <= sum_re_15_reg_4974_pp0_iter3_reg;
        sum_re_15_reg_4974_pp0_iter5_reg <= sum_re_15_reg_4974_pp0_iter4_reg;
        sum_re_15_reg_4974_pp0_iter6_reg <= sum_re_15_reg_4974_pp0_iter5_reg;
        sum_re_15_reg_4974_pp0_iter7_reg <= sum_re_15_reg_4974_pp0_iter6_reg;
        sum_re_15_reg_4974_pp0_iter8_reg <= sum_re_15_reg_4974_pp0_iter7_reg;
        sum_re_15_reg_4974_pp0_iter9_reg <= sum_re_15_reg_4974_pp0_iter8_reg;
        sum_re_16_reg_4984 <= sum_re_16_fu_1685_p2;
        sum_re_16_reg_4984_pp0_iter10_reg <= sum_re_16_reg_4984_pp0_iter9_reg;
        sum_re_16_reg_4984_pp0_iter11_reg <= sum_re_16_reg_4984_pp0_iter10_reg;
        sum_re_16_reg_4984_pp0_iter12_reg <= sum_re_16_reg_4984_pp0_iter11_reg;
        sum_re_16_reg_4984_pp0_iter13_reg <= sum_re_16_reg_4984_pp0_iter12_reg;
        sum_re_16_reg_4984_pp0_iter3_reg <= sum_re_16_reg_4984;
        sum_re_16_reg_4984_pp0_iter4_reg <= sum_re_16_reg_4984_pp0_iter3_reg;
        sum_re_16_reg_4984_pp0_iter5_reg <= sum_re_16_reg_4984_pp0_iter4_reg;
        sum_re_16_reg_4984_pp0_iter6_reg <= sum_re_16_reg_4984_pp0_iter5_reg;
        sum_re_16_reg_4984_pp0_iter7_reg <= sum_re_16_reg_4984_pp0_iter6_reg;
        sum_re_16_reg_4984_pp0_iter8_reg <= sum_re_16_reg_4984_pp0_iter7_reg;
        sum_re_16_reg_4984_pp0_iter9_reg <= sum_re_16_reg_4984_pp0_iter8_reg;
        sum_re_17_reg_4994 <= sum_re_17_fu_1697_p2;
        sum_re_17_reg_4994_pp0_iter10_reg <= sum_re_17_reg_4994_pp0_iter9_reg;
        sum_re_17_reg_4994_pp0_iter11_reg <= sum_re_17_reg_4994_pp0_iter10_reg;
        sum_re_17_reg_4994_pp0_iter12_reg <= sum_re_17_reg_4994_pp0_iter11_reg;
        sum_re_17_reg_4994_pp0_iter13_reg <= sum_re_17_reg_4994_pp0_iter12_reg;
        sum_re_17_reg_4994_pp0_iter14_reg <= sum_re_17_reg_4994_pp0_iter13_reg;
        sum_re_17_reg_4994_pp0_iter3_reg <= sum_re_17_reg_4994;
        sum_re_17_reg_4994_pp0_iter4_reg <= sum_re_17_reg_4994_pp0_iter3_reg;
        sum_re_17_reg_4994_pp0_iter5_reg <= sum_re_17_reg_4994_pp0_iter4_reg;
        sum_re_17_reg_4994_pp0_iter6_reg <= sum_re_17_reg_4994_pp0_iter5_reg;
        sum_re_17_reg_4994_pp0_iter7_reg <= sum_re_17_reg_4994_pp0_iter6_reg;
        sum_re_17_reg_4994_pp0_iter8_reg <= sum_re_17_reg_4994_pp0_iter7_reg;
        sum_re_17_reg_4994_pp0_iter9_reg <= sum_re_17_reg_4994_pp0_iter8_reg;
        sum_re_18_reg_5004 <= sum_re_18_fu_1709_p2;
        sum_re_18_reg_5004_pp0_iter10_reg <= sum_re_18_reg_5004_pp0_iter9_reg;
        sum_re_18_reg_5004_pp0_iter11_reg <= sum_re_18_reg_5004_pp0_iter10_reg;
        sum_re_18_reg_5004_pp0_iter12_reg <= sum_re_18_reg_5004_pp0_iter11_reg;
        sum_re_18_reg_5004_pp0_iter13_reg <= sum_re_18_reg_5004_pp0_iter12_reg;
        sum_re_18_reg_5004_pp0_iter14_reg <= sum_re_18_reg_5004_pp0_iter13_reg;
        sum_re_18_reg_5004_pp0_iter15_reg <= sum_re_18_reg_5004_pp0_iter14_reg;
        sum_re_18_reg_5004_pp0_iter3_reg <= sum_re_18_reg_5004;
        sum_re_18_reg_5004_pp0_iter4_reg <= sum_re_18_reg_5004_pp0_iter3_reg;
        sum_re_18_reg_5004_pp0_iter5_reg <= sum_re_18_reg_5004_pp0_iter4_reg;
        sum_re_18_reg_5004_pp0_iter6_reg <= sum_re_18_reg_5004_pp0_iter5_reg;
        sum_re_18_reg_5004_pp0_iter7_reg <= sum_re_18_reg_5004_pp0_iter6_reg;
        sum_re_18_reg_5004_pp0_iter8_reg <= sum_re_18_reg_5004_pp0_iter7_reg;
        sum_re_18_reg_5004_pp0_iter9_reg <= sum_re_18_reg_5004_pp0_iter8_reg;
        sum_re_19_reg_5014 <= sum_re_19_fu_1721_p2;
        sum_re_19_reg_5014_pp0_iter10_reg <= sum_re_19_reg_5014_pp0_iter9_reg;
        sum_re_19_reg_5014_pp0_iter11_reg <= sum_re_19_reg_5014_pp0_iter10_reg;
        sum_re_19_reg_5014_pp0_iter12_reg <= sum_re_19_reg_5014_pp0_iter11_reg;
        sum_re_19_reg_5014_pp0_iter13_reg <= sum_re_19_reg_5014_pp0_iter12_reg;
        sum_re_19_reg_5014_pp0_iter14_reg <= sum_re_19_reg_5014_pp0_iter13_reg;
        sum_re_19_reg_5014_pp0_iter15_reg <= sum_re_19_reg_5014_pp0_iter14_reg;
        sum_re_19_reg_5014_pp0_iter16_reg <= sum_re_19_reg_5014_pp0_iter15_reg;
        sum_re_19_reg_5014_pp0_iter3_reg <= sum_re_19_reg_5014;
        sum_re_19_reg_5014_pp0_iter4_reg <= sum_re_19_reg_5014_pp0_iter3_reg;
        sum_re_19_reg_5014_pp0_iter5_reg <= sum_re_19_reg_5014_pp0_iter4_reg;
        sum_re_19_reg_5014_pp0_iter6_reg <= sum_re_19_reg_5014_pp0_iter5_reg;
        sum_re_19_reg_5014_pp0_iter7_reg <= sum_re_19_reg_5014_pp0_iter6_reg;
        sum_re_19_reg_5014_pp0_iter8_reg <= sum_re_19_reg_5014_pp0_iter7_reg;
        sum_re_19_reg_5014_pp0_iter9_reg <= sum_re_19_reg_5014_pp0_iter8_reg;
        sum_re_20_reg_5024 <= sum_re_20_fu_1733_p2;
        sum_re_20_reg_5024_pp0_iter10_reg <= sum_re_20_reg_5024_pp0_iter9_reg;
        sum_re_20_reg_5024_pp0_iter11_reg <= sum_re_20_reg_5024_pp0_iter10_reg;
        sum_re_20_reg_5024_pp0_iter12_reg <= sum_re_20_reg_5024_pp0_iter11_reg;
        sum_re_20_reg_5024_pp0_iter13_reg <= sum_re_20_reg_5024_pp0_iter12_reg;
        sum_re_20_reg_5024_pp0_iter14_reg <= sum_re_20_reg_5024_pp0_iter13_reg;
        sum_re_20_reg_5024_pp0_iter15_reg <= sum_re_20_reg_5024_pp0_iter14_reg;
        sum_re_20_reg_5024_pp0_iter16_reg <= sum_re_20_reg_5024_pp0_iter15_reg;
        sum_re_20_reg_5024_pp0_iter17_reg <= sum_re_20_reg_5024_pp0_iter16_reg;
        sum_re_20_reg_5024_pp0_iter3_reg <= sum_re_20_reg_5024;
        sum_re_20_reg_5024_pp0_iter4_reg <= sum_re_20_reg_5024_pp0_iter3_reg;
        sum_re_20_reg_5024_pp0_iter5_reg <= sum_re_20_reg_5024_pp0_iter4_reg;
        sum_re_20_reg_5024_pp0_iter6_reg <= sum_re_20_reg_5024_pp0_iter5_reg;
        sum_re_20_reg_5024_pp0_iter7_reg <= sum_re_20_reg_5024_pp0_iter6_reg;
        sum_re_20_reg_5024_pp0_iter8_reg <= sum_re_20_reg_5024_pp0_iter7_reg;
        sum_re_20_reg_5024_pp0_iter9_reg <= sum_re_20_reg_5024_pp0_iter8_reg;
        sum_re_21_reg_5034 <= sum_re_21_fu_1745_p2;
        sum_re_21_reg_5034_pp0_iter10_reg <= sum_re_21_reg_5034_pp0_iter9_reg;
        sum_re_21_reg_5034_pp0_iter11_reg <= sum_re_21_reg_5034_pp0_iter10_reg;
        sum_re_21_reg_5034_pp0_iter12_reg <= sum_re_21_reg_5034_pp0_iter11_reg;
        sum_re_21_reg_5034_pp0_iter13_reg <= sum_re_21_reg_5034_pp0_iter12_reg;
        sum_re_21_reg_5034_pp0_iter14_reg <= sum_re_21_reg_5034_pp0_iter13_reg;
        sum_re_21_reg_5034_pp0_iter15_reg <= sum_re_21_reg_5034_pp0_iter14_reg;
        sum_re_21_reg_5034_pp0_iter16_reg <= sum_re_21_reg_5034_pp0_iter15_reg;
        sum_re_21_reg_5034_pp0_iter17_reg <= sum_re_21_reg_5034_pp0_iter16_reg;
        sum_re_21_reg_5034_pp0_iter18_reg <= sum_re_21_reg_5034_pp0_iter17_reg;
        sum_re_21_reg_5034_pp0_iter3_reg <= sum_re_21_reg_5034;
        sum_re_21_reg_5034_pp0_iter4_reg <= sum_re_21_reg_5034_pp0_iter3_reg;
        sum_re_21_reg_5034_pp0_iter5_reg <= sum_re_21_reg_5034_pp0_iter4_reg;
        sum_re_21_reg_5034_pp0_iter6_reg <= sum_re_21_reg_5034_pp0_iter5_reg;
        sum_re_21_reg_5034_pp0_iter7_reg <= sum_re_21_reg_5034_pp0_iter6_reg;
        sum_re_21_reg_5034_pp0_iter8_reg <= sum_re_21_reg_5034_pp0_iter7_reg;
        sum_re_21_reg_5034_pp0_iter9_reg <= sum_re_21_reg_5034_pp0_iter8_reg;
        sum_re_22_reg_5044 <= sum_re_22_fu_1757_p2;
        sum_re_22_reg_5044_pp0_iter10_reg <= sum_re_22_reg_5044_pp0_iter9_reg;
        sum_re_22_reg_5044_pp0_iter11_reg <= sum_re_22_reg_5044_pp0_iter10_reg;
        sum_re_22_reg_5044_pp0_iter12_reg <= sum_re_22_reg_5044_pp0_iter11_reg;
        sum_re_22_reg_5044_pp0_iter13_reg <= sum_re_22_reg_5044_pp0_iter12_reg;
        sum_re_22_reg_5044_pp0_iter14_reg <= sum_re_22_reg_5044_pp0_iter13_reg;
        sum_re_22_reg_5044_pp0_iter15_reg <= sum_re_22_reg_5044_pp0_iter14_reg;
        sum_re_22_reg_5044_pp0_iter16_reg <= sum_re_22_reg_5044_pp0_iter15_reg;
        sum_re_22_reg_5044_pp0_iter17_reg <= sum_re_22_reg_5044_pp0_iter16_reg;
        sum_re_22_reg_5044_pp0_iter18_reg <= sum_re_22_reg_5044_pp0_iter17_reg;
        sum_re_22_reg_5044_pp0_iter19_reg <= sum_re_22_reg_5044_pp0_iter18_reg;
        sum_re_22_reg_5044_pp0_iter3_reg <= sum_re_22_reg_5044;
        sum_re_22_reg_5044_pp0_iter4_reg <= sum_re_22_reg_5044_pp0_iter3_reg;
        sum_re_22_reg_5044_pp0_iter5_reg <= sum_re_22_reg_5044_pp0_iter4_reg;
        sum_re_22_reg_5044_pp0_iter6_reg <= sum_re_22_reg_5044_pp0_iter5_reg;
        sum_re_22_reg_5044_pp0_iter7_reg <= sum_re_22_reg_5044_pp0_iter6_reg;
        sum_re_22_reg_5044_pp0_iter8_reg <= sum_re_22_reg_5044_pp0_iter7_reg;
        sum_re_22_reg_5044_pp0_iter9_reg <= sum_re_22_reg_5044_pp0_iter8_reg;
        sum_re_23_reg_5054 <= sum_re_23_fu_1769_p2;
        sum_re_23_reg_5054_pp0_iter3_reg <= sum_re_23_reg_5054;
        sum_re_2_reg_4836 <= sum_re_2_fu_1517_p2;
        sum_re_2_reg_4836_pp0_iter3_reg <= sum_re_2_reg_4836;
        sum_re_2_reg_4836_pp0_iter4_reg <= sum_re_2_reg_4836_pp0_iter3_reg;
        sum_re_3_reg_4848 <= sum_re_3_fu_1529_p2;
        sum_re_3_reg_4848_pp0_iter3_reg <= sum_re_3_reg_4848;
        sum_re_3_reg_4848_pp0_iter4_reg <= sum_re_3_reg_4848_pp0_iter3_reg;
        sum_re_3_reg_4848_pp0_iter5_reg <= sum_re_3_reg_4848_pp0_iter4_reg;
        sum_re_4_reg_4860 <= sum_re_4_fu_1541_p2;
        sum_re_4_reg_4860_pp0_iter3_reg <= sum_re_4_reg_4860;
        sum_re_5_reg_4870 <= sum_re_5_fu_1553_p2;
        sum_re_5_reg_4870_pp0_iter3_reg <= sum_re_5_reg_4870;
        sum_re_5_reg_4870_pp0_iter4_reg <= sum_re_5_reg_4870_pp0_iter3_reg;
        sum_re_5_reg_4870_pp0_iter5_reg <= sum_re_5_reg_4870_pp0_iter4_reg;
        sum_re_5_reg_4870_pp0_iter6_reg <= sum_re_5_reg_4870_pp0_iter5_reg;
        sum_re_6_reg_4882 <= sum_re_6_fu_1565_p2;
        sum_re_6_reg_4882_pp0_iter3_reg <= sum_re_6_reg_4882;
        sum_re_6_reg_4882_pp0_iter4_reg <= sum_re_6_reg_4882_pp0_iter3_reg;
        sum_re_7_reg_4892 <= sum_re_7_fu_1577_p2;
        sum_re_7_reg_4892_pp0_iter3_reg <= sum_re_7_reg_4892;
        sum_re_7_reg_4892_pp0_iter4_reg <= sum_re_7_reg_4892_pp0_iter3_reg;
        sum_re_7_reg_4892_pp0_iter5_reg <= sum_re_7_reg_4892_pp0_iter4_reg;
        sum_re_8_reg_4902 <= sum_re_8_fu_1589_p2;
        sum_re_8_reg_4902_pp0_iter3_reg <= sum_re_8_reg_4902;
        sum_re_8_reg_4902_pp0_iter4_reg <= sum_re_8_reg_4902_pp0_iter3_reg;
        sum_re_8_reg_4902_pp0_iter5_reg <= sum_re_8_reg_4902_pp0_iter4_reg;
        sum_re_8_reg_4902_pp0_iter6_reg <= sum_re_8_reg_4902_pp0_iter5_reg;
        sum_re_8_reg_4902_pp0_iter7_reg <= sum_re_8_reg_4902_pp0_iter6_reg;
        sum_re_8_reg_4902_pp0_iter8_reg <= sum_re_8_reg_4902_pp0_iter7_reg;
        sum_re_9_reg_4914 <= sum_re_9_fu_1601_p2;
        sum_re_9_reg_4914_pp0_iter3_reg <= sum_re_9_reg_4914;
        sum_re_9_reg_4914_pp0_iter4_reg <= sum_re_9_reg_4914_pp0_iter3_reg;
        sum_re_9_reg_4914_pp0_iter5_reg <= sum_re_9_reg_4914_pp0_iter4_reg;
        sum_re_9_reg_4914_pp0_iter6_reg <= sum_re_9_reg_4914_pp0_iter5_reg;
        sum_re_reg_4814 <= sum_re_fu_1485_p2;
        sum_re_reg_4814_pp0_iter3_reg <= sum_re_reg_4814;
        tmp_5_reg_5104 <= {{add_ln66_1_fu_2495_p2[21:4]}};
        tmp_6_reg_5109 <= {{add_ln67_1_fu_2539_p2[21:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln73_reg_4800_pp0_iter10_reg <= icmp_ln73_reg_4800_pp0_iter9_reg;
        icmp_ln73_reg_4800_pp0_iter11_reg <= icmp_ln73_reg_4800_pp0_iter10_reg;
        icmp_ln73_reg_4800_pp0_iter12_reg <= icmp_ln73_reg_4800_pp0_iter11_reg;
        icmp_ln73_reg_4800_pp0_iter13_reg <= icmp_ln73_reg_4800_pp0_iter12_reg;
        icmp_ln73_reg_4800_pp0_iter14_reg <= icmp_ln73_reg_4800_pp0_iter13_reg;
        icmp_ln73_reg_4800_pp0_iter15_reg <= icmp_ln73_reg_4800_pp0_iter14_reg;
        icmp_ln73_reg_4800_pp0_iter16_reg <= icmp_ln73_reg_4800_pp0_iter15_reg;
        icmp_ln73_reg_4800_pp0_iter17_reg <= icmp_ln73_reg_4800_pp0_iter16_reg;
        icmp_ln73_reg_4800_pp0_iter18_reg <= icmp_ln73_reg_4800_pp0_iter17_reg;
        icmp_ln73_reg_4800_pp0_iter19_reg <= icmp_ln73_reg_4800_pp0_iter18_reg;
        icmp_ln73_reg_4800_pp0_iter20_reg <= icmp_ln73_reg_4800_pp0_iter19_reg;
        icmp_ln73_reg_4800_pp0_iter21_reg <= icmp_ln73_reg_4800_pp0_iter20_reg;
        icmp_ln73_reg_4800_pp0_iter22_reg <= icmp_ln73_reg_4800_pp0_iter21_reg;
        icmp_ln73_reg_4800_pp0_iter23_reg <= icmp_ln73_reg_4800_pp0_iter22_reg;
        icmp_ln73_reg_4800_pp0_iter2_reg <= icmp_ln73_reg_4800;
        icmp_ln73_reg_4800_pp0_iter3_reg <= icmp_ln73_reg_4800_pp0_iter2_reg;
        icmp_ln73_reg_4800_pp0_iter4_reg <= icmp_ln73_reg_4800_pp0_iter3_reg;
        icmp_ln73_reg_4800_pp0_iter5_reg <= icmp_ln73_reg_4800_pp0_iter4_reg;
        icmp_ln73_reg_4800_pp0_iter6_reg <= icmp_ln73_reg_4800_pp0_iter5_reg;
        icmp_ln73_reg_4800_pp0_iter7_reg <= icmp_ln73_reg_4800_pp0_iter6_reg;
        icmp_ln73_reg_4800_pp0_iter8_reg <= icmp_ln73_reg_4800_pp0_iter7_reg;
        icmp_ln73_reg_4800_pp0_iter9_reg <= icmp_ln73_reg_4800_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln44_reg_4796 <= icmp_ln44_fu_1139_p2;
        icmp_ln73_reg_4800 <= icmp_ln73_fu_1150_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln44_fu_1139_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln44_reg_4796 == 1'd0))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter23_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1) & (icmp_ln44_reg_4796 == 1'd1))) begin
        data_in_blk_n = data_in_empty_n;
    end else begin
        data_in_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln44_reg_4796 == 1'd1))) begin
        data_in_read = 1'b1;
    end else begin
        data_in_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3714_ce = 1'b1;
    end else begin
        grp_fu_3714_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3723_ce = 1'b1;
    end else begin
        grp_fu_3723_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3732_ce = 1'b1;
    end else begin
        grp_fu_3732_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3740_ce = 1'b1;
    end else begin
        grp_fu_3740_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3748_ce = 1'b1;
    end else begin
        grp_fu_3748_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3757_ce = 1'b1;
    end else begin
        grp_fu_3757_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3766_ce = 1'b1;
    end else begin
        grp_fu_3766_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3775_ce = 1'b1;
    end else begin
        grp_fu_3775_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3784_ce = 1'b1;
    end else begin
        grp_fu_3784_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3793_ce = 1'b1;
    end else begin
        grp_fu_3793_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3802_ce = 1'b1;
    end else begin
        grp_fu_3802_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3811_ce = 1'b1;
    end else begin
        grp_fu_3811_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3820_ce = 1'b1;
    end else begin
        grp_fu_3820_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3829_ce = 1'b1;
    end else begin
        grp_fu_3829_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3838_ce = 1'b1;
    end else begin
        grp_fu_3838_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3847_ce = 1'b1;
    end else begin
        grp_fu_3847_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3856_ce = 1'b1;
    end else begin
        grp_fu_3856_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3865_ce = 1'b1;
    end else begin
        grp_fu_3865_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3874_ce = 1'b1;
    end else begin
        grp_fu_3874_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3883_ce = 1'b1;
    end else begin
        grp_fu_3883_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3892_ce = 1'b1;
    end else begin
        grp_fu_3892_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3901_ce = 1'b1;
    end else begin
        grp_fu_3901_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3910_ce = 1'b1;
    end else begin
        grp_fu_3910_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3919_ce = 1'b1;
    end else begin
        grp_fu_3919_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3928_ce = 1'b1;
    end else begin
        grp_fu_3928_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3937_ce = 1'b1;
    end else begin
        grp_fu_3937_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3946_ce = 1'b1;
    end else begin
        grp_fu_3946_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3955_ce = 1'b1;
    end else begin
        grp_fu_3955_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3964_ce = 1'b1;
    end else begin
        grp_fu_3964_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3973_ce = 1'b1;
    end else begin
        grp_fu_3973_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3982_ce = 1'b1;
    end else begin
        grp_fu_3982_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3991_ce = 1'b1;
    end else begin
        grp_fu_3991_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_4000_ce = 1'b1;
    end else begin
        grp_fu_4000_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_4009_ce = 1'b1;
    end else begin
        grp_fu_4009_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_4018_ce = 1'b1;
    end else begin
        grp_fu_4018_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_4027_ce = 1'b1;
    end else begin
        grp_fu_4027_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_4036_ce = 1'b1;
    end else begin
        grp_fu_4036_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_4045_ce = 1'b1;
    end else begin
        grp_fu_4045_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_4054_ce = 1'b1;
    end else begin
        grp_fu_4054_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_4063_ce = 1'b1;
    end else begin
        grp_fu_4063_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1) & (icmp_ln73_reg_4800_pp0_iter23_reg == 1'd1))) begin
        m0_to_m1_data_blk_n = m0_to_m1_data_full_n;
    end else begin
        m0_to_m1_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln73_reg_4800_pp0_iter23_reg == 1'd1))) begin
        m0_to_m1_data_write = 1'b1;
    end else begin
        m0_to_m1_data_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln44_fu_1144_p2 = (n_07_fu_186 + 31'd1);

assign add_ln66_1_fu_2495_p2 = ($signed(sext_ln67_3_fu_2442_p1) + $signed(add_ln66_25_fu_2489_p2));

assign add_ln66_23_fu_3636_p2 = ($signed(sext_ln66_45_fu_3633_p1) + $signed(and_ln66_21_fu_3608_p3));

assign add_ln66_24_fu_2323_p2 = ($signed(sext_ln66_fu_2308_p1) + $signed(sext_ln66_2_fu_2319_p1));

assign add_ln66_25_fu_2489_p2 = ($signed(sext_ln66_7_fu_2474_p1) + $signed(sext_ln66_13_fu_2485_p1));

assign add_ln66_26_fu_2973_p2 = ($signed(sext_ln66_49_fu_2958_p1) + $signed(sext_ln66_50_fu_2969_p1));

assign add_ln66_2_fu_2607_p2 = ($signed(sext_ln67_5_fu_2568_p1) + $signed(sext_ln66_4_fu_2603_p1));

assign add_ln66_4_fu_2767_p2 = ($signed(sext_ln67_11_fu_2710_p1) + $signed(sext_ln66_8_fu_2763_p1));

assign add_ln66_7_fu_2983_p2 = ($signed(sext_ln67_49_fu_2926_p1) + $signed(sext_ln66_14_fu_2979_p1));

assign add_ln67_1_fu_2539_p2 = ($signed(sext_ln64_1_fu_2463_p1) + $signed(add_ln67_25_fu_2533_p2));

assign add_ln67_23_fu_3645_p2 = ($signed(sext_ln67_55_fu_3642_p1) + $signed(and_ln67_21_fu_3625_p3));

assign add_ln67_24_fu_2373_p2 = ($signed(sext_ln67_1_fu_2358_p1) + $signed(sext_ln67_4_fu_2369_p1));

assign add_ln67_25_fu_2533_p2 = ($signed(sext_ln67_10_fu_2518_p1) + $signed(sext_ln67_16_fu_2529_p1));

assign add_ln67_26_fu_3033_p2 = ($signed(sext_ln67_59_fu_3018_p1) + $signed(sext_ln67_60_fu_3029_p1));

assign add_ln67_2_fu_2659_p2 = ($signed(sext_ln64_2_fu_2579_p1) + $signed(sext_ln67_9_fu_2655_p1));

assign add_ln67_4_fu_2827_p2 = ($signed(sext_ln64_4_fu_2731_p1) + $signed(sext_ln67_17_fu_2823_p1));

assign add_ln67_7_fu_3043_p2 = ($signed(sext_ln64_7_fu_2947_p1) + $signed(sext_ln67_52_fu_3039_p1));

assign and_ln1_fu_2389_p3 = {{tmp_2_fu_2379_p4}, {4'd0}};

assign and_ln66_1_fu_2434_p3 = {{tmp_3_fu_2425_p4}, {4'd0}};

assign and_ln66_21_fu_3608_p3 = {{tmp_45_fu_3599_p4}, {4'd0}};

assign and_ln66_2_fu_2561_p3 = {{tmp_5_reg_5104}, {4'd0}};

assign and_ln66_3_fu_2623_p3 = {{tmp_7_fu_2613_p4}, {4'd0}};

assign and_ln66_4_fu_2702_p3 = {{tmp_9_fu_2693_p4}, {4'd0}};

assign and_ln66_5_fu_2783_p3 = {{tmp_11_fu_2773_p4}, {4'd0}};

assign and_ln66_6_fu_2870_p3 = {{tmp_13_fu_2861_p4}, {4'd0}};

assign and_ln66_7_fu_2918_p3 = {{tmp_15_fu_2909_p4}, {4'd0}};

assign and_ln66_8_fu_2999_p3 = {{tmp_17_fu_2989_p4}, {4'd0}};

assign and_ln66_9_fu_3086_p3 = {{tmp_19_fu_3077_p4}, {4'd0}};

assign and_ln67_1_fu_2455_p3 = {{tmp_4_fu_2446_p4}, {4'd0}};

assign and_ln67_21_fu_3625_p3 = {{tmp_46_fu_3616_p4}, {4'd0}};

assign and_ln67_2_fu_2572_p3 = {{tmp_6_reg_5109}, {4'd0}};

assign and_ln67_3_fu_2675_p3 = {{tmp_8_fu_2665_p4}, {4'd0}};

assign and_ln67_4_fu_2723_p3 = {{tmp_10_fu_2714_p4}, {4'd0}};

assign and_ln67_5_fu_2843_p3 = {{tmp_12_fu_2833_p4}, {4'd0}};

assign and_ln67_6_fu_2891_p3 = {{tmp_14_fu_2882_p4}, {4'd0}};

assign and_ln67_7_fu_2939_p3 = {{tmp_16_fu_2930_p4}, {4'd0}};

assign and_ln67_8_fu_3059_p3 = {{tmp_18_fu_3049_p4}, {4'd0}};

assign and_ln67_9_fu_3107_p3 = {{tmp_20_fu_3098_p4}, {4'd0}};

assign and_ln_fu_2339_p3 = {{tmp_fu_2329_p4}, {4'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage0_iter24_grp1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage0_iter24_grp1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2_grp1)));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage0_iter24_grp1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2_grp1)));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage0_iter24_grp1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2_grp1)));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state25_pp0_stage0_iter24_grp1 = ((icmp_ln73_reg_4800_pp0_iter23_reg == 1'd1) & (m0_to_m1_data_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_grp1 = ((icmp_ln44_reg_4796 == 1'd1) & (data_in_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_2977 = ((icmp_ln73_fu_1150_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln44_fu_1139_p2 == 1'd1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_ready = ap_ready_sig;

assign grp_fu_3714_p1 = 21'd2097139;

assign grp_fu_3723_p1 = 21'd2097139;

assign grp_fu_3732_p1 = 27'd698;

assign grp_fu_3740_p1 = 27'd698;

assign grp_fu_3748_p1 = 23'd43;

assign grp_fu_3757_p1 = 23'd43;

assign grp_fu_3766_p1 = 24'd79;

assign grp_fu_3775_p1 = 24'd79;

assign grp_fu_3784_p1 = 24'd16777112;

assign grp_fu_3793_p1 = 24'd16777112;

assign grp_fu_3802_p1 = 25'd33554270;

assign grp_fu_3811_p1 = 25'd33554270;

assign grp_fu_3820_p1 = 25'd196;

assign grp_fu_3829_p1 = 25'd196;

assign grp_fu_3838_p1 = 25'd33554197;

assign grp_fu_3838_p2 = {{tmp_21_fu_3125_p4}, {4'd0}};

assign grp_fu_3847_p1 = 25'd33554197;

assign grp_fu_3847_p2 = {{tmp_22_fu_3142_p4}, {4'd0}};

assign grp_fu_3856_p1 = 26'd275;

assign grp_fu_3856_p2 = {{tmp_23_fu_3165_p4}, {4'd0}};

assign grp_fu_3865_p1 = 26'd275;

assign grp_fu_3865_p2 = {{tmp_24_fu_3182_p4}, {4'd0}};

assign grp_fu_3874_p1 = 26'd67108545;

assign grp_fu_3874_p2 = {{tmp_25_fu_3205_p4}, {4'd0}};

assign grp_fu_3883_p1 = 26'd67108545;

assign grp_fu_3883_p2 = {{tmp_26_fu_3222_p4}, {4'd0}};

assign grp_fu_3892_p1 = 26'd363;

assign grp_fu_3892_p2 = {{tmp_27_fu_3245_p4}, {4'd0}};

assign grp_fu_3901_p1 = 26'd363;

assign grp_fu_3901_p2 = {{tmp_28_fu_3262_p4}, {4'd0}};

assign grp_fu_3910_p1 = 26'd67108455;

assign grp_fu_3910_p2 = {{tmp_29_fu_3285_p4}, {4'd0}};

assign grp_fu_3919_p1 = 26'd67108455;

assign grp_fu_3919_p2 = {{tmp_30_fu_3302_p4}, {4'd0}};

assign grp_fu_3928_p1 = 26'd454;

assign grp_fu_3928_p2 = {{tmp_31_fu_3325_p4}, {4'd0}};

assign grp_fu_3937_p1 = 26'd454;

assign grp_fu_3937_p2 = {{tmp_32_fu_3342_p4}, {4'd0}};

assign grp_fu_3946_p1 = 26'd67108365;

assign grp_fu_3946_p2 = {{tmp_33_fu_3365_p4}, {4'd0}};

assign grp_fu_3955_p1 = 26'd67108365;

assign grp_fu_3955_p2 = {{tmp_34_fu_3382_p4}, {4'd0}};

assign grp_fu_3964_p1 = 27'd541;

assign grp_fu_3964_p2 = {{tmp_35_fu_3405_p4}, {4'd0}};

assign grp_fu_3973_p1 = 27'd541;

assign grp_fu_3973_p2 = {{tmp_36_fu_3422_p4}, {4'd0}};

assign grp_fu_3982_p1 = 27'd134217147;

assign grp_fu_3982_p2 = {{tmp_37_fu_3445_p4}, {4'd0}};

assign grp_fu_3991_p1 = 27'd134217147;

assign grp_fu_3991_p2 = {{tmp_38_fu_3462_p4}, {4'd0}};

assign grp_fu_4000_p1 = 27'd615;

assign grp_fu_4000_p2 = {{tmp_39_fu_3485_p4}, {4'd0}};

assign grp_fu_4009_p1 = 27'd615;

assign grp_fu_4009_p2 = {{tmp_40_fu_3502_p4}, {4'd0}};

assign grp_fu_4018_p1 = 27'd134217082;

assign grp_fu_4018_p2 = {{tmp_41_fu_3525_p4}, {4'd0}};

assign grp_fu_4027_p1 = 27'd134217082;

assign grp_fu_4027_p2 = {{tmp_42_fu_3542_p4}, {4'd0}};

assign grp_fu_4036_p1 = 27'd669;

assign grp_fu_4036_p2 = {{tmp_43_fu_3565_p4}, {4'd0}};

assign grp_fu_4045_p1 = 27'd669;

assign grp_fu_4045_p2 = {{tmp_44_fu_3582_p4}, {4'd0}};

assign grp_fu_4054_p1 = 30'd15681;

assign grp_fu_4054_p2 = {{tmp_47_fu_3651_p4}, {4'd0}};

assign grp_fu_4063_p1 = 30'd15681;

assign grp_fu_4063_p2 = {{tmp_48_fu_3669_p4}, {4'd0}};

assign icmp_ln44_fu_1139_p2 = (($signed(zext_ln23_fu_1135_p1) < $signed(num_samples)) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_1150_p2 = (($signed(out_count_fu_198) < $signed(filteredLen)) ? 1'b1 : 1'b0);

assign m0_to_m1_data_din = {{trunc_ln8_fu_3696_p4}, {trunc_ln_fu_3687_p4}};

assign mul_ln66_18_fu_2410_p1 = 27'd134217040;

assign mul_ln67_18_fu_2419_p1 = 27'd134217040;

assign out_count_2_fu_1155_p2 = (out_count_fu_198 + 32'd1);

assign sample_im_fu_1475_p4 = {{data_in_dout[31:16]}};

assign sample_re_fu_1471_p1 = data_in_dout[15:0];

assign sext_ln64_1_fu_2463_p1 = $signed(and_ln67_1_fu_2455_p3);

assign sext_ln64_2_fu_2579_p1 = $signed(and_ln67_2_fu_2572_p3);

assign sext_ln64_4_fu_2731_p1 = $signed(and_ln67_4_fu_2723_p3);

assign sext_ln64_7_fu_2947_p1 = $signed(and_ln67_7_fu_2939_p3);

assign sext_ln66_13_fu_2485_p1 = $signed(tmp_64_fu_2478_p3);

assign sext_ln66_14_fu_2979_p1 = $signed(add_ln66_26_fu_2973_p2);

assign sext_ln66_2_fu_2319_p1 = $signed(tmp_60_fu_2312_p3);

assign sext_ln66_3_fu_2583_p1 = sum_re_3_reg_4848_pp0_iter5_reg;

assign sext_ln66_45_fu_3633_p1 = add_ln66_22_reg_5124_pp0_iter22_reg;

assign sext_ln66_46_fu_2593_p1 = $signed(tmp_67_fu_2586_p3);

assign sext_ln66_47_fu_2742_p1 = $signed(tmp_69_fu_2735_p3);

assign sext_ln66_48_fu_2753_p1 = $signed(tmp_70_fu_2746_p3);

assign sext_ln66_49_fu_2958_p1 = $signed(tmp_73_fu_2951_p3);

assign sext_ln66_4_fu_2603_p1 = $signed(sub_ln66_fu_2597_p2);

assign sext_ln66_50_fu_2969_p1 = $signed(tmp_74_fu_2962_p3);

assign sext_ln66_7_fu_2474_p1 = $signed(tmp_63_fu_2467_p3);

assign sext_ln66_8_fu_2763_p1 = $signed(sub_ln66_1_fu_2757_p2);

assign sext_ln66_fu_2308_p1 = $signed(tmp_59_fu_2301_p3);

assign sext_ln67_10_fu_2518_p1 = $signed(tmp_65_fu_2511_p3);

assign sext_ln67_11_fu_2710_p1 = $signed(and_ln66_4_fu_2702_p3);

assign sext_ln67_16_fu_2529_p1 = $signed(tmp_66_fu_2522_p3);

assign sext_ln67_17_fu_2823_p1 = $signed(sub_ln67_1_fu_2817_p2);

assign sext_ln67_1_fu_2358_p1 = $signed(tmp_61_fu_2351_p3);

assign sext_ln67_3_fu_2442_p1 = $signed(and_ln66_1_fu_2434_p3);

assign sext_ln67_49_fu_2926_p1 = $signed(and_ln66_7_fu_2918_p3);

assign sext_ln67_4_fu_2369_p1 = $signed(tmp_62_fu_2362_p3);

assign sext_ln67_52_fu_3039_p1 = $signed(add_ln67_26_fu_3033_p2);

assign sext_ln67_55_fu_3642_p1 = add_ln67_22_reg_5129_pp0_iter22_reg;

assign sext_ln67_56_fu_2645_p1 = $signed(tmp_68_fu_2638_p3);

assign sext_ln67_57_fu_2802_p1 = $signed(tmp_71_fu_2795_p3);

assign sext_ln67_58_fu_2813_p1 = $signed(tmp_72_fu_2806_p3);

assign sext_ln67_59_fu_3018_p1 = $signed(tmp_75_fu_3011_p3);

assign sext_ln67_5_fu_2568_p1 = $signed(and_ln66_2_fu_2561_p3);

assign sext_ln67_60_fu_3029_p1 = $signed(tmp_76_fu_3022_p3);

assign sext_ln67_6_fu_2635_p1 = sum_im_3_reg_4854_pp0_iter5_reg;

assign sext_ln67_9_fu_2655_p1 = $signed(sub_ln67_fu_2649_p2);

assign sub_ln66_1_fu_2757_p2 = ($signed(sext_ln66_48_fu_2753_p1) - $signed(sext_ln66_47_fu_2742_p1));

assign sub_ln66_fu_2597_p2 = ($signed(sext_ln66_3_fu_2583_p1) - $signed(sext_ln66_46_fu_2593_p1));

assign sub_ln67_1_fu_2817_p2 = ($signed(sext_ln67_58_fu_2813_p1) - $signed(sext_ln67_57_fu_2802_p1));

assign sub_ln67_fu_2649_p2 = ($signed(sext_ln67_6_fu_2635_p1) - $signed(sext_ln67_56_fu_2645_p1));

assign sum_im_10_fu_1619_p2 = (p_0_0_0599_1131_fu_278 + p_0_0_0599_4191_fu_518);

assign sum_im_11_fu_1631_p2 = (p_0_0_0599_1233_fu_286 + p_0_0_0599_4089_fu_510);

assign sum_im_12_fu_1643_p2 = (p_0_0_0599_1335_fu_294 + p_0_0_0599_3987_fu_502);

assign sum_im_13_fu_1655_p2 = (p_0_0_0599_1437_fu_302 + p_0_0_0599_3885_fu_494);

assign sum_im_14_fu_1667_p2 = (p_0_0_0599_1539_fu_310 + p_0_0_0599_3783_fu_486);

assign sum_im_15_fu_1679_p2 = (p_0_0_0599_1641_fu_318 + p_0_0_0599_3681_fu_478);

assign sum_im_16_fu_1691_p2 = (p_0_0_0599_1743_fu_326 + p_0_0_0599_3579_fu_470);

assign sum_im_17_fu_1703_p2 = (p_0_0_0599_1845_fu_334 + p_0_0_0599_3477_fu_462);

assign sum_im_18_fu_1715_p2 = (p_0_0_0599_1947_fu_342 + p_0_0_0599_3375_fu_454);

assign sum_im_19_fu_1727_p2 = (p_0_0_0599_2049_fu_350 + p_0_0_0599_3273_fu_446);

assign sum_im_1_fu_1503_p2 = (p_0_0_0599_213_fu_206 + p_0_0_0599_49109_fu_590);

assign sum_im_20_fu_1739_p2 = (p_0_0_0599_2151_fu_358 + p_0_0_0599_3171_fu_438);

assign sum_im_21_fu_1751_p2 = (p_0_0_0599_2253_fu_366 + p_0_0_0599_3069_fu_430);

assign sum_im_22_fu_1763_p2 = (p_0_0_0599_2355_fu_374 + p_0_0_0599_2967_fu_422);

assign sum_im_23_fu_1775_p2 = (p_0_0_0599_2457_fu_382 + p_0_0_0599_2865_fu_414);

assign sum_im_24_fu_1787_p2 = (p_0_0_0599_2559_fu_390 + p_0_0_0599_2763_fu_406);

assign sum_im_2_fu_1523_p2 = (p_0_0_0599_315_fu_214 + p_0_0_0599_49107_fu_582);

assign sum_im_3_fu_1535_p2 = (p_0_0_0599_417_fu_222 + p_0_0_0599_48105_fu_574);

assign sum_im_4_fu_1547_p2 = (p_0_0_0599_519_fu_230 + p_0_0_0599_47103_fu_566);

assign sum_im_5_fu_1559_p2 = (p_0_0_0599_621_fu_238 + p_0_0_0599_46101_fu_558);

assign sum_im_6_fu_1571_p2 = (p_0_0_0599_723_fu_246 + p_0_0_0599_4599_fu_550);

assign sum_im_7_fu_1583_p2 = (p_0_0_0599_825_fu_254 + p_0_0_0599_4497_fu_542);

assign sum_im_8_fu_1595_p2 = (p_0_0_0599_927_fu_262 + p_0_0_0599_4395_fu_534);

assign sum_im_9_fu_1607_p2 = (p_0_0_0599_1029_fu_270 + p_0_0_0599_4293_fu_526);

assign sum_im_fu_1491_p2 = (sample_im_fu_1475_p4 + p_0_0_0599_111_fu_194);

assign sum_re_10_fu_1613_p2 = (p_0_0_0600_1130_fu_274 + p_0_0_0600_4190_fu_514);

assign sum_re_11_fu_1625_p2 = (p_0_0_0600_1232_fu_282 + p_0_0_0600_4088_fu_506);

assign sum_re_12_fu_1637_p2 = (p_0_0_0600_1334_fu_290 + p_0_0_0600_3986_fu_498);

assign sum_re_13_fu_1649_p2 = (p_0_0_0600_1436_fu_298 + p_0_0_0600_3884_fu_490);

assign sum_re_14_fu_1661_p2 = (p_0_0_0600_1538_fu_306 + p_0_0_0600_3782_fu_482);

assign sum_re_15_fu_1673_p2 = (p_0_0_0600_1640_fu_314 + p_0_0_0600_3680_fu_474);

assign sum_re_16_fu_1685_p2 = (p_0_0_0600_1742_fu_322 + p_0_0_0600_3578_fu_466);

assign sum_re_17_fu_1697_p2 = (p_0_0_0600_1844_fu_330 + p_0_0_0600_3476_fu_458);

assign sum_re_18_fu_1709_p2 = (p_0_0_0600_1946_fu_338 + p_0_0_0600_3374_fu_450);

assign sum_re_19_fu_1721_p2 = (p_0_0_0600_2048_fu_346 + p_0_0_0600_3272_fu_442);

assign sum_re_1_fu_1497_p2 = (p_0_0_0600_212_fu_202 + p_0_0_0600_49108_fu_586);

assign sum_re_20_fu_1733_p2 = (p_0_0_0600_2150_fu_354 + p_0_0_0600_3170_fu_434);

assign sum_re_21_fu_1745_p2 = (p_0_0_0600_2252_fu_362 + p_0_0_0600_3068_fu_426);

assign sum_re_22_fu_1757_p2 = (p_0_0_0600_2354_fu_370 + p_0_0_0600_2966_fu_418);

assign sum_re_23_fu_1769_p2 = (p_0_0_0600_2456_fu_378 + p_0_0_0600_2864_fu_410);

assign sum_re_24_fu_1781_p2 = (p_0_0_0600_2558_fu_386 + p_0_0_0600_2762_fu_402);

assign sum_re_2_fu_1517_p2 = (p_0_0_0600_314_fu_210 + p_0_0_0600_49106_fu_578);

assign sum_re_3_fu_1529_p2 = (p_0_0_0600_416_fu_218 + p_0_0_0600_48104_fu_570);

assign sum_re_4_fu_1541_p2 = (p_0_0_0600_518_fu_226 + p_0_0_0600_47102_fu_562);

assign sum_re_5_fu_1553_p2 = (p_0_0_0600_620_fu_234 + p_0_0_0600_46100_fu_554);

assign sum_re_6_fu_1565_p2 = (p_0_0_0600_722_fu_242 + p_0_0_0600_4598_fu_546);

assign sum_re_7_fu_1577_p2 = (p_0_0_0600_824_fu_250 + p_0_0_0600_4496_fu_538);

assign sum_re_8_fu_1589_p2 = (p_0_0_0600_926_fu_258 + p_0_0_0600_4394_fu_530);

assign sum_re_9_fu_1601_p2 = (p_0_0_0600_1028_fu_266 + p_0_0_0600_4292_fu_522);

assign sum_re_fu_1485_p2 = (sample_re_fu_1471_p1 + p_0_0_0600_110_fu_190);

assign tmp_10_fu_2714_p4 = {{grp_fu_3757_p3[23:4]}};

assign tmp_11_fu_2773_p4 = {{add_ln66_4_fu_2767_p2[24:4]}};

assign tmp_12_fu_2833_p4 = {{add_ln67_4_fu_2827_p2[24:4]}};

assign tmp_13_fu_2861_p4 = {{grp_fu_3766_p3[25:4]}};

assign tmp_14_fu_2882_p4 = {{grp_fu_3775_p3[25:4]}};

assign tmp_15_fu_2909_p4 = {{grp_fu_3784_p3[26:4]}};

assign tmp_16_fu_2930_p4 = {{grp_fu_3793_p3[26:4]}};

assign tmp_17_fu_2989_p4 = {{add_ln66_7_fu_2983_p2[27:4]}};

assign tmp_18_fu_3049_p4 = {{add_ln67_7_fu_3043_p2[27:4]}};

assign tmp_19_fu_3077_p4 = {{grp_fu_3802_p3[28:4]}};

assign tmp_20_fu_3098_p4 = {{grp_fu_3811_p3[28:4]}};

assign tmp_21_fu_3125_p4 = {{grp_fu_3820_p3[29:4]}};

assign tmp_22_fu_3142_p4 = {{grp_fu_3829_p3[29:4]}};

assign tmp_23_fu_3165_p4 = {{grp_fu_3838_p3[29:4]}};

assign tmp_24_fu_3182_p4 = {{grp_fu_3847_p3[29:4]}};

assign tmp_25_fu_3205_p4 = {{grp_fu_3856_p3[29:4]}};

assign tmp_26_fu_3222_p4 = {{grp_fu_3865_p3[29:4]}};

assign tmp_27_fu_3245_p4 = {{grp_fu_3874_p3[29:4]}};

assign tmp_28_fu_3262_p4 = {{grp_fu_3883_p3[29:4]}};

assign tmp_29_fu_3285_p4 = {{grp_fu_3892_p3[29:4]}};

assign tmp_2_fu_2379_p4 = {{add_ln67_24_fu_2373_p2[19:4]}};

assign tmp_30_fu_3302_p4 = {{grp_fu_3901_p3[29:4]}};

assign tmp_31_fu_3325_p4 = {{grp_fu_3910_p3[29:4]}};

assign tmp_32_fu_3342_p4 = {{grp_fu_3919_p3[29:4]}};

assign tmp_33_fu_3365_p4 = {{grp_fu_3928_p3[29:4]}};

assign tmp_34_fu_3382_p4 = {{grp_fu_3937_p3[29:4]}};

assign tmp_35_fu_3405_p4 = {{grp_fu_3946_p3[29:4]}};

assign tmp_36_fu_3422_p4 = {{grp_fu_3955_p3[29:4]}};

assign tmp_37_fu_3445_p4 = {{grp_fu_3964_p3[29:4]}};

assign tmp_38_fu_3462_p4 = {{grp_fu_3973_p3[29:4]}};

assign tmp_39_fu_3485_p4 = {{grp_fu_3982_p3[29:4]}};

assign tmp_3_fu_2425_p4 = {{grp_fu_3714_p3[20:4]}};

assign tmp_40_fu_3502_p4 = {{grp_fu_3991_p3[29:4]}};

assign tmp_41_fu_3525_p4 = {{grp_fu_4000_p3[29:4]}};

assign tmp_42_fu_3542_p4 = {{grp_fu_4009_p3[29:4]}};

assign tmp_43_fu_3565_p4 = {{grp_fu_4018_p3[29:4]}};

assign tmp_44_fu_3582_p4 = {{grp_fu_4027_p3[29:4]}};

assign tmp_45_fu_3599_p4 = {{grp_fu_4036_p3[29:4]}};

assign tmp_46_fu_3616_p4 = {{grp_fu_4045_p3[29:4]}};

assign tmp_47_fu_3651_p4 = {{add_ln66_23_fu_3636_p2[29:4]}};

assign tmp_48_fu_3669_p4 = {{add_ln67_23_fu_3645_p2[29:4]}};

assign tmp_4_fu_2446_p4 = {{grp_fu_3723_p3[20:4]}};

assign tmp_59_fu_2301_p3 = {{sum_re_reg_4814_pp0_iter3_reg}, {3'd0}};

assign tmp_60_fu_2312_p3 = {{sum_re_reg_4814_pp0_iter3_reg}, {1'd0}};

assign tmp_61_fu_2351_p3 = {{sum_im_reg_4820_pp0_iter3_reg}, {3'd0}};

assign tmp_62_fu_2362_p3 = {{sum_im_reg_4820_pp0_iter3_reg}, {1'd0}};

assign tmp_63_fu_2467_p3 = {{sum_re_2_reg_4836_pp0_iter4_reg}, {4'd0}};

assign tmp_64_fu_2478_p3 = {{sum_re_2_reg_4836_pp0_iter4_reg}, {2'd0}};

assign tmp_65_fu_2511_p3 = {{sum_im_2_reg_4842_pp0_iter4_reg}, {4'd0}};

assign tmp_66_fu_2522_p3 = {{sum_im_2_reg_4842_pp0_iter4_reg}, {2'd0}};

assign tmp_67_fu_2586_p3 = {{sum_re_3_reg_4848_pp0_iter5_reg}, {5'd0}};

assign tmp_68_fu_2638_p3 = {{sum_im_3_reg_4854_pp0_iter5_reg}, {5'd0}};

assign tmp_69_fu_2735_p3 = {{sum_re_5_reg_4870_pp0_iter6_reg}, {6'd0}};

assign tmp_70_fu_2746_p3 = {{sum_re_5_reg_4870_pp0_iter6_reg}, {2'd0}};

assign tmp_71_fu_2795_p3 = {{sum_im_5_reg_4876_pp0_iter6_reg}, {6'd0}};

assign tmp_72_fu_2806_p3 = {{sum_im_5_reg_4876_pp0_iter6_reg}, {2'd0}};

assign tmp_73_fu_2951_p3 = {{sum_re_8_reg_4902_pp0_iter8_reg}, {7'd0}};

assign tmp_74_fu_2962_p3 = {{sum_re_8_reg_4902_pp0_iter8_reg}, {1'd0}};

assign tmp_75_fu_3011_p3 = {{sum_im_8_reg_4908_pp0_iter8_reg}, {7'd0}};

assign tmp_76_fu_3022_p3 = {{sum_im_8_reg_4908_pp0_iter8_reg}, {1'd0}};

assign tmp_7_fu_2613_p4 = {{add_ln66_2_fu_2607_p2[22:4]}};

assign tmp_8_fu_2665_p4 = {{add_ln67_2_fu_2659_p2[22:4]}};

assign tmp_9_fu_2693_p4 = {{grp_fu_3748_p3[23:4]}};

assign tmp_fu_2329_p4 = {{add_ln66_24_fu_2323_p2[19:4]}};

assign trunc_ln8_fu_3696_p1 = grp_fu_4063_p3;

assign trunc_ln8_fu_3696_p4 = {{trunc_ln8_fu_3696_p1[29:14]}};

assign trunc_ln_fu_3687_p1 = grp_fu_4054_p3;

assign trunc_ln_fu_3687_p4 = {{trunc_ln_fu_3687_p1[29:14]}};

assign zext_ln23_fu_1135_p1 = n_07_fu_186;

endmodule //system_top_module0_prefilter_Pipeline_PREFILTER_LOOP
