Source Block: hdl/library/axi_ad9361/axi_ad9361_tdd.v@226:246@HdlStmProcess
  // assign  tdd_enable = tdd_enable_s;

  assign tdd_sync_t = tdd_terminal_type_s;

  // catch generated sync signal
  always @(posedge clk) begin
    if (rst == 1'b1) begin
      tdd_slave_synced <= 1'b0;
    end else begin
      if(tdd_sync_i == 1) begin
        tdd_slave_synced <= 1'b1;
      end else begin
        tdd_slave_synced <= tdd_slave_synced & tdd_enable_s;
      end
    end
  end

  // generate sync signal
  always @(posedge clk) begin
    if (rst == 1'b1) begin
      tdd_sync_o <= 1'b0;

Diff Content:
- 231   always @(posedge clk) begin
- 232     if (rst == 1'b1) begin
- 233       tdd_slave_synced <= 1'b0;
- 234     end else begin
- 235       if(tdd_sync_i == 1) begin
- 236         tdd_slave_synced <= 1'b1;
- 237       end else begin
- 238         tdd_slave_synced <= tdd_slave_synced & tdd_enable_s;
- 239       end
- 240     end
- 241   end

Clone Blocks:
