#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu May  8 16:30:23 2025
# Process ID: 9348
# Current directory: E:/A_SUSTECH/Year3_sme_proj/digital_circuit/mul_delay_test/mul_delay_test.runs/synth_1
# Command line: vivado.exe -log freq_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source freq_test.tcl
# Log file: E:/A_SUSTECH/Year3_sme_proj/digital_circuit/mul_delay_test/mul_delay_test.runs/synth_1/freq_test.vds
# Journal file: E:/A_SUSTECH/Year3_sme_proj/digital_circuit/mul_delay_test/mul_delay_test.runs/synth_1\vivado.jou
# Running On        :ASUS
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency     :2688 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16855 MB
# Swap memory       :9600 MB
# Total Virtual     :26456 MB
# Available Virtual :6507 MB
#-----------------------------------------------------------
source freq_test.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 629.754 ; gain = 199.535
Command: synth_design -top freq_test -part xcvu9p-flga2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14380
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.078 ; gain = 440.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'freq_test' [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/freq_test.v:1]
INFO: [Synth 8-6157] synthesizing module 'basic_mul_top' [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/basic_mul_top.v:1]
	Parameter width bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mul_row' [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/mul_row.v:1]
	Parameter x_width bound to: 6 - type: integer 
	Parameter row_now bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mul_row' (0#1) [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/mul_row.v:1]
INFO: [Synth 8-6157] synthesizing module 'mul_row__parameterized0' [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/mul_row.v:1]
	Parameter x_width bound to: 6 - type: integer 
	Parameter row_now bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'half_adder' [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/half_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (0#1) [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/half_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/full_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (0#1) [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/full_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mul_row__parameterized0' (0#1) [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/mul_row.v:1]
INFO: [Synth 8-6157] synthesizing module 'mul_row__parameterized1' [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/mul_row.v:1]
	Parameter x_width bound to: 6 - type: integer 
	Parameter row_now bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mul_row__parameterized1' (0#1) [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/mul_row.v:1]
INFO: [Synth 8-6157] synthesizing module 'mul_row__parameterized2' [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/mul_row.v:1]
	Parameter x_width bound to: 6 - type: integer 
	Parameter row_now bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mul_row__parameterized2' (0#1) [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/mul_row.v:1]
INFO: [Synth 8-6157] synthesizing module 'mul_row__parameterized3' [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/mul_row.v:1]
	Parameter x_width bound to: 6 - type: integer 
	Parameter row_now bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mul_row__parameterized3' (0#1) [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/mul_row.v:1]
INFO: [Synth 8-6157] synthesizing module 'mul_row__parameterized4' [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/mul_row.v:1]
	Parameter x_width bound to: 6 - type: integer 
	Parameter row_now bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mul_row__parameterized4' (0#1) [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/mul_row.v:1]
INFO: [Synth 8-6155] done synthesizing module 'basic_mul_top' (0#1) [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/basic_6x6_mul/basic_mul_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'freq_test' (0#1) [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/source/freq_test.v:1]
WARNING: [Synth 8-7129] Port r_data[5] in module mul_row is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data[4] in module mul_row is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data[3] in module mul_row is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data[2] in module mul_row is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data[1] in module mul_row is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data[0] in module mul_row is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2369.465 ; gain = 550.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2369.465 ; gain = 550.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2369.465 ; gain = 550.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2369.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/constrain/FREQ_module_test.xdc]
Finished Parsing XDC File [E:/A_SUSTECH/Year3_sme_proj/digital_circuit/constrain/FREQ_module_test.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2492.328 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2492.328 ; gain = 673.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2492.328 ; gain = 673.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = TRUE for uut. (constraint file  E:/A_SUSTECH/Year3_sme_proj/digital_circuit/constrain/FREQ_module_test.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2492.328 ; gain = 673.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2492.328 ; gain = 673.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 51    
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2492.328 ; gain = 673.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2719.305 ; gain = 900.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2753.523 ; gain = 934.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2753.523 ; gain = 934.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2753.523 ; gain = 934.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2753.523 ; gain = 934.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2753.523 ; gain = 934.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2753.523 ; gain = 934.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2753.523 ; gain = 934.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2753.523 ; gain = 934.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    15|
|4     |LUT3 |     1|
|5     |LUT4 |     9|
|6     |LUT5 |    10|
|7     |LUT6 |    29|
|8     |FDCE |    24|
|9     |IBUF |    14|
|10    |OBUF |    12|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2753.523 ; gain = 934.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2753.523 ; gain = 811.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 2753.523 ; gain = 934.434
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2753.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 14 instances

Synth Design complete | Checksum: e3839422
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:46 . Memory (MB): peak = 2753.523 ; gain = 2123.770
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2753.523 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/A_SUSTECH/Year3_sme_proj/digital_circuit/mul_delay_test/mul_delay_test.runs/synth_1/freq_test.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file freq_test_utilization_synth.rpt -pb freq_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  8 16:31:24 2025...
