<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='451' type='const llvm::TargetRegisterClass * llvm::SITargetLowering::getRegClassFor(llvm::MVT VT, bool isDivergent) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5008' u='c' c='_ZNK4llvm16SITargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11030' u='c' c='_ZNK4llvm16SITargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='842' c='_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11774' ll='11787' type='const llvm::TargetRegisterClass * llvm::SITargetLowering::getRegClassFor(llvm::MVT VT, bool isDivergent) const'/>
