// Seed: 488819412
module module_0 (
    id_1
);
  inout wire id_1;
  assign module_1.id_4 = 0;
  wire id_2;
  always
  fork
    logic id_3, id_4, id_5, id_6;
    id_7;
    begin : LABEL_0
      wait (~id_5 ^ id_2);
    end
  join
  logic id_8;
  wire  id_9;
  wire  id_10;
endmodule
module module_1 #(
    parameter id_9 = 32'd77
) (
    output logic id_0,
    input tri id_1,
    output tri0 id_2,
    output tri id_3,
    input uwire id_4,
    input wor id_5,
    input tri id_6,
    input tri0 id_7,
    input uwire id_8,
    input wor _id_9,
    input tri1 id_10,
    output supply0 id_11
);
  wire [1 : id_9] id_13;
  initial begin : LABEL_0
    id_0 <= id_6;
    $clog2(47);
    ;
  end
  logic id_14;
  ;
  module_0 modCall_1 (id_14);
endmodule
