
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0001df3c  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000ddc  40000000  0001df3c  00028000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00004a4c  40000ddc  40000ddc  00028ddc  2**2
                  ALLOC
  3 .stack        00001980  40005900  40005900  00028de0  2**4
                  CONTENTS
  4 .comment      00000963  00000000  00000000  0002a760  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000530  00000000  00000000  0002b0c8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00002413  00000000  00000000  0002b5f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000bf5b  00000000  00000000  0002da0b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001c1f  00000000  00000000  00039966  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002de6  00000000  00000000  0003b585  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001690  00000000  00000000  0003e36c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001d6d  00000000  00000000  0003f9fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002df8  00000000  00000000  00041769  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000358  00000000  00000000  00044561  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__Vectors>:
// Exception Vectors
// Mapped to Address 0.
// Absolute addressing mode must be used.

__Vectors:        LDR     PC,Reset_Addr         
       0:	e59ff018 	ldr	pc, [pc, #24]	; 20 <Reset_Addr>
                LDR     PC,Undef_Addr
       4:	e59ff018 	ldr	pc, [pc, #24]	; 24 <Undef_Addr>
                LDR     PC,SWI_Addr
       8:	e59ff018 	ldr	pc, [pc, #24]	; 28 <SWI_Addr>
                LDR     PC,PAbt_Addr
       c:	e59ff018 	ldr	pc, [pc, #24]	; 2c <PAbt_Addr>
                LDR     PC,DAbt_Addr
      10:	e59ff018 	ldr	pc, [pc, #24]	; 30 <DAbt_Addr>
                NOP                            /* Reserved Vector */
      14:	e1a00000 	nop			(mov r0,r0)
//                LDR     PC,IRQ_Addr
//                LDR     PC,[PC, #-0x0FF0]      /* Vector from VicVectAddr */
                LDR     PC,IRQ_Wrapper_Addr
      18:	e59ff018 	ldr	pc, [pc, #24]	; 38 <IRQ_Wrapper_Addr>
                LDR     PC,FIQ_Addr
      1c:	e59ff018 	ldr	pc, [pc, #24]	; 3c <FIQ_Addr>

00000020 <Reset_Addr>:
      20:	00000168 	andeq	r0, r0, r8, ror #2

00000024 <Undef_Addr>:
      24:	00000040 	andeq	r0, r0, r0, asr #32

00000028 <SWI_Addr>:
      28:	00000098 	muleq	r0, r8, r0

0000002c <PAbt_Addr>:
      2c:	00000044 	andeq	r0, r0, r4, asr #32

00000030 <DAbt_Addr>:
      30:	00000048 	andeq	r0, r0, r8, asr #32
      34:	00000000 	andeq	r0, r0, r0

00000038 <IRQ_Wrapper_Addr>:
      38:	00000050 	andeq	r0, r0, r0, asr r0

0000003c <FIQ_Addr>:
      3c:	0000004c 	andeq	r0, r0, ip, asr #32

00000040 <Undef_Handler>:

Reset_Addr:       .word     Reset_Handler
Undef_Addr:       .word     Undef_Handler
// SWI_Addr:         .word     SWI_Handler
// SWI_Wrapper_Addr: .word     SWI_Wrapper
SWI_Addr:         .word     SoftwareInterrupt      /* in swi_handler.S */
PAbt_Addr:        .word     PAbt_Handler
DAbt_Addr:        .word     DAbt_Handler
                  .word     0                      /* Reserved Address */
// IRQ_Addr:         .word     __IRQ_Handler
IRQ_Wrapper_Addr: .word    __IRQ_Wrapper
FIQ_Addr:         .word     FIQ_Handler

Undef_Handler:  B       Undef_Handler
      40:	eafffffe 	b	40 <Undef_Handler>

00000044 <PAbt_Handler>:
/* SWI_Handler:    B       SWI_Handler */
PAbt_Handler:   B       PAbt_Handler
      44:	eafffffe 	b	44 <PAbt_Handler>

00000048 <DAbt_Handler>:
DAbt_Handler:   B       DAbt_Handler
      48:	eafffffe 	b	48 <DAbt_Handler>

0000004c <FIQ_Handler>:
/* IRQ_Handler:    B       IRQ_Handler */
FIQ_Handler:    B       FIQ_Handler
      4c:	eafffffe 	b	4c <FIQ_Handler>

00000050 <__IRQ_Wrapper>:

.size   __Vectors, . - __Vectors



.arm
.section .init, "ax"

.if (VECTREMAPPED)
/* mthomas: Dummy used during startup - mind the nops since the 
   flash-utility will overwrite the "reserved vector"-address
   with the checksum */
				B Reset_Handler
				NOP
				NOP
				NOP
				NOP
				NOP  /* Reserved Address */
				NOP
				NOP
.endif

.arm
.section .init, "ax"
.global __startup
.func __startup
__startup:

Reset_Handler:  

.if (VPBDIV_SETUP)
                LDR     R0, =VPBDIV
                LDR     R1, =VPBDIV_Val
                STR     R1, [R0]
.endif


.if (PLL_SETUP)
                LDR     R0, =PLL_BASE
                MOV     R1, #0xAA
                MOV     R2, #0x55

// Configure and Enable PLL
                MOV     R3, #PLLCFG_Val
                STR     R3, [R0, #PLLCFG_OFS] 
                MOV     R3, #PLLCON_PLLE
                STR     R3, [R0, #PLLCON_OFS]
                STR     R1, [R0, #PLLFEED_OFS]
                STR     R2, [R0, #PLLFEED_OFS]

// Wait until PLL Locked
PLL_Loop:       LDR     R3, [R0, #PLLSTAT_OFS]
                ANDS    R3, R3, #PLLSTAT_PLOCK
                BEQ     PLL_Loop

// Switch to PLL Clock
                MOV     R3, #(PLLCON_PLLE | PLLCON_PLLC)
                STR     R3, [R0, #PLLCON_OFS]
                STR     R1, [R0, #PLLFEED_OFS]
                STR     R2, [R0, #PLLFEED_OFS]
.endif


.if (MAM_SETUP)
                LDR     R0, =MAM_BASE
                MOV     R1, #MAMTIM_Val
                STR     R1, [R0, #MAMTIM_OFS] 
                MOV     R1, #MAMCR_Val
                STR     R1, [R0, #MAMCR_OFS] 
.endif


// Memory Mapping
                .set MEMMAP, 0xE01FC040  /* Memory Mapping Control */

.if (REMAP)
                LDR     R0, =MEMMAP
.if     (EXTMEM_MODE)                
                MOV     R1, #3
.elseif (RAM_MODE) || (VECTREMAPPED)
.print "MEMMAP to 2 on init"
                MOV     R1, #2
.else
                MOV     R1, #1
.endif
                STR     R1, [R0]
.endif

// Setup Stack for each mode
                LDR     R0, =Top_Stack

// Enter Undefined Instruction Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_UND|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #UND_Stack_Size

// Enter Abort Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_ABT|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #ABT_Stack_Size

// Enter FIQ Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_FIQ|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #FIQ_Stack_Size

// Enter IRQ Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_IRQ|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #IRQ_Stack_Size

// Enter Supervisor Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_SVC|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #SVC_Stack_Size

// Enter User Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_USR /* Interrupts enabled */
//				MSR     CPSR_c, #Mode_USR|I_Bit|F_Bit /* Interrupts disabled */
                MOV     SP, R0


.if (RAM_MODE==0)
/* Relocate .data section (Copy from ROM to RAM) */
                LDR     R1, =_etext 
                LDR     R2, =_data 
                LDR     R3, =_edata 
                CMP     R2, R3
                BEQ     DataIsEmpty
LoopRel:        CMP     R2, R3 
                LDRLO   R0, [R1], #4 
                STRLO   R0, [R2], #4 
                BLO     LoopRel 
DataIsEmpty:
.endif
 
/* Clear .bss section (Zero init) */
                MOV     R0, #0 
                LDR     R1, =__bss_start__ 
                LDR     R2, =__bss_end__ 
                CMP     R1,R2
                BEQ     BSSIsEmpty
LoopZI:         CMP     R1, R2 
                STRLO   R0, [R1], #4 
                BLO     LoopZI 
BSSIsEmpty:


// call C++ constructors of global objects
		LDR 	r0, =__ctors_start__
		LDR 	r1, =__ctors_end__
ctor_loop:
		CMP 	r0, r1
		BEQ 	ctor_end
		LDR 	r2, [r0], #4
		STMFD 	sp!, {r0-r1}
		MOV 	lr, pc
		MOV 	pc, r2
		LDMFD 	sp!, {r0-r1}
		B 		ctor_loop
ctor_end:

// Enter the C code
                //LDR     R0,=INIT
                LDR     R0,=main
                TST     R0,#1             // Bit-0 set: main is Thumb
                LDREQ   LR,=__exit_ARM    // ARM Mode
                LDRNE   LR,=__exit_THUMB  // Thumb Mode
                BX      R0

.size   __startup, . - __startup
.endfunc

.arm
.global __exit_ARM
.func __exit_ARM
__exit_ARM:
                B       __exit_ARM
.size   __exit_ARM, . - __exit_ARM
.endfunc

.thumb
.global __exit_THUMB
.func __exit_THUMB
__exit_THUMB:
                B       __exit_THUMB
.size   __exit_THUMB, . - __exit_THUMB
.endfunc


/* mthomas: the following code is inspired by various examples and
   documents from ARM, Atmel, Anglia Designs and others */


.text
.arm

.if (VECTREMAPPED)
.print "Handlers in section .vectmapped -> .data"
.section .vectmapped, "ax"
.else
.print "Handlers in section .vectorg -> .code/.text"
.section .vectorg, "ax"
.endif

.set VIC_base_addr, 0xFFFFF000
.set VIC_vect_offs, 0x30

        .arm
        .global __IRQ_Wrapper
        .func   __IRQ_Wrapper
__IRQ_Wrapper:
/*- Manage Exception Entry  */
/*- Adjust and save LR_irq in IRQ stack  */
            sub         lr, lr, #4
      50:	e24ee004 	sub	lr, lr, #4	; 0x4
            stmfd       sp!, {lr}
      54:	e92d4000 	stmdb	sp!, {lr}

/*- Save SPSR need to be saved for nested interrupt */
            mrs         r14, SPSR
      58:	e14fe000 	mrs	lr, SPSR
            stmfd       sp!, {r14}
      5c:	e92d4000 	stmdb	sp!, {lr}

/*- Save and r0 in IRQ stack  */
            stmfd       sp!, {r0}
      60:	e92d0001 	stmdb	sp!, {r0}

/*- Write in the IVR to support Protect Mode  */
/*- No effect in Normal Mode  */
/*- De-assert the NIRQ and clear the source in Protect Mode */
/* R14 = LR */
            ldr         r14, =VIC_base_addr
      64:	e59fe028 	ldr	lr, [pc, #40]	; 94 <.text+0x94>
            ldr         r0 , [r14, #VIC_vect_offs]
      68:	e59e0030 	ldr	r0, [lr, #48]
            /*str         r14, [r14, #VIC_vect_offs]*/

/*- Enable Interrupt and Switch in Supervisor Mode */
            msr         CPSR_c, #I_Bit | Mode_SVC
      6c:	e321f093 	msr	CPSR_c, #147	; 0x93

/*- Save scratch/used registers and LR in User Stack */
            /*stmfd       sp!, { r1-r3, r12, r14}*/
            stmfd       sp!, { r1-r12, r14 }
      70:	e92d5ffe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}

/*- Branch to the routine pointed by the VIC-Vector-Address  */
            mov         r14, pc
      74:	e1a0e00f 	mov	lr, pc
            bx          r0
      78:	e12fff10 	bx	r0
/*- Restore scratch/used registers and LR from User Stack*/
            /* ldmia       sp!, { r1-r3, r12, r14} */
            ldmia       sp!, { r1-r12, r14 }
      7c:	e8bd5ffe 	ldmia	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}

/*- Disable Interrupt and switch back in IRQ mode */
            msr         CPSR_c, #I_Bit | Mode_IRQ
      80:	e321f092 	msr	CPSR_c, #146	; 0x92

#if 0
/* VICVectAddr=0 is already done in the ISRs of the Philips-Examples 
   so commented out here */
/*- Mark the End of Interrupt on the VIC */
            ldr         r14, =VIC_base_addr
            str         r14, [r14, #VIC_vect_offs]
#endif

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r0}
      84:	e8bd0001 	ldmia	sp!, {r0}

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r14}
      88:	e8bd4000 	ldmia	sp!, {lr}
            msr         SPSR_cxsf, r14
      8c:	e16ff00e 	msr	SPSR_fsxc, lr

/*- Restore adjusted  LR_irq from IRQ stack directly in the PC */
            ldmia       sp!, {pc}^
      90:	e8fd8000 	ldmia	sp!, {pc}^
      94:	fffff000 	undefined instruction 0xfffff000

00000098 <SoftwareInterrupt>:
.global SoftwareInterrupt
.func   SoftwareInterrupt
SoftwareInterrupt:
SWI_HandlerMT:
	STMFD   sp!, {r4, lr}      /* store regs. */
      98:	e92d4010 	stmdb	sp!, {r4, lr}
	MRS     r4, spsr
      9c:	e14f4000 	mrs	r4, SPSR
	TST     r4, #T_Bit             /* test for thumb */
      a0:	e3140020 	tst	r4, #32	; 0x20
	LDRNEH  r4, [lr, #-2]          /* NE->thumb - get swi instruction code */
      a4:	115e40b2 	ldrneh	r4, [lr, #-2]
	BICNE   r4, r4, #0xff00        /* NE->thumb - clear top 8 bits leaving swi "comment field"=number */
      a8:	13c44cff 	bicne	r4, r4, #65280	; 0xff00
	LDREQ   r4, [lr, #-4]          /* EQ->arm - get swi instruction code */
      ac:	051e4004 	ldreq	r4, [lr, #-4]
	BICEQ   r4, r4, #0xff000000    /* EQ->arm - clear top 8 bits leaving swi "comment field"=number */
      b0:	03c444ff 	biceq	r4, r4, #-16777216	; 0xff000000
	CMP     r4, #MAX_SWI           /* range-check */
      b4:	e3540006 	cmp	r4, #6	; 0x6
	LDRLS   pc, [pc, r4, LSL #2]   /* jump to routine if <= MAX (LS) */
      b8:	979ff104 	ldrls	pc, [pc, r4, lsl #2]

000000bc <SWIOutOfRange>:
SWIOutOfRange:
	B       SWIOutOfRange
      bc:	eafffffe 	b	bc <SWIOutOfRange>

000000c0 <SwiTableStart>:
      c0:	000000dc 	ldreqd	r0, [r0], -ip
      c4:	000000ec 	andeq	r0, r0, ip, ror #1
      c8:	000000fc 	streqd	r0, [r0], -ip
      cc:	00000110 	andeq	r0, r0, r0, lsl r1
      d0:	00000124 	andeq	r0, r0, r4, lsr #2
      d4:	0000012c 	andeq	r0, r0, ip, lsr #2
      d8:	00000148 	andeq	r0, r0, r8, asr #2

000000dc <IRQDisable>:

/* Jump-Table */
SwiTableStart:
	.word IRQDisable	// 0
	.word IRQEnable		// 1
	.word FIQDisable	// 2
	.word FIQEnable		// 3
	.word CPSRget		// 4
	.word IRQRestore	// 5
	.word FIQRestore	// 6
SwiTableEnd:
.set MAX_SWI, ((SwiTableEnd-SwiTableStart)/4)-1

IRQDisable:
	MRS     r0, SPSR                        /* Get SPSR = return value */
      dc:	e14f0000 	mrs	r0, SPSR
	ORR     r4, r0, #I_Bit                  /* I_Bit set */
      e0:	e3804080 	orr	r4, r0, #128	; 0x80
	MSR     SPSR_c, r4                      /* Set SPSR */
      e4:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
      e8:	ea00001d 	b	164 <EndofSWI>

000000ec <IRQEnable>:

IRQEnable:
	MRS     r0, SPSR                        /* Get SPSR = return value */
      ec:	e14f0000 	mrs	r0, SPSR
	BIC     r4, r0, #I_Bit                  /* I_Bit clear */
      f0:	e3c04080 	bic	r4, r0, #128	; 0x80
	MSR     SPSR_c, r4                      /* Set SPSR */
      f4:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI                       
      f8:	ea000019 	b	164 <EndofSWI>

000000fc <FIQDisable>:

FIQDisable:
	MRS     r0, SPSR
      fc:	e14f0000 	mrs	r0, SPSR
	ORR     r4, r0, #F_Bit
     100:	e3804040 	orr	r4, r0, #64	; 0x40
	AND     r0, r0, #F_Bit
     104:	e2000040 	and	r0, r0, #64	; 0x40
	MSR     SPSR_c, r4
     108:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     10c:	ea000014 	b	164 <EndofSWI>

00000110 <FIQEnable>:

FIQEnable:
	MRS     r0, SPSR
     110:	e14f0000 	mrs	r0, SPSR
	BIC     r4, r0, #F_Bit
     114:	e3c04040 	bic	r4, r0, #64	; 0x40
	AND     r0, r0, #F_Bit
     118:	e2000040 	and	r0, r0, #64	; 0x40
	MSR     SPSR_c, r4
     11c:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     120:	ea00000f 	b	164 <EndofSWI>

00000124 <CPSRget>:

CPSRget:
	// LDR r0, =0xdeadbeef
	MRS     r0, SPSR                        /* Get SPSR */
     124:	e14f0000 	mrs	r0, SPSR
	B       EndofSWI                       
     128:	ea00000d 	b	164 <EndofSWI>

0000012c <IRQRestore>:

IRQRestore:
	MRS     r4, SPSR                        /* Get SPSR */
     12c:	e14f4000 	mrs	r4, SPSR
	AND     r0, r0, #I_Bit
     130:	e2000080 	and	r0, r0, #128	; 0x80
	TST     r0, #I_Bit             /* Test input for I_Bit */
     134:	e3100080 	tst	r0, #128	; 0x80
	BICEQ   r4, r4, #I_Bit
     138:	03c44080 	biceq	r4, r4, #128	; 0x80
	ORRNE   r4, r4, #I_Bit
     13c:	13844080 	orrne	r4, r4, #128	; 0x80
	MSR     SPSR_c, r4
     140:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     144:	ea000006 	b	164 <EndofSWI>

00000148 <FIQRestore>:

FIQRestore:
	MRS     r4, SPSR                        /* Get SPSR */
     148:	e14f4000 	mrs	r4, SPSR
	AND     r0, r0, #F_Bit
     14c:	e2000040 	and	r0, r0, #64	; 0x40
	TST     r0, #F_Bit             /* Test input for F_Bit */
     150:	e3100040 	tst	r0, #64	; 0x40
	BICEQ   r4, r4, #F_Bit
     154:	03c44040 	biceq	r4, r4, #64	; 0x40
	ORRNE   r4, r4, #F_Bit
     158:	13844040 	orrne	r4, r4, #64	; 0x40
	MSR     SPSR_c, r4
     15c:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     160:	eaffffff 	b	164 <EndofSWI>

00000164 <EndofSWI>:

EndofSWI:
	LDMFD   sp!, {r4,pc}^
     164:	e8fd8010 	ldmia	sp!, {r4, pc}^

00000168 <__startup>:
     168:	e59f0128 	ldr	r0, [pc, #296]	; 298 <.text+0x298>
     16c:	e3a01000 	mov	r1, #0	; 0x0
     170:	e5801000 	str	r1, [r0]
     174:	e59f0120 	ldr	r0, [pc, #288]	; 29c <.text+0x29c>
     178:	e3a010aa 	mov	r1, #170	; 0xaa
     17c:	e3a02055 	mov	r2, #85	; 0x55
     180:	e3a03024 	mov	r3, #36	; 0x24
     184:	e5803004 	str	r3, [r0, #4]
     188:	e3a03001 	mov	r3, #1	; 0x1
     18c:	e5803000 	str	r3, [r0]
     190:	e580100c 	str	r1, [r0, #12]
     194:	e580200c 	str	r2, [r0, #12]

00000198 <PLL_Loop>:
     198:	e5903008 	ldr	r3, [r0, #8]
     19c:	e2133b01 	ands	r3, r3, #1024	; 0x400
     1a0:	0afffffc 	beq	198 <PLL_Loop>
     1a4:	e3a03003 	mov	r3, #3	; 0x3
     1a8:	e5803000 	str	r3, [r0]
     1ac:	e580100c 	str	r1, [r0, #12]
     1b0:	e580200c 	str	r2, [r0, #12]
     1b4:	e59f00e4 	ldr	r0, [pc, #228]	; 2a0 <.text+0x2a0>
     1b8:	e3a01004 	mov	r1, #4	; 0x4
     1bc:	e5801004 	str	r1, [r0, #4]
     1c0:	e3a01002 	mov	r1, #2	; 0x2
     1c4:	e5801000 	str	r1, [r0]
     1c8:	e59f00d4 	ldr	r0, [pc, #212]	; 2a4 <.text+0x2a4>
     1cc:	e321f0db 	msr	CPSR_c, #219	; 0xdb
     1d0:	e1a0d000 	mov	sp, r0
     1d4:	e2400080 	sub	r0, r0, #128	; 0x80
     1d8:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
     1dc:	e1a0d000 	mov	sp, r0
     1e0:	e2400080 	sub	r0, r0, #128	; 0x80
     1e4:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
     1e8:	e1a0d000 	mov	sp, r0
     1ec:	e2400080 	sub	r0, r0, #128	; 0x80
     1f0:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
     1f4:	e1a0d000 	mov	sp, r0
     1f8:	e2400b02 	sub	r0, r0, #2048	; 0x800
     1fc:	e321f0d3 	msr	CPSR_c, #211	; 0xd3
     200:	e1a0d000 	mov	sp, r0
     204:	e2400b02 	sub	r0, r0, #2048	; 0x800
     208:	e321f010 	msr	CPSR_c, #16	; 0x10
     20c:	e1a0d000 	mov	sp, r0
     210:	e59f1090 	ldr	r1, [pc, #144]	; 2a8 <.text+0x2a8>
     214:	e59f2090 	ldr	r2, [pc, #144]	; 2ac <.text+0x2ac>
     218:	e59f3090 	ldr	r3, [pc, #144]	; 2b0 <.text+0x2b0>
     21c:	e1520003 	cmp	r2, r3
     220:	0a000003 	beq	234 <DataIsEmpty>

00000224 <LoopRel>:
     224:	e1520003 	cmp	r2, r3
     228:	34910004 	ldrcc	r0, [r1], #4
     22c:	34820004 	strcc	r0, [r2], #4
     230:	3afffffb 	bcc	224 <LoopRel>

00000234 <DataIsEmpty>:
     234:	e3a00000 	mov	r0, #0	; 0x0
     238:	e59f1074 	ldr	r1, [pc, #116]	; 2b4 <.text+0x2b4>
     23c:	e59f2074 	ldr	r2, [pc, #116]	; 2b8 <.text+0x2b8>
     240:	e1510002 	cmp	r1, r2
     244:	0a000002 	beq	254 <BSSIsEmpty>

00000248 <LoopZI>:
     248:	e1510002 	cmp	r1, r2
     24c:	34810004 	strcc	r0, [r1], #4
     250:	3afffffc 	bcc	248 <LoopZI>

00000254 <BSSIsEmpty>:
     254:	e59f0060 	ldr	r0, [pc, #96]	; 2bc <.text+0x2bc>
     258:	e59f1060 	ldr	r1, [pc, #96]	; 2c0 <.text+0x2c0>

0000025c <ctor_loop>:
     25c:	e1500001 	cmp	r0, r1
     260:	0a000005 	beq	27c <ctor_end>
     264:	e4902004 	ldr	r2, [r0], #4
     268:	e92d0003 	stmdb	sp!, {r0, r1}
     26c:	e1a0e00f 	mov	lr, pc
     270:	e1a0f002 	mov	pc, r2
     274:	e8bd0003 	ldmia	sp!, {r0, r1}
     278:	eafffff7 	b	25c <ctor_loop>

0000027c <ctor_end>:
     27c:	e59f0040 	ldr	r0, [pc, #64]	; 2c4 <.text+0x2c4>
     280:	e3100001 	tst	r0, #1	; 0x1
     284:	059fe03c 	ldreq	lr, [pc, #60]	; 2c8 <.text+0x2c8>
     288:	159fe03c 	ldrne	lr, [pc, #60]	; 2cc <.text+0x2cc>
     28c:	e12fff10 	bx	r0

00000290 <__exit_ARM>:
     290:	eafffffe 	b	290 <__exit_ARM>

00000294 <__exit_THUMB>:
     294:	e7fe      	b.n	294 <__exit_THUMB>
     296:	0000      	lsls	r0, r0, #0
     298:	c100      	stmia	r1!, {}
     29a:	e01f      	b.n	2dc <FiqRestore+0x4>
     29c:	c080      	stmia	r0!, {r7}
     29e:	e01f      	b.n	2e0 <IntGetCPSR>
     2a0:	c000      	stmia	r0!, {}
     2a2:	e01f      	b.n	2e4 <IntGetCPSR+0x4>
     2a4:	7280      	strb	r0, [r0, #10]
     2a6:	4000      	ands	r0, r0
     2a8:	df3c      	svc	60
     2aa:	0001      	lsls	r1, r0, #0
     2ac:	0000      	lsls	r0, r0, #0
     2ae:	4000      	ands	r0, r0
     2b0:	0ddc      	lsrs	r4, r3, #23
     2b2:	4000      	ands	r0, r0
     2b4:	0ddc      	lsrs	r4, r3, #23
     2b6:	4000      	ands	r0, r0
     2b8:	5828      	ldr	r0, [r5, r0]
     2ba:	4000      	ands	r0, r0
     2bc:	df3c      	svc	60
     2be:	0001      	lsls	r1, r0, #0
     2c0:	df3c      	svc	60
     2c2:	0001      	lsls	r1, r0, #0
     2c4:	6704      	str	r4, [r0, #112]
     2c6:	0000      	lsls	r0, r0, #0
     2c8:	0290      	lsls	r0, r2, #10
     2ca:	0000      	lsls	r0, r0, #0
     2cc:	0294      	lsls	r4, r2, #10
	...

000002d0 <IntRestore>:
.endfunc


/**********************************************************************
 *  Call SWI to restore IRQ
 *  Function : void IntEnable(uint32_t)
 *  Parameters:      None
 *  input  :         newstate
 *                   if I_bit in newstate cleared->IRQ on  -> clear I_BIT
 *                   if I_bit in newstate set    ->IRQ off -> set I_Bit
 *  output :         None
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global IntRestore
.func   IntRestore
IntRestore:
		SWI     SWI_IRQ_REST
     2d0:	ef000005 	svc	0x00000005
		BX      lr
     2d4:	e12fff1e 	bx	lr

000002d8 <FiqRestore>:
.endfunc

/**********************************************************************
 *  Call SWI to restore FIQ
 *  Function : void IntEnable(uint32_t)
 *  Parameters:      None
 *  input  :         newstate
 *                   if F_bit in newstate cleared->FIQ on  -> clear F_BIT
 *                   if F_bit in newstate set    ->FIQ off -> set F_Bit
 *  output :         None
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global FiqRestore
.func   FiqRestore
FiqRestore:
		SWI     SWI_FIQ_REST
     2d8:	ef000006 	svc	0x00000006
		BX      lr
     2dc:	e12fff1e 	bx	lr

000002e0 <IntGetCPSR>:
.endfunc

/**********************************************************************
 *  Call SWI to read IRQ/FIQ-status
 *  Function : uint32_t IntEnable(void)
 *  Parameters:      None
 *  input  :         None
 *  output :         CPSR (SPSR_SVC)
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global IntGetCPSR
.func   IntGetCPSR
IntGetCPSR:
		SWI     SWI_GET_CPSR
     2e0:	ef000004 	svc	0x00000004
		BX      lr
     2e4:	e12fff1e 	bx	lr

000002e8 <IntEnable>:
.endfunc

/**********************************************************************
 *  Call SWI to enable IRQ
 *  Function : uint32_t IntEnable(void)
 *  Parameters:      None
 *  input  :         None
 *  output :         previous status
 *                   I_Bit clear if IRQs were enabled
 *                   I_Bit set   if IRQs were disabled
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global IntEnable
.func   IntEnable
IntEnable:
        SWI     SWI_IRQ_EN
     2e8:	ef000001 	svc	0x00000001
        BX      lr
     2ec:	e12fff1e 	bx	lr

000002f0 <IntDisable>:
.endfunc /* end of IntEnable */

/**********************************************************************
 *  Call SWI to disable IRQ
 *  Function : uint32_t IntDisable(void)
 *  Parameters     : None
 *  input          : None
 *  output :         previous status
 *                   I_Bit clear if IRQs were enabled
 *                   I_Bit set   if IRQs were disabled
 **********************************************************************/
.arm
.global IntDisable
.section .text, "ax"
.func   IntDisable
IntDisable:
        SWI     SWI_IRQ_DIS
     2f0:	ef000000 	svc	0x00000000
        BX      lr
     2f4:	e12fff1e 	bx	lr

000002f8 <FiqEnable>:
.endfunc /* end of IntDisable */

/**********************************************************************
 *  Call SWI to enable FIQ
 *  Function : uint32_t FiqEnable(void)
 *  Parameters:      None
 *  input  :         None
 *  output :         previous status
 *                   F_Bit clear if FIQs were enabled
 *                   F_Bit set   if FIQs were disabled
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global FiqEnable
.func   FiqEnable
FiqEnable:
        SWI     SWI_FIQ_EN
     2f8:	ef000003 	svc	0x00000003
        BX      lr
     2fc:	e12fff1e 	bx	lr

00000300 <FiqDisable>:
.endfunc

/**********************************************************************
 *  Call SWI to disable FIQ
 *  Function : uint32_t FiqDisable(void)
 *  Parameters     : None
 *  input          : None
 *  output :         previous status
 *                   F_Bit clear if FIQs were enabled
 *                   F_Bit set   if FIQs were disabled
 **********************************************************************/
.arm
.global FiqDisable
.section .text, "ax"
.func   FiqDisable
FiqDisable:
        SWI     SWI_FIQ_DIS
     300:	ef000002 	svc	0x00000002
        BX      lr
     304:	e12fff1e 	bx	lr

00000308 <LL_write_ctrl_data>:
	SPIWRData[1] = '*';

	spi_chksum = 0xAAAA;

	if (!page) {
     308:	e31000ff 	tst	r0, #255	; 0xff
     30c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
     310:	e59fc0f8 	ldr	ip, [pc, #248]	; 410 <.text+0x410>
     314:	e59f50f8 	ldr	r5, [pc, #248]	; 414 <.text+0x414>
     318:	e3e03c55 	mvn	r3, #21760	; 0x5500
		for (i = 2; i < 40; i++) {
     31c:	159f00f4 	ldrne	r0, [pc, #244]	; 418 <.text+0x418>
     320:	e3a0102a 	mov	r1, #42	; 0x2a
     324:	e2433055 	sub	r3, r3, #85	; 0x55
     328:	e3a0203e 	mov	r2, #62	; 0x3e
     32c:	e5c51001 	strb	r1, [r5, #1]
     330:	e5c52000 	strb	r2, [r5]
     334:	e1cc30b0 	strh	r3, [ip]
     338:	11a01005 	movne	r1, r5
     33c:	1280e014 	addne	lr, r0, #20	; 0x14
     340:	1a000019 	bne	3ac <LL_write_ctrl_data+0xa4>
     344:	e59f00cc 	ldr	r0, [pc, #204]	; 418 <.text+0x418>
     348:	e1a01005 	mov	r1, r5
     34c:	e280e026 	add	lr, r0, #38	; 0x26
			SPIWRData[i] = *dataptr++;
     350:	e4d02001 	ldrb	r2, [r0], #1
			spi_chksum += SPIWRData[i];
     354:	e1dc30b0 	ldrh	r3, [ip]
     358:	e0833002 	add	r3, r3, r2
     35c:	e1a03803 	mov	r3, r3, lsl #16
     360:	e1a03823 	mov	r3, r3, lsr #16
     364:	e15e0000 	cmp	lr, r0
     368:	e5c12002 	strb	r2, [r1, #2]
     36c:	e1cc30b0 	strh	r3, [ip]
     370:	e2811001 	add	r1, r1, #1	; 0x1
     374:	1afffff5 	bne	350 <LL_write_ctrl_data+0x48>
		}
	} else {
		for (i = 2; i < 22; i++) {
			SPIWRData[i] = *dataptr++;
			spi_chksum += SPIWRData[i];
		}
		dataptr += 18;
		for (i = 22; i < 40; i++) {
			SPIWRData[i] = *dataptr++;
			spi_chksum += SPIWRData[i];
		}
	}

	SPIWRData[40] = spi_chksum; //chksum LSB
     378:	e1dc00b0 	ldrh	r0, [ip]
	SPIWRData[41] = (spi_chksum >> 8); //chksum MSB
     37c:	e1dc30b0 	ldrh	r3, [ip]
     380:	e1a03423 	mov	r3, r3, lsr #8
     384:	e5c53029 	strb	r3, [r5, #41]

	SPIWR_num_bytes = 42;
     388:	e59f308c 	ldr	r3, [pc, #140]	; 41c <.text+0x41c>
     38c:	e3a0202a 	mov	r2, #42	; 0x2a
     390:	e5832000 	str	r2, [r3]
	data_sent_to_LL = 0;
     394:	e59f3084 	ldr	r3, [pc, #132]	; 420 <.text+0x420>
     398:	e3a01000 	mov	r1, #0	; 0x0
     39c:	e5c31000 	strb	r1, [r3]
     3a0:	e5c50028 	strb	r0, [r5, #40]
}
     3a4:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
     3a8:	e12fff1e 	bx	lr
     3ac:	e4d02001 	ldrb	r2, [r0], #1
     3b0:	e1dc30b0 	ldrh	r3, [ip]
     3b4:	e0833002 	add	r3, r3, r2
     3b8:	e1a03803 	mov	r3, r3, lsl #16
     3bc:	e1a03823 	mov	r3, r3, lsr #16
     3c0:	e150000e 	cmp	r0, lr
     3c4:	e5c12002 	strb	r2, [r1, #2]
     3c8:	e1cc30b0 	strh	r3, [ip]
     3cc:	e2811001 	add	r1, r1, #1	; 0x1
     3d0:	1afffff5 	bne	3ac <LL_write_ctrl_data+0xa4>
     3d4:	e59fe038 	ldr	lr, [pc, #56]	; 414 <.text+0x414>
     3d8:	e2804025 	add	r4, r0, #37	; 0x25
     3dc:	e2801013 	add	r1, r0, #19	; 0x13
     3e0:	e5512001 	ldrb	r2, [r1, #-1]
     3e4:	e1dc30b0 	ldrh	r3, [ip]
     3e8:	e0833002 	add	r3, r3, r2
     3ec:	e1a03803 	mov	r3, r3, lsl #16
     3f0:	e2811001 	add	r1, r1, #1	; 0x1
     3f4:	e1a03823 	mov	r3, r3, lsr #16
     3f8:	e1510004 	cmp	r1, r4
     3fc:	e5ce2016 	strb	r2, [lr, #22]
     400:	e1cc30b0 	strh	r3, [ip]
     404:	e28ee001 	add	lr, lr, #1	; 0x1
     408:	1afffff4 	bne	3e0 <LL_write_ctrl_data+0xd8>
     40c:	eaffffd9 	b	378 <LL_write_ctrl_data+0x70>
     410:	40000dee 	andmi	r0, r0, lr, ror #27
     414:	40005130 	andmi	r5, r0, r0, lsr r1
     418:	40002050 	andmi	r2, r0, r0, asr r0
     41c:	40005128 	andmi	r5, r0, r8, lsr #2
     420:	40000036 	andmi	r0, r0, r6, lsr r0

00000424 <HL2LL_write_cycle>:
     424:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     428:	e59f38c4 	ldr	r3, [pc, #2244]	; cf4 <.text+0xcf4>
     42c:	e5d30000 	ldrb	r0, [r3]
     430:	e3500000 	cmp	r0, #0	; 0x0
     434:	e24dd010 	sub	sp, sp, #16	; 0x10
     438:	0a00005c 	beq	5b0 <HL2LL_write_cycle+0x18c>
     43c:	e59f38b4 	ldr	r3, [pc, #2228]	; cf8 <.text+0xcf8>
     440:	e59f88b4 	ldr	r8, [pc, #2228]	; cfc <.text+0xcfc>
     444:	e5932000 	ldr	r2, [r3]
     448:	e5d89000 	ldrb	r9, [r8]
     44c:	e59fb8ac 	ldr	fp, [pc, #2220]	; d00 <.text+0xd00>
     450:	e3520000 	cmp	r2, #0	; 0x0
     454:	e59f28a8 	ldr	r2, [pc, #2216]	; d04 <.text+0xd04>
     458:	13893008 	orrne	r3, r9, #8	; 0x8
     45c:	e1cb90b0 	strh	r9, [fp]
     460:	11cb30b0 	strneh	r3, [fp]
     464:	e5d23001 	ldrb	r3, [r2, #1]
     468:	e3530000 	cmp	r3, #0	; 0x0
     46c:	11db30b0 	ldrneh	r3, [fp]
     470:	01db30b0 	ldreqh	r3, [fp]
     474:	13833143 	orrne	r3, r3, #-1073741808	; 0xc0000010
     478:	03c33010 	biceq	r3, r3, #16	; 0x10
     47c:	138335ff 	orrne	r3, r3, #1069547520	; 0x3fc00000
     480:	01a03883 	moveq	r3, r3, lsl #17
     484:	138339fe 	orrne	r3, r3, #4161536	; 0x3f8000
     488:	01a038a3 	moveq	r3, r3, lsr #17
     48c:	11cb30b0 	strneh	r3, [fp]
     490:	01cb30b0 	streqh	r3, [fp]
     494:	e5d23002 	ldrb	r3, [r2, #2]
     498:	e3530000 	cmp	r3, #0	; 0x0
     49c:	11db30b0 	ldrneh	r3, [fp]
     4a0:	01db30b0 	ldreqh	r3, [fp]
     4a4:	13833c01 	orrne	r3, r3, #256	; 0x100
     4a8:	03c33c01 	biceq	r3, r3, #256	; 0x100
     4ac:	11cb30b0 	strneh	r3, [fp]
     4b0:	01cb30b0 	streqh	r3, [fp]
     4b4:	e5d23000 	ldrb	r3, [r2]
     4b8:	e3530000 	cmp	r3, #0	; 0x0
     4bc:	0a00003e 	beq	5bc <HL2LL_write_cycle+0x198>
     4c0:	e3530001 	cmp	r3, #1	; 0x1
     4c4:	0a00008e 	beq	704 <.text+0x704>
     4c8:	e3530002 	cmp	r3, #2	; 0x2
     4cc:	0a000075 	beq	6a8 <.text+0x6a8>
     4d0:	e3530003 	cmp	r3, #3	; 0x3
     4d4:	0a00013b 	beq	9c8 <IRQ_Stack_Size+0x1c8>
     4d8:	e1db30b0 	ldrh	r3, [fp]
     4dc:	e3590000 	cmp	r9, #0	; 0x0
     4e0:	e3c330e0 	bic	r3, r3, #224	; 0xe0
     4e4:	e1cb30b0 	strh	r3, [fp]
     4e8:	0a000044 	beq	600 <HL2LL_write_cycle+0x1dc>
     4ec:	e59f1814 	ldr	r1, [pc, #2068]	; d08 <.text+0xd08>
     4f0:	e5d13000 	ldrb	r3, [r1]
     4f4:	e20300ff 	and	r0, r3, #255	; 0xff
     4f8:	e59f380c 	ldr	r3, [pc, #2060]	; d0c <.text+0xd0c>
     4fc:	e59f280c 	ldr	r2, [pc, #2060]	; d10 <.text+0xd10>
     500:	e1d3c0b2 	ldrh	ip, [r3, #2]
     504:	e1cbc3b2 	strh	ip, [fp, #50]
     508:	e1d2c2b4 	ldrh	ip, [r2, #36]
     50c:	e1cbc2bc 	strh	ip, [fp, #44]
     510:	e1d2c1b8 	ldrh	ip, [r2, #24]
     514:	e1d330b0 	ldrh	r3, [r3]
     518:	e1cbc2b6 	strh	ip, [fp, #38]
     51c:	e1d2c1bc 	ldrh	ip, [r2, #28]
     520:	e1d222b0 	ldrh	r2, [r2, #32]
     524:	e3500001 	cmp	r0, #1	; 0x1
     528:	e1cbc2b8 	strh	ip, [fp, #40]
     52c:	e1cb22ba 	strh	r2, [fp, #42]
     530:	e1cb33b0 	strh	r3, [fp, #48]
     534:	e59fe7c4 	ldr	lr, [pc, #1988]	; d00 <.text+0xd00>
     538:	0a00007e 	beq	738 <.text+0x738>
     53c:	e5d13000 	ldrb	r3, [r1]
     540:	e3530002 	cmp	r3, #2	; 0x2
     544:	0a000066 	beq	6e4 <.text+0x6e4>
     548:	e59f47c4 	ldr	r4, [pc, #1988]	; d14 <.text+0xd14>
     54c:	e5d43000 	ldrb	r3, [r4]
     550:	e20300ff 	and	r0, r3, #255	; 0xff
     554:	e3500001 	cmp	r0, #1	; 0x1
     558:	0a00012f 	beq	a1c <IRQ_Stack_Size+0x21c>
     55c:	e5d43000 	ldrb	r3, [r4]
     560:	e3530002 	cmp	r3, #2	; 0x2
     564:	0a00013a 	beq	a54 <IRQ_Stack_Size+0x254>
     568:	e59f17a8 	ldr	r1, [pc, #1960]	; d18 <.text+0xd18>
     56c:	e5d13000 	ldrb	r3, [r1]
     570:	e3530000 	cmp	r3, #0	; 0x0
     574:	159f37a0 	ldrne	r3, [pc, #1952]	; d1c <.text+0xd1c>
     578:	15d32000 	ldrneb	r2, [r3]
     57c:	13a03002 	movne	r3, #2	; 0x2
     580:	11ce23b6 	strneh	r2, [lr, #54]
     584:	13a02018 	movne	r2, #24	; 0x18
     588:	15c13000 	strneb	r3, [r1]
     58c:	15ce2034 	strneb	r2, [lr, #52]
     590:	05ce3035 	streqb	r3, [lr, #53]
     594:	01ce33b6 	streqh	r3, [lr, #54]
     598:	05ce3034 	streqb	r3, [lr, #52]
     59c:	e1a00009 	mov	r0, r9
     5a0:	ebffff58 	bl	308 <LL_write_ctrl_data>
     5a4:	e3a03000 	mov	r3, #0	; 0x0
     5a8:	e5c83000 	strb	r3, [r8]
     5ac:	e3a00001 	mov	r0, #1	; 0x1
     5b0:	e28dd010 	add	sp, sp, #16	; 0x10
     5b4:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     5b8:	e12fff1e 	bx	lr
     5bc:	e1db30b0 	ldrh	r3, [fp]
     5c0:	e59f1758 	ldr	r1, [pc, #1880]	; d20 <.text+0xd20>
     5c4:	e3833080 	orr	r3, r3, #128	; 0x80
     5c8:	e1cb30b0 	strh	r3, [fp]
     5cc:	e5d12008 	ldrb	r2, [r1, #8]
     5d0:	e59fb728 	ldr	fp, [pc, #1832]	; d00 <.text+0xd00>
     5d4:	e1a02402 	mov	r2, r2, lsl #8
     5d8:	e1a0000b 	mov	r0, fp
     5dc:	e281c008 	add	ip, r1, #8	; 0x8
     5e0:	e4d13001 	ldrb	r3, [r1], #1
     5e4:	e151000c 	cmp	r1, ip
     5e8:	e5c0300c 	strb	r3, [r0, #12]
     5ec:	e2800001 	add	r0, r0, #1	; 0x1
     5f0:	1afffffa 	bne	5e0 <HL2LL_write_cycle+0x1bc>
     5f4:	e1cb20b2 	strh	r2, [fp, #2]
     5f8:	e3590000 	cmp	r9, #0	; 0x0
     5fc:	1affffba 	bne	4ec <HL2LL_write_cycle+0xc8>
     600:	e1db30b0 	ldrh	r3, [fp]
     604:	e3130008 	tst	r3, #8	; 0x8
     608:	e59f56f0 	ldr	r5, [pc, #1776]	; d00 <.text+0xd00>
     60c:	1a000010 	bne	654 <.text+0x654>
     610:	e59f670c 	ldr	r6, [pc, #1804]	; d24 <.text+0xd24>
     614:	e5d63000 	ldrb	r3, [r6]
     618:	e3530001 	cmp	r3, #1	; 0x1
     61c:	e1c592b4 	strh	r9, [r5, #36]
     620:	e1a07009 	mov	r7, r9
     624:	0a00011c 	beq	a9c <IRQ_Stack_Size+0x29c>
     628:	e59fa6f8 	ldr	sl, [pc, #1784]	; d28 <.text+0xd28>
     62c:	e5da3000 	ldrb	r3, [sl]
     630:	e3530005 	cmp	r3, #5	; 0x5
     634:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
     638:	ea000014 	b	690 <.text+0x690>
     63c:	00000754 	andeq	r0, r0, r4, asr r7
     640:	0000079c 	muleq	r0, ip, r7
     644:	000007c8 	andeq	r0, r0, r8, asr #15
     648:	00000820 	andeq	r0, r0, r0, lsr #16
     64c:	00000874 	andeq	r0, r0, r4, ror r8
     650:	000008c8 	andeq	r0, r0, r8, asr #17
     654:	e59f36b4 	ldr	r3, [pc, #1716]	; d10 <.text+0xd10>
     658:	e5932000 	ldr	r2, [r3]
     65c:	e5931004 	ldr	r1, [r3, #4]
     660:	e5930008 	ldr	r0, [r3, #8]
     664:	e1d3c2b8 	ldrh	ip, [r3, #40]
     668:	e5852014 	str	r2, [r5, #20]
     66c:	e5851018 	str	r1, [r5, #24]
     670:	e1d321b0 	ldrh	r2, [r3, #16]
     674:	e1d310bc 	ldrh	r1, [r3, #12]
     678:	e1d331b4 	ldrh	r3, [r3, #20]
     67c:	e1c5c2b4 	strh	ip, [r5, #36]
     680:	e585001c 	str	r0, [r5, #28]
     684:	e1c512b0 	strh	r1, [r5, #32]
     688:	e1c522b2 	strh	r2, [r5, #34]
     68c:	e1c532be 	strh	r3, [r5, #46]
     690:	e5d80000 	ldrb	r0, [r8]
     694:	ebffff1b 	bl	308 <LL_write_ctrl_data>
     698:	e3a03001 	mov	r3, #1	; 0x1
     69c:	e1a00003 	mov	r0, r3
     6a0:	e5c83000 	strb	r3, [r8]
     6a4:	eaffffc1 	b	5b0 <HL2LL_write_cycle+0x18c>
     6a8:	e59f267c 	ldr	r2, [pc, #1660]	; d2c <.text+0xd2c>
     6ac:	e1db30b0 	ldrh	r3, [fp]
     6b0:	e1d210b6 	ldrh	r1, [r2, #6]
     6b4:	e3c330e0 	bic	r3, r3, #224	; 0xe0
     6b8:	e1d2c0b0 	ldrh	ip, [r2]
     6bc:	e1cb30b0 	strh	r3, [fp]
     6c0:	e1cb10ba 	strh	r1, [fp, #10]
     6c4:	e1d230b8 	ldrh	r3, [r2, #8]
     6c8:	e1d210b2 	ldrh	r1, [r2, #2]
     6cc:	e1d220b4 	ldrh	r2, [r2, #4]
     6d0:	e1cb30b2 	strh	r3, [fp, #2]
     6d4:	e1cbc0b4 	strh	ip, [fp, #4]
     6d8:	e1cb10b6 	strh	r1, [fp, #6]
     6dc:	e1cb20b8 	strh	r2, [fp, #8]
     6e0:	eaffffc4 	b	5f8 <HL2LL_write_cycle+0x1d4>
     6e4:	e2833001 	add	r3, r3, #1	; 0x1
     6e8:	e59f2640 	ldr	r2, [pc, #1600]	; d30 <.text+0xd30>
     6ec:	e5c13000 	strb	r3, [r1]
     6f0:	e5923000 	ldr	r3, [r2]
     6f4:	e3a02012 	mov	r2, #18	; 0x12
     6f8:	e1ce33b6 	strh	r3, [lr, #54]
     6fc:	e5ce2034 	strb	r2, [lr, #52]
     700:	eaffffa5 	b	59c <HL2LL_write_cycle+0x178>
     704:	e59f3628 	ldr	r3, [pc, #1576]	; d34 <.text+0xd34>
     708:	e1db20b0 	ldrh	r2, [fp]
     70c:	e5d3e003 	ldrb	lr, [r3, #3]
     710:	e5d31000 	ldrb	r1, [r3]
     714:	e5d30001 	ldrb	r0, [r3, #1]
     718:	e5d3c002 	ldrb	ip, [r3, #2]
     71c:	e3822020 	orr	r2, r2, #32	; 0x20
     720:	e1cb20b0 	strh	r2, [fp]
     724:	e5cb100c 	strb	r1, [fp, #12]
     728:	e5cb000d 	strb	r0, [fp, #13]
     72c:	e5cbc00e 	strb	ip, [fp, #14]
     730:	e5cbe00f 	strb	lr, [fp, #15]
     734:	eaffffaf 	b	5f8 <HL2LL_write_cycle+0x1d4>
     738:	e3a03002 	mov	r3, #2	; 0x2
     73c:	e5c13000 	strb	r3, [r1]
     740:	e59f25f0 	ldr	r2, [pc, #1520]	; d38 <.text+0xd38>
     744:	e5923000 	ldr	r3, [r2]
     748:	e5ce0034 	strb	r0, [lr, #52]
     74c:	e1ce33b6 	strh	r3, [lr, #54]
     750:	eaffff91 	b	59c <HL2LL_write_cycle+0x178>
     754:	e3a0c0a0 	mov	ip, #160	; 0xa0
     758:	e59f15dc 	ldr	r1, [pc, #1500]	; d3c <.text+0xd3c>
     75c:	e3a02004 	mov	r2, #4	; 0x4
     760:	e1cbc2b4 	strh	ip, [fp, #36]
     764:	e59f05d4 	ldr	r0, [pc, #1492]	; d40 <.text+0xd40>
     768:	eb0072c6 	bl	1d288 <__memcpy_from_arm>
     76c:	e59f15d0 	ldr	r1, [pc, #1488]	; d44 <.text+0xd44>
     770:	e3a02004 	mov	r2, #4	; 0x4
     774:	e59f05cc 	ldr	r0, [pc, #1484]	; d48 <.text+0xd48>
     778:	eb0072c2 	bl	1d288 <__memcpy_from_arm>
     77c:	e59f05c8 	ldr	r0, [pc, #1480]	; d4c <.text+0xd4c>
     780:	e59f15c8 	ldr	r1, [pc, #1480]	; d50 <.text+0xd50>
     784:	e3a02002 	mov	r2, #2	; 0x2
     788:	eb0072be 	bl	1d288 <__memcpy_from_arm>
     78c:	e5da3000 	ldrb	r3, [sl]
     790:	e2833001 	add	r3, r3, #1	; 0x1
     794:	e5ca3000 	strb	r3, [sl]
     798:	eaffffbc 	b	690 <.text+0x690>
     79c:	e59f35b0 	ldr	r3, [pc, #1456]	; d54 <.text+0xd54>
     7a0:	e59f25b0 	ldr	r2, [pc, #1456]	; d58 <.text+0xd58>
     7a4:	e5d31000 	ldrb	r1, [r3]
     7a8:	e5d23000 	ldrb	r3, [r2]
     7ac:	e1cb12b0 	strh	r1, [fp, #32]
     7b0:	e3a02002 	mov	r2, #2	; 0x2
     7b4:	e3a010a3 	mov	r1, #163	; 0xa3
     7b8:	e1cb32b2 	strh	r3, [fp, #34]
     7bc:	e5ca2000 	strb	r2, [sl]
     7c0:	e1cb12b4 	strh	r1, [fp, #36]
     7c4:	eaffffb1 	b	690 <.text+0x690>
     7c8:	e59f558c 	ldr	r5, [pc, #1420]	; d5c <.text+0xd5c>
     7cc:	e5d52000 	ldrb	r2, [r5]
     7d0:	e0823102 	add	r3, r2, r2, lsl #2
     7d4:	e59f4584 	ldr	r4, [pc, #1412]	; d60 <.text+0xd60>
     7d8:	e0823083 	add	r3, r2, r3, lsl #1
     7dc:	e1a03083 	mov	r3, r3, lsl #1
     7e0:	e7d3c004 	ldrb	ip, [r3, r4]
     7e4:	e35c0000 	cmp	ip, #0	; 0x0
     7e8:	e0831004 	add	r1, r3, r4
     7ec:	1a0000f8 	bne	bd4 <IRQ_Stack_Size+0x3d4>
     7f0:	e2823001 	add	r3, r2, #1	; 0x1
     7f4:	e20330ff 	and	r3, r3, #255	; 0xff
     7f8:	e353000f 	cmp	r3, #15	; 0xf
     7fc:	e5c53000 	strb	r3, [r5]
     800:	e3a03003 	mov	r3, #3	; 0x3
     804:	e5ca3000 	strb	r3, [sl]
     808:	e59f2554 	ldr	r2, [pc, #1364]	; d64 <.text+0xd64>
     80c:	e59f3554 	ldr	r3, [pc, #1364]	; d68 <.text+0xd68>
     810:	05c5c000 	streqb	ip, [r5]
     814:	e5c2c000 	strb	ip, [r2]
     818:	e5c3c000 	strb	ip, [r3]
     81c:	eaffff9b 	b	690 <.text+0x690>
     820:	e3a0c0a4 	mov	ip, #164	; 0xa4
     824:	e1cbc2b4 	strh	ip, [fp, #36]
     828:	e59f153c 	ldr	r1, [pc, #1340]	; d6c <.text+0xd6c>
     82c:	e3a02004 	mov	r2, #4	; 0x4
     830:	e59f0508 	ldr	r0, [pc, #1288]	; d40 <.text+0xd40>
     834:	eb007293 	bl	1d288 <__memcpy_from_arm>
     838:	e59f1530 	ldr	r1, [pc, #1328]	; d70 <.text+0xd70>
     83c:	e3a02004 	mov	r2, #4	; 0x4
     840:	e59f0500 	ldr	r0, [pc, #1280]	; d48 <.text+0xd48>
     844:	eb00728f 	bl	1d288 <__memcpy_from_arm>
     848:	e59f1524 	ldr	r1, [pc, #1316]	; d74 <.text+0xd74>
     84c:	e3a02004 	mov	r2, #4	; 0x4
     850:	e59f0520 	ldr	r0, [pc, #1312]	; d78 <.text+0xd78>
     854:	eb00728b 	bl	1d288 <__memcpy_from_arm>
     858:	e59f151c 	ldr	r1, [pc, #1308]	; d7c <.text+0xd7c>
     85c:	e3a02002 	mov	r2, #2	; 0x2
     860:	e59f04e4 	ldr	r0, [pc, #1252]	; d4c <.text+0xd4c>
     864:	eb007287 	bl	1d288 <__memcpy_from_arm>
     868:	e59f0510 	ldr	r0, [pc, #1296]	; d80 <.text+0xd80>
     86c:	e59f1510 	ldr	r1, [pc, #1296]	; d84 <.text+0xd84>
     870:	eaffffc3 	b	784 <.text+0x784>
     874:	e3a030a7 	mov	r3, #167	; 0xa7
     878:	e1cb32b4 	strh	r3, [fp, #36]
     87c:	e59f1504 	ldr	r1, [pc, #1284]	; d88 <.text+0xd88>
     880:	e3a02004 	mov	r2, #4	; 0x4
     884:	e59f04b4 	ldr	r0, [pc, #1204]	; d40 <.text+0xd40>
     888:	eb00727e 	bl	1d288 <__memcpy_from_arm>
     88c:	e59f14f8 	ldr	r1, [pc, #1272]	; d8c <.text+0xd8c>
     890:	e3a02004 	mov	r2, #4	; 0x4
     894:	e59f04ac 	ldr	r0, [pc, #1196]	; d48 <.text+0xd48>
     898:	eb00727a 	bl	1d288 <__memcpy_from_arm>
     89c:	e59f14ec 	ldr	r1, [pc, #1260]	; d90 <.text+0xd90>
     8a0:	e3a02004 	mov	r2, #4	; 0x4
     8a4:	e59f04cc 	ldr	r0, [pc, #1228]	; d78 <.text+0xd78>
     8a8:	eb007276 	bl	1d288 <__memcpy_from_arm>
     8ac:	e59f14e0 	ldr	r1, [pc, #1248]	; d94 <.text+0xd94>
     8b0:	e3a02002 	mov	r2, #2	; 0x2
     8b4:	e59f0490 	ldr	r0, [pc, #1168]	; d4c <.text+0xd4c>
     8b8:	eb007272 	bl	1d288 <__memcpy_from_arm>
     8bc:	e59f04bc 	ldr	r0, [pc, #1212]	; d80 <.text+0xd80>
     8c0:	e59f14d0 	ldr	r1, [pc, #1232]	; d98 <.text+0xd98>
     8c4:	eaffffae 	b	784 <.text+0x784>
     8c8:	e59f9498 	ldr	r9, [pc, #1176]	; d68 <.text+0xd68>
     8cc:	e5d9c000 	ldrb	ip, [r9]
     8d0:	e08c108c 	add	r1, ip, ip, lsl #1
     8d4:	e0813101 	add	r3, r1, r1, lsl #2
     8d8:	e59f5480 	ldr	r5, [pc, #1152]	; d60 <.text+0xd60>
     8dc:	e0811083 	add	r1, r1, r3, lsl #1
     8e0:	e1a01081 	mov	r1, r1, lsl #1
     8e4:	e58bc01c 	str	ip, [fp, #28]
     8e8:	e0813005 	add	r3, r1, r5
     8ec:	e2832026 	add	r2, r3, #38	; 0x26
     8f0:	e2833010 	add	r3, r3, #16	; 0x10
     8f4:	e5d34003 	ldrb	r4, [r3, #3]
     8f8:	e5d20003 	ldrb	r0, [r2, #3]
     8fc:	e5d3e002 	ldrb	lr, [r3, #2]
     900:	e5d2c002 	ldrb	ip, [r2, #2]
     904:	e5d36004 	ldrb	r6, [r3, #4]
     908:	e5d27004 	ldrb	r7, [r2, #4]
     90c:	e18ee404 	orr	lr, lr, r4, lsl #8
     910:	e18cc400 	orr	ip, ip, r0, lsl #8
     914:	e5d34005 	ldrb	r4, [r3, #5]
     918:	e5d20005 	ldrb	r0, [r2, #5]
     91c:	e18ee806 	orr	lr, lr, r6, lsl #16
     920:	e18cc807 	orr	ip, ip, r7, lsl #16
     924:	e18ccc00 	orr	ip, ip, r0, lsl #24
     928:	e18eec04 	orr	lr, lr, r4, lsl #24
     92c:	e3a030a2 	mov	r3, #162	; 0xa2
     930:	e0811005 	add	r1, r1, r5
     934:	e2811040 	add	r1, r1, #64	; 0x40
     938:	e3a02002 	mov	r2, #2	; 0x2
     93c:	e58bc018 	str	ip, [fp, #24]
     940:	e58be014 	str	lr, [fp, #20]
     944:	e1cb32b4 	strh	r3, [fp, #36]
     948:	e59f0430 	ldr	r0, [pc, #1072]	; d80 <.text+0xd80>
     94c:	eb00724d 	bl	1d288 <__memcpy_from_arm>
     950:	e5d93000 	ldrb	r3, [r9]
     954:	e0833283 	add	r3, r3, r3, lsl #5
     958:	e0855083 	add	r5, r5, r3, lsl #1
     95c:	e3a02002 	mov	r2, #2	; 0x2
     960:	e285103e 	add	r1, r5, #62	; 0x3e
     964:	e59f03e0 	ldr	r0, [pc, #992]	; d4c <.text+0xd4c>
     968:	eb007246 	bl	1d288 <__memcpy_from_arm>
     96c:	e5d93000 	ldrb	r3, [r9]
     970:	e2833001 	add	r3, r3, #1	; 0x1
     974:	e20330ff 	and	r3, r3, #255	; 0xff
     978:	e59f241c 	ldr	r2, [pc, #1052]	; d9c <.text+0xd9c>
     97c:	e3530005 	cmp	r3, #5	; 0x5
     980:	e5c93000 	strb	r3, [r9]
     984:	02433005 	subeq	r3, r3, #5	; 0x5
     988:	05c93000 	streqb	r3, [r9]
     98c:	e5d23000 	ldrb	r3, [r2]
     990:	e3530000 	cmp	r3, #0	; 0x0
     994:	13a03000 	movne	r3, #0	; 0x0
     998:	15c23000 	strneb	r3, [r2]
     99c:	13a02003 	movne	r2, #3	; 0x3
     9a0:	15ca2000 	strneb	r2, [sl]
     9a4:	e59f23b8 	ldr	r2, [pc, #952]	; d64 <.text+0xd64>
     9a8:	e5d23000 	ldrb	r3, [r2]
     9ac:	e2833001 	add	r3, r3, #1	; 0x1
     9b0:	e20330ff 	and	r3, r3, #255	; 0xff
     9b4:	e353004b 	cmp	r3, #75	; 0x4b
     9b8:	e5c23000 	strb	r3, [r2]
     9bc:	0243304b 	subeq	r3, r3, #75	; 0x4b
     9c0:	05ca3000 	streqb	r3, [sl]
     9c4:	eaffff31 	b	690 <.text+0x690>
     9c8:	e59fc3d0 	ldr	ip, [pc, #976]	; da0 <.text+0xda0>
     9cc:	e1db30b0 	ldrh	r3, [fp]
     9d0:	e5dc2000 	ldrb	r2, [ip]
     9d4:	e59fa324 	ldr	sl, [pc, #804]	; d00 <.text+0xd00>
     9d8:	e3833040 	orr	r3, r3, #64	; 0x40
     9dc:	e3520000 	cmp	r2, #0	; 0x0
     9e0:	e1cb30b0 	strh	r3, [fp]
     9e4:	05da3002 	ldreqb	r3, [sl, #2]
     9e8:	01ca30b2 	streqh	r3, [sl, #2]
     9ec:	0affff01 	beq	5f8 <HL2LL_write_cycle+0x1d4>
     9f0:	e59f33ac 	ldr	r3, [pc, #940]	; da4 <.text+0xda4>
     9f4:	e5d31000 	ldrb	r1, [r3]
     9f8:	e3510001 	cmp	r1, #1	; 0x1
     9fc:	0a000054 	beq	b54 <IRQ_Stack_Size+0x354>
     a00:	e5da3002 	ldrb	r3, [sl, #2]
     a04:	e59fc394 	ldr	ip, [pc, #916]	; da0 <.text+0xda0>
     a08:	e1833401 	orr	r3, r3, r1, lsl #8
     a0c:	e3a02000 	mov	r2, #0	; 0x0
     a10:	e1ca30b2 	strh	r3, [sl, #2]
     a14:	e5cc2000 	strb	r2, [ip]
     a18:	eafffef6 	b	5f8 <HL2LL_write_cycle+0x1d4>
     a1c:	e59f1384 	ldr	r1, [pc, #900]	; da8 <.text+0xda8>
     a20:	e3a03002 	mov	r3, #2	; 0x2
     a24:	e4d12001 	ldrb	r2, [r1], #1
     a28:	e5c43000 	strb	r3, [r4]
     a2c:	e59f3378 	ldr	r3, [pc, #888]	; dac <.text+0xdac>
     a30:	e5ce2035 	strb	r2, [lr, #53]
     a34:	e59f2374 	ldr	r2, [pc, #884]	; db0 <.text+0xdb0>
     a38:	e5831000 	str	r1, [r3]
     a3c:	e3a03005 	mov	r3, #5	; 0x5
     a40:	e3a01000 	mov	r1, #0	; 0x0
     a44:	e1c200b0 	strh	r0, [r2]
     a48:	e5ce3034 	strb	r3, [lr, #52]
     a4c:	e1ce13b6 	strh	r1, [lr, #54]
     a50:	eafffed1 	b	59c <HL2LL_write_cycle+0x178>
     a54:	e59fc354 	ldr	ip, [pc, #852]	; db0 <.text+0xdb0>
     a58:	e1dc30b0 	ldrh	r3, [ip]
     a5c:	e59f0348 	ldr	r0, [pc, #840]	; dac <.text+0xdac>
     a60:	e3a02005 	mov	r2, #5	; 0x5
     a64:	e1ce33b6 	strh	r3, [lr, #54]
     a68:	e2833001 	add	r3, r3, #1	; 0x1
     a6c:	e5ce2034 	strb	r2, [lr, #52]
     a70:	e1a03803 	mov	r3, r3, lsl #16
     a74:	e5902000 	ldr	r2, [r0]
     a78:	e1a03823 	mov	r3, r3, lsr #16
     a7c:	e4d21001 	ldrb	r1, [r2], #1
     a80:	e3530053 	cmp	r3, #83	; 0x53
     a84:	e1cc30b0 	strh	r3, [ip]
     a88:	02433050 	subeq	r3, r3, #80	; 0x50
     a8c:	e5ce1035 	strb	r1, [lr, #53]
     a90:	e5802000 	str	r2, [r0]
     a94:	05c43000 	streqb	r3, [r4]
     a98:	eafffebf 	b	59c <HL2LL_write_cycle+0x178>
     a9c:	e59fa2b8 	ldr	sl, [pc, #696]	; d5c <.text+0xd5c>
     aa0:	e5da3000 	ldrb	r3, [sl]
     aa4:	e59f42b4 	ldr	r4, [pc, #692]	; d60 <.text+0xd60>
     aa8:	e0832103 	add	r2, r3, r3, lsl #2
     aac:	e0833082 	add	r3, r3, r2, lsl #1
     ab0:	e7d4c083 	ldrb	ip, [r4, r3, lsl #1]
     ab4:	e0841083 	add	r1, r4, r3, lsl #1
     ab8:	e3a030a6 	mov	r3, #166	; 0xa6
     abc:	e281100b 	add	r1, r1, #11	; 0xb
     ac0:	e3a02004 	mov	r2, #4	; 0x4
     ac4:	e585c01c 	str	ip, [r5, #28]
     ac8:	e1c532b4 	strh	r3, [r5, #36]
     acc:	e2850014 	add	r0, r5, #20	; 0x14
     ad0:	e5c69000 	strb	r9, [r6]
     ad4:	eb0071eb 	bl	1d288 <__memcpy_from_arm>
     ad8:	e5da1000 	ldrb	r1, [sl]
     adc:	e0813101 	add	r3, r1, r1, lsl #2
     ae0:	e0813083 	add	r3, r1, r3, lsl #1
     ae4:	e0844083 	add	r4, r4, r3, lsl #1
     ae8:	e2842010 	add	r2, r4, #16	; 0x10
     aec:	e5d20003 	ldrb	r0, [r2, #3]
     af0:	e5d23002 	ldrb	r3, [r2, #2]
     af4:	e5d2c004 	ldrb	ip, [r2, #4]
     af8:	e2811001 	add	r1, r1, #1	; 0x1
     afc:	e5d2e005 	ldrb	lr, [r2, #5]
     b00:	e20110ff 	and	r1, r1, #255	; 0xff
     b04:	e1833400 	orr	r3, r3, r0, lsl #8
     b08:	e5d4200f 	ldrb	r2, [r4, #15]
     b0c:	e5d40010 	ldrb	r0, [r4, #16]
     b10:	e351000f 	cmp	r1, #15	; 0xf
     b14:	e5ca1000 	strb	r1, [sl]
     b18:	e183380c 	orr	r3, r3, ip, lsl #16
     b1c:	e59f1204 	ldr	r1, [pc, #516]	; d28 <.text+0xd28>
     b20:	e1833c0e 	orr	r3, r3, lr, lsl #24
     b24:	e5853018 	str	r3, [r5, #24]
     b28:	e5d13000 	ldrb	r3, [r1]
     b2c:	e2833001 	add	r3, r3, #1	; 0x1
     b30:	e1c522b0 	strh	r2, [r5, #32]
     b34:	e5c13000 	strb	r3, [r1]
     b38:	e59f2224 	ldr	r2, [pc, #548]	; d64 <.text+0xd64>
     b3c:	e59f3224 	ldr	r3, [pc, #548]	; d68 <.text+0xd68>
     b40:	e1c502b2 	strh	r0, [r5, #34]
     b44:	05ca9000 	streqb	r9, [sl]
     b48:	e5c29000 	strb	r9, [r2]
     b4c:	e5c39000 	strb	r9, [r3]
     b50:	eafffece 	b	690 <.text+0x690>
     b54:	e3520001 	cmp	r2, #1	; 0x1
     b58:	0a00003d 	beq	c54 <IRQ_Stack_Size+0x454>
     b5c:	e3520002 	cmp	r2, #2	; 0x2
     b60:	1afffea4 	bne	5f8 <HL2LL_write_cycle+0x1d4>
     b64:	e59f3234 	ldr	r3, [pc, #564]	; da0 <.text+0xda0>
     b68:	e3a0c000 	mov	ip, #0	; 0x0
     b6c:	e5da2002 	ldrb	r2, [sl, #2]
     b70:	e59f123c 	ldr	r1, [pc, #572]	; db4 <.text+0xdb4>
     b74:	e5c3c000 	strb	ip, [r3]
     b78:	e59f3238 	ldr	r3, [pc, #568]	; db8 <.text+0xdb8>
     b7c:	e3822c82 	orr	r2, r2, #33280	; 0x8200
     b80:	e5915000 	ldr	r5, [r1]
     b84:	e5d1e005 	ldrb	lr, [r1, #5]
     b88:	e5d14004 	ldrb	r4, [r1, #4]
     b8c:	e1c3c0b0 	strh	ip, [r3]
     b90:	e1ca20b2 	strh	r2, [sl, #2]
     b94:	e1d130b8 	ldrh	r3, [r1, #8]
     b98:	e1d120b6 	ldrh	r2, [r1, #6]
     b9c:	e1d110ba 	ldrh	r1, [r1, #10]
     ba0:	e5cae00d 	strb	lr, [sl, #13]
     ba4:	e5ca400e 	strb	r4, [sl, #14]
     ba8:	e5ca500f 	strb	r5, [sl, #15]
     bac:	e5cac013 	strb	ip, [sl, #19]
     bb0:	e1ca20b4 	strh	r2, [sl, #4]
     bb4:	e1cac0b6 	strh	ip, [sl, #6]
     bb8:	e1ca30ba 	strh	r3, [sl, #10]
     bbc:	e1ca10b8 	strh	r1, [sl, #8]
     bc0:	e5cac00c 	strb	ip, [sl, #12]
     bc4:	e5cac010 	strb	ip, [sl, #16]
     bc8:	e5cac011 	strb	ip, [sl, #17]
     bcc:	e5cac012 	strb	ip, [sl, #18]
     bd0:	eafffe88 	b	5f8 <HL2LL_write_cycle+0x1d4>
     bd4:	e3a030a1 	mov	r3, #161	; 0xa1
     bd8:	e58bc01c 	str	ip, [fp, #28]
     bdc:	e2811001 	add	r1, r1, #1	; 0x1
     be0:	e3a02004 	mov	r2, #4	; 0x4
     be4:	e1cb32b4 	strh	r3, [fp, #36]
     be8:	e59f0150 	ldr	r0, [pc, #336]	; d40 <.text+0xd40>
     bec:	eb0071a5 	bl	1d288 <__memcpy_from_arm>
     bf0:	e5d51000 	ldrb	r1, [r5]
     bf4:	e0813101 	add	r3, r1, r1, lsl #2
     bf8:	e0811083 	add	r1, r1, r3, lsl #1
     bfc:	e0841081 	add	r1, r4, r1, lsl #1
     c00:	e2811005 	add	r1, r1, #5	; 0x5
     c04:	e3a02004 	mov	r2, #4	; 0x4
     c08:	e59f0138 	ldr	r0, [pc, #312]	; d48 <.text+0xd48>
     c0c:	eb00719d 	bl	1d288 <__memcpy_from_arm>
     c10:	e5d51000 	ldrb	r1, [r5]
     c14:	e0813101 	add	r3, r1, r1, lsl #2
     c18:	e0811083 	add	r1, r1, r3, lsl #1
     c1c:	e0841081 	add	r1, r4, r1, lsl #1
     c20:	e3a02002 	mov	r2, #2	; 0x2
     c24:	e2811009 	add	r1, r1, #9	; 0x9
     c28:	e59f011c 	ldr	r0, [pc, #284]	; d4c <.text+0xd4c>
     c2c:	eb007195 	bl	1d288 <__memcpy_from_arm>
     c30:	e5d53000 	ldrb	r3, [r5]
     c34:	e0832103 	add	r2, r3, r3, lsl #2
     c38:	e0833082 	add	r3, r3, r2, lsl #1
     c3c:	e0843083 	add	r3, r4, r3, lsl #1
     c40:	e5d32011 	ldrb	r2, [r3, #17]
     c44:	e3a03001 	mov	r3, #1	; 0x1
     c48:	e1cb22b2 	strh	r2, [fp, #34]
     c4c:	e5c63000 	strb	r3, [r6]
     c50:	eafffe8e 	b	690 <.text+0x690>
     c54:	e59f3158 	ldr	r3, [pc, #344]	; db4 <.text+0xdb4>
     c58:	e2830014 	add	r0, r3, #20	; 0x14
     c5c:	e8901001 	ldmia	r0, {r0, ip}
     c60:	e283500c 	add	r5, r3, #12	; 0xc
     c64:	e8950060 	ldmia	r5, {r5, r6}
     c68:	e1a03c4c 	mov	r3, ip, asr #24
     c6c:	e58d3008 	str	r3, [sp, #8]
     c70:	e1a01846 	mov	r1, r6, asr #16
     c74:	e1a03440 	mov	r3, r0, asr #8
     c78:	e58d100c 	str	r1, [sp, #12]
     c7c:	e58d3004 	str	r3, [sp, #4]
     c80:	e1a01c40 	mov	r1, r0, asr #24
     c84:	e1a03840 	mov	r3, r0, asr #16
     c88:	e58d3000 	str	r3, [sp]
     c8c:	e5da2002 	ldrb	r2, [sl, #2]
     c90:	e5ca1013 	strb	r1, [sl, #19]
     c94:	e59f1104 	ldr	r1, [pc, #260]	; da0 <.text+0xda0>
     c98:	e3a03002 	mov	r3, #2	; 0x2
     c9c:	e5c13000 	strb	r3, [r1]
     ca0:	e3822c81 	orr	r2, r2, #33024	; 0x8100
     ca4:	e1a0e44c 	mov	lr, ip, asr #8
     ca8:	e1a0484c 	mov	r4, ip, asr #16
     cac:	e1ca20b2 	strh	r2, [sl, #2]
     cb0:	e59d200c 	ldr	r2, [sp, #12]
     cb4:	e5cae00d 	strb	lr, [sl, #13]
     cb8:	e5ca400e 	strb	r4, [sl, #14]
     cbc:	e59d3008 	ldr	r3, [sp, #8]
     cc0:	e5ca300f 	strb	r3, [sl, #15]
     cc4:	e59d1004 	ldr	r1, [sp, #4]
     cc8:	e5ca1011 	strb	r1, [sl, #17]
     ccc:	e1ca20b8 	strh	r2, [sl, #8]
     cd0:	e59d2000 	ldr	r2, [sp]
     cd4:	e1a07845 	mov	r7, r5, asr #16
     cd8:	e1ca70b6 	strh	r7, [sl, #6]
     cdc:	e5ca2012 	strb	r2, [sl, #18]
     ce0:	e1ca50b4 	strh	r5, [sl, #4]
     ce4:	e1ca60ba 	strh	r6, [sl, #10]
     ce8:	e5cac00c 	strb	ip, [sl, #12]
     cec:	e5ca0010 	strb	r0, [sl, #16]
     cf0:	eafffe40 	b	5f8 <HL2LL_write_cycle+0x1d4>
     cf4:	40000036 	andmi	r0, r0, r6, lsr r0
     cf8:	40000e00 	andmi	r0, r0, r0, lsl #28
     cfc:	40000dfd 	strmid	r0, [r0], -sp
     d00:	40002050 	andmi	r2, r0, r0, asr r0
     d04:	40002188 	andmi	r2, r0, r8, lsl #3
     d08:	40001310 	andmi	r1, r0, r0, lsl r3
     d0c:	40004fb8 	strmih	r4, [r0], -r8
     d10:	400020a4 	andmi	r2, r0, r4, lsr #1
     d14:	40000de6 	andmi	r0, r0, r6, ror #27
     d18:	40000e06 	andmi	r0, r0, r6, lsl #28
     d1c:	400022b8 	strmih	r2, [r0], -r8
     d20:	4000217c 	andmi	r2, r0, ip, ror r1
     d24:	40000dfc 	strmid	r0, [r0], -ip
     d28:	40000df3 	strmid	r0, [r0], -r3
     d2c:	400020fc 	strmid	r2, [r0], -ip
     d30:	4000130c 	andmi	r1, r0, ip, lsl #6
     d34:	4000210c 	andmi	r2, r0, ip, lsl #2
     d38:	40001308 	andmi	r1, r0, r8, lsl #6
     d3c:	400053c6 	andmi	r5, r0, r6, asr #7
     d40:	40002064 	andmi	r2, r0, r4, rrx
     d44:	400053ca 	andmi	r5, r0, sl, asr #7
     d48:	40002068 	andmi	r2, r0, r8, rrx
     d4c:	40002070 	andmi	r2, r0, r0, ror r0
     d50:	400053ce 	andmi	r5, r0, lr, asr #7
     d54:	400012a8 	andmi	r1, r0, r8, lsr #5
     d58:	400012a9 	andmi	r1, r0, r9, lsr #5
     d5c:	40000df2 	strmid	r0, [r0], -r2
     d60:	4000527c 	andmi	r5, r0, ip, ror r2
     d64:	40000df0 	strmid	r0, [r0], -r0
     d68:	40000df1 	strmid	r0, [r0], -r1
     d6c:	4000525c 	andmi	r5, r0, ip, asr r2
     d70:	40005260 	andmi	r5, r0, r0, ror #4
     d74:	40005264 	andmi	r5, r0, r4, ror #4
     d78:	4000206c 	andmi	r2, r0, ip, rrx
     d7c:	40005268 	andmi	r5, r0, r8, ror #4
     d80:	40002072 	andmi	r2, r0, r2, ror r0
     d84:	4000526a 	andmi	r5, r0, sl, ror #4
     d88:	4000526c 	andmi	r5, r0, ip, ror #4
     d8c:	40005270 	andmi	r5, r0, r0, ror r2
     d90:	40005274 	andmi	r5, r0, r4, ror r2
     d94:	40005278 	andmi	r5, r0, r8, ror r2
     d98:	4000527a 	andmi	r5, r0, sl, ror r2
     d9c:	400012aa 	andmi	r1, r0, sl, lsr #5
     da0:	40000ddf 	ldrmid	r0, [r0], -pc
     da4:	40000dde 	ldrmid	r0, [r0], -lr
     da8:	40004efe 	strmid	r4, [r0], -lr
     dac:	40000df8 	strmid	r0, [r0], -r8
     db0:	40000df4 	strmid	r0, [r0], -r4
     db4:	40002088 	andmi	r2, r0, r8, lsl #1
     db8:	40000de2 	andmi	r0, r0, r2, ror #27

00000dbc <SSP_data_distribution_HL>:
     dbc:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
     dc0:	e59f632c 	ldr	r6, [pc, #812]	; 10f4 <.text+0x10f4>
     dc4:	e1d630b0 	ldrh	r3, [r6]
     dc8:	e3130008 	tst	r3, #8	; 0x8
     dcc:	e2037003 	and	r7, r3, #3	; 0x3
     dd0:	159f3320 	ldrne	r3, [pc, #800]	; 10f8 <.text+0x10f8>
     dd4:	13a02000 	movne	r2, #0	; 0x0
     dd8:	15832000 	strne	r2, [r3]
     ddc:	e1d610b6 	ldrh	r1, [r6, #6]
     de0:	e1d630f2 	ldrsh	r3, [r6, #2]
     de4:	e1d620f4 	ldrsh	r2, [r6, #4]
     de8:	e59f530c 	ldr	r5, [pc, #780]	; 10fc <.text+0x10fc>
     dec:	e59f430c 	ldr	r4, [pc, #780]	; 1100 <.text+0x1100>
     df0:	e1d600f8 	ldrsh	r0, [r6, #8]
     df4:	e1d6c0fa 	ldrsh	ip, [r6, #10]
     df8:	e1d6e0fc 	ldrsh	lr, [r6, #12]
     dfc:	e0833103 	add	r3, r3, r3, lsl #2
     e00:	e0822102 	add	r2, r2, r2, lsl #2
     e04:	e0811101 	add	r1, r1, r1, lsl #2
     e08:	e1a03083 	mov	r3, r3, lsl #1
     e0c:	e1a02082 	mov	r2, r2, lsl #1
     e10:	e1a01081 	mov	r1, r1, lsl #1
     e14:	e3570000 	cmp	r7, #0	; 0x0
     e18:	e584301c 	str	r3, [r4, #28]
     e1c:	e5842020 	str	r2, [r4, #32]
     e20:	e5841024 	str	r1, [r4, #36]
     e24:	e5840028 	str	r0, [r4, #40]
     e28:	e584c02c 	str	ip, [r4, #44]
     e2c:	e584e030 	str	lr, [r4, #48]
     e30:	e5853000 	str	r3, [r5]
     e34:	e5852004 	str	r2, [r5, #4]
     e38:	e5851008 	str	r1, [r5, #8]
     e3c:	e585000c 	str	r0, [r5, #12]
     e40:	e585c010 	str	ip, [r5, #16]
     e44:	e585e014 	str	lr, [r5, #20]
     e48:	e1a08005 	mov	r8, r5
     e4c:	e1a0a004 	mov	sl, r4
     e50:	1a000026 	bne	ef0 <SSP_data_distribution_HL+0x134>
     e54:	e59f02a8 	ldr	r0, [pc, #680]	; 1104 <.text+0x1104>
     e58:	e1a01004 	mov	r1, r4
     e5c:	e1a02006 	mov	r2, r6
     e60:	e286c008 	add	ip, r6, #8	; 0x8
     e64:	e1a0e006 	mov	lr, r6
     e68:	e5d2300e 	ldrb	r3, [r2, #14]
     e6c:	e2822001 	add	r2, r2, #1	; 0x1
     e70:	e1a03203 	mov	r3, r3, lsl #4
     e74:	e152000c 	cmp	r2, ip
     e78:	e1c130bc 	strh	r3, [r1, #12]
     e7c:	e0c030b2 	strh	r3, [r0], #2
     e80:	e2811002 	add	r1, r1, #2	; 0x2
     e84:	1afffff7 	bne	e68 <SSP_data_distribution_HL+0xac>
     e88:	e1de32f4 	ldrsh	r3, [lr, #36]
     e8c:	e1de22f0 	ldrsh	r2, [lr, #32]
     e90:	e1de12f2 	ldrsh	r1, [lr, #34]
     e94:	e0833103 	add	r3, r3, r3, lsl #2
     e98:	e0822102 	add	r2, r2, r2, lsl #2
     e9c:	e0811101 	add	r1, r1, r1, lsl #2
     ea0:	e1a03883 	mov	r3, r3, lsl #17
     ea4:	e1a00823 	mov	r0, r3, lsr #16
     ea8:	e1a02882 	mov	r2, r2, lsl #17
     eac:	e1a01881 	mov	r1, r1, lsl #17
     eb0:	e1a0c822 	mov	ip, r2, lsr #16
     eb4:	e1a01821 	mov	r1, r1, lsr #16
     eb8:	e3500000 	cmp	r0, #0	; 0x0
     ebc:	e1c801bc 	strh	r0, [r8, #28]
     ec0:	e1c8c1b8 	strh	ip, [r8, #24]
     ec4:	e1c811ba 	strh	r1, [r8, #26]
     ec8:	1a00003a 	bne	fb8 <.text+0xfb8>
     ecc:	e2862018 	add	r2, r6, #24	; 0x18
     ed0:	e892000c 	ldmia	r2, {r2, r3}
     ed4:	e58a3090 	str	r3, [sl, #144]
     ed8:	e1cac3b4 	strh	ip, [sl, #52]
     edc:	e1ca13b6 	strh	r1, [sl, #54]
     ee0:	e1ca03b8 	strh	r0, [sl, #56]
     ee4:	e58a208c 	str	r2, [sl, #140]
     ee8:	e8bd45f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, lr}
     eec:	e12fff1e 	bx	lr
     ef0:	e3570001 	cmp	r7, #1	; 0x1
     ef4:	0a000037 	beq	fd8 <.text+0xfd8>
     ef8:	e3570002 	cmp	r7, #2	; 0x2
     efc:	1afffff9 	bne	ee8 <SSP_data_distribution_HL+0x12c>
     f00:	e1d634f6 	ldrsh	r3, [r6, #70]
     f04:	e59fc1fc 	ldr	ip, [pc, #508]	; 1108 <.text+0x1108>
     f08:	e5853038 	str	r3, [r5, #56]
     f0c:	e5843044 	str	r3, [r4, #68]
     f10:	e1d635b2 	ldrh	r3, [r6, #82]
     f14:	e1c430b0 	strh	r3, [r4]
     f18:	e1dc30b0 	ldrh	r3, [ip]
     f1c:	e1c430b6 	strh	r3, [r4, #6]
     f20:	e1dc30b6 	ldrh	r3, [ip, #6]
     f24:	e1c430b4 	strh	r3, [r4, #4]
     f28:	e1dc31b2 	ldrh	r3, [ip, #18]
     f2c:	e1d625ba 	ldrh	r2, [r6, #90]
     f30:	e1c430b8 	strh	r3, [r4, #8]
     f34:	e1dc30b4 	ldrh	r3, [ip, #4]
     f38:	e212e001 	ands	lr, r2, #1	; 0x1
     f3c:	e1c430ba 	strh	r3, [r4, #10]
     f40:	e1a02802 	mov	r2, r2, lsl #16
     f44:	13a03001 	movne	r3, #1	; 0x1
     f48:	15c43002 	strneb	r3, [r4, #2]
     f4c:	e1a038c2 	mov	r3, r2, asr #17
     f50:	e1d614f2 	ldrsh	r1, [r6, #66]
     f54:	e1d604f4 	ldrsh	r0, [r6, #68]
     f58:	e203307f 	and	r3, r3, #127	; 0x7f
     f5c:	e2433001 	sub	r3, r3, #1	; 0x1
     f60:	e584103c 	str	r1, [r4, #60]
     f64:	e5840040 	str	r0, [r4, #64]
     f68:	e5851030 	str	r1, [r5, #48]
     f6c:	e5850034 	str	r0, [r5, #52]
     f70:	05c4e002 	streqb	lr, [r4, #2]
     f74:	e353000d 	cmp	r3, #13	; 0xd
     f78:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
     f7c:	eaffffd9 	b	ee8 <SSP_data_distribution_HL+0x12c>
     f80:	00001028 	andeq	r1, r0, r8, lsr #32
     f84:	00000ee8 	andeq	r0, r0, r8, ror #29
     f88:	00000ee8 	andeq	r0, r0, r8, ror #29
     f8c:	00000ee8 	andeq	r0, r0, r8, ror #29
     f90:	00000ee8 	andeq	r0, r0, r8, ror #29
     f94:	00001034 	andeq	r1, r0, r4, lsr r0
     f98:	00001044 	andeq	r1, r0, r4, asr #32
     f9c:	00001054 	andeq	r1, r0, r4, asr r0
     fa0:	00000ee8 	andeq	r0, r0, r8, ror #29
     fa4:	00000ee8 	andeq	r0, r0, r8, ror #29
     fa8:	00000ee8 	andeq	r0, r0, r8, ror #29
     fac:	00001064 	andeq	r1, r0, r4, rrx
     fb0:	00001084 	andeq	r1, r0, r4, lsl #1
     fb4:	000010b4 	streqh	r1, [r0], -r4
     fb8:	e59f214c 	ldr	r2, [pc, #332]	; 110c <.text+0x110c>
     fbc:	e5d23000 	ldrb	r3, [r2]
     fc0:	e3530009 	cmp	r3, #9	; 0x9
     fc4:	95d23000 	ldrlsb	r3, [r2]
     fc8:	92833001 	addls	r3, r3, #1	; 0x1
     fcc:	920330ff 	andls	r3, r3, #255	; 0xff
     fd0:	95c23000 	strlsb	r3, [r2]
     fd4:	eaffffbc 	b	ecc <SSP_data_distribution_HL+0x110>
     fd8:	e1d634f0 	ldrsh	r3, [r6, #64]
     fdc:	e5853050 	str	r3, [r5, #80]
     fe0:	e5843088 	str	r3, [r4, #136]
     fe4:	e1d633b8 	ldrh	r3, [r6, #56]
     fe8:	e596203c 	ldr	r2, [r6, #60]
     fec:	e1c439b4 	strh	r3, [r4, #148]
     ff0:	e1d633ba 	ldrh	r3, [r6, #58]
     ff4:	e5842084 	str	r2, [r4, #132]
     ff8:	e585204c 	str	r2, [r5, #76]
     ffc:	e1c439b6 	strh	r3, [r4, #150]
    1000:	e1a00004 	mov	r0, r4
    1004:	e3a01000 	mov	r1, #0	; 0x0
    1008:	e0813006 	add	r3, r1, r6
    100c:	e5d32030 	ldrb	r2, [r3, #48]
    1010:	e2811001 	add	r1, r1, #1	; 0x1
    1014:	e3510006 	cmp	r1, #6	; 0x6
    1018:	e5c02048 	strb	r2, [r0, #72]
    101c:	e2800001 	add	r0, r0, #1	; 0x1
    1020:	1afffff8 	bne	1008 <.text+0x1008>
    1024:	eaffffaf 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1028:	e1d665b4 	ldrh	r6, [r6, #84]
    102c:	e1cc60b6 	strh	r6, [ip, #6]
    1030:	eaffffac 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1034:	e59f30d4 	ldr	r3, [pc, #212]	; 1110 <.text+0x1110>
    1038:	e1d665b4 	ldrh	r6, [r6, #84]
    103c:	e1c360b0 	strh	r6, [r3]
    1040:	eaffffa8 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1044:	e59f30c8 	ldr	r3, [pc, #200]	; 1114 <.text+0x1114>
    1048:	e1d665b4 	ldrh	r6, [r6, #84]
    104c:	e1c360b0 	strh	r6, [r3]
    1050:	eaffffa4 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1054:	e1d625b4 	ldrh	r2, [r6, #84]
    1058:	e59f30b8 	ldr	r3, [pc, #184]	; 1118 <.text+0x1118>
    105c:	e5c32000 	strb	r2, [r3]
    1060:	eaffffa0 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1064:	e1d625f4 	ldrsh	r2, [r6, #84]
    1068:	e3520001 	cmp	r2, #1	; 0x1
    106c:	1affff9d 	bne	ee8 <SSP_data_distribution_HL+0x12c>
    1070:	e59f10a4 	ldr	r1, [pc, #164]	; 111c <.text+0x111c>
    1074:	e5d13000 	ldrb	r3, [r1]
    1078:	e3530000 	cmp	r3, #0	; 0x0
    107c:	05c12000 	streqb	r2, [r1]
    1080:	eaffff98 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1084:	e59f4094 	ldr	r4, [pc, #148]	; 1120 <.text+0x1120>
    1088:	e1d605b4 	ldrh	r0, [r6, #84]
    108c:	e5d42000 	ldrb	r2, [r4]
    1090:	e1a03800 	mov	r3, r0, lsl #16
    1094:	e1520843 	cmp	r2, r3, asr #16
    1098:	0a000003 	beq	10ac <.text+0x10ac>
    109c:	e20000ff 	and	r0, r0, #255	; 0xff
    10a0:	eb0028db 	bl	b414 <jetiSetKeyChanged>
    10a4:	e59f3048 	ldr	r3, [pc, #72]	; 10f4 <.text+0x10f4>
    10a8:	e1d305b4 	ldrh	r0, [r3, #84]
    10ac:	e5c40000 	strb	r0, [r4]
    10b0:	eaffff8c 	b	ee8 <SSP_data_distribution_HL+0x12c>
    10b4:	e59fc068 	ldr	ip, [pc, #104]	; 1124 <.text+0x1124>
    10b8:	e5dc3000 	ldrb	r3, [ip]
    10bc:	e3530002 	cmp	r3, #2	; 0x2
    10c0:	11d625b4 	ldrneh	r2, [r6, #84]
    10c4:	159f305c 	ldrne	r3, [pc, #92]	; 1128 <.text+0x1128>
    10c8:	15c32000 	strneb	r2, [r3]
    10cc:	1affff85 	bne	ee8 <SSP_data_distribution_HL+0x12c>
    10d0:	e59f2050 	ldr	r2, [pc, #80]	; 1128 <.text+0x1128>
    10d4:	e1d635f4 	ldrsh	r3, [r6, #84]
    10d8:	e5d21000 	ldrb	r1, [r2]
    10dc:	e1530001 	cmp	r3, r1
    10e0:	13a03001 	movne	r3, #1	; 0x1
    10e4:	03a03000 	moveq	r3, #0	; 0x0
    10e8:	15cc3000 	strneb	r3, [ip]
    10ec:	05cc3000 	streqb	r3, [ip]
    10f0:	eaffff7c 	b	ee8 <SSP_data_distribution_HL+0x12c>
    10f4:	40001ff4 	strmid	r1, [r0], -r4
    10f8:	40000e00 	andmi	r0, r0, r0, lsl #28
    10fc:	40004f5c 	andmi	r4, r0, ip, asr pc
    1100:	40002214 	andmi	r2, r0, r4, lsl r2
    1104:	400021b0 	strmih	r2, [r0], -r0
    1108:	40004fb8 	strmih	r4, [r0], -r8
    110c:	40000f10 	andmi	r0, r0, r0, lsl pc
    1110:	40000de2 	andmi	r0, r0, r2, ror #27
    1114:	40000de4 	andmi	r0, r0, r4, ror #27
    1118:	40000de0 	andmi	r0, r0, r0, ror #27
    111c:	40000f11 	andmi	r0, r0, r1, lsl pc
    1120:	40000dfe 	strmid	r0, [r0], -lr
    1124:	40000e06 	andmi	r0, r0, r6, lsl #28
    1128:	400022b8 	strmih	r2, [r0], -r8

0000112c <SSP_rx_handler_HL>:

inline void SSP_rx_handler_HL(unsigned char SPI_rxdata) //rx_handler @ high-level processor
{
    112c:	e92d47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	static volatile unsigned char SPI_syncstate = 0;
	static volatile unsigned char SPI_rxcount = 0;
	static volatile unsigned char *SPI_rxptr;
	static volatile unsigned char incoming_page;

	//receive handler
	if (SPI_syncstate == 0) {
    1130:	e59f2484 	ldr	r2, [pc, #1156]	; 15bc <.text+0x15bc>
    1134:	e5d23000 	ldrb	r3, [r2]
    1138:	e20330ff 	and	r3, r3, #255	; 0xff
    113c:	e3530000 	cmp	r3, #0	; 0x0
    1140:	e20000ff 	and	r0, r0, #255	; 0xff
    1144:	e1a06002 	mov	r6, r2
    1148:	1a000004 	bne	1160 <SSP_rx_handler_HL+0x34>
		if (SPI_rxdata == '>')
    114c:	e350003e 	cmp	r0, #62	; 0x3e
    1150:	0a000011 	beq	119c <SSP_rx_handler_HL+0x70>
			SPI_syncstate++;
		else
			SPI_syncstate = 0;
	} else if (SPI_syncstate == 1) {
		if (SPI_rxdata == '*') {
			SPI_syncstate++;
			SPI_rxptr = (unsigned char *) &LL_1khz_attitude_data;
			SPI_rxcount = 40;
		} else
			SPI_syncstate = 0;
	} else if (SPI_syncstate == 2) {
		if (SPI_rxcount == 26) //14 bytes transmitted => select 500Hz page
		{
			incoming_page = LL_1khz_attitude_data.system_flags & 0x03; //system flags were already received
			if (incoming_page == 1)
				SPI_rxptr += 26;
			else if (incoming_page == 2)
				SPI_rxptr += 52;
		}
		SPI_rxcount--;
		*SPI_rxptr = SPI_rxdata;
		SPI_rxptr++;
		if (SPI_rxcount == 0) {
			SPI_syncstate++;
		}
	} else if (SPI_syncstate == 3) {
		if (SPI_rxdata == '<') //last byte ok => data should be valid
		{
			SSP_data_distribution_HL(); //only distribute data to other structs, if it was received correctly
			//ack data receiption
		}
		SPI_syncstate = 0;
	} else
		SPI_syncstate = 0;
    1154:	e5c23000 	strb	r3, [r2]
}
    1158:	e8bd47f0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    115c:	e12fff1e 	bx	lr
    1160:	e5d23000 	ldrb	r3, [r2]
    1164:	e3530001 	cmp	r3, #1	; 0x1
    1168:	0a000010 	beq	11b0 <SSP_rx_handler_HL+0x84>
    116c:	e5d23000 	ldrb	r3, [r2]
    1170:	e3530002 	cmp	r3, #2	; 0x2
    1174:	0a00001c 	beq	11ec <SSP_rx_handler_HL+0xc0>
    1178:	e5d23000 	ldrb	r3, [r2]
    117c:	e3530003 	cmp	r3, #3	; 0x3
    1180:	13a03000 	movne	r3, #0	; 0x0
    1184:	1afffff2 	bne	1154 <SSP_rx_handler_HL+0x28>
    1188:	e350003c 	cmp	r0, #60	; 0x3c
    118c:	0a000039 	beq	1278 <SSP_rx_handler_HL+0x14c>
    1190:	e3a03000 	mov	r3, #0	; 0x0
    1194:	e5c63000 	strb	r3, [r6]
    1198:	eaffffee 	b	1158 <SSP_rx_handler_HL+0x2c>
    119c:	e5d23000 	ldrb	r3, [r2]
    11a0:	e2833001 	add	r3, r3, #1	; 0x1
    11a4:	e20330ff 	and	r3, r3, #255	; 0xff
    11a8:	e5c23000 	strb	r3, [r2]
    11ac:	eaffffe9 	b	1158 <SSP_rx_handler_HL+0x2c>
    11b0:	e350002a 	cmp	r0, #42	; 0x2a
    11b4:	13a03000 	movne	r3, #0	; 0x0
    11b8:	15c23000 	strneb	r3, [r2]
    11bc:	1affffe5 	bne	1158 <SSP_rx_handler_HL+0x2c>
    11c0:	e5d23000 	ldrb	r3, [r2]
    11c4:	e2833001 	add	r3, r3, #1	; 0x1
    11c8:	e20330ff 	and	r3, r3, #255	; 0xff
    11cc:	e5c23000 	strb	r3, [r2]
    11d0:	e59f33e8 	ldr	r3, [pc, #1000]	; 15c0 <.text+0x15c0>
    11d4:	e59f23e8 	ldr	r2, [pc, #1000]	; 15c4 <.text+0x15c4>
    11d8:	e5832000 	str	r2, [r3]
    11dc:	e59f33e4 	ldr	r3, [pc, #996]	; 15c8 <.text+0x15c8>
    11e0:	e3a01028 	mov	r1, #40	; 0x28
    11e4:	e5c31000 	strb	r1, [r3]
    11e8:	eaffffda 	b	1158 <SSP_rx_handler_HL+0x2c>
    11ec:	e59fc3d4 	ldr	ip, [pc, #980]	; 15c8 <.text+0x15c8>
    11f0:	e5dc3000 	ldrb	r3, [ip]
    11f4:	e353001a 	cmp	r3, #26	; 0x1a
    11f8:	0a00000e 	beq	1238 <SSP_rx_handler_HL+0x10c>
    11fc:	e59f13bc 	ldr	r1, [pc, #956]	; 15c0 <.text+0x15c0>
    1200:	e5dc3000 	ldrb	r3, [ip]
    1204:	e5912000 	ldr	r2, [r1]
    1208:	e2433001 	sub	r3, r3, #1	; 0x1
    120c:	e20330ff 	and	r3, r3, #255	; 0xff
    1210:	e5cc3000 	strb	r3, [ip]
    1214:	e4c20001 	strb	r0, [r2], #1
    1218:	e5dc3000 	ldrb	r3, [ip]
    121c:	e3530000 	cmp	r3, #0	; 0x0
    1220:	e5812000 	str	r2, [r1]
    1224:	05d63000 	ldreqb	r3, [r6]
    1228:	02833001 	addeq	r3, r3, #1	; 0x1
    122c:	020330ff 	andeq	r3, r3, #255	; 0xff
    1230:	05c63000 	streqb	r3, [r6]
    1234:	eaffffc7 	b	1158 <SSP_rx_handler_HL+0x2c>
    1238:	e59f3384 	ldr	r3, [pc, #900]	; 15c4 <.text+0x15c4>
    123c:	e1d320b0 	ldrh	r2, [r3]
    1240:	e59f1384 	ldr	r1, [pc, #900]	; 15cc <.text+0x15cc>
    1244:	e2022003 	and	r2, r2, #3	; 0x3
    1248:	e5c12000 	strb	r2, [r1]
    124c:	e5d13000 	ldrb	r3, [r1]
    1250:	e3530001 	cmp	r3, #1	; 0x1
    1254:	0a0000b6 	beq	1534 <.text+0x1534>
    1258:	e5d13000 	ldrb	r3, [r1]
    125c:	e3530002 	cmp	r3, #2	; 0x2
    1260:	1affffe5 	bne	11fc <SSP_rx_handler_HL+0xd0>
    1264:	e59f1354 	ldr	r1, [pc, #852]	; 15c0 <.text+0x15c0>
    1268:	e5913000 	ldr	r3, [r1]
    126c:	e2833034 	add	r3, r3, #52	; 0x34
    1270:	e5813000 	str	r3, [r1]
    1274:	eaffffe1 	b	1200 <SSP_rx_handler_HL+0xd4>
    1278:	e59f7344 	ldr	r7, [pc, #836]	; 15c4 <.text+0x15c4>
    127c:	e1d730b0 	ldrh	r3, [r7]
    1280:	e3130008 	tst	r3, #8	; 0x8
    1284:	e2038003 	and	r8, r3, #3	; 0x3
    1288:	159f3340 	ldrne	r3, [pc, #832]	; 15d0 <.text+0x15d0>
    128c:	13a02000 	movne	r2, #0	; 0x0
    1290:	15832000 	strne	r2, [r3]
    1294:	e1d710b6 	ldrh	r1, [r7, #6]
    1298:	e1d730f2 	ldrsh	r3, [r7, #2]
    129c:	e1d720f4 	ldrsh	r2, [r7, #4]
    12a0:	e59f532c 	ldr	r5, [pc, #812]	; 15d4 <.text+0x15d4>
    12a4:	e59f432c 	ldr	r4, [pc, #812]	; 15d8 <.text+0x15d8>
    12a8:	e1d700f8 	ldrsh	r0, [r7, #8]
    12ac:	e1d7c0fa 	ldrsh	ip, [r7, #10]
    12b0:	e1d7e0fc 	ldrsh	lr, [r7, #12]
    12b4:	e0833103 	add	r3, r3, r3, lsl #2
    12b8:	e0822102 	add	r2, r2, r2, lsl #2
    12bc:	e0811101 	add	r1, r1, r1, lsl #2
    12c0:	e1a03083 	mov	r3, r3, lsl #1
    12c4:	e1a02082 	mov	r2, r2, lsl #1
    12c8:	e1a01081 	mov	r1, r1, lsl #1
    12cc:	e3580000 	cmp	r8, #0	; 0x0
    12d0:	e584301c 	str	r3, [r4, #28]
    12d4:	e5842020 	str	r2, [r4, #32]
    12d8:	e5841024 	str	r1, [r4, #36]
    12dc:	e5840028 	str	r0, [r4, #40]
    12e0:	e584c02c 	str	ip, [r4, #44]
    12e4:	e584e030 	str	lr, [r4, #48]
    12e8:	e5853000 	str	r3, [r5]
    12ec:	e5852004 	str	r2, [r5, #4]
    12f0:	e5851008 	str	r1, [r5, #8]
    12f4:	e585000c 	str	r0, [r5, #12]
    12f8:	e585c010 	str	ip, [r5, #16]
    12fc:	e585e014 	str	lr, [r5, #20]
    1300:	e1a09005 	mov	r9, r5
    1304:	e1a0a004 	mov	sl, r4
    1308:	1a00002c 	bne	13c0 <SSP_rx_handler_HL+0x294>
    130c:	e59f02c8 	ldr	r0, [pc, #712]	; 15dc <.text+0x15dc>
    1310:	e1a01004 	mov	r1, r4
    1314:	e1a02007 	mov	r2, r7
    1318:	e287c008 	add	ip, r7, #8	; 0x8
    131c:	e1a0e007 	mov	lr, r7
    1320:	e5d2300e 	ldrb	r3, [r2, #14]
    1324:	e2822001 	add	r2, r2, #1	; 0x1
    1328:	e1a03203 	mov	r3, r3, lsl #4
    132c:	e15c0002 	cmp	ip, r2
    1330:	e1c130bc 	strh	r3, [r1, #12]
    1334:	e0c030b2 	strh	r3, [r0], #2
    1338:	e2811002 	add	r1, r1, #2	; 0x2
    133c:	1afffff7 	bne	1320 <SSP_rx_handler_HL+0x1f4>
    1340:	e1de32f4 	ldrsh	r3, [lr, #36]
    1344:	e1de22f0 	ldrsh	r2, [lr, #32]
    1348:	e1de12f2 	ldrsh	r1, [lr, #34]
    134c:	e0833103 	add	r3, r3, r3, lsl #2
    1350:	e0822102 	add	r2, r2, r2, lsl #2
    1354:	e0811101 	add	r1, r1, r1, lsl #2
    1358:	e1a03883 	mov	r3, r3, lsl #17
    135c:	e1a00823 	mov	r0, r3, lsr #16
    1360:	e1a02882 	mov	r2, r2, lsl #17
    1364:	e1a01881 	mov	r1, r1, lsl #17
    1368:	e1a0c822 	mov	ip, r2, lsr #16
    136c:	e1a01821 	mov	r1, r1, lsr #16
    1370:	e3500000 	cmp	r0, #0	; 0x0
    1374:	e1c901bc 	strh	r0, [r9, #28]
    1378:	e1c9c1b8 	strh	ip, [r9, #24]
    137c:	e1c911ba 	strh	r1, [r9, #26]
    1380:	0a000006 	beq	13a0 <SSP_rx_handler_HL+0x274>
    1384:	e59f2254 	ldr	r2, [pc, #596]	; 15e0 <.text+0x15e0>
    1388:	e5d23000 	ldrb	r3, [r2]
    138c:	e3530009 	cmp	r3, #9	; 0x9
    1390:	95d23000 	ldrlsb	r3, [r2]
    1394:	92833001 	addls	r3, r3, #1	; 0x1
    1398:	920330ff 	andls	r3, r3, #255	; 0xff
    139c:	95c23000 	strlsb	r3, [r2]
    13a0:	e2872018 	add	r2, r7, #24	; 0x18
    13a4:	e892000c 	ldmia	r2, {r2, r3}
    13a8:	e58a3090 	str	r3, [sl, #144]
    13ac:	e1cac3b4 	strh	ip, [sl, #52]
    13b0:	e1ca13b6 	strh	r1, [sl, #54]
    13b4:	e1ca03b8 	strh	r0, [sl, #56]
    13b8:	e58a208c 	str	r2, [sl, #140]
    13bc:	eaffff73 	b	1190 <SSP_rx_handler_HL+0x64>
    13c0:	e3580001 	cmp	r8, #1	; 0x1
    13c4:	0a00005f 	beq	1548 <.text+0x1548>
    13c8:	e3580002 	cmp	r8, #2	; 0x2
    13cc:	1affff6f 	bne	1190 <SSP_rx_handler_HL+0x64>
    13d0:	e1d734f6 	ldrsh	r3, [r7, #70]
    13d4:	e59fc208 	ldr	ip, [pc, #520]	; 15e4 <.text+0x15e4>
    13d8:	e5853038 	str	r3, [r5, #56]
    13dc:	e5843044 	str	r3, [r4, #68]
    13e0:	e1d735b2 	ldrh	r3, [r7, #82]
    13e4:	e1c430b0 	strh	r3, [r4]
    13e8:	e1dc30b0 	ldrh	r3, [ip]
    13ec:	e1c430b6 	strh	r3, [r4, #6]
    13f0:	e1dc30b6 	ldrh	r3, [ip, #6]
    13f4:	e1c430b4 	strh	r3, [r4, #4]
    13f8:	e1dc31b2 	ldrh	r3, [ip, #18]
    13fc:	e1d725ba 	ldrh	r2, [r7, #90]
    1400:	e1c430b8 	strh	r3, [r4, #8]
    1404:	e1dc30b4 	ldrh	r3, [ip, #4]
    1408:	e212e001 	ands	lr, r2, #1	; 0x1
    140c:	e1c430ba 	strh	r3, [r4, #10]
    1410:	e1a02802 	mov	r2, r2, lsl #16
    1414:	13a03001 	movne	r3, #1	; 0x1
    1418:	15c43002 	strneb	r3, [r4, #2]
    141c:	e1a038c2 	mov	r3, r2, asr #17
    1420:	e1d714f2 	ldrsh	r1, [r7, #66]
    1424:	e1d704f4 	ldrsh	r0, [r7, #68]
    1428:	e203307f 	and	r3, r3, #127	; 0x7f
    142c:	e2433001 	sub	r3, r3, #1	; 0x1
    1430:	e584103c 	str	r1, [r4, #60]
    1434:	e5840040 	str	r0, [r4, #64]
    1438:	e5851030 	str	r1, [r5, #48]
    143c:	e5850034 	str	r0, [r5, #52]
    1440:	05c4e002 	streqb	lr, [r4, #2]
    1444:	e353000d 	cmp	r3, #13	; 0xd
    1448:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    144c:	eaffff4f 	b	1190 <SSP_rx_handler_HL+0x64>
    1450:	00001488 	andeq	r1, r0, r8, lsl #9
    1454:	00001190 	muleq	r0, r0, r1
    1458:	00001190 	muleq	r0, r0, r1
    145c:	00001190 	muleq	r0, r0, r1
    1460:	00001190 	muleq	r0, r0, r1
    1464:	00001494 	muleq	r0, r4, r4
    1468:	000014a4 	andeq	r1, r0, r4, lsr #9
    146c:	000014b4 	streqh	r1, [r0], -r4
    1470:	00001190 	muleq	r0, r0, r1
    1474:	00001190 	muleq	r0, r0, r1
    1478:	00001190 	muleq	r0, r0, r1
    147c:	000014c4 	andeq	r1, r0, r4, asr #9
    1480:	000014e4 	andeq	r1, r0, r4, ror #9
    1484:	00001514 	andeq	r1, r0, r4, lsl r5
    1488:	e1d775b4 	ldrh	r7, [r7, #84]
    148c:	e1cc70b6 	strh	r7, [ip, #6]
    1490:	eaffff3e 	b	1190 <SSP_rx_handler_HL+0x64>
    1494:	e59f314c 	ldr	r3, [pc, #332]	; 15e8 <.text+0x15e8>
    1498:	e1d775b4 	ldrh	r7, [r7, #84]
    149c:	e1c370b0 	strh	r7, [r3]
    14a0:	eaffff3a 	b	1190 <SSP_rx_handler_HL+0x64>
    14a4:	e59f3140 	ldr	r3, [pc, #320]	; 15ec <.text+0x15ec>
    14a8:	e1d775b4 	ldrh	r7, [r7, #84]
    14ac:	e1c370b0 	strh	r7, [r3]
    14b0:	eaffff36 	b	1190 <SSP_rx_handler_HL+0x64>
    14b4:	e1d725b4 	ldrh	r2, [r7, #84]
    14b8:	e59f3130 	ldr	r3, [pc, #304]	; 15f0 <.text+0x15f0>
    14bc:	e5c32000 	strb	r2, [r3]
    14c0:	eaffff32 	b	1190 <SSP_rx_handler_HL+0x64>
    14c4:	e1d725f4 	ldrsh	r2, [r7, #84]
    14c8:	e3520001 	cmp	r2, #1	; 0x1
    14cc:	1affff2f 	bne	1190 <SSP_rx_handler_HL+0x64>
    14d0:	e59f111c 	ldr	r1, [pc, #284]	; 15f4 <.text+0x15f4>
    14d4:	e5d13000 	ldrb	r3, [r1]
    14d8:	e3530000 	cmp	r3, #0	; 0x0
    14dc:	05c12000 	streqb	r2, [r1]
    14e0:	eaffff2a 	b	1190 <SSP_rx_handler_HL+0x64>
    14e4:	e59f410c 	ldr	r4, [pc, #268]	; 15f8 <.text+0x15f8>
    14e8:	e1d705b4 	ldrh	r0, [r7, #84]
    14ec:	e5d42000 	ldrb	r2, [r4]
    14f0:	e1a03800 	mov	r3, r0, lsl #16
    14f4:	e1520843 	cmp	r2, r3, asr #16
    14f8:	0a000003 	beq	150c <.text+0x150c>
    14fc:	e20000ff 	and	r0, r0, #255	; 0xff
    1500:	eb0027c3 	bl	b414 <jetiSetKeyChanged>
    1504:	e59f30b8 	ldr	r3, [pc, #184]	; 15c4 <.text+0x15c4>
    1508:	e1d305b4 	ldrh	r0, [r3, #84]
    150c:	e5c40000 	strb	r0, [r4]
    1510:	eaffff1e 	b	1190 <SSP_rx_handler_HL+0x64>
    1514:	e59f00e0 	ldr	r0, [pc, #224]	; 15fc <.text+0x15fc>
    1518:	e5d03000 	ldrb	r3, [r0]
    151c:	e3530002 	cmp	r3, #2	; 0x2
    1520:	0a00001c 	beq	1598 <.text+0x1598>
    1524:	e1d725b4 	ldrh	r2, [r7, #84]
    1528:	e59f30d0 	ldr	r3, [pc, #208]	; 1600 <.text+0x1600>
    152c:	e5c32000 	strb	r2, [r3]
    1530:	eaffff16 	b	1190 <SSP_rx_handler_HL+0x64>
    1534:	e59f1084 	ldr	r1, [pc, #132]	; 15c0 <.text+0x15c0>
    1538:	e5913000 	ldr	r3, [r1]
    153c:	e283301a 	add	r3, r3, #26	; 0x1a
    1540:	e5813000 	str	r3, [r1]
    1544:	eaffff2d 	b	1200 <SSP_rx_handler_HL+0xd4>
    1548:	e1d734f0 	ldrsh	r3, [r7, #64]
    154c:	e5853050 	str	r3, [r5, #80]
    1550:	e5843088 	str	r3, [r4, #136]
    1554:	e1d733b8 	ldrh	r3, [r7, #56]
    1558:	e597203c 	ldr	r2, [r7, #60]
    155c:	e1c439b4 	strh	r3, [r4, #148]
    1560:	e1d733ba 	ldrh	r3, [r7, #58]
    1564:	e5842084 	str	r2, [r4, #132]
    1568:	e585204c 	str	r2, [r5, #76]
    156c:	e1c439b6 	strh	r3, [r4, #150]
    1570:	e1a00004 	mov	r0, r4
    1574:	e3a01000 	mov	r1, #0	; 0x0
    1578:	e0813007 	add	r3, r1, r7
    157c:	e5d32030 	ldrb	r2, [r3, #48]
    1580:	e2811001 	add	r1, r1, #1	; 0x1
    1584:	e3510006 	cmp	r1, #6	; 0x6
    1588:	e5c02048 	strb	r2, [r0, #72]
    158c:	e2800001 	add	r0, r0, #1	; 0x1
    1590:	1afffff8 	bne	1578 <.text+0x1578>
    1594:	eafffefd 	b	1190 <SSP_rx_handler_HL+0x64>
    1598:	e59f2060 	ldr	r2, [pc, #96]	; 1600 <.text+0x1600>
    159c:	e1d735f4 	ldrsh	r3, [r7, #84]
    15a0:	e5d21000 	ldrb	r1, [r2]
    15a4:	e1530001 	cmp	r3, r1
    15a8:	13a03001 	movne	r3, #1	; 0x1
    15ac:	03a03000 	moveq	r3, #0	; 0x0
    15b0:	15c03000 	strneb	r3, [r0]
    15b4:	05c03000 	streqb	r3, [r0]
    15b8:	eafffef4 	b	1190 <SSP_rx_handler_HL+0x64>
    15bc:	40000ded 	andmi	r0, r0, sp, ror #27
    15c0:	40000de8 	andmi	r0, r0, r8, ror #27
    15c4:	40001ff4 	strmid	r1, [r0], -r4
    15c8:	40000dec 	andmi	r0, r0, ip, ror #27
    15cc:	40000de7 	andmi	r0, r0, r7, ror #27
    15d0:	40000e00 	andmi	r0, r0, r0, lsl #28
    15d4:	40004f5c 	andmi	r4, r0, ip, asr pc
    15d8:	40002214 	andmi	r2, r0, r4, lsl r2
    15dc:	400021b0 	strmih	r2, [r0], -r0
    15e0:	40000f10 	andmi	r0, r0, r0, lsl pc
    15e4:	40004fb8 	strmih	r4, [r0], -r8
    15e8:	40000de2 	andmi	r0, r0, r2, ror #27
    15ec:	40000de4 	andmi	r0, r0, r4, ror #27
    15f0:	40000de0 	andmi	r0, r0, r0, ror #27
    15f4:	40000f11 	andmi	r0, r0, r1, lsl pc
    15f8:	40000dfe 	strmid	r0, [r0], -lr
    15fc:	40000e06 	andmi	r0, r0, r6, lsl #28
    1600:	400022b8 	strmih	r2, [r0], -r8

00001604 <fast_abs>:
{

	if(x>0) return x; else return (-x);

}
    1604:	e3500000 	cmp	r0, #0	; 0x0
    1608:	b2600000 	rsblt	r0, r0, #0	; 0x0
    160c:	e12fff1e 	bx	lr

00001610 <fast_sqrt>:

int fast_sqrt(int x)
{
	int l=0,r=0;
	l=x;
	while(fast_abs(l-r)>1){
    1610:	e0203fc0 	eor	r3, r0, r0, asr #31
    1614:	e0433fc0 	sub	r3, r3, r0, asr #31
    1618:	e3530001 	cmp	r3, #1	; 0x1
    161c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    1620:	e1a05000 	mov	r5, r0
    1624:	d1a04000 	movle	r4, r0
    1628:	da00000b 	ble	165c <fast_sqrt+0x4c>
    162c:	e1a04000 	mov	r4, r0
		r=x/l;
    1630:	e1a01004 	mov	r1, r4
    1634:	e1a00005 	mov	r0, r5
    1638:	eb006f15 	bl	1d294 <____divsi3_from_arm>
		l=(l+r)/2;
    163c:	e0843000 	add	r3, r4, r0
    1640:	e0833fa3 	add	r3, r3, r3, lsr #31
    1644:	e1a040c3 	mov	r4, r3, asr #1
    1648:	e0600004 	rsb	r0, r0, r4
    164c:	e3500000 	cmp	r0, #0	; 0x0
    1650:	b2600000 	rsblt	r0, r0, #0	; 0x0
    1654:	e3500001 	cmp	r0, #1	; 0x1
    1658:	cafffff4 	bgt	1630 <fast_sqrt+0x20>
	}
	return(l);
}
    165c:	e1a00004 	mov	r0, r4
    1660:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    1664:	e12fff1e 	bx	lr

00001668 <xy2latlon>:

unsigned int gpsDataOkTrigger=0;

void xy2latlon(double lat0, double lon0, double X, double Y, double *lat, double *lon)	//X: East, Y: North in m; lat0,lon0: Reference coordinates; lat,lon: current GPS measurement
{
    1668:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        *lat=lat0+Y/MEAN_EARTH_DIAMETER*360./PI;
    166c:	e59f40f4 	ldr	r4, [pc, #244]	; 1768 <.text+0x1768>
    1670:	e3a06101 	mov	r6, #1073741824	; 0x40000000
    1674:	e24dd008 	sub	sp, sp, #8	; 0x8
    1678:	e3a05101 	mov	r5, #1073741824	; 0x40000000
    167c:	e2866876 	add	r6, r6, #7733248	; 0x760000
    1680:	e28f80d0 	add	r8, pc, #208	; 0xd0
    1684:	e8980300 	ldmia	r8, {r8, r9}
    1688:	e1a0a000 	mov	sl, r0
    168c:	e1a0b001 	mov	fp, r1
    1690:	e88d000c 	stmia	sp, {r2, r3}
    1694:	e28d0034 	add	r0, sp, #52	; 0x34
    1698:	e8900003 	ldmia	r0, {r0, r1}
    169c:	e1a02004 	mov	r2, r4
    16a0:	e1a03005 	mov	r3, r5
    16a4:	e2866902 	add	r6, r6, #32768	; 0x8000
    16a8:	e3a07000 	mov	r7, #0	; 0x0
    16ac:	eb004996 	bl	13d0c <__aeabi_ddiv>
    16b0:	e1a02006 	mov	r2, r6
    16b4:	e1a03007 	mov	r3, r7
    16b8:	eb0048ef 	bl	13a7c <__aeabi_dmul>
    16bc:	e1a02008 	mov	r2, r8
    16c0:	e1a03009 	mov	r3, r9
    16c4:	eb004990 	bl	13d0c <__aeabi_ddiv>
    16c8:	e1a0200a 	mov	r2, sl
    16cc:	e1a0300b 	mov	r3, fp
    16d0:	eb0047e0 	bl	13658 <__adddf3>
    16d4:	e59d303c 	ldr	r3, [sp, #60]
    16d8:	e8830003 	stmia	r3, {r0, r1}
        *lon=lon0+X/MEAN_EARTH_DIAMETER*360./PI/cos(lat0*UMR);
    16dc:	e1a02004 	mov	r2, r4
    16e0:	e1a03005 	mov	r3, r5
    16e4:	e28d002c 	add	r0, sp, #44	; 0x2c
    16e8:	e8900003 	ldmia	r0, {r0, r1}
    16ec:	eb004986 	bl	13d0c <__aeabi_ddiv>
    16f0:	e1a02006 	mov	r2, r6
    16f4:	e1a03007 	mov	r3, r7
    16f8:	eb0048df 	bl	13a7c <__aeabi_dmul>
    16fc:	e1a02008 	mov	r2, r8
    1700:	e1a03009 	mov	r3, r9
    1704:	eb004980 	bl	13d0c <__aeabi_ddiv>
    1708:	e28f2050 	add	r2, pc, #80	; 0x50
    170c:	e892000c 	ldmia	r2, {r2, r3}
    1710:	e1a04000 	mov	r4, r0
    1714:	e1a05001 	mov	r5, r1
    1718:	e1a0000a 	mov	r0, sl
    171c:	e1a0100b 	mov	r1, fp
    1720:	eb0048d5 	bl	13a7c <__aeabi_dmul>
    1724:	eb006edd 	bl	1d2a0 <__cos_from_arm>
    1728:	e1a02000 	mov	r2, r0
    172c:	e1a03001 	mov	r3, r1
    1730:	e1a00004 	mov	r0, r4
    1734:	e1a01005 	mov	r1, r5
    1738:	eb004973 	bl	13d0c <__aeabi_ddiv>
    173c:	e89d000c 	ldmia	sp, {r2, r3}
    1740:	eb0047c4 	bl	13658 <__adddf3>
    1744:	e59d3040 	ldr	r3, [sp, #64]
    1748:	e8830003 	stmia	r3, {r0, r1}
}
    174c:	e28dd008 	add	sp, sp, #8	; 0x8
    1750:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1754:	e12fff1e 	bx	lr
    1758:	400921fb 	strmid	r2, [r9], -fp
    175c:	54442d18 	strplb	r2, [r4], #-3352
    1760:	3f91df46 	svccc	0x0091df46
    1764:	a2529d39 	subges	r9, r2, #3648	; 0xe40
    1768:	416854a6 	cmnmi	r8, r6, lsr #9

0000176c <SPI0Handler>:
int testcount = 0;
float testarray[5];

void SPI0Handler(void) __irq
{
    176c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
	IENABLE;

	IOSET0 = (1<<EXT_NCS); // set CS back high
    1770:	e3a0e20e 	mov	lr, #-536870912	; 0xe0000000
    1774:	e28ee90a 	add	lr, lr, #163840	; 0x28000
    1778:	e3a04080 	mov	r4, #128	; 0x80
    177c:	e58e4004 	str	r4, [lr, #4]
	if ((S0SPSR&0x80) == 0x80) {
    1780:	e3a0c20e 	mov	ip, #-536870912	; 0xe0000000
    1784:	e28cc802 	add	ip, ip, #131072	; 0x20000
    1788:	e59c3004 	ldr	r3, [ip, #4]
    178c:	e3130080 	tst	r3, #128	; 0x80
		SPI0data = S0SPDR; // read data
    1790:	159c2008 	ldrne	r2, [ip, #8]
    1794:	159f3230 	ldrne	r3, [pc, #560]	; 19cc <.text+0x19cc>
    1798:	15832000 	strne	r2, [r3]
	}

	if (SPI0command == 0xCC01) {  // command to tell f28027 to fire ultrasonic sensor
    179c:	e59f222c 	ldr	r2, [pc, #556]	; 19d0 <.text+0x19d0>
    17a0:	e3a03b33 	mov	r3, #52224	; 0xcc00
    17a4:	e5922000 	ldr	r2, [r2]
    17a8:	e2833001 	add	r3, r3, #1	; 0x1
    17ac:	e1520003 	cmp	r2, r3
    17b0:	0a000024 	beq	1848 <SPI0Handler+0xdc>
		if ((SPI0data == 0xBABE) || (SPI0data == 0xCABB)) {
			firebit = 0;
		} else { // error go back to not ready
			f28027_ready = 0;
		}
	} else if (SPI0command == 0xCC02) {  // command to read date from f28027 ultrasonic reading
    17b4:	e3a03b33 	mov	r3, #52224	; 0xcc00
    17b8:	e2833002 	add	r3, r3, #2	; 0x2
    17bc:	e1520003 	cmp	r2, r3
    17c0:	0a00002f 	beq	1884 <SPI0Handler+0x118>
		//mytest = SPI0data & 0xFF00;
		if ( (SPI0data & 0xFF00) == 0xDD00) {
			UsonicData = SPI0data & 0xFF;
			NewUsonicData = 1;
			firebit = 1;
			UsonicTimer = 0;
		} else {  // error go back to not ready
			f28027_ready = 0;
		}

	} else if (SPI0command == 0xCC03) {  // command to just check if board attached to SPI
    17c4:	e3a03b33 	mov	r3, #52224	; 0xcc00
    17c8:	e2833003 	add	r3, r3, #3	; 0x3
    17cc:	e1520003 	cmp	r2, r3
    17d0:	0a00003f 	beq	18d4 <SPI0Handler+0x168>
		if (SPI0data == 0xCABB) {
			f28027_ready = 1;
			firebit = 1;
			readSwitchbit = 1;
			UsonicTimer = 0;
			SwitchTimer = 0;
		}
	} else if (SPI0command == 0xCC04) { // command to beaglebone to store data to SD card
    17d4:	e3a03b33 	mov	r3, #52224	; 0xcc00
    17d8:	e2833004 	add	r3, r3, #4	; 0x4
    17dc:	e1520003 	cmp	r2, r3
    17e0:	0a00005d 	beq	195c <SPI0Handler+0x1f0>
		if (SPItxCount < SPItxSize) {
			IOCLR0 = (1<<EXT_NCS);
			S0SPDR = SPItxArray[SPItxCount];
			SPItxCount++;
		} else {
			SPItxDone = 1;
		}
	} else if (SPI0command == 0xCC05) {  // command to tell f28027 to transfer magnet switch state
    17e4:	e3a03b33 	mov	r3, #52224	; 0xcc00
    17e8:	e2833005 	add	r3, r3, #5	; 0x5
    17ec:	e1520003 	cmp	r2, r3
    17f0:	0a00004a 	beq	1920 <SPI0Handler+0x1b4>
		if ((SPI0data == 0xBABE) || (SPI0data == 0xCABB)) {
			readSwitchbit = 0;
		} else { // error go back to not ready
			f28027_ready = 0;
		}
	} else if (SPI0command == 0xCC06) {  // command to read magnet switch state
    17f4:	e3a03b33 	mov	r3, #52224	; 0xcc00
    17f8:	e2833006 	add	r3, r3, #6	; 0x6
    17fc:	e1520003 	cmp	r2, r3
    1800:	1a000007 	bne	1824 <SPI0Handler+0xb8>
		if ( (SPI0data & 0xFF00) == 0xDD00) {
    1804:	e59f31c0 	ldr	r3, [pc, #448]	; 19cc <.text+0x19cc>
    1808:	e5931000 	ldr	r1, [r3]
    180c:	e2012cff 	and	r2, r1, #65280	; 0xff00
    1810:	e3520cdd 	cmp	r2, #56576	; 0xdd00
			MagnetSwitch = SPI0data & 0xFF;
			NewMagnetSwitch = 1;
			readSwitchbit = 1;
			SwitchTimer = 0;
		} else {  // error go back to not ready
			f28027_ready = 0;
    1814:	13a02000 	movne	r2, #0	; 0x0
    1818:	0a00005f 	beq	199c <SPI0Handler+0x230>
    181c:	e59f31b0 	ldr	r3, [pc, #432]	; 19d4 <.text+0x19d4>
    1820:	e5832000 	str	r2, [r3]
		}

	}


	S0SPINT = 0x1;  // clear interrupt
    1824:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1828:	e2833802 	add	r3, r3, #131072	; 0x20000
    182c:	e3a02001 	mov	r2, #1	; 0x1
    1830:	e583201c 	str	r2, [r3, #28]

	IDISABLE;
	VICVectAddr = 0;		/* Acknowledge Interrupt */
    1834:	e3a01000 	mov	r1, #0	; 0x0
    1838:	e3e03000 	mvn	r3, #0	; 0x0
    183c:	e5031fcf 	str	r1, [r3, #-4047]
}
    1840:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    1844:	e12fff1e 	bx	lr
    1848:	e59f317c 	ldr	r3, [pc, #380]	; 19cc <.text+0x19cc>
    184c:	e3a02cba 	mov	r2, #47616	; 0xba00
    1850:	e5931000 	ldr	r1, [r3]
    1854:	e3a03ccb 	mov	r3, #51968	; 0xcb00
    1858:	e2433045 	sub	r3, r3, #69	; 0x45
    185c:	e28220be 	add	r2, r2, #190	; 0xbe
    1860:	e1510003 	cmp	r1, r3
    1864:	11510002 	cmpne	r1, r2
    1868:	059f3168 	ldreq	r3, [pc, #360]	; 19d8 <.text+0x19d8>
    186c:	13a02000 	movne	r2, #0	; 0x0
    1870:	03a02001 	moveq	r2, #1	; 0x1
    1874:	03a02000 	moveq	r2, #0	; 0x0
    1878:	05832000 	streq	r2, [r3]
    187c:	0affffe8 	beq	1824 <SPI0Handler+0xb8>
    1880:	eaffffe5 	b	181c <SPI0Handler+0xb0>
    1884:	e59f3140 	ldr	r3, [pc, #320]	; 19cc <.text+0x19cc>
    1888:	e5931000 	ldr	r1, [r3]
    188c:	e2012cff 	and	r2, r1, #65280	; 0xff00
    1890:	e3520cdd 	cmp	r2, #56576	; 0xdd00
    1894:	159f3138 	ldrne	r3, [pc, #312]	; 19d4 <.text+0x19d4>
    1898:	13a02000 	movne	r2, #0	; 0x0
    189c:	15832000 	strne	r2, [r3]
    18a0:	1affffdf 	bne	1824 <SPI0Handler+0xb8>
    18a4:	e59f3130 	ldr	r3, [pc, #304]	; 19dc <.text+0x19dc>
    18a8:	e59f2128 	ldr	r2, [pc, #296]	; 19d8 <.text+0x19d8>
    18ac:	e20110ff 	and	r1, r1, #255	; 0xff
    18b0:	e3a00001 	mov	r0, #1	; 0x1
    18b4:	e5831000 	str	r1, [r3]
    18b8:	e5820000 	str	r0, [r2]
    18bc:	e59f311c 	ldr	r3, [pc, #284]	; 19e0 <.text+0x19e0>
    18c0:	e59f211c 	ldr	r2, [pc, #284]	; 19e4 <.text+0x19e4>
    18c4:	e3a01000 	mov	r1, #0	; 0x0
    18c8:	e5831000 	str	r1, [r3]
    18cc:	e5820000 	str	r0, [r2]
    18d0:	eaffffd3 	b	1824 <SPI0Handler+0xb8>
    18d4:	e59f30f0 	ldr	r3, [pc, #240]	; 19cc <.text+0x19cc>
    18d8:	e3a02ccb 	mov	r2, #51968	; 0xcb00
    18dc:	e5931000 	ldr	r1, [r3]
    18e0:	e2422045 	sub	r2, r2, #69	; 0x45
    18e4:	e1510002 	cmp	r1, r2
    18e8:	1affffcd 	bne	1824 <SPI0Handler+0xb8>
    18ec:	e59f30f4 	ldr	r3, [pc, #244]	; 19e8 <.text+0x19e8>
    18f0:	e3a01001 	mov	r1, #1	; 0x1
    18f4:	e59f20f0 	ldr	r2, [pc, #240]	; 19ec <.text+0x19ec>
    18f8:	e5831000 	str	r1, [r3]
    18fc:	e59f30d0 	ldr	r3, [pc, #208]	; 19d4 <.text+0x19d4>
    1900:	e3a00000 	mov	r0, #0	; 0x0
    1904:	e5820000 	str	r0, [r2]
    1908:	e5831000 	str	r1, [r3]
    190c:	e59f20c4 	ldr	r2, [pc, #196]	; 19d8 <.text+0x19d8>
    1910:	e59f30c8 	ldr	r3, [pc, #200]	; 19e0 <.text+0x19e0>
    1914:	e5821000 	str	r1, [r2]
    1918:	e5830000 	str	r0, [r3]
    191c:	eaffffc0 	b	1824 <SPI0Handler+0xb8>
    1920:	e59f30a4 	ldr	r3, [pc, #164]	; 19cc <.text+0x19cc>
    1924:	e3a02cba 	mov	r2, #47616	; 0xba00
    1928:	e5931000 	ldr	r1, [r3]
    192c:	e3a03ccb 	mov	r3, #51968	; 0xcb00
    1930:	e2433045 	sub	r3, r3, #69	; 0x45
    1934:	e28220be 	add	r2, r2, #190	; 0xbe
    1938:	e1510003 	cmp	r1, r3
    193c:	11510002 	cmpne	r1, r2
    1940:	059f30a0 	ldreq	r3, [pc, #160]	; 19e8 <.text+0x19e8>
    1944:	13a02000 	movne	r2, #0	; 0x0
    1948:	03a02001 	moveq	r2, #1	; 0x1
    194c:	03a02000 	moveq	r2, #0	; 0x0
    1950:	05832000 	streq	r2, [r3]
    1954:	0affffb2 	beq	1824 <SPI0Handler+0xb8>
    1958:	eaffffaf 	b	181c <SPI0Handler+0xb0>
    195c:	e59f308c 	ldr	r3, [pc, #140]	; 19f0 <.text+0x19f0>
    1960:	e59f508c 	ldr	r5, [pc, #140]	; 19f4 <.text+0x19f4>
    1964:	e5932000 	ldr	r2, [r3]
    1968:	e5951000 	ldr	r1, [r5]
    196c:	e1510002 	cmp	r1, r2
    1970:	b59f3080 	ldrlt	r3, [pc, #128]	; 19f8 <.text+0x19f8>
    1974:	b1a02081 	movlt	r2, r1, lsl #1
    1978:	b19200b3 	ldrlth	r0, [r2, r3]
    197c:	a59f3078 	ldrge	r3, [pc, #120]	; 19fc <.text+0x19fc>
    1980:	b2811001 	addlt	r1, r1, #1	; 0x1
    1984:	a3a02001 	movge	r2, #1	; 0x1
    1988:	b58e400c 	strlt	r4, [lr, #12]
    198c:	b5851000 	strlt	r1, [r5]
    1990:	b58c0008 	strlt	r0, [ip, #8]
    1994:	a5832000 	strge	r2, [r3]
    1998:	eaffffa1 	b	1824 <SPI0Handler+0xb8>
    199c:	e59f305c 	ldr	r3, [pc, #92]	; 1a00 <.text+0x1a00>
    19a0:	e59f2040 	ldr	r2, [pc, #64]	; 19e8 <.text+0x19e8>
    19a4:	e20110ff 	and	r1, r1, #255	; 0xff
    19a8:	e3a00001 	mov	r0, #1	; 0x1
    19ac:	e5831000 	str	r1, [r3]
    19b0:	e5820000 	str	r0, [r2]
    19b4:	e59f3030 	ldr	r3, [pc, #48]	; 19ec <.text+0x19ec>
    19b8:	e59f2044 	ldr	r2, [pc, #68]	; 1a04 <.text+0x1a04>
    19bc:	e3a01000 	mov	r1, #0	; 0x0
    19c0:	e5831000 	str	r1, [r3]
    19c4:	e5820000 	str	r0, [r2]
    19c8:	eaffff95 	b	1824 <SPI0Handler+0xb8>
    19cc:	40000e10 	andmi	r0, r0, r0, lsl lr
    19d0:	40000e14 	andmi	r0, r0, r4, lsl lr
    19d4:	40000e18 	andmi	r0, r0, r8, lsl lr
    19d8:	40000000 	andmi	r0, r0, r0
    19dc:	40000e1c 	andmi	r0, r0, ip, lsl lr
    19e0:	40000e0c 	andmi	r0, r0, ip, lsl #28
    19e4:	40000e20 	andmi	r0, r0, r0, lsr #28
    19e8:	40000e2c 	andmi	r0, r0, ip, lsr #28
    19ec:	40000e28 	andmi	r0, r0, r8, lsr #28
    19f0:	40000e40 	andmi	r0, r0, r0, asr #28
    19f4:	40000e3c 	andmi	r0, r0, ip, lsr lr
    19f8:	40002118 	andmi	r2, r0, r8, lsl r1
    19fc:	40000004 	andmi	r0, r0, r4
    1a00:	40000e30 	andmi	r0, r0, r0, lsr lr
    1a04:	40000e34 	andmi	r0, r0, r4, lsr lr

00001a08 <SDK_Init>:
// End Dan Block Added

/*----------------------------------------------------------------------*/
/*------------------------- Initialization -----------------------------*/
/*----------------------------------------------------------------------*/
void SDK_Init(void) { 	// Used in lab.c
    1a08:	e92d4030 	stmdb	sp!, {r4, r5, lr}
	// initialize estimated position and velocity structure
	mocap.dX = 0.0;
	mocap.dY = 0.0;
	mocap.dZ = 0.0;
	mocap.dVx = 0.0;
	mocap.dVy = 0.0;
	mocap.dVz = 0.0;

	// initialize motion capture structure
	real_mocap.dT = 0.0;
	real_mocap.dThetax = 0.0;
	real_mocap.dThetay = 0.0;
	real_mocap.dThetaz = 0.0;
	real_mocap.dX = 0.0;
	real_mocap.dY = 0.0;
	real_mocap.dZ = 0.0;
	real_mocap.iFrame = 1;

	// initialize forces and torques structure
	u.u1 = 0.0;
	u.u2 = 0.0;
	u.u3 = 0.0;
	float mass = 1.9; // kg	
	u.u4 = mass*9.81;
    1a0c:	e59f20cc 	ldr	r2, [pc, #204]	; 1ae0 <.text+0x1ae0>
    1a10:	e59f40cc 	ldr	r4, [pc, #204]	; 1ae4 <.text+0x1ae4>
    1a14:	e584200c 	str	r2, [r4, #12]

	// initialize flags
	initialize = 0;
	velocityEstHolder = 0;

	// low pass filter initializations
	VelEstX = 0.0;
	VelEstY = 0.0;
	VelEstZ = 0.0;
	previousXMeas = 0.0;
	previousYMeas = 0.0;
	previousZMeas = 0.0;

	// Integral of error Initializations
	errorcum[0] = 0.0;
	errorcum[1] = 0.0;
	errorcum[2] = 0.0;
	IntegralHolder = 0;

	takeoff2 = 0;

	// Start Dan Block Added
//	ultrasound_timer = 0;
//	ultrasound_z = 0;
//	ultrasound_vz = 0;
//	ultrasound_z_prev = 0;
//	ultrasound_z_error_sum = 0;

	my_sdkloop_counter = 0;
    1a18:	e59f20c8 	ldr	r2, [pc, #200]	; 1ae8 <.text+0x1ae8>
    1a1c:	e3a0c000 	mov	ip, #0	; 0x0
    1a20:	e59f10c4 	ldr	r1, [pc, #196]	; 1aec <.text+0x1aec>
    1a24:	e582c000 	str	ip, [r2]
    1a28:	e59f20c0 	ldr	r2, [pc, #192]	; 1af0 <.text+0x1af0>
    1a2c:	e581c000 	str	ip, [r1]
    1a30:	e582c000 	str	ip, [r2]
    1a34:	e59f10b8 	ldr	r1, [pc, #184]	; 1af4 <.text+0x1af4>
    1a38:	e59f20b8 	ldr	r2, [pc, #184]	; 1af8 <.text+0x1af8>
    1a3c:	e3a03000 	mov	r3, #0	; 0x0
    1a40:	e5823000 	str	r3, [r2]
    1a44:	e5813000 	str	r3, [r1]
    1a48:	e59f20ac 	ldr	r2, [pc, #172]	; 1afc <.text+0x1afc>
    1a4c:	e59f10ac 	ldr	r1, [pc, #172]	; 1b00 <.text+0x1b00>
    1a50:	e5823000 	str	r3, [r2]
    1a54:	e5813000 	str	r3, [r1]
    1a58:	e59f20a4 	ldr	r2, [pc, #164]	; 1b04 <.text+0x1b04>
    1a5c:	e59f10a4 	ldr	r1, [pc, #164]	; 1b08 <.text+0x1b08>
    1a60:	e59f00a4 	ldr	r0, [pc, #164]	; 1b0c <.text+0x1b0c>
    1a64:	e59fe0a4 	ldr	lr, [pc, #164]	; 1b10 <.text+0x1b10>
    1a68:	e59f50a4 	ldr	r5, [pc, #164]	; 1b14 <.text+0x1b14>
    1a6c:	e5823000 	str	r3, [r2]
    1a70:	e5813000 	str	r3, [r1]
    1a74:	e59f209c 	ldr	r2, [pc, #156]	; 1b18 <.text+0x1b18>
    1a78:	e59f109c 	ldr	r1, [pc, #156]	; 1b1c <.text+0x1b1c>
    1a7c:	e5853008 	str	r3, [r5, #8]
    1a80:	e58e301c 	str	r3, [lr, #28]
    1a84:	e58e3008 	str	r3, [lr, #8]
    1a88:	e58e300c 	str	r3, [lr, #12]
    1a8c:	e58e3010 	str	r3, [lr, #16]
    1a90:	e58e3014 	str	r3, [lr, #20]
    1a94:	e58e3018 	str	r3, [lr, #24]
    1a98:	e5803004 	str	r3, [r0, #4]
    1a9c:	e5803014 	str	r3, [r0, #20]
    1aa0:	e5803018 	str	r3, [r0, #24]
    1aa4:	e580301c 	str	r3, [r0, #28]
    1aa8:	e5803008 	str	r3, [r0, #8]
    1aac:	e580300c 	str	r3, [r0, #12]
    1ab0:	e5803010 	str	r3, [r0, #16]
    1ab4:	e5843000 	str	r3, [r4]
    1ab8:	e5843004 	str	r3, [r4, #4]
    1abc:	e5843008 	str	r3, [r4, #8]
    1ac0:	e5853000 	str	r3, [r5]
    1ac4:	e5853004 	str	r3, [r5, #4]
    1ac8:	e3a03001 	mov	r3, #1	; 0x1
    1acc:	e582c000 	str	ip, [r2]
    1ad0:	e581c000 	str	ip, [r1]
    1ad4:	e1c030b0 	strh	r3, [r0]
// End Dan Block Added
}
    1ad8:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    1adc:	e12fff1e 	bx	lr
    1ae0:	41951cac 	orrmis	r1, r5, ip, lsr #25
    1ae4:	400054b0 	strmih	r5, [r0], -r0
    1ae8:	40000e08 	andmi	r0, r0, r8, lsl #28
    1aec:	400021a8 	andmi	r2, r0, r8, lsr #3
    1af0:	400022b0 	strmih	r2, [r0], -r0
    1af4:	40002108 	andmi	r2, r0, r8, lsl #2
    1af8:	40002114 	andmi	r2, r0, r4, lsl r1
    1afc:	400021a4 	andmi	r2, r0, r4, lsr #3
    1b00:	40002110 	andmi	r2, r0, r0, lsl r1
    1b04:	400022b4 	strmih	r2, [r0], -r4
    1b08:	40002210 	andmi	r2, r0, r0, lsl r2
    1b0c:	4000544c 	andmi	r5, r0, ip, asr #8
    1b10:	400053ec 	andmi	r5, r0, ip, ror #7
    1b14:	40002204 	andmi	r2, r0, r4, lsl #4
    1b18:	4000218c 	andmi	r2, r0, ip, lsl #3
    1b1c:	400022ac 	andmi	r2, r0, ip, lsr #5

00001b20 <SDK_SetEmergencyMode>:
/*----------------------------------------------------------------------*/
/*----------------------- End Initialization ---------------------------*/
/*----------------------------------------------------------------------*/



void SDK_mainloop(void)
{
//#ifdef MATLAB
	//SDK_matlabMainLoop(); //this runs only in combination with the AscTec Simulink Toolkit

	//jeti telemetry can always be activated. You may deactivate this call if you don't have the AscTec Telemetry package.
	//SDK_jetiAscTecExampleRun();

//#else //write your own C-cod e within this function

	imusensor.dT = (float) RO_ALL_Data.flight_time;
	imusensor.dThetax = (3.14159/180.0)*(((float) RO_ALL_Data.angle_roll) / 1000.0);
	imusensor.dThetay = (3.14159/180.0)*(((float) RO_ALL_Data.angle_pitch) / 1000.0);
	imusensor.dThetaz = angle_diff((3.14159 / 180.0) * (((float) RO_ALL_Data.angle_yaw) / 1000.0),0);
	imusensor.dOmegax = (3.1415 / 180.0) * 0.0154 * (float) IMU_CalcData.angvel_roll;
	imusensor.dOmegay = (3.1415 / 180.0) * 0.0154 * (float) IMU_CalcData.angvel_nick;
	imusensor.dOmegaz = (3.1415 / 180.0) * 0.0154 * (float) IMU_CalcData.angvel_yaw;

	if (takeoff2 == 0) {
		if (real_mocap.dZ < -0.5) {
			takeoff2 = 1;
		}
	}

// Added By Dan Block
	if (NewUsonicData == 1) {
		USMaxBot_range1 = UsonicData;
		//filter_ultrasound_z();
		NewUsonicData = 0;
	}
	if (NewMagnetSwitch == 1) {
		GotMagnet = ~MagnetSwitch & 0x1;
		NewMagnetSwitch = 0;
	}
// End Add

	lab();

//	 Add by Dan Block
//	 Code to read magnet switch from attached 28027 board
//	if (timer > SWITCH_INIT_DELAY) { //wait SWITCH_INIT_DELAY ms before talking to 28027
//		if (f28027_ready == 1) {
//			SwitchTimer++;
//			if (readSwitchbit == 1) {
//				if (SwitchTimer == 25) {  // read every 25 ms
//					IOCLR0 = (1<<EXT_NCS);
//					SPI0command = 0xCC05;
//					S0SPDR = SPI0command;  // send Sample Switch Command
//				}
//			} else if (SwitchTimer == 26) {
//				IOCLR0 = (1<<EXT_NCS);
//				SPI0command = 0xCC06;
//				S0SPDR = SPI0command;  // send transfer Switch State Command
//			}
//		} else {
//			IOCLR0 = (1<<EXT_NCS);
//			SPI0command = 0xCC03;
//			S0SPDR = SPI0command;  // send Are you Alive command
//		}
//	}

// This code was communicating with BBB
//	if (timer > SDCARD_START_DELAY) {
//		if(0==(timer%500)) {
//			if (SPItxDone == 1) {
//				SPItxDone = 0;
//				testarray[0] = (float)(testcount);
//				testarray[1] = (float)(5*testcount + 1);
//				testarray[2] = (float)(5*testcount + 2);
//				testarray[3] = (float)(5*testcount + 3);
//				testarray[4] = (float)(5*testcount + 4);
//				testcount++;
//				for (i=0;i<5;i++) {
//					f2s.fl = testarray[i];
//					SPItxArray[2*i] = f2s.sh[0];
//					SPItxArray[2*i + 1] = f2s.sh[1];
//				}
//				SPItxCount = 0;
//				SPItxSize = 10;
//
//				IOCLR0 = (1<<EXT_NCS);
//				SPI0command = 0xCC04;
//				S0SPDR = SPI0command;  // send Command to beaglebone to store floats to SDCard
//			} else {
//				numMissedTx++;
//			}
//		}
//	}


	// Code for reading Ultrasonic sensor if 28027 board attached
	if (timer > USONIC_INIT_DELAY) { //wait USONIC_INIT_DELAY ms before talking to 28027
		if (f28027_ready == 1) {
			UsonicTimer++;
			if (firebit == 1) {
				if (UsonicTimer == 5) {
					IOCLR0 = (1<<EXT_NCS);
					SPI0command = 0xCC01;
					S0SPDR = SPI0command;  // send Start Measurement Usonic Command
				}
			} else if (UsonicTimer == 75) {
				IOCLR0 = (1<<EXT_NCS);
				SPI0command = 0xCC02;
				S0SPDR = SPI0command;  // send Read Measurement Usonic Command
			}
		} else {
			IOCLR0 = (1<<EXT_NCS);
			SPI0command = 0xCC03;
			S0SPDR = SPI0command;  // send Are you Alive command
		}
	}

	timer++;

	my_sdkloop_counter++;

// End Add by Dan Block

	//SDK_jetiAscTecExampleRun();

	//if (wpExampleActive) //this is used to activate the waypoint example via the jeti telemetry display
	//	SDK_EXAMPLE_gps_waypoint_control();

//#endif
}

// Dan Block Add
//void filter_ultrasound_z(void) {
//	// take finite difference to estimate z velocity
//	float dt = ((float)(my_sdkloop_counter - ultrasound_timer))/1000.0;
//    float alpha = 0.95;
//	ultrasound_z = (float)UsonicData/100.0;
//	if (ultrasound_z_prev > 0.0) {
//        ultrasound_z = alpha * ultrasound_z + (1-alpha)* ultrasound_z_prev;
//		ultrasound_vz = (ultrasound_z - ultrasound_z_prev)/dt;
//	}
//
//	g_state.dZ = ultrasound_z;
//	g_state.dVz = ultrasound_vz;
//
//	ultrasound_z_prev = ultrasound_z;
//	ultrasound_timer = my_sdkloop_counter;
//}
// End Dan Block Add

/*
 *
 * Sets emergency mode on LowLevel processor. Select one of the EM_ defines as mode option. See EM_ defines for details
 */

void SDK_SetEmergencyMode(unsigned char mode) {
    1b20:	e20000ff 	and	r0, r0, #255	; 0xff
	if ((mode != EM_SAVE_EXTENDED_WAITING_TIME) && (mode != EM_SAVE) && (mode
    1b24:	e2403001 	sub	r3, r0, #1	; 0x1
    1b28:	e3500008 	cmp	r0, #8	; 0x8
    1b2c:	13530001 	cmpne	r3, #1	; 0x1
    1b30:	9a000001 	bls	1b3c <SDK_SetEmergencyMode+0x1c>
    1b34:	e3500004 	cmp	r0, #4	; 0x4
    1b38:	112fff1e 	bxne	lr
			!= EM_RETURN_AT_MISSION_SUMMIT) && (mode
			!= EM_RETURN_AT_PREDEFINED_HEIGHT))
		return;
	emergencyMode = mode;
    1b3c:	e59f3010 	ldr	r3, [pc, #16]	; 1b54 <.text+0x1b54>
    1b40:	e5c30000 	strb	r0, [r3]
	emergencyModeUpdate = 1;
    1b44:	e59f300c 	ldr	r3, [pc, #12]	; 1b58 <.text+0x1b58>
    1b48:	e3a02001 	mov	r2, #1	; 0x1
    1b4c:	e5c32000 	strb	r2, [r3]
    1b50:	e12fff1e 	bx	lr
    1b54:	400022b8 	strmih	r2, [r0], -r8
    1b58:	40000e06 	andmi	r0, r0, r6, lsl #28

00001b5c <SDK_EXAMPLE_direct_individual_motor_commands>:
}

/*
 * the following example shows the direct motor command usage by mapping the stick directly to the motor outputs (do NOT try to fly ;-) )
 */
void SDK_EXAMPLE_direct_individual_motor_commands(void)
{

	WO_SDK.ctrl_mode=0x00;	//0x00: direct individual motor control: individual commands for motors 0..3
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	WO_SDK.disable_motor_onoff_by_stick=0;

	unsigned int i;

	//scale throttle stick to [0..200] and map it to all motors
	WO_Direct_Individual_Motor_Control.motor[0]=RO_ALL_Data.channel[2]/21;
    1b5c:	e59f00b0 	ldr	r0, [pc, #176]	; 1c14 <.text+0x1c14>
    1b60:	e59f20b0 	ldr	r2, [pc, #176]	; 1c18 <.text+0x1c18>
    1b64:	e1d031b0 	ldrh	r3, [r0, #16]
    1b68:	e081c392 	umull	ip, r1, r2, r3
    1b6c:	e0613003 	rsb	r3, r1, r3
	WO_Direct_Individual_Motor_Control.motor[1]=RO_ALL_Data.channel[2]/21;
	WO_Direct_Individual_Motor_Control.motor[2]=RO_ALL_Data.channel[2]/21;
	WO_Direct_Individual_Motor_Control.motor[3]=RO_ALL_Data.channel[2]/21;
	WO_Direct_Individual_Motor_Control.motor[4]=RO_ALL_Data.channel[2]/21;
	WO_Direct_Individual_Motor_Control.motor[5]=RO_ALL_Data.channel[2]/21;

	if (RO_ALL_Data.channel[6]>2500)
    1b70:	e1d0c1b8 	ldrh	ip, [r0, #24]
    1b74:	e08110a3 	add	r1, r1, r3, lsr #1
    1b78:	e3a03d27 	mov	r3, #2496	; 0x9c0
    1b7c:	e59f0098 	ldr	r0, [pc, #152]	; 1c1c <.text+0x1c1c>
    1b80:	e59f2098 	ldr	r2, [pc, #152]	; 1c20 <.text+0x1c20>
    1b84:	e2833004 	add	r3, r3, #4	; 0x4
    1b88:	e1a01221 	mov	r1, r1, lsr #4
    1b8c:	e20110ff 	and	r1, r1, #255	; 0xff
    1b90:	e15c0003 	cmp	ip, r3
    1b94:	e3a03000 	mov	r3, #0	; 0x0
    1b98:	e3a0c001 	mov	ip, #1	; 0x1
    1b9c:	e5c23002 	strb	r3, [r2, #2]
    1ba0:	e5c01005 	strb	r1, [r0, #5]
    1ba4:	e5c23000 	strb	r3, [r2]
    1ba8:	e5c2c001 	strb	ip, [r2, #1]
    1bac:	e5c01000 	strb	r1, [r0]
    1bb0:	e5c01001 	strb	r1, [r0, #1]
    1bb4:	e5c01002 	strb	r1, [r0, #2]
    1bb8:	e5c01003 	strb	r1, [r0, #3]
    1bbc:	e5c01004 	strb	r1, [r0, #4]
	{
		WO_Direct_Individual_Motor_Control.motorReverseMask=0x01; //invert motor 0 if AUX switch is enabled
		//limit inverted speed (IMPORTANT! THIS IS NOT DONE AUTOMATICALLY!)
		if (WO_Direct_Individual_Motor_Control.motor[0]>80)
			WO_Direct_Individual_Motor_Control.motor[0]=80;
	}else
		WO_Direct_Individual_Motor_Control.motorReverseMask=0x00;
    1bc0:	95c03008 	strlsb	r3, [r0, #8]
    1bc4:	9a000004 	bls	1bdc <SDK_EXAMPLE_direct_individual_motor_commands+0x80>
    1bc8:	e5d03000 	ldrb	r3, [r0]
    1bcc:	e3530050 	cmp	r3, #80	; 0x50
    1bd0:	83a03050 	movhi	r3, #80	; 0x50
    1bd4:	e5c0c008 	strb	ip, [r0, #8]
    1bd8:	85c03000 	strhib	r3, [r0]
    1bdc:	e59f2038 	ldr	r2, [pc, #56]	; 1c1c <.text+0x1c1c>
    1be0:	e3a00001 	mov	r0, #1	; 0x1
    1be4:	e2821006 	add	r1, r2, #6	; 0x6
    1be8:	e3e0c037 	mvn	ip, #55	; 0x37


	//make sure commands are never 0 so that motors will always keep spinning
    //also make sure that commands stay within range
    for(i=0;i<6;i++)
    {
    	if(!WO_Direct_Individual_Motor_Control.motor[i]) WO_Direct_Individual_Motor_Control.motor[i]=1;
    1bec:	e5d23000 	ldrb	r3, [r2]
    1bf0:	e3530000 	cmp	r3, #0	; 0x0
    1bf4:	05c20000 	streqb	r0, [r2]
    1bf8:	0a000001 	beq	1c04 <SDK_EXAMPLE_direct_individual_motor_commands+0xa8>
    	else if (WO_Direct_Individual_Motor_Control.motor[i]>200) WO_Direct_Individual_Motor_Control.motor[i]=200;
    1bfc:	e35300c8 	cmp	r3, #200	; 0xc8
    1c00:	85c2c000 	strhib	ip, [r2]
    1c04:	e2822001 	add	r2, r2, #1	; 0x1
    1c08:	e1520001 	cmp	r2, r1
    1c0c:	1afffff6 	bne	1bec <SDK_EXAMPLE_direct_individual_motor_commands+0x90>
    }
}
    1c10:	e12fff1e 	bx	lr
    1c14:	40002214 	andmi	r2, r0, r4, lsl r2
    1c18:	86186187 	ldrhi	r6, [r8], -r7, lsl #3
    1c1c:	4000217c 	andmi	r2, r0, ip, ror r1
    1c20:	40002188 	andmi	r2, r0, r8, lsl #3

00001c24 <SDK_EXAMPLE_direct_motor_commands_with_standard_output_mapping>:


void SDK_EXAMPLE_direct_motor_commands_with_standard_output_mapping(void)
{
	WO_SDK.ctrl_mode=0x01;	//0x00: direct individual motor control: individual commands for motors 0..3
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	/*
	 *  Stick commands directly mapped to motors, NO attitude control! Do NOT try to fly!
	 * */

	WO_Direct_Motor_Control.pitch=(4095-RO_ALL_Data.channel[0])/21;
    1c24:	e59f3094 	ldr	r3, [pc, #148]	; 1cc0 <.text+0x1cc0>
    1c28:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
	WO_Direct_Motor_Control.roll=RO_ALL_Data.channel[1]/21;
	WO_Direct_Motor_Control.thrust=RO_ALL_Data.channel[2]/21;
    1c2c:	e1d3c1b0 	ldrh	ip, [r3, #16]
    1c30:	e59f408c 	ldr	r4, [pc, #140]	; 1cc4 <.text+0x1cc4>
    1c34:	e1d300be 	ldrh	r0, [r3, #14]
    1c38:	e1d360bc 	ldrh	r6, [r3, #12]
	WO_Direct_Motor_Control.yaw=(4095-RO_ALL_Data.channel[3])/21;
    1c3c:	e1d311b2 	ldrh	r1, [r3, #18]
    1c40:	e3a02eff 	mov	r2, #4080	; 0xff0
    1c44:	e0853c94 	umull	r3, r5, r4, ip
    1c48:	e3a035c3 	mov	r3, #817889280	; 0x30c00000
    1c4c:	e08e7094 	umull	r7, lr, r4, r0
    1c50:	e282200f 	add	r2, r2, #15	; 0xf
    1c54:	e2833bc3 	add	r3, r3, #199680	; 0x30c00
    1c58:	e0611002 	rsb	r1, r1, r2
    1c5c:	e2833031 	add	r3, r3, #49	; 0x31
    1c60:	e0662002 	rsb	r2, r6, r2
    1c64:	e0c64193 	smull	r4, r6, r3, r1
    1c68:	e0c47293 	smull	r7, r4, r3, r2
    1c6c:	e06e0000 	rsb	r0, lr, r0
    1c70:	e065c00c 	rsb	ip, r5, ip
    1c74:	e59f304c 	ldr	r3, [pc, #76]	; 1cc8 <.text+0x1cc8>
    1c78:	e08ee0a0 	add	lr, lr, r0, lsr #1
    1c7c:	e08550ac 	add	r5, r5, ip, lsr #1
    1c80:	e1a02fc2 	mov	r2, r2, asr #31
    1c84:	e59fc040 	ldr	ip, [pc, #64]	; 1ccc <.text+0x1ccc>
    1c88:	e1a01fc1 	mov	r1, r1, asr #31
    1c8c:	e3a00001 	mov	r0, #1	; 0x1
    1c90:	e0622144 	rsb	r2, r2, r4, asr #2
    1c94:	e0611146 	rsb	r1, r1, r6, asr #2
    1c98:	e1a0e22e 	mov	lr, lr, lsr #4
    1c9c:	e1a05225 	mov	r5, r5, lsr #4
    1ca0:	e5cc0001 	strb	r0, [ip, #1]
    1ca4:	e5c31002 	strb	r1, [r3, #2]
    1ca8:	e5c32000 	strb	r2, [r3]
    1cac:	e5c3e001 	strb	lr, [r3, #1]
    1cb0:	e5c35003 	strb	r5, [r3, #3]
    1cb4:	e5cc0000 	strb	r0, [ip]

}
    1cb8:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    1cbc:	e12fff1e 	bx	lr
    1cc0:	40002214 	andmi	r2, r0, r4, lsl r2
    1cc4:	86186187 	ldrhi	r6, [r8], -r7, lsl #3
    1cc8:	4000210c 	andmi	r2, r0, ip, lsl #2
    1ccc:	40002188 	andmi	r2, r0, r8, lsl #3

00001cd0 <SDK_EXAMPLE_attitude_commands>:


void SDK_EXAMPLE_attitude_commands(void)
{
	WO_SDK.ctrl_mode=0x02;	//0x00: direct individual motor control: individual commands for motors 0..3
    1cd0:	e59f1024 	ldr	r1, [pc, #36]	; 1cfc <.text+0x1cfc>
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	//with this example the UAV will go to ~10% throttle when SDK control is activated
	WO_CTRL_Input.ctrl=0x08;	//0x08: enable throttle control by HL. Height control and GPS are deactivated!!
    1cd4:	e59f0024 	ldr	r0, [pc, #36]	; 1d00 <.text+0x1d00>
    1cd8:	e3a03001 	mov	r3, #1	; 0x1
    1cdc:	e5c13001 	strb	r3, [r1, #1]
								//pitch, roll and yaw are still commanded via the remote control

	WO_CTRL_Input.thrust=400;	//10% throttle command
    1ce0:	e3a03e19 	mov	r3, #400	; 0x190
    1ce4:	e3a02002 	mov	r2, #2	; 0x2
    1ce8:	e1c030b6 	strh	r3, [r0, #6]
    1cec:	e3a03008 	mov	r3, #8	; 0x8
    1cf0:	e5c12000 	strb	r2, [r1]
    1cf4:	e1c030b8 	strh	r3, [r0, #8]


}
    1cf8:	e12fff1e 	bx	lr
    1cfc:	40002188 	andmi	r2, r0, r8, lsl #3
    1d00:	400020fc 	strmid	r2, [r0], -ip

00001d04 <SDK_EXAMPLE_turn_motors_on>:



/* This function demonstrates a simple waypoint command generation. The switch on Channel 7 is used
 * to activate a 15m by 15m square. Therefore a waypoint is calculated from the current position and
 * height and is transmitted to the low level processor. The waypoint status is monitored to switch to
 * the next waypoint after the current one is reached.
 *
 * wpCtrlWpCmd is used to send a command to the low level processor. Different options like waypoint, launch, land, come home, set home
 * are available. See LL_HL_comm.h for WP_CMD_* defines
 *
 * wpCtrlWpCmdUpdated has to be set to 1 to send the command. When the cmd is sent it is set back to 0 automatically
 *
 * wpCtrlAckTrigger is set to 1 when the LL accepts the waypoint
 *
 * wpCtrlNavStatus gives you a navigation status. See WP_NAVSTAT_* defines in SDK.h for options
 *
 * wpCtrlDistToWp gives you the current distance to the current waypoint in dm (= 10 cm)
 */
void SDK_EXAMPLE_gps_waypoint_control()
{
	static unsigned char wpExampleState=0;
	static double originLat,originLon;


	WO_SDK.ctrl_mode=0x03;

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	switch (wpExampleState)
	{
		//prior to start, the lever on channel 7 has to be in "OFF" position
		case 0:
		if ((RO_ALL_Data.channel[6]<1600) || (wpExampleActive))
			wpExampleState=1;
		break;

		case 1:
		if ((RO_ALL_Data.channel[6]>2400) || (wpExampleActive))
		{
			double lat,lon;
			//lever was set to "ON" state -> calculate and send first waypoint and switch state

			//fill waypoint structure
			wpToLL.max_speed=100;
			wpToLL.pos_acc=3000; 	//3m accuracy
			wpToLL.time=400; 		//4 seconds waiting time at each waypoint
			wpToLL.wp_activated=1;

			//see LL_HL_comm.h for WPPROP defines
			wpToLL.properties=WPPROP_ABSCOORDS|WPPROP_AUTOMATICGOTO|WPPROP_HEIGHTENABLED|WPPROP_YAWENABLED;

			//use current height and yaw
			wpToLL.yaw=RO_ALL_Data.angle_yaw; //use current yaw
			wpToLL.height=RO_ALL_Data.fusion_height; //use current height

			originLat=(double)GPS_Data.latitude/10000000.0;
			originLon=(double)GPS_Data.longitude/10000000.0;

			//calculate a position 15m north of us
			xy2latlon(originLat,originLon,0.0,15.0,&lat,&lon);

			wpToLL.X=lon*10000000;
			wpToLL.Y=lat*10000000;

			//calc chksum
			wpToLL.chksum = 0xAAAA
									+ wpToLL.yaw
									+ wpToLL.height
									+ wpToLL.time
									+ wpToLL.X
									+ wpToLL.Y
									+ wpToLL.max_speed
									+ wpToLL.pos_acc
									+ wpToLL.properties
									+ wpToLL.wp_activated;

			//send waypoint
			wpCtrlAckTrigger=0;
			wpCtrlWpCmd=WP_CMD_SINGLE_WP;
			wpCtrlWpCmdUpdated=1;
			wpExampleWpNr=0;
			wpExampleState=2;

		}
		break;

		case 2:
			//wait until cmd is processed and sent to LL processor
			if ((wpCtrlWpCmdUpdated==0) && (wpCtrlAckTrigger))
			{
				//check if waypoint was reached and wait time is over
				if (wpCtrlNavStatus&(WP_NAVSTAT_REACHED_POS_TIME))
				{
					//new waypoint
					double lat,lon;

					//fill waypoint structure
					wpToLL.max_speed=100;
					wpToLL.pos_acc=3000; //3m accuracy
					wpToLL.time=400; //4 seconds wait time
					wpToLL.wp_activated=1;

					//see LL_HL_comm.h for WPPROP defines
					wpToLL.properties=WPPROP_ABSCOORDS|WPPROP_AUTOMATICGOTO|WPPROP_HEIGHTENABLED|WPPROP_YAWENABLED;

					//use current height and yaw
					wpToLL.yaw=RO_ALL_Data.angle_yaw; //use current yaw
					wpToLL.height=RO_ALL_Data.fusion_height; //use current height

					//calculate a position 15m north and 15m east of origin
					xy2latlon(originLat,originLon,15.0,15.0,&lat,&lon);

					wpToLL.X=lon*10000000;
					wpToLL.Y=lat*10000000;

					//calc chksum
					wpToLL.chksum = 0xAAAA
											+ wpToLL.yaw
											+ wpToLL.height
											+ wpToLL.time
											+ wpToLL.X
											+ wpToLL.Y
											+ wpToLL.max_speed
											+ wpToLL.pos_acc
											+ wpToLL.properties
											+ wpToLL.wp_activated;
					//send waypoint
					wpCtrlAckTrigger=0;
					wpCtrlWpCmd=WP_CMD_SINGLE_WP;
					wpCtrlWpCmdUpdated=1;
					wpExampleWpNr++;

					wpExampleState=3;
				}

				if (wpCtrlNavStatus&WP_NAVSTAT_PILOT_ABORT)
				{
					wpExampleActive=0;
					wpExampleState=0;
				}


			}
			if ((RO_ALL_Data.channel[6]<1600) && (wpExampleActive==0))
						wpExampleState=0;
		break;

		case 3:
			//wait until cmd is processed and sent to LL processor
			if ((wpCtrlWpCmdUpdated==0) && (wpCtrlAckTrigger))
			{
				//check if waypoint was reached and wait time is over
				if (wpCtrlNavStatus&(WP_NAVSTAT_REACHED_POS_TIME))
				{
					//new waypoint
					double lat,lon;

					//fill waypoint structure
					wpToLL.max_speed=100;
					wpToLL.pos_acc=3000; //3m accuracy
					wpToLL.time=400; //4 seconds wait time
					wpToLL.wp_activated=1;

					//see LL_HL_comm.h for WPPROP defines
					wpToLL.properties=WPPROP_ABSCOORDS|WPPROP_AUTOMATICGOTO|WPPROP_HEIGHTENABLED|WPPROP_YAWENABLED;

					//use current height and yaw
					wpToLL.yaw=RO_ALL_Data.angle_yaw; //use current yaw
					wpToLL.height=RO_ALL_Data.fusion_height; //use current height

					//calculate a position 15m east of origin
					xy2latlon(originLat,originLon,15.0,0.0,&lat,&lon);

					wpToLL.X=lon*10000000;
					wpToLL.Y=lat*10000000;

					//calc chksum
					wpToLL.chksum = 0xAAAA
											+ wpToLL.yaw
											+ wpToLL.height
											+ wpToLL.time
											+ wpToLL.X
											+ wpToLL.Y
											+ wpToLL.max_speed
											+ wpToLL.pos_acc
											+ wpToLL.properties
											+ wpToLL.wp_activated;

					//send waypoint
					wpCtrlAckTrigger=0;
					wpCtrlWpCmd=WP_CMD_SINGLE_WP;
					wpCtrlWpCmdUpdated=1;
					wpExampleWpNr++;

					wpExampleState=4;
				}

				if (wpCtrlNavStatus&WP_NAVSTAT_PILOT_ABORT)
				{
					wpExampleActive=0;
					wpExampleState=0;
				}


			}
			if ((RO_ALL_Data.channel[6]<1600) && (wpExampleActive==0))
						wpExampleState=0;
		break;

		case 4:
			//wait until cmd is processed and sent to LL processor
			if ((wpCtrlWpCmdUpdated==0) && (wpCtrlAckTrigger))
			{
				//check if waypoint was reached and wait time is over
				if (wpCtrlNavStatus&(WP_NAVSTAT_REACHED_POS_TIME))
				{

					//fill waypoint structure
					wpToLL.max_speed=100;
					wpToLL.pos_acc=3000; //3m accuracy
					wpToLL.time=400; //4 seconds wait time
					wpToLL.wp_activated=1;

					//see LL_HL_comm.h for WPPROP defines
					wpToLL.properties=WPPROP_ABSCOORDS|WPPROP_AUTOMATICGOTO|WPPROP_HEIGHTENABLED|WPPROP_YAWENABLED;

					//use current height and yaw
					wpToLL.yaw=RO_ALL_Data.angle_yaw; //use current yaw
					wpToLL.height=RO_ALL_Data.fusion_height; //use current height

					//go to the beginning

					wpToLL.X=originLon*10000000;
					wpToLL.Y=originLat*10000000;

					//calc chksum
					wpToLL.chksum = 0xAAAA
											+ wpToLL.yaw
											+ wpToLL.height
											+ wpToLL.time
											+ wpToLL.X
											+ wpToLL.Y
											+ wpToLL.max_speed
											+ wpToLL.pos_acc
											+ wpToLL.properties
											+ wpToLL.wp_activated;

					//send waypoint
					wpCtrlAckTrigger=0;
					wpCtrlWpCmd=WP_CMD_SINGLE_WP;
					wpCtrlWpCmdUpdated=1;

					wpExampleWpNr++;

					wpExampleState=0;
					wpExampleActive=0;
				}

				if (wpCtrlNavStatus&WP_NAVSTAT_PILOT_ABORT)
				{
					wpExampleActive=0;
					wpExampleState=0;
				}


			}
			if ((RO_ALL_Data.channel[6]<1600) && (wpExampleActive==0))
						wpExampleState=0;
		break;

		default:
			wpExampleState=0;
		break;
	}

}

int SDK_EXAMPLE_turn_motors_on(void) //hold throttle stick down and yaw stick fully left to turn motors on
{
	static int timeout=0;

	WO_SDK.ctrl_mode=0x02;	//0x00: direct individual motor control: individual commands for motors 0..3
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	WO_SDK.disable_motor_onoff_by_stick=0; //make sure stick command is accepted

	if(++timeout>=1000)
    1d04:	e59f007c 	ldr	r0, [pc, #124]	; 1d88 <.text+0x1d88>
    1d08:	e5903000 	ldr	r3, [r0]
    1d0c:	e59f2078 	ldr	r2, [pc, #120]	; 1d8c <.text+0x1d8c>
    1d10:	e283c001 	add	ip, r3, #1	; 0x1
    1d14:	e92d4010 	stmdb	sp!, {r4, lr}
    1d18:	e3a01001 	mov	r1, #1	; 0x1
    1d1c:	e3a0e000 	mov	lr, #0	; 0x0
    1d20:	e35c0ffa 	cmp	ip, #1000	; 0x3e8
    1d24:	e3a03002 	mov	r3, #2	; 0x2
    1d28:	e580c000 	str	ip, [r0]
	{
		timeout=0;
    1d2c:	e1a04001 	mov	r4, r1
    1d30:	e5c23000 	strb	r3, [r2]
    1d34:	e5c2e002 	strb	lr, [r2, #2]
    1d38:	e5c21001 	strb	r1, [r2, #1]
    1d3c:	a580e000 	strge	lr, [r0]
    1d40:	aa00000d 	bge	1d7c <SDK_EXAMPLE_turn_motors_on+0x78>
		return(1); //1 => start sequence completed => motors running => user can stop calling this function
	}
	else if(timeout>500) //neutral stick command for 500 ms
	{
		WO_CTRL_Input.ctrl=0x0C;	//0x0C: enable throttle control and yaw control
		WO_CTRL_Input.thrust=0;
		WO_CTRL_Input.yaw=0;
		return(0);
	}
	else //hold stick command for 500 ms
	{
		WO_CTRL_Input.ctrl=0x0C;	//0x0C: enable throttle control and yaw control
    1d44:	e59f1044 	ldr	r1, [pc, #68]	; 1d90 <.text+0x1d90>
		WO_CTRL_Input.thrust=0;
		WO_CTRL_Input.yaw=-2047;
    1d48:	e3e03e7f 	mvn	r3, #2032	; 0x7f0
    1d4c:	e35c0f7d 	cmp	ip, #500	; 0x1f4
    1d50:	e243300e 	sub	r3, r3, #14	; 0xe
    1d54:	d1c130b4 	strleh	r3, [r1, #4]
    1d58:	c3a0300c 	movgt	r3, #12	; 0xc
    1d5c:	d3a0300c 	movle	r3, #12	; 0xc
    1d60:	c1c1e0b4 	strgth	lr, [r1, #4]
    1d64:	c1c130b8 	strgth	r3, [r1, #8]
    1d68:	c1c1e0b6 	strgth	lr, [r1, #6]
    1d6c:	d1c1e0b6 	strleh	lr, [r1, #6]
    1d70:	d1c130b8 	strleh	r3, [r1, #8]
    1d74:	e1a0400e 	mov	r4, lr
    1d78:	d1a0400e 	movle	r4, lr
		return(0);
	}

}
    1d7c:	e1a00004 	mov	r0, r4
    1d80:	e8bd4010 	ldmia	sp!, {r4, lr}
    1d84:	e12fff1e 	bx	lr
    1d88:	40000e50 	andmi	r0, r0, r0, asr lr
    1d8c:	40002188 	andmi	r2, r0, r8, lsl #3
    1d90:	400020fc 	strmid	r2, [r0], -ip

00001d94 <SDK_EXAMPLE_turn_motors_off>:

int SDK_EXAMPLE_turn_motors_off(void) //hold throttle stick down and yaw stick fully right to turn motors off
{
	static int timeout=0;

	WO_SDK.ctrl_mode=0x02;	//0x00: direct individual motor control: individual commands for motors 0..3
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	WO_SDK.disable_motor_onoff_by_stick=0; //make sure stick command is accepted

	if(++timeout>=1000)
    1d94:	e59f007c 	ldr	r0, [pc, #124]	; 1e18 <.text+0x1e18>
    1d98:	e5903000 	ldr	r3, [r0]
    1d9c:	e59f2078 	ldr	r2, [pc, #120]	; 1e1c <.text+0x1e1c>
    1da0:	e283c001 	add	ip, r3, #1	; 0x1
    1da4:	e92d4010 	stmdb	sp!, {r4, lr}
    1da8:	e3a01001 	mov	r1, #1	; 0x1
    1dac:	e3a0e000 	mov	lr, #0	; 0x0
    1db0:	e35c0ffa 	cmp	ip, #1000	; 0x3e8
    1db4:	e3a03002 	mov	r3, #2	; 0x2
    1db8:	e580c000 	str	ip, [r0]
	{
		timeout=0;
    1dbc:	e1a04001 	mov	r4, r1
    1dc0:	e5c23000 	strb	r3, [r2]
    1dc4:	e5c2e002 	strb	lr, [r2, #2]
    1dc8:	e5c21001 	strb	r1, [r2, #1]
    1dcc:	a580e000 	strge	lr, [r0]
    1dd0:	aa00000d 	bge	1e0c <SDK_EXAMPLE_turn_motors_off+0x78>
		return(1); //1 => stop sequence completed => motors turned off => user can stop calling this function
	}
	else if(timeout>500) //neutral stick command for 500 ms
	{
		WO_CTRL_Input.ctrl=0x0C;	//0x0C: enable throttle control and yaw control
		WO_CTRL_Input.thrust=0;
		WO_CTRL_Input.yaw=0;
		return(0);
	}
	else //hold stick command for 500 ms
	{
		WO_CTRL_Input.ctrl=0x0C;	//0x0C: enable throttle control and yaw control
    1dd4:	e59f2044 	ldr	r2, [pc, #68]	; 1e20 <.text+0x1e20>
    1dd8:	e35c0f7d 	cmp	ip, #500	; 0x1f4
    1ddc:	e1a03002 	mov	r3, r2
		WO_CTRL_Input.thrust=0;
		WO_CTRL_Input.yaw=2047;
    1de0:	d3e03b3e 	mvnle	r3, #63488	; 0xf800
    1de4:	c1c2e0b4 	strgth	lr, [r2, #4]
    1de8:	d1c230b4 	strleh	r3, [r2, #4]
    1dec:	c3a0200c 	movgt	r2, #12	; 0xc
    1df0:	d3a0300c 	movle	r3, #12	; 0xc
    1df4:	c1c320b8 	strgth	r2, [r3, #8]
    1df8:	c1c3e0b6 	strgth	lr, [r3, #6]
    1dfc:	d1c2e0b6 	strleh	lr, [r2, #6]
    1e00:	d1c230b8 	strleh	r3, [r2, #8]
    1e04:	e1a0400e 	mov	r4, lr
    1e08:	d1a0400e 	movle	r4, lr
		return(0);
	}
}
    1e0c:	e1a00004 	mov	r0, r4
    1e10:	e8bd4010 	ldmia	sp!, {r4, lr}
    1e14:	e12fff1e 	bx	lr
    1e18:	40000e4c 	andmi	r0, r0, ip, asr #28
    1e1c:	40002188 	andmi	r2, r0, r8, lsl #3
    1e20:	400020fc 	strmid	r2, [r0], -ip

00001e24 <SDK_EXAMPLE_gps_waypoint_control>:
    1e24:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1e28:	e59f9664 	ldr	r9, [pc, #1636]	; 2494 <.text+0x2494>
    1e2c:	e59f1664 	ldr	r1, [pc, #1636]	; 2498 <.text+0x2498>
    1e30:	e5d90000 	ldrb	r0, [r9]
    1e34:	e3a03001 	mov	r3, #1	; 0x1
    1e38:	e3a02003 	mov	r2, #3	; 0x3
    1e3c:	e24dd034 	sub	sp, sp, #52	; 0x34
    1e40:	e5c13001 	strb	r3, [r1, #1]
    1e44:	e5c12000 	strb	r2, [r1]
    1e48:	e3500004 	cmp	r0, #4	; 0x4
    1e4c:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
    1e50:	ea000004 	b	1e68 <.text+0x1e68>
    1e54:	000021d8 	ldreqd	r2, [r0], -r8
    1e58:	00001fe8 	andeq	r1, r0, r8, ror #31
    1e5c:	00002194 	muleq	r0, r4, r1
    1e60:	00001fa4 	andeq	r1, r0, r4, lsr #31
    1e64:	00001e7c 	andeq	r1, r0, ip, ror lr
    1e68:	e3a03000 	mov	r3, #0	; 0x0
    1e6c:	e5c93000 	strb	r3, [r9]
    1e70:	e28dd034 	add	sp, sp, #52	; 0x34
    1e74:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1e78:	e12fff1e 	bx	lr
    1e7c:	e59fb618 	ldr	fp, [pc, #1560]	; 249c <.text+0x249c>
    1e80:	e5dba000 	ldrb	sl, [fp]
    1e84:	e35a0000 	cmp	sl, #0	; 0x0
    1e88:	1a000040 	bne	1f90 <.text+0x1f90>
    1e8c:	e59f260c 	ldr	r2, [pc, #1548]	; 24a0 <.text+0x24a0>
    1e90:	e5d23000 	ldrb	r3, [r2]
    1e94:	e3530000 	cmp	r3, #0	; 0x0
    1e98:	0a00003c 	beq	1f90 <.text+0x1f90>
    1e9c:	e59f3600 	ldr	r3, [pc, #1536]	; 24a4 <.text+0x24a4>
    1ea0:	e1d370b0 	ldrh	r7, [r3]
    1ea4:	e3170002 	tst	r7, #2	; 0x2
    1ea8:	0a000034 	beq	1f80 <.text+0x1f80>
    1eac:	e59f55f4 	ldr	r5, [pc, #1524]	; 24a8 <.text+0x24a8>
    1eb0:	e59f35f4 	ldr	r3, [pc, #1524]	; 24ac <.text+0x24ac>
    1eb4:	e3a0c064 	mov	ip, #100	; 0x64
    1eb8:	e5936024 	ldr	r6, [r3, #36]
    1ebc:	e5934084 	ldr	r4, [r3, #132]
    1ec0:	e59f15e8 	ldr	r1, [pc, #1512]	; 24b0 <.text+0x24b0>
    1ec4:	e5c5c005 	strb	ip, [r5, #5]
    1ec8:	e3a0eebb 	mov	lr, #2992	; 0xbb0
    1ecc:	e24cc04d 	sub	ip, ip, #77	; 0x4d
    1ed0:	e28ee008 	add	lr, lr, #8	; 0x8
    1ed4:	e3a08001 	mov	r8, #1	; 0x1
    1ed8:	e5c5c004 	strb	ip, [r5, #4]
    1edc:	e3a0ce19 	mov	ip, #400	; 0x190
    1ee0:	e891000c 	ldmia	r1, {r2, r3}
    1ee4:	e1c5c0b6 	strh	ip, [r5, #6]
    1ee8:	e1c5e0b8 	strh	lr, [r5, #8]
    1eec:	e5856014 	str	r6, [r5, #20]
    1ef0:	e5854018 	str	r4, [r5, #24]
    1ef4:	e59f05b8 	ldr	r0, [pc, #1464]	; 24b4 <.text+0x24b4>
    1ef8:	e3a01000 	mov	r1, #0	; 0x0
    1efc:	e5858000 	str	r8, [r5]
    1f00:	eb0046dd 	bl	13a7c <__aeabi_dmul>
    1f04:	eb004853 	bl	14058 <__aeabi_d2iz>
    1f08:	e58d0020 	str	r0, [sp, #32]
    1f0c:	e59de020 	ldr	lr, [sp, #32]
    1f10:	e59f15a0 	ldr	r1, [pc, #1440]	; 24b8 <.text+0x24b8>
    1f14:	e585e00c 	str	lr, [r5, #12]
    1f18:	e891000c 	ldmia	r1, {r2, r3}
    1f1c:	e59f0590 	ldr	r0, [pc, #1424]	; 24b4 <.text+0x24b4>
    1f20:	e3a01000 	mov	r1, #0	; 0x0
    1f24:	eb0046d4 	bl	13a7c <__aeabi_dmul>
    1f28:	eb00484a 	bl	14058 <__aeabi_d2iz>
    1f2c:	e59f2588 	ldr	r2, [pc, #1416]	; 24bc <.text+0x24bc>
    1f30:	e5d23000 	ldrb	r3, [r2]
    1f34:	e2866e19 	add	r6, r6, #400	; 0x190
    1f38:	e59d1020 	ldr	r1, [sp, #32]
    1f3c:	e0833008 	add	r3, r3, r8
    1f40:	e0844006 	add	r4, r4, r6
    1f44:	e5c23000 	strb	r3, [r2]
    1f48:	e0844001 	add	r4, r4, r1
    1f4c:	e59f254c 	ldr	r2, [pc, #1356]	; 24a0 <.text+0x24a0>
    1f50:	e2444c49 	sub	r4, r4, #18688	; 0x4900
    1f54:	e2444022 	sub	r4, r4, #34	; 0x22
    1f58:	e5c2a000 	strb	sl, [r2]
    1f5c:	e59f355c 	ldr	r3, [pc, #1372]	; 24c0 <.text+0x24c0>
    1f60:	e59f255c 	ldr	r2, [pc, #1372]	; 24c4 <.text+0x24c4>
    1f64:	e0804004 	add	r4, r0, r4
    1f68:	e1c540ba 	strh	r4, [r5, #10]
    1f6c:	e5cb8000 	strb	r8, [fp]
    1f70:	e5c38000 	strb	r8, [r3]
    1f74:	e5c2a000 	strb	sl, [r2]
    1f78:	e5850010 	str	r0, [r5, #16]
    1f7c:	e5c9a000 	strb	sl, [r9]
    1f80:	e3170008 	tst	r7, #8	; 0x8
    1f84:	159f3538 	ldrne	r3, [pc, #1336]	; 24c4 <.text+0x24c4>
    1f88:	15c9a000 	strneb	sl, [r9]
    1f8c:	15c3a000 	strneb	sl, [r3]
    1f90:	e59f4514 	ldr	r4, [pc, #1300]	; 24ac <.text+0x24ac>
    1f94:	e1d431b8 	ldrh	r3, [r4, #24]
    1f98:	e3530d19 	cmp	r3, #1600	; 0x640
    1f9c:	3a00000c 	bcc	1fd4 <.text+0x1fd4>
    1fa0:	eaffffb2 	b	1e70 <.text+0x1e70>
    1fa4:	e59fa4f0 	ldr	sl, [pc, #1264]	; 249c <.text+0x249c>
    1fa8:	e5da8000 	ldrb	r8, [sl]
    1fac:	e3580000 	cmp	r8, #0	; 0x0
    1fb0:	1a000003 	bne	1fc4 <.text+0x1fc4>
    1fb4:	e59fb4e4 	ldr	fp, [pc, #1252]	; 24a0 <.text+0x24a0>
    1fb8:	e5db3000 	ldrb	r3, [fp]
    1fbc:	e3530000 	cmp	r3, #0	; 0x0
    1fc0:	1a00008f 	bne	2204 <.text+0x2204>
    1fc4:	e59f14e0 	ldr	r1, [pc, #1248]	; 24ac <.text+0x24ac>
    1fc8:	e1d131b8 	ldrh	r3, [r1, #24]
    1fcc:	e3530d19 	cmp	r3, #1600	; 0x640
    1fd0:	2affffa6 	bcs	1e70 <.text+0x1e70>
    1fd4:	e59f34e8 	ldr	r3, [pc, #1256]	; 24c4 <.text+0x24c4>
    1fd8:	e5d33000 	ldrb	r3, [r3]
    1fdc:	e3530000 	cmp	r3, #0	; 0x0
    1fe0:	0affffa1 	beq	1e6c <.text+0x1e6c>
    1fe4:	eaffffa1 	b	1e70 <.text+0x1e70>
    1fe8:	e59f14bc 	ldr	r1, [pc, #1212]	; 24ac <.text+0x24ac>
    1fec:	e1d131b8 	ldrh	r3, [r1, #24]
    1ff0:	e3530e96 	cmp	r3, #2400	; 0x960
    1ff4:	8a000003 	bhi	2008 <.text+0x2008>
    1ff8:	e59f34c4 	ldr	r3, [pc, #1220]	; 24c4 <.text+0x24c4>
    1ffc:	e5d32000 	ldrb	r2, [r3]
    2000:	e3520000 	cmp	r2, #0	; 0x0
    2004:	0affff99 	beq	1e70 <.text+0x1e70>
    2008:	e59f6498 	ldr	r6, [pc, #1176]	; 24a8 <.text+0x24a8>
    200c:	e591c084 	ldr	ip, [r1, #132]
    2010:	e5911024 	ldr	r1, [r1, #36]
    2014:	e59f44ac 	ldr	r4, [pc, #1196]	; 24c8 <.text+0x24c8>
    2018:	e3a03064 	mov	r3, #100	; 0x64
    201c:	e3a02ebb 	mov	r2, #2992	; 0xbb0
    2020:	e2822008 	add	r2, r2, #8	; 0x8
    2024:	e3a0a001 	mov	sl, #1	; 0x1
    2028:	e5c63005 	strb	r3, [r6, #5]
    202c:	e5861014 	str	r1, [r6, #20]
    2030:	e243304d 	sub	r3, r3, #77	; 0x4d
    2034:	e3a01e19 	mov	r1, #400	; 0x190
    2038:	e5940000 	ldr	r0, [r4]
    203c:	e586c018 	str	ip, [r6, #24]
    2040:	e1c620b8 	strh	r2, [r6, #8]
    2044:	e5c63004 	strb	r3, [r6, #4]
    2048:	e1c610b6 	strh	r1, [r6, #6]
    204c:	e586a000 	str	sl, [r6]
    2050:	eb00464e 	bl	13990 <__aeabi_i2d>
    2054:	e59f2458 	ldr	r2, [pc, #1112]	; 24b4 <.text+0x24b4>
    2058:	e3a03000 	mov	r3, #0	; 0x0
    205c:	eb00472a 	bl	13d0c <__aeabi_ddiv>
    2060:	e58d0018 	str	r0, [sp, #24]
    2064:	e58d101c 	str	r1, [sp, #28]
    2068:	e59f3448 	ldr	r3, [pc, #1096]	; 24b8 <.text+0x24b8>
    206c:	e5940004 	ldr	r0, [r4, #4]
    2070:	e28d4018 	add	r4, sp, #24	; 0x18
    2074:	e8940030 	ldmia	r4, {r4, r5}
    2078:	e8830030 	stmia	r3, {r4, r5}
    207c:	eb004643 	bl	13990 <__aeabi_i2d>
    2080:	e59f242c 	ldr	r2, [pc, #1068]	; 24b4 <.text+0x24b4>
    2084:	e3a03000 	mov	r3, #0	; 0x0
    2088:	eb00471f 	bl	13d0c <__aeabi_ddiv>
    208c:	e59fc41c 	ldr	ip, [pc, #1052]	; 24b0 <.text+0x24b0>
    2090:	e1a04000 	mov	r4, r0
    2094:	e1a05001 	mov	r5, r1
    2098:	e88c0030 	stmia	ip, {r4, r5}
    209c:	e1a02004 	mov	r2, r4
    20a0:	e1a03005 	mov	r3, r5
    20a4:	e3a04000 	mov	r4, #0	; 0x0
    20a8:	e3a05000 	mov	r5, #0	; 0x0
    20ac:	e88d0030 	stmia	sp, {r4, r5}
    20b0:	e3a04101 	mov	r4, #1073741824	; 0x40000000
    20b4:	e28dc02c 	add	ip, sp, #44	; 0x2c
    20b8:	e28de024 	add	lr, sp, #36	; 0x24
    20bc:	e28d0018 	add	r0, sp, #24	; 0x18
    20c0:	e8900003 	ldmia	r0, {r0, r1}
    20c4:	e284482e 	add	r4, r4, #3014656	; 0x2e0000
    20c8:	e3a05000 	mov	r5, #0	; 0x0
    20cc:	e58dc014 	str	ip, [sp, #20]
    20d0:	e58de010 	str	lr, [sp, #16]
    20d4:	e58d4008 	str	r4, [sp, #8]
    20d8:	e58d500c 	str	r5, [sp, #12]
    20dc:	ebfffd61 	bl	1668 <xy2latlon>
    20e0:	e28d202c 	add	r2, sp, #44	; 0x2c
    20e4:	e892000c 	ldmia	r2, {r2, r3}
    20e8:	e59f03c4 	ldr	r0, [pc, #964]	; 24b4 <.text+0x24b4>
    20ec:	e3a01000 	mov	r1, #0	; 0x0
    20f0:	eb004661 	bl	13a7c <__aeabi_dmul>
    20f4:	eb0047d7 	bl	14058 <__aeabi_d2iz>
    20f8:	e1a04000 	mov	r4, r0
    20fc:	e28d2024 	add	r2, sp, #36	; 0x24
    2100:	e892000c 	ldmia	r2, {r2, r3}
    2104:	e59f03a8 	ldr	r0, [pc, #936]	; 24b4 <.text+0x24b4>
    2108:	e3a01000 	mov	r1, #0	; 0x0
    210c:	e586400c 	str	r4, [r6, #12]
    2110:	eb004659 	bl	13a7c <__aeabi_dmul>
    2114:	eb0047cf 	bl	14058 <__aeabi_d2iz>
    2118:	e1d620b6 	ldrh	r2, [r6, #6]
    211c:	e5963014 	ldr	r3, [r6, #20]
    2120:	e5961018 	ldr	r1, [r6, #24]
    2124:	e0833002 	add	r3, r3, r2
    2128:	e0811003 	add	r1, r1, r3
    212c:	e5d6c005 	ldrb	ip, [r6, #5]
    2130:	e0811004 	add	r1, r1, r4
    2134:	e5d63004 	ldrb	r3, [r6, #4]
    2138:	e08cc001 	add	ip, ip, r1
    213c:	e1d620b8 	ldrh	r2, [r6, #8]
    2140:	e5961000 	ldr	r1, [r6]
    2144:	e083300c 	add	r3, r3, ip
    2148:	e0802002 	add	r2, r0, r2
    214c:	e2433c55 	sub	r3, r3, #21760	; 0x5500
    2150:	e0822001 	add	r2, r2, r1
    2154:	e2433056 	sub	r3, r3, #86	; 0x56
    2158:	e0822003 	add	r2, r2, r3
    215c:	e59f3338 	ldr	r3, [pc, #824]	; 249c <.text+0x249c>
    2160:	e1c620ba 	strh	r2, [r6, #10]
    2164:	e59f2350 	ldr	r2, [pc, #848]	; 24bc <.text+0x24bc>
    2168:	e3a01000 	mov	r1, #0	; 0x0
    216c:	e5c3a000 	strb	sl, [r3]
    2170:	e3a03002 	mov	r3, #2	; 0x2
    2174:	e5c21000 	strb	r1, [r2]
    2178:	e5c93000 	strb	r3, [r9]
    217c:	e59f231c 	ldr	r2, [pc, #796]	; 24a0 <.text+0x24a0>
    2180:	e59f3338 	ldr	r3, [pc, #824]	; 24c0 <.text+0x24c0>
    2184:	e5c21000 	strb	r1, [r2]
    2188:	e5c3a000 	strb	sl, [r3]
    218c:	e5860010 	str	r0, [r6, #16]
    2190:	eaffff36 	b	1e70 <.text+0x1e70>
    2194:	e59fa300 	ldr	sl, [pc, #768]	; 249c <.text+0x249c>
    2198:	e5da8000 	ldrb	r8, [sl]
    219c:	e3580000 	cmp	r8, #0	; 0x0
    21a0:	1affff87 	bne	1fc4 <.text+0x1fc4>
    21a4:	e59fb2f4 	ldr	fp, [pc, #756]	; 24a0 <.text+0x24a0>
    21a8:	e5db3000 	ldrb	r3, [fp]
    21ac:	e3530000 	cmp	r3, #0	; 0x0
    21b0:	0affff83 	beq	1fc4 <.text+0x1fc4>
    21b4:	e59f52e8 	ldr	r5, [pc, #744]	; 24a4 <.text+0x24a4>
    21b8:	e1d5c0b0 	ldrh	ip, [r5]
    21bc:	e31c0002 	tst	ip, #2	; 0x2
    21c0:	1a000064 	bne	2358 <.text+0x2358>
    21c4:	e31c0008 	tst	ip, #8	; 0x8
    21c8:	159f32f4 	ldrne	r3, [pc, #756]	; 24c4 <.text+0x24c4>
    21cc:	15c98000 	strneb	r8, [r9]
    21d0:	15c38000 	strneb	r8, [r3]
    21d4:	eaffff7a 	b	1fc4 <.text+0x1fc4>
    21d8:	e59f32cc 	ldr	r3, [pc, #716]	; 24ac <.text+0x24ac>
    21dc:	e1d321b8 	ldrh	r2, [r3, #24]
    21e0:	e3520d19 	cmp	r2, #1600	; 0x640
    21e4:	3a000003 	bcc	21f8 <.text+0x21f8>
    21e8:	e59f32d4 	ldr	r3, [pc, #724]	; 24c4 <.text+0x24c4>
    21ec:	e5d32000 	ldrb	r2, [r3]
    21f0:	e3520000 	cmp	r2, #0	; 0x0
    21f4:	0affff1d 	beq	1e70 <.text+0x1e70>
    21f8:	e3a03001 	mov	r3, #1	; 0x1
    21fc:	e5c93000 	strb	r3, [r9]
    2200:	eaffff1a 	b	1e70 <.text+0x1e70>
    2204:	e59f2298 	ldr	r2, [pc, #664]	; 24a4 <.text+0x24a4>
    2208:	e1d2c0b0 	ldrh	ip, [r2]
    220c:	e31c0002 	tst	ip, #2	; 0x2
    2210:	0affffeb 	beq	21c4 <.text+0x21c4>
    2214:	e59f329c 	ldr	r3, [pc, #668]	; 24b8 <.text+0x24b8>
    2218:	e59fc290 	ldr	ip, [pc, #656]	; 24b0 <.text+0x24b0>
    221c:	e59f6288 	ldr	r6, [pc, #648]	; 24ac <.text+0x24ac>
    2220:	e59f4280 	ldr	r4, [pc, #640]	; 24a8 <.text+0x24a8>
    2224:	e8930003 	ldmia	r3, {r0, r1}
    2228:	e5965024 	ldr	r5, [r6, #36]
    222c:	e89c000c 	ldmia	ip, {r2, r3}
    2230:	e3a0eebb 	mov	lr, #2992	; 0xbb0
    2234:	e3a0c064 	mov	ip, #100	; 0x64
    2238:	e5966084 	ldr	r6, [r6, #132]
    223c:	e5c4c005 	strb	ip, [r4, #5]
    2240:	e28ee008 	add	lr, lr, #8	; 0x8
    2244:	e24cc04d 	sub	ip, ip, #77	; 0x4d
    2248:	e1c4e0b8 	strh	lr, [r4, #8]
    224c:	e5c4c004 	strb	ip, [r4, #4]
    2250:	e5845014 	str	r5, [r4, #20]
    2254:	e28dc024 	add	ip, sp, #36	; 0x24
    2258:	e28de02c 	add	lr, sp, #44	; 0x2c
    225c:	e3a05101 	mov	r5, #1073741824	; 0x40000000
    2260:	e5846018 	str	r6, [r4, #24]
    2264:	e285582e 	add	r5, r5, #3014656	; 0x2e0000
    2268:	e58dc010 	str	ip, [sp, #16]
    226c:	e58de014 	str	lr, [sp, #20]
    2270:	e3a0ce19 	mov	ip, #400	; 0x190
    2274:	e3a0e001 	mov	lr, #1	; 0x1
    2278:	e3a06000 	mov	r6, #0	; 0x0
    227c:	e1c4c0b6 	strh	ip, [r4, #6]
    2280:	e584e000 	str	lr, [r4]
    2284:	e88d0060 	stmia	sp, {r5, r6}
    2288:	e3a05000 	mov	r5, #0	; 0x0
    228c:	e3a06000 	mov	r6, #0	; 0x0
    2290:	e58d5008 	str	r5, [sp, #8]
    2294:	e58d600c 	str	r6, [sp, #12]
    2298:	ebfffcf2 	bl	1668 <xy2latlon>
    229c:	e28d202c 	add	r2, sp, #44	; 0x2c
    22a0:	e892000c 	ldmia	r2, {r2, r3}
    22a4:	e59f0208 	ldr	r0, [pc, #520]	; 24b4 <.text+0x24b4>
    22a8:	e3a01000 	mov	r1, #0	; 0x0
    22ac:	eb0045f2 	bl	13a7c <__aeabi_dmul>
    22b0:	eb004768 	bl	14058 <__aeabi_d2iz>
    22b4:	e1a05000 	mov	r5, r0
    22b8:	e28d2024 	add	r2, sp, #36	; 0x24
    22bc:	e892000c 	ldmia	r2, {r2, r3}
    22c0:	e584500c 	str	r5, [r4, #12]
    22c4:	e59f01e8 	ldr	r0, [pc, #488]	; 24b4 <.text+0x24b4>
    22c8:	e3a01000 	mov	r1, #0	; 0x0
    22cc:	eb0045ea 	bl	13a7c <__aeabi_dmul>
    22d0:	eb004760 	bl	14058 <__aeabi_d2iz>
    22d4:	e1d410b6 	ldrh	r1, [r4, #6]
    22d8:	e5943014 	ldr	r3, [r4, #20]
    22dc:	e5942018 	ldr	r2, [r4, #24]
    22e0:	e0833001 	add	r3, r3, r1
    22e4:	e0822003 	add	r2, r2, r3
    22e8:	e5d4c005 	ldrb	ip, [r4, #5]
    22ec:	e0822005 	add	r2, r2, r5
    22f0:	e5d41004 	ldrb	r1, [r4, #4]
    22f4:	e08cc002 	add	ip, ip, r2
    22f8:	e1d430b8 	ldrh	r3, [r4, #8]
    22fc:	e59f51b8 	ldr	r5, [pc, #440]	; 24bc <.text+0x24bc>
    2300:	e081100c 	add	r1, r1, ip
    2304:	e594e000 	ldr	lr, [r4]
    2308:	e0803003 	add	r3, r0, r3
    230c:	e2411c55 	sub	r1, r1, #21760	; 0x5500
    2310:	e5d52000 	ldrb	r2, [r5]
    2314:	e083300e 	add	r3, r3, lr
    2318:	e2411056 	sub	r1, r1, #86	; 0x56
    231c:	e59f6180 	ldr	r6, [pc, #384]	; 24a4 <.text+0x24a4>
    2320:	e0833001 	add	r3, r3, r1
    2324:	e2822001 	add	r2, r2, #1	; 0x1
    2328:	e1c430ba 	strh	r3, [r4, #10]
    232c:	e1d6c0b0 	ldrh	ip, [r6]
    2330:	e59f3188 	ldr	r3, [pc, #392]	; 24c0 <.text+0x24c0>
    2334:	e3a0e001 	mov	lr, #1	; 0x1
    2338:	e5c52000 	strb	r2, [r5]
    233c:	e3a02004 	mov	r2, #4	; 0x4
    2340:	e5cae000 	strb	lr, [sl]
    2344:	e5cb8000 	strb	r8, [fp]
    2348:	e5c3e000 	strb	lr, [r3]
    234c:	e5c92000 	strb	r2, [r9]
    2350:	e5840010 	str	r0, [r4, #16]
    2354:	eaffff9a 	b	21c4 <.text+0x21c4>
    2358:	e59f3158 	ldr	r3, [pc, #344]	; 24b8 <.text+0x24b8>
    235c:	e59fc14c 	ldr	ip, [pc, #332]	; 24b0 <.text+0x24b0>
    2360:	e59f4140 	ldr	r4, [pc, #320]	; 24a8 <.text+0x24a8>
    2364:	e59f6140 	ldr	r6, [pc, #320]	; 24ac <.text+0x24ac>
    2368:	e8930003 	ldmia	r3, {r0, r1}
    236c:	e3a0eebb 	mov	lr, #2992	; 0xbb0
    2370:	e89c000c 	ldmia	ip, {r2, r3}
    2374:	e3a0c064 	mov	ip, #100	; 0x64
    2378:	e5965024 	ldr	r5, [r6, #36]
    237c:	e5c4c005 	strb	ip, [r4, #5]
    2380:	e5966084 	ldr	r6, [r6, #132]
    2384:	e28ee008 	add	lr, lr, #8	; 0x8
    2388:	e24cc04d 	sub	ip, ip, #77	; 0x4d
    238c:	e1c4e0b8 	strh	lr, [r4, #8]
    2390:	e5c4c004 	strb	ip, [r4, #4]
    2394:	e28de024 	add	lr, sp, #36	; 0x24
    2398:	e28dc02c 	add	ip, sp, #44	; 0x2c
    239c:	e5845014 	str	r5, [r4, #20]
    23a0:	e5846018 	str	r6, [r4, #24]
    23a4:	e3a05101 	mov	r5, #1073741824	; 0x40000000
    23a8:	e58dc010 	str	ip, [sp, #16]
    23ac:	e58de014 	str	lr, [sp, #20]
    23b0:	e3a0ce19 	mov	ip, #400	; 0x190
    23b4:	e3a0e001 	mov	lr, #1	; 0x1
    23b8:	e1c4c0b6 	strh	ip, [r4, #6]
    23bc:	e584e000 	str	lr, [r4]
    23c0:	e285582e 	add	r5, r5, #3014656	; 0x2e0000
    23c4:	e3a06000 	mov	r6, #0	; 0x0
    23c8:	e88d0060 	stmia	sp, {r5, r6}
    23cc:	e58d5008 	str	r5, [sp, #8]
    23d0:	e58d600c 	str	r6, [sp, #12]
    23d4:	ebfffca3 	bl	1668 <xy2latlon>
    23d8:	e28d2024 	add	r2, sp, #36	; 0x24
    23dc:	e892000c 	ldmia	r2, {r2, r3}
    23e0:	e59f00cc 	ldr	r0, [pc, #204]	; 24b4 <.text+0x24b4>
    23e4:	e3a01000 	mov	r1, #0	; 0x0
    23e8:	eb0045a3 	bl	13a7c <__aeabi_dmul>
    23ec:	eb004719 	bl	14058 <__aeabi_d2iz>
    23f0:	e1a05000 	mov	r5, r0
    23f4:	e28d202c 	add	r2, sp, #44	; 0x2c
    23f8:	e892000c 	ldmia	r2, {r2, r3}
    23fc:	e584500c 	str	r5, [r4, #12]
    2400:	e59f00ac 	ldr	r0, [pc, #172]	; 24b4 <.text+0x24b4>
    2404:	e3a01000 	mov	r1, #0	; 0x0
    2408:	eb00459b 	bl	13a7c <__aeabi_dmul>
    240c:	eb004711 	bl	14058 <__aeabi_d2iz>
    2410:	e1d410b6 	ldrh	r1, [r4, #6]
    2414:	e5943014 	ldr	r3, [r4, #20]
    2418:	e5942018 	ldr	r2, [r4, #24]
    241c:	e0833001 	add	r3, r3, r1
    2420:	e0822003 	add	r2, r2, r3
    2424:	e5d4c005 	ldrb	ip, [r4, #5]
    2428:	e0822005 	add	r2, r2, r5
    242c:	e5d41004 	ldrb	r1, [r4, #4]
    2430:	e08cc002 	add	ip, ip, r2
    2434:	e1d430b8 	ldrh	r3, [r4, #8]
    2438:	e59f507c 	ldr	r5, [pc, #124]	; 24bc <.text+0x24bc>
    243c:	e081100c 	add	r1, r1, ip
    2440:	e594e000 	ldr	lr, [r4]
    2444:	e0803003 	add	r3, r0, r3
    2448:	e2411c55 	sub	r1, r1, #21760	; 0x5500
    244c:	e5d52000 	ldrb	r2, [r5]
    2450:	e083300e 	add	r3, r3, lr
    2454:	e2411056 	sub	r1, r1, #86	; 0x56
    2458:	e59f6044 	ldr	r6, [pc, #68]	; 24a4 <.text+0x24a4>
    245c:	e0833001 	add	r3, r3, r1
    2460:	e2822001 	add	r2, r2, #1	; 0x1
    2464:	e1c430ba 	strh	r3, [r4, #10]
    2468:	e1d6c0b0 	ldrh	ip, [r6]
    246c:	e59f304c 	ldr	r3, [pc, #76]	; 24c0 <.text+0x24c0>
    2470:	e3a0e001 	mov	lr, #1	; 0x1
    2474:	e5c52000 	strb	r2, [r5]
    2478:	e3a02003 	mov	r2, #3	; 0x3
    247c:	e5cae000 	strb	lr, [sl]
    2480:	e5cb8000 	strb	r8, [fp]
    2484:	e5c3e000 	strb	lr, [r3]
    2488:	e5c92000 	strb	r2, [r9]
    248c:	e5840010 	str	r0, [r4, #16]
    2490:	eaffff4b 	b	21c4 <.text+0x21c4>
    2494:	40000e64 	andmi	r0, r0, r4, ror #28
    2498:	40002188 	andmi	r2, r0, r8, lsl #3
    249c:	40000ddf 	ldrmid	r0, [r0], -pc
    24a0:	40000de0 	andmi	r0, r0, r0, ror #27
    24a4:	40000de2 	andmi	r0, r0, r2, ror #27
    24a8:	40002088 	andmi	r2, r0, r8, lsl #1
    24ac:	40002214 	andmi	r2, r0, r4, lsl r2
    24b0:	40000e54 	andmi	r0, r0, r4, asr lr
    24b4:	416312d0 	ldrmid	r1, [r3, #-32]!
    24b8:	40000e5c 	andmi	r0, r0, ip, asr lr
    24bc:	40000e04 	andmi	r0, r0, r4, lsl #28
    24c0:	40000dde 	ldrmid	r0, [r0], -lr
    24c4:	40000e05 	andmi	r0, r0, r5, lsl #28
    24c8:	400020a4 	andmi	r2, r0, r4, lsr #1

000024cc <SDK_mainloop>:
    24cc:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    24d0:	e59f4278 	ldr	r4, [pc, #632]	; 2750 <.text+0x2750>
    24d4:	e1d400f4 	ldrsh	r0, [r4, #4]
    24d8:	eb004791 	bl	14324 <__aeabi_i2f>
    24dc:	e59f5270 	ldr	r5, [pc, #624]	; 2754 <.text+0x2754>
    24e0:	e5850000 	str	r0, [r5]
    24e4:	e5940020 	ldr	r0, [r4, #32]
    24e8:	eb00478d 	bl	14324 <__aeabi_i2f>
    24ec:	eb004532 	bl	139bc <__aeabi_f2d>
    24f0:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    24f4:	e282288f 	add	r2, r2, #9371648	; 0x8f0000
    24f8:	e2822901 	add	r2, r2, #16384	; 0x4000
    24fc:	e3a03000 	mov	r3, #0	; 0x0
    2500:	eb004601 	bl	13d0c <__aeabi_ddiv>
    2504:	e28f2f8d 	add	r2, pc, #564	; 0x234
    2508:	e892000c 	ldmia	r2, {r2, r3}
    250c:	eb00455a 	bl	13a7c <__aeabi_dmul>
    2510:	eb0046e7 	bl	140b4 <__aeabi_d2f>
    2514:	e5850004 	str	r0, [r5, #4]
    2518:	e594001c 	ldr	r0, [r4, #28]
    251c:	eb004780 	bl	14324 <__aeabi_i2f>
    2520:	eb004525 	bl	139bc <__aeabi_f2d>
    2524:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    2528:	e282288f 	add	r2, r2, #9371648	; 0x8f0000
    252c:	e2822901 	add	r2, r2, #16384	; 0x4000
    2530:	e3a03000 	mov	r3, #0	; 0x0
    2534:	eb0045f4 	bl	13d0c <__aeabi_ddiv>
    2538:	e28f2c02 	add	r2, pc, #512	; 0x200
    253c:	e892000c 	ldmia	r2, {r2, r3}
    2540:	eb00454d 	bl	13a7c <__aeabi_dmul>
    2544:	eb0046da 	bl	140b4 <__aeabi_d2f>
    2548:	e5850008 	str	r0, [r5, #8]
    254c:	e5940024 	ldr	r0, [r4, #36]
    2550:	eb004773 	bl	14324 <__aeabi_i2f>
    2554:	eb004518 	bl	139bc <__aeabi_f2d>
    2558:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    255c:	e282288f 	add	r2, r2, #9371648	; 0x8f0000
    2560:	e2822901 	add	r2, r2, #16384	; 0x4000
    2564:	e3a03000 	mov	r3, #0	; 0x0
    2568:	eb0045e7 	bl	13d0c <__aeabi_ddiv>
    256c:	e28f2f73 	add	r2, pc, #460	; 0x1cc
    2570:	e892000c 	ldmia	r2, {r2, r3}
    2574:	eb004540 	bl	13a7c <__aeabi_dmul>
    2578:	eb0046cd 	bl	140b4 <__aeabi_d2f>
    257c:	e3a01000 	mov	r1, #0	; 0x0
    2580:	eb002efe 	bl	e180 <angle_diff>
    2584:	e59f41cc 	ldr	r4, [pc, #460]	; 2758 <.text+0x2758>
    2588:	e585000c 	str	r0, [r5, #12]
    258c:	e5940010 	ldr	r0, [r4, #16]
    2590:	eb004763 	bl	14324 <__aeabi_i2f>
    2594:	eb004508 	bl	139bc <__aeabi_f2d>
    2598:	e28f2f6a 	add	r2, pc, #424	; 0x1a8
    259c:	e892000c 	ldmia	r2, {r2, r3}
    25a0:	eb004535 	bl	13a7c <__aeabi_dmul>
    25a4:	eb0046c2 	bl	140b4 <__aeabi_d2f>
    25a8:	e585001c 	str	r0, [r5, #28]
    25ac:	e594000c 	ldr	r0, [r4, #12]
    25b0:	eb00475b 	bl	14324 <__aeabi_i2f>
    25b4:	eb004500 	bl	139bc <__aeabi_f2d>
    25b8:	e28f2f62 	add	r2, pc, #392	; 0x188
    25bc:	e892000c 	ldmia	r2, {r2, r3}
    25c0:	eb00452d 	bl	13a7c <__aeabi_dmul>
    25c4:	eb0046ba 	bl	140b4 <__aeabi_d2f>
    25c8:	e5850020 	str	r0, [r5, #32]
    25cc:	e5940014 	ldr	r0, [r4, #20]
    25d0:	eb004753 	bl	14324 <__aeabi_i2f>
    25d4:	eb0044f8 	bl	139bc <__aeabi_f2d>
    25d8:	e28f2f5a 	add	r2, pc, #360	; 0x168
    25dc:	e892000c 	ldmia	r2, {r2, r3}
    25e0:	eb004525 	bl	13a7c <__aeabi_dmul>
    25e4:	eb0046b2 	bl	140b4 <__aeabi_d2f>
    25e8:	e59f416c 	ldr	r4, [pc, #364]	; 275c <.text+0x275c>
    25ec:	e5943000 	ldr	r3, [r4]
    25f0:	e3530000 	cmp	r3, #0	; 0x0
    25f4:	e5850024 	str	r0, [r5, #36]
    25f8:	1a000006 	bne	2618 <SDK_mainloop+0x14c>
    25fc:	e59f315c 	ldr	r3, [pc, #348]	; 2760 <.text+0x2760>
    2600:	e3a014bf 	mov	r1, #-1090519040	; 0xbf000000
    2604:	e5930010 	ldr	r0, [r3, #16]
    2608:	eb00483c 	bl	14700 <__lesf2>
    260c:	e3500000 	cmp	r0, #0	; 0x0
    2610:	b3a03001 	movlt	r3, #1	; 0x1
    2614:	b5843000 	strlt	r3, [r4]
    2618:	e59f0144 	ldr	r0, [pc, #324]	; 2764 <.text+0x2764>
    261c:	e5903000 	ldr	r3, [r0]
    2620:	e3530001 	cmp	r3, #1	; 0x1
    2624:	0a000028 	beq	26cc <SDK_mainloop+0x200>
    2628:	e59f0138 	ldr	r0, [pc, #312]	; 2768 <.text+0x2768>
    262c:	e5903000 	ldr	r3, [r0]
    2630:	e3530001 	cmp	r3, #1	; 0x1
    2634:	0a00001b 	beq	26a8 <SDK_mainloop+0x1dc>
    2638:	eb002940 	bl	cb40 <lab>
    263c:	e59fe128 	ldr	lr, [pc, #296]	; 276c <.text+0x276c>
    2640:	e59ec000 	ldr	ip, [lr]
    2644:	e35c0e7d 	cmp	ip, #2000	; 0x7d0
    2648:	da00000e 	ble	2688 <SDK_mainloop+0x1bc>
    264c:	e59f311c 	ldr	r3, [pc, #284]	; 2770 <.text+0x2770>
    2650:	e5932000 	ldr	r2, [r3]
    2654:	e3520001 	cmp	r2, #1	; 0x1
    2658:	13a0120e 	movne	r1, #-536870912	; 0xe0000000
    265c:	13a00b33 	movne	r0, #52224	; 0xcc00
    2660:	11a02001 	movne	r2, r1
    2664:	12800003 	addne	r0, r0, #3	; 0x3
    2668:	0a00001e 	beq	26e8 <SDK_mainloop+0x21c>
    266c:	e3a03080 	mov	r3, #128	; 0x80
    2670:	e281190a 	add	r1, r1, #163840	; 0x28000
    2674:	e581300c 	str	r3, [r1, #12]
    2678:	e59f30f4 	ldr	r3, [pc, #244]	; 2774 <.text+0x2774>
    267c:	e2822802 	add	r2, r2, #131072	; 0x20000
    2680:	e5820008 	str	r0, [r2, #8]
    2684:	e5830000 	str	r0, [r3]
    2688:	e59f30e8 	ldr	r3, [pc, #232]	; 2778 <.text+0x2778>
    268c:	e5932000 	ldr	r2, [r3]
    2690:	e28c1001 	add	r1, ip, #1	; 0x1
    2694:	e2822001 	add	r2, r2, #1	; 0x1
    2698:	e58e1000 	str	r1, [lr]
    269c:	e5832000 	str	r2, [r3]
    26a0:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    26a4:	e12fff1e 	bx	lr
    26a8:	e59f20cc 	ldr	r2, [pc, #204]	; 277c <.text+0x277c>
    26ac:	e5923000 	ldr	r3, [r2]
    26b0:	e59f20c8 	ldr	r2, [pc, #200]	; 2780 <.text+0x2780>
    26b4:	e1e03003 	mvn	r3, r3
    26b8:	e2033001 	and	r3, r3, #1	; 0x1
    26bc:	e3a01000 	mov	r1, #0	; 0x0
    26c0:	e5823000 	str	r3, [r2]
    26c4:	e5801000 	str	r1, [r0]
    26c8:	eaffffda 	b	2638 <SDK_mainloop+0x16c>
    26cc:	e59f30b0 	ldr	r3, [pc, #176]	; 2784 <.text+0x2784>
    26d0:	e59f20b0 	ldr	r2, [pc, #176]	; 2788 <.text+0x2788>
    26d4:	e5931000 	ldr	r1, [r3]
    26d8:	e3a03000 	mov	r3, #0	; 0x0
    26dc:	e5821000 	str	r1, [r2]
    26e0:	e5803000 	str	r3, [r0]
    26e4:	eaffffcf 	b	2628 <SDK_mainloop+0x15c>
    26e8:	e59f009c 	ldr	r0, [pc, #156]	; 278c <.text+0x278c>
    26ec:	e59f309c 	ldr	r3, [pc, #156]	; 2790 <.text+0x2790>
    26f0:	e5901000 	ldr	r1, [r0]
    26f4:	e5932000 	ldr	r2, [r3]
    26f8:	e2811001 	add	r1, r1, #1	; 0x1
    26fc:	e3520001 	cmp	r2, #1	; 0x1
    2700:	e5801000 	str	r1, [r0]
    2704:	0a000006 	beq	2724 <SDK_mainloop+0x258>
    2708:	e351004b 	cmp	r1, #75	; 0x4b
    270c:	03a0120e 	moveq	r1, #-536870912	; 0xe0000000
    2710:	03a00b33 	moveq	r0, #52224	; 0xcc00
    2714:	01a02001 	moveq	r2, r1
    2718:	02800002 	addeq	r0, r0, #2	; 0x2
    271c:	1affffd9 	bne	2688 <SDK_mainloop+0x1bc>
    2720:	eaffffd1 	b	266c <SDK_mainloop+0x1a0>
    2724:	e3510005 	cmp	r1, #5	; 0x5
    2728:	02411252 	subeq	r1, r1, #536870917	; 0x20000005
    272c:	03a00b33 	moveq	r0, #52224	; 0xcc00
    2730:	01a02001 	moveq	r2, r1
    2734:	02800001 	addeq	r0, r0, #1	; 0x1
    2738:	1affffd2 	bne	2688 <SDK_mainloop+0x1bc>
    273c:	eaffffca 	b	266c <SDK_mainloop+0x1a0>
    2740:	3f91df45 	svccc	0x0091df45
    2744:	a50de270 	strge	lr, [sp, #-624]
    2748:	3f319d42 	svccc	0x00319d42
    274c:	4a657555 	bmi	195fca8 <__ctors_end__+0x1941d6c>
    2750:	40002214 	andmi	r2, r0, r4, lsl r2
    2754:	400021c0 	andmi	r2, r0, r0, asr #3
    2758:	40004f5c 	andmi	r4, r0, ip, asr pc
    275c:	400022ac 	andmi	r2, r0, ip, lsr #5
    2760:	4000544c 	andmi	r5, r0, ip, asr #8
    2764:	40000e20 	andmi	r0, r0, r0, lsr #28
    2768:	40000e34 	andmi	r0, r0, r4, lsr lr
    276c:	40000008 	andmi	r0, r0, r8
    2770:	40000e18 	andmi	r0, r0, r8, lsl lr
    2774:	40000e14 	andmi	r0, r0, r4, lsl lr
    2778:	40000e08 	andmi	r0, r0, r8, lsl #28
    277c:	40000e30 	andmi	r0, r0, r0, lsr lr
    2780:	40000e38 	andmi	r0, r0, r8, lsr lr
    2784:	40000e1c 	andmi	r0, r0, ip, lsl lr
    2788:	40000e24 	andmi	r0, r0, r4, lsr #28
    278c:	40000e0c 	andmi	r0, r0, ip, lsl #28
    2790:	40000000 	andmi	r0, r0, r0

00002794 <SDK_jetiAscTecExampleUpdateDisplay>:
#include "system.h"
#include <string.h>


void SDK_jetiAscTecExampleUpdateDisplay(unsigned char state) {
    2794:	e92d4010 	stmdb	sp!, {r4, lr}
    2798:	e20000ff 	and	r0, r0, #255	; 0xff
    279c:	e24dd020 	sub	sp, sp, #32	; 0x20
	char text[31];
	switch (state) {
    27a0:	e3500006 	cmp	r0, #6	; 0x6
    27a4:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
    27a8:	ea000010 	b	27f0 <.text+0x27f0>
    27ac:	000027fc 	streqd	r2, [r0], -ip
    27b0:	000027c8 	andeq	r2, r0, r8, asr #15
    27b4:	00002878 	andeq	r2, r0, r8, ror r8
    27b8:	0000286c 	andeq	r2, r0, ip, ror #16
    27bc:	00002860 	andeq	r2, r0, r0, ror #16
    27c0:	00002854 	andeq	r2, r0, r4, asr r8
    27c4:	00002818 	andeq	r2, r0, r8, lsl r8
	//				Line	   11111111111111112222222222222222
	case 0:
#ifndef MATLAB
		if (RO_ALL_Data.flying)
			jetiSetTextDisplay("<-Waypoint Test  EmergencyMode->");
		else
#endif
			jetiSetTextDisplay("AscTec JetiTest  EmergencyMode->");
		break;
	case 1:
		if (emergencyMode == EM_SAVE)
    27c8:	e59f30e4 	ldr	r3, [pc, #228]	; 28b4 <.text+0x28b4>
    27cc:	e5d33000 	ldrb	r3, [r3]
    27d0:	e3530001 	cmp	r3, #1	; 0x1
    27d4:	0a000030 	beq	289c <.text+0x289c>
			jetiSetTextDisplay("Current EmMode<>Direct Landing");
		else if (emergencyMode == EM_SAVE_EXTENDED_WAITING_TIME)
    27d8:	e3530002 	cmp	r3, #2	; 0x2
    27dc:	0a000031 	beq	28a8 <.text+0x28a8>
			jetiSetTextDisplay("Current EmMode<>Wait&Land");
		else if (emergencyMode == EM_RETURN_AT_MISSION_SUMMIT)
    27e0:	e3530008 	cmp	r3, #8	; 0x8
    27e4:	0a000029 	beq	2890 <.text+0x2890>
			jetiSetTextDisplay("Current EmMode<>Come Home High");
		else
			jetiSetTextDisplay("Current EmMode<>Come Home ");
    27e8:	e59f00c8 	ldr	r0, [pc, #200]	; 28b8 <.text+0x28b8>
    27ec:	eb002656 	bl	c14c <jetiSetTextDisplay>
		break;
	case 2:
		jetiSetTextDisplay("EmMode v=Set  <>Direct Landing");
		break;
	case 3:
		jetiSetTextDisplay("EmMode v=Set  <>Wait&Land");
		break;
	case 4:
		jetiSetTextDisplay("EmMode v=Set  <>Come Home     ");
		break;
	case 5:
		jetiSetTextDisplay("EmMode v=Set  <>Come Home High");
		break;
	case 6:
		sprintf(&text,"WP Act. v=Stop <>WP# %2i Dist: %2im",wpExampleWpNr,wpCtrlDistToWp/10);
		jetiSetTextDisplay((unsigned char *)&text);
		break;
	}
}
    27f0:	e28dd020 	add	sp, sp, #32	; 0x20
    27f4:	e8bd4010 	ldmia	sp!, {r4, lr}
    27f8:	e12fff1e 	bx	lr
    27fc:	e59f30b8 	ldr	r3, [pc, #184]	; 28bc <.text+0x28bc>
    2800:	e5d32002 	ldrb	r2, [r3, #2]
    2804:	e3520000 	cmp	r2, #0	; 0x0
    2808:	0a00001d 	beq	2884 <.text+0x2884>
    280c:	e59f00ac 	ldr	r0, [pc, #172]	; 28c0 <.text+0x28c0>
    2810:	eb00264d 	bl	c14c <jetiSetTextDisplay>
    2814:	eafffff5 	b	27f0 <.text+0x27f0>
    2818:	e59f30a4 	ldr	r3, [pc, #164]	; 28c4 <.text+0x28c4>
    281c:	e59f20a4 	ldr	r2, [pc, #164]	; 28c8 <.text+0x28c8>
    2820:	e1d310b0 	ldrh	r1, [r3]
    2824:	e0830192 	umull	r0, r3, r2, r1
    2828:	e59f109c 	ldr	r1, [pc, #156]	; 28cc <.text+0x28cc>
    282c:	e28d4001 	add	r4, sp, #1	; 0x1
    2830:	e1a03683 	mov	r3, r3, lsl #13
    2834:	e5d12000 	ldrb	r2, [r1]
    2838:	e1a03823 	mov	r3, r3, lsr #16
    283c:	e1a00004 	mov	r0, r4
    2840:	e59f1088 	ldr	r1, [pc, #136]	; 28d0 <.text+0x28d0>
    2844:	eb006a98 	bl	1d2ac <__sprintf_from_arm>
    2848:	e1a00004 	mov	r0, r4
    284c:	eb00263e 	bl	c14c <jetiSetTextDisplay>
    2850:	eaffffe6 	b	27f0 <.text+0x27f0>
    2854:	e59f0078 	ldr	r0, [pc, #120]	; 28d4 <.text+0x28d4>
    2858:	eb00263b 	bl	c14c <jetiSetTextDisplay>
    285c:	eaffffe3 	b	27f0 <.text+0x27f0>
    2860:	e59f0070 	ldr	r0, [pc, #112]	; 28d8 <.text+0x28d8>
    2864:	eb002638 	bl	c14c <jetiSetTextDisplay>
    2868:	eaffffe0 	b	27f0 <.text+0x27f0>
    286c:	e59f0068 	ldr	r0, [pc, #104]	; 28dc <.text+0x28dc>
    2870:	eb002635 	bl	c14c <jetiSetTextDisplay>
    2874:	eaffffdd 	b	27f0 <.text+0x27f0>
    2878:	e59f0060 	ldr	r0, [pc, #96]	; 28e0 <.text+0x28e0>
    287c:	eb002632 	bl	c14c <jetiSetTextDisplay>
    2880:	eaffffda 	b	27f0 <.text+0x27f0>
    2884:	e59f0058 	ldr	r0, [pc, #88]	; 28e4 <.text+0x28e4>
    2888:	eb00262f 	bl	c14c <jetiSetTextDisplay>
    288c:	eaffffd7 	b	27f0 <.text+0x27f0>
    2890:	e59f0050 	ldr	r0, [pc, #80]	; 28e8 <.text+0x28e8>
    2894:	eb00262c 	bl	c14c <jetiSetTextDisplay>
    2898:	eaffffd4 	b	27f0 <.text+0x27f0>
    289c:	e59f0048 	ldr	r0, [pc, #72]	; 28ec <.text+0x28ec>
    28a0:	eb002629 	bl	c14c <jetiSetTextDisplay>
    28a4:	eaffffd1 	b	27f0 <.text+0x27f0>
    28a8:	e59f0040 	ldr	r0, [pc, #64]	; 28f0 <.text+0x28f0>
    28ac:	eb002626 	bl	c14c <jetiSetTextDisplay>
    28b0:	eaffffce 	b	27f0 <.text+0x27f0>
    28b4:	400022b8 	strmih	r2, [r0], -r8
    28b8:	0001dd50 	andeq	sp, r1, r0, asr sp
    28bc:	40002214 	andmi	r2, r0, r4, lsl r2
    28c0:	0001dcac 	andeq	sp, r1, ip, lsr #25
    28c4:	40000de4 	andmi	r0, r0, r4, ror #27
    28c8:	cccccccd 	stcgtl	12, cr12, [ip], {205}
    28cc:	40000e04 	andmi	r0, r0, r4, lsl #28
    28d0:	0001dde8 	andeq	sp, r1, r8, ror #27
    28d4:	0001ddc8 	andeq	sp, r1, r8, asr #27
    28d8:	0001dda8 	andeq	sp, r1, r8, lsr #27
    28dc:	0001dd8c 	andeq	sp, r1, ip, lsl #27
    28e0:	0001dd6c 	andeq	sp, r1, ip, ror #26
    28e4:	0001dcd0 	ldreqd	sp, [r1], -r0
    28e8:	0001dd30 	andeq	sp, r1, r0, lsr sp
    28ec:	0001dcf4 	streqd	sp, [r1], -r4
    28f0:	0001dd14 	andeq	sp, r1, r4, lsl sp

000028f4 <SDK_jetiAscTecExampleInit>:

void SDK_jetiAscTecExampleKeyChange(unsigned char key) {
	static unsigned char displayState = 0;

	switch (displayState) {
	case 0:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			break;
		case JETI_KEY_LEFT:
			if (RO_ALL_Data.flying)
			{
				wpExampleActive=1;
				displayState=6;
			}
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;

	case 1:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			break;
		case JETI_KEY_LEFT:
			displayState = 0;
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;

	case 2:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			SDK_SetEmergencyMode(EM_SAVE);
			displayState = 0;
			break;
		case JETI_KEY_LEFT:
			displayState = 5;
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;

	case 3:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			SDK_SetEmergencyMode(EM_SAVE_EXTENDED_WAITING_TIME);
			displayState = 0;
			break;
		case JETI_KEY_LEFT:
			displayState--;
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;
	case 4:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			SDK_SetEmergencyMode(EM_RETURN_AT_PREDEFINED_HEIGHT);
			displayState = 0;
			break;
		case JETI_KEY_LEFT:
			displayState--;
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;

	case 5:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			SDK_SetEmergencyMode(EM_RETURN_AT_MISSION_SUMMIT);
			displayState = 0;
			break;
		case JETI_KEY_LEFT:
			displayState--;
			break;
		case JETI_KEY_RIGHT:
			displayState = 2;
			break;
		}
		break;


	case 6:
		//switch back when waypoint example is finished
		if (wpExampleActive==0)
			displayState = 0;

		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			displayState = 0;
			wpExampleActive=0;
			break;
		case JETI_KEY_LEFT:
			break;
		case JETI_KEY_RIGHT:
			break;
		}
		break;
	}

	SDK_jetiAscTecExampleUpdateDisplay(displayState);
}

void SDK_jetiAscTecExampleInit(void) {
    28f4:	e92d4010 	stmdb	sp!, {r4, lr}
	jetiSetDeviceName("AscTec SDK");
    28f8:	e59f01d0 	ldr	r0, [pc, #464]	; 2ad0 <.text+0x2ad0>
	jetiSetTextDisplay("AscTec Example  ->more Infos");
	jetiInitValue(0, "Pitch", "");
    28fc:	e59f41d0 	ldr	r4, [pc, #464]	; 2ad4 <.text+0x2ad4>
    2900:	eb002315 	bl	b55c <jetiSetDeviceName>
    2904:	e59f01cc 	ldr	r0, [pc, #460]	; 2ad8 <.text+0x2ad8>
    2908:	eb00260f 	bl	c14c <jetiSetTextDisplay>
    290c:	e1a02004 	mov	r2, r4
    2910:	e59f11c4 	ldr	r1, [pc, #452]	; 2adc <.text+0x2adc>
    2914:	e3a00000 	mov	r0, #0	; 0x0
    2918:	eb00265e 	bl	c298 <jetiInitValue>
	jetiSetDecimalPoint(0, 2);
    291c:	e3a01002 	mov	r1, #2	; 0x2
    2920:	e3a00000 	mov	r0, #0	; 0x0
    2924:	eb00237b 	bl	b718 <jetiSetDecimalPoint>
	jetiInitValue(1, "Roll", "");
    2928:	e1a02004 	mov	r2, r4
    292c:	e59f11ac 	ldr	r1, [pc, #428]	; 2ae0 <.text+0x2ae0>
    2930:	e3a00001 	mov	r0, #1	; 0x1
    2934:	eb002657 	bl	c298 <jetiInitValue>
	jetiSetDecimalPoint(1, 2);
    2938:	e3a01002 	mov	r1, #2	; 0x2
    293c:	e3a00001 	mov	r0, #1	; 0x1
    2940:	eb002374 	bl	b718 <jetiSetDecimalPoint>
	jetiInitValue(2, "Yaw", "");
    2944:	e1a02004 	mov	r2, r4
    2948:	e59f1194 	ldr	r1, [pc, #404]	; 2ae4 <.text+0x2ae4>
    294c:	e3a00002 	mov	r0, #2	; 0x2
    2950:	eb002650 	bl	c298 <jetiInitValue>
	jetiSetDecimalPoint(2, 2);
    2954:	e3a00002 	mov	r0, #2	; 0x2
    2958:	e1a01000 	mov	r1, r0
    295c:	eb00236d 	bl	b718 <jetiSetDecimalPoint>
	jetiInitValue(3, "Height", "m");
	jetiSetDecimalPoint(3, 2);
	jetiInitValue(4, "FlightMode", "");
    2960:	e59f4180 	ldr	r4, [pc, #384]	; 2ae8 <.text+0x2ae8>
    2964:	e59f2180 	ldr	r2, [pc, #384]	; 2aec <.text+0x2aec>
    2968:	e59f1180 	ldr	r1, [pc, #384]	; 2af0 <.text+0x2af0>
    296c:	e3a00003 	mov	r0, #3	; 0x3
    2970:	eb002648 	bl	c298 <jetiInitValue>
    2974:	e3a01002 	mov	r1, #2	; 0x2
    2978:	e3a00003 	mov	r0, #3	; 0x3
    297c:	eb002365 	bl	b718 <jetiSetDecimalPoint>
    2980:	e1a02004 	mov	r2, r4
    2984:	e59f1168 	ldr	r1, [pc, #360]	; 2af4 <.text+0x2af4>
    2988:	e3a00004 	mov	r0, #4	; 0x4
    298c:	eb002641 	bl	c298 <jetiInitValue>
	jetiInitValue(5, "Speed", "m/s");
    2990:	e59f2160 	ldr	r2, [pc, #352]	; 2af8 <.text+0x2af8>
    2994:	e59f1160 	ldr	r1, [pc, #352]	; 2afc <.text+0x2afc>
    2998:	e3a00005 	mov	r0, #5	; 0x5
    299c:	eb00263d 	bl	c298 <jetiInitValue>
	jetiSetDecimalPoint(5, 1);
    29a0:	e3a01001 	mov	r1, #1	; 0x1
    29a4:	e3a00005 	mov	r0, #5	; 0x5
    29a8:	eb00235a 	bl	b718 <jetiSetDecimalPoint>
	jetiInitValue(6, "GPS", "%");
    29ac:	e59f114c 	ldr	r1, [pc, #332]	; 2b00 <.text+0x2b00>
    29b0:	e59f214c 	ldr	r2, [pc, #332]	; 2b04 <.text+0x2b04>
    29b4:	e3a00006 	mov	r0, #6	; 0x6
    29b8:	eb002636 	bl	c298 <jetiInitValue>
	jetiInitValue(7, "BAT", "V");
    29bc:	e59f2144 	ldr	r2, [pc, #324]	; 2b08 <.text+0x2b08>
    29c0:	e59f1144 	ldr	r1, [pc, #324]	; 2b0c <.text+0x2b0c>
    29c4:	e3a00007 	mov	r0, #7	; 0x7
    29c8:	eb002632 	bl	c298 <jetiInitValue>
	jetiSetDecimalPoint(7, 2);
    29cc:	e3a01002 	mov	r1, #2	; 0x2
    29d0:	e3a00007 	mov	r0, #7	; 0x7
    29d4:	eb00234f 	bl	b718 <jetiSetDecimalPoint>
	jetiInitValue(8, "CPU Time", "us"); //TODO Einheit checken!
    29d8:	e59f1130 	ldr	r1, [pc, #304]	; 2b10 <.text+0x2b10>
    29dc:	e59f2130 	ldr	r2, [pc, #304]	; 2b14 <.text+0x2b14>
    29e0:	e3a00008 	mov	r0, #8	; 0x8
    29e4:	eb00262b 	bl	c298 <jetiInitValue>
	jetiInitValue(9, "Lat", "");
    29e8:	e1a02004 	mov	r2, r4
    29ec:	e59f1124 	ldr	r1, [pc, #292]	; 2b18 <.text+0x2b18>
    29f0:	e3a00009 	mov	r0, #9	; 0x9
    29f4:	eb002627 	bl	c298 <jetiInitValue>
	jetiInitValue(10, "Lon", "");
    29f8:	e1a02004 	mov	r2, r4
    29fc:	e59f1118 	ldr	r1, [pc, #280]	; 2b1c <.text+0x2b1c>
    2a00:	e3a0000a 	mov	r0, #10	; 0xa
    2a04:	eb002623 	bl	c298 <jetiInitValue>
	jetiInitValue(11, "LatRem", "");
    2a08:	e1a02004 	mov	r2, r4
    2a0c:	e59f110c 	ldr	r1, [pc, #268]	; 2b20 <.text+0x2b20>
    2a10:	e3a0000b 	mov	r0, #11	; 0xb
    2a14:	eb00261f 	bl	c298 <jetiInitValue>
	jetiInitValue(12, "LonRem", "");
    2a18:	e1a02004 	mov	r2, r4
    2a1c:	e59f1100 	ldr	r1, [pc, #256]	; 2b24 <.text+0x2b24>
    2a20:	e3a0000c 	mov	r0, #12	; 0xc
    2a24:	eb00261b 	bl	c298 <jetiInitValue>
	jetiSetValue14B(0, 0);
    2a28:	e3a00000 	mov	r0, #0	; 0x0
    2a2c:	e1a01000 	mov	r1, r0
    2a30:	eb002478 	bl	bc18 <jetiSetValue14B>
	jetiSetValue14B(1, 0);
    2a34:	e3a01000 	mov	r1, #0	; 0x0
    2a38:	e3a00001 	mov	r0, #1	; 0x1
    2a3c:	eb002475 	bl	bc18 <jetiSetValue14B>
	jetiSetValue22B(2, 0);
    2a40:	e3a01000 	mov	r1, #0	; 0x0
    2a44:	e3a00002 	mov	r0, #2	; 0x2
    2a48:	eb0023b8 	bl	b930 <jetiSetValue22B>
	jetiSetValue22B(3, 0);
    2a4c:	e3a01000 	mov	r1, #0	; 0x0
    2a50:	e3a00003 	mov	r0, #3	; 0x3
    2a54:	eb0023b5 	bl	b930 <jetiSetValue22B>
	jetiSetValue6B(4, 0);
    2a58:	e3a01000 	mov	r1, #0	; 0x0
    2a5c:	e3a00004 	mov	r0, #4	; 0x4
    2a60:	eb002410 	bl	baa8 <jetiSetValue6B>
	jetiSetValue14B(5, 0);
    2a64:	e3a01000 	mov	r1, #0	; 0x0
    2a68:	e3a00005 	mov	r0, #5	; 0x5
    2a6c:	eb002469 	bl	bc18 <jetiSetValue14B>
	jetiSetValue14B(6, 0);
    2a70:	e3a01000 	mov	r1, #0	; 0x0
    2a74:	e3a00006 	mov	r0, #6	; 0x6
    2a78:	eb002466 	bl	bc18 <jetiSetValue14B>
	jetiSetValue22B(7, 0);
    2a7c:	e3a01000 	mov	r1, #0	; 0x0
    2a80:	e3a00007 	mov	r0, #7	; 0x7
    2a84:	eb0023a9 	bl	b930 <jetiSetValue22B>
	jetiSetValue14B(8, 0);
    2a88:	e3a01000 	mov	r1, #0	; 0x0
    2a8c:	e3a00008 	mov	r0, #8	; 0x8
    2a90:	eb002460 	bl	bc18 <jetiSetValue14B>
	jetiSetValue14B(9, 0);
    2a94:	e3a01000 	mov	r1, #0	; 0x0
    2a98:	e3a00009 	mov	r0, #9	; 0x9
    2a9c:	eb00245d 	bl	bc18 <jetiSetValue14B>
	jetiSetValue14B(10, 0);
    2aa0:	e3a01000 	mov	r1, #0	; 0x0
    2aa4:	e3a0000a 	mov	r0, #10	; 0xa
    2aa8:	eb00245a 	bl	bc18 <jetiSetValue14B>
	jetiSetValue22B(11, 0);
    2aac:	e3a01000 	mov	r1, #0	; 0x0
    2ab0:	e3a0000b 	mov	r0, #11	; 0xb
    2ab4:	eb00239d 	bl	b930 <jetiSetValue22B>
	jetiSetValue22B(12, 0);
    2ab8:	e3a01000 	mov	r1, #0	; 0x0
    2abc:	e3a0000c 	mov	r0, #12	; 0xc
    2ac0:	eb00239a 	bl	b930 <jetiSetValue22B>

	SDK_jetiAscTecExampleUpdateDisplay(0);
    2ac4:	e3a00000 	mov	r0, #0	; 0x0
}
    2ac8:	e8bd4010 	ldmia	sp!, {r4, lr}
    2acc:	eaffff30 	b	2794 <SDK_jetiAscTecExampleUpdateDisplay>
    2ad0:	0001de0c 	andeq	sp, r1, ip, lsl #28
    2ad4:	0001de40 	andeq	sp, r1, r0, asr #28
    2ad8:	0001de18 	andeq	sp, r1, r8, lsl lr
    2adc:	0001de38 	andeq	sp, r1, r8, lsr lr
    2ae0:	0001de44 	andeq	sp, r1, r4, asr #28
    2ae4:	0001de4c 	andeq	sp, r1, ip, asr #28
    2ae8:	0001dccc 	andeq	sp, r1, ip, asr #25
    2aec:	0001de58 	andeq	sp, r1, r8, asr lr
    2af0:	0001de50 	andeq	sp, r1, r0, asr lr
    2af4:	0001de5c 	andeq	sp, r1, ip, asr lr
    2af8:	0001dc70 	andeq	sp, r1, r0, ror ip
    2afc:	0001dc68 	andeq	sp, r1, r8, ror #24
    2b00:	0001dc74 	andeq	sp, r1, r4, ror ip
    2b04:	0001dc78 	andeq	sp, r1, r8, ror ip
    2b08:	0001dc80 	andeq	sp, r1, r0, lsl #25
    2b0c:	0001dc7c 	andeq	sp, r1, ip, ror ip
    2b10:	0001dc84 	andeq	sp, r1, r4, lsl #25
    2b14:	0001dc90 	muleq	r1, r0, ip
    2b18:	0001dc94 	muleq	r1, r4, ip
    2b1c:	0001dc98 	muleq	r1, r8, ip
    2b20:	0001dc9c 	muleq	r1, ip, ip
    2b24:	0001dca4 	andeq	sp, r1, r4, lsr #25

00002b28 <SDK_jetiAscTecExampleKeyChange>:
    2b28:	e92d4010 	stmdb	sp!, {r4, lr}
    2b2c:	e59f4184 	ldr	r4, [pc, #388]	; 2cb8 <.text+0x2cb8>
    2b30:	e5d43000 	ldrb	r3, [r4]
    2b34:	e20000ff 	and	r0, r0, #255	; 0xff
    2b38:	e3530006 	cmp	r3, #6	; 0x6
    2b3c:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    2b40:	ea00000f 	b	2b84 <.text+0x2b84>
    2b44:	00002b90 	muleq	r0, r0, fp
    2b48:	00002c38 	andeq	r2, r0, r8, lsr ip
    2b4c:	00002c14 	andeq	r2, r0, r4, lsl ip
    2b50:	00002c54 	andeq	r2, r0, r4, asr ip
    2b54:	00002bf0 	streqd	r2, [r0], -r0
    2b58:	00002bcc 	andeq	r2, r0, ip, asr #23
    2b5c:	00002ba8 	andeq	r2, r0, r8, lsr #23
    2b60:	e59f3154 	ldr	r3, [pc, #340]	; 2cbc <.text+0x2cbc>
    2b64:	e5d32002 	ldrb	r2, [r3, #2]
    2b68:	e3520000 	cmp	r2, #0	; 0x0
    2b6c:	0a000004 	beq	2b84 <.text+0x2b84>
    2b70:	e59f2148 	ldr	r2, [pc, #328]	; 2cc0 <.text+0x2cc0>
    2b74:	e3a03001 	mov	r3, #1	; 0x1
    2b78:	e3a01006 	mov	r1, #6	; 0x6
    2b7c:	e5c23000 	strb	r3, [r2]
    2b80:	e5c41000 	strb	r1, [r4]
    2b84:	e5d40000 	ldrb	r0, [r4]
    2b88:	e8bd4010 	ldmia	sp!, {r4, lr}
    2b8c:	eaffff00 	b	2794 <SDK_jetiAscTecExampleUpdateDisplay>
    2b90:	e3500007 	cmp	r0, #7	; 0x7
    2b94:	0afffff1 	beq	2b60 <.text+0x2b60>
    2b98:	e350000e 	cmp	r0, #14	; 0xe
    2b9c:	03a03001 	moveq	r3, #1	; 0x1
    2ba0:	05c43000 	streqb	r3, [r4]
    2ba4:	eafffff6 	b	2b84 <.text+0x2b84>
    2ba8:	e59f2110 	ldr	r2, [pc, #272]	; 2cc0 <.text+0x2cc0>
    2bac:	e5d23000 	ldrb	r3, [r2]
    2bb0:	e3530000 	cmp	r3, #0	; 0x0
    2bb4:	05c43000 	streqb	r3, [r4]
    2bb8:	e350000b 	cmp	r0, #11	; 0xb
    2bbc:	03a03000 	moveq	r3, #0	; 0x0
    2bc0:	05c23000 	streqb	r3, [r2]
    2bc4:	05c43000 	streqb	r3, [r4]
    2bc8:	eaffffed 	b	2b84 <.text+0x2b84>
    2bcc:	e350000b 	cmp	r0, #11	; 0xb
    2bd0:	0a000026 	beq	2c70 <.text+0x2c70>
    2bd4:	e350000e 	cmp	r0, #14	; 0xe
    2bd8:	0a00001a 	beq	2c48 <.text+0x2c48>
    2bdc:	e3500007 	cmp	r0, #7	; 0x7
    2be0:	1affffe7 	bne	2b84 <.text+0x2b84>
    2be4:	e3a03004 	mov	r3, #4	; 0x4
    2be8:	e5c43000 	strb	r3, [r4]
    2bec:	eaffffe4 	b	2b84 <.text+0x2b84>
    2bf0:	e350000b 	cmp	r0, #11	; 0xb
    2bf4:	0a00002a 	beq	2ca4 <.text+0x2ca4>
    2bf8:	e350000e 	cmp	r0, #14	; 0xe
    2bfc:	0a00000a 	beq	2c2c <.text+0x2c2c>
    2c00:	e3500007 	cmp	r0, #7	; 0x7
    2c04:	1affffde 	bne	2b84 <.text+0x2b84>
    2c08:	e3a03003 	mov	r3, #3	; 0x3
    2c0c:	e5c43000 	strb	r3, [r4]
    2c10:	eaffffdb 	b	2b84 <.text+0x2b84>
    2c14:	e350000b 	cmp	r0, #11	; 0xb
    2c18:	0a00001e 	beq	2c98 <.text+0x2c98>
    2c1c:	e350000e 	cmp	r0, #14	; 0xe
    2c20:	0afffff8 	beq	2c08 <.text+0x2c08>
    2c24:	e3500007 	cmp	r0, #7	; 0x7
    2c28:	1affffd5 	bne	2b84 <.text+0x2b84>
    2c2c:	e3a03005 	mov	r3, #5	; 0x5
    2c30:	e5c43000 	strb	r3, [r4]
    2c34:	eaffffd2 	b	2b84 <.text+0x2b84>
    2c38:	e3500007 	cmp	r0, #7	; 0x7
    2c3c:	0a00000d 	beq	2c78 <.text+0x2c78>
    2c40:	e350000e 	cmp	r0, #14	; 0xe
    2c44:	1affffce 	bne	2b84 <.text+0x2b84>
    2c48:	e3a03002 	mov	r3, #2	; 0x2
    2c4c:	e5c43000 	strb	r3, [r4]
    2c50:	eaffffcb 	b	2b84 <.text+0x2b84>
    2c54:	e350000b 	cmp	r0, #11	; 0xb
    2c58:	0a000009 	beq	2c84 <.text+0x2c84>
    2c5c:	e350000e 	cmp	r0, #14	; 0xe
    2c60:	0affffdf 	beq	2be4 <.text+0x2be4>
    2c64:	e3500007 	cmp	r0, #7	; 0x7
    2c68:	1affffc5 	bne	2b84 <.text+0x2b84>
    2c6c:	eafffff5 	b	2c48 <.text+0x2c48>
    2c70:	e3a00008 	mov	r0, #8	; 0x8
    2c74:	ebfffba9 	bl	1b20 <SDK_SetEmergencyMode>
    2c78:	e3a03000 	mov	r3, #0	; 0x0
    2c7c:	e5c43000 	strb	r3, [r4]
    2c80:	eaffffbf 	b	2b84 <.text+0x2b84>
    2c84:	e3a00002 	mov	r0, #2	; 0x2
    2c88:	ebfffba4 	bl	1b20 <SDK_SetEmergencyMode>
    2c8c:	e3a03000 	mov	r3, #0	; 0x0
    2c90:	e5c43000 	strb	r3, [r4]
    2c94:	eaffffba 	b	2b84 <.text+0x2b84>
    2c98:	e3a00001 	mov	r0, #1	; 0x1
    2c9c:	ebfffb9f 	bl	1b20 <SDK_SetEmergencyMode>
    2ca0:	eafffff4 	b	2c78 <.text+0x2c78>
    2ca4:	e3a00004 	mov	r0, #4	; 0x4
    2ca8:	ebfffb9c 	bl	1b20 <SDK_SetEmergencyMode>
    2cac:	e3a03000 	mov	r3, #0	; 0x0
    2cb0:	e5c43000 	strb	r3, [r4]
    2cb4:	eaffffb2 	b	2b84 <.text+0x2b84>
    2cb8:	40000e6a 	andmi	r0, r0, sl, ror #28
    2cbc:	40002214 	andmi	r2, r0, r4, lsl r2
    2cc0:	40000e05 	andmi	r0, r0, r5, lsl #28

00002cc4 <SDK_jetiAscTecExampleRun>:

void SDK_jetiAscTecExampleRun(void) {
    2cc4:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
	int speed;
	int gps_quality;
	unsigned char key;
	static unsigned char first = 0;
	//counter for updating the jeti display regularly
	static unsigned char jetiDisplayUpdateCnt=0;

	if (!first) {
    2cc8:	e59f2288 	ldr	r2, [pc, #648]	; 2f58 <.text+0x2f58>
    2ccc:	e5d23000 	ldrb	r3, [r2]
    2cd0:	e3530000 	cmp	r3, #0	; 0x0
    2cd4:	0a000097 	beq	2f38 <SDK_jetiAscTecExampleRun+0x274>
		first = 1;
		SDK_jetiAscTecExampleInit();
	}

	jetiSetValue14B(0, LL_1khz_attitude_data.angle_pitch);
    2cd8:	e59f727c 	ldr	r7, [pc, #636]	; 2f5c <.text+0x2f5c>
    2cdc:	e3a00000 	mov	r0, #0	; 0x0
    2ce0:	e1d710f2 	ldrsh	r1, [r7, #2]
    2ce4:	eb0023cb 	bl	bc18 <jetiSetValue14B>
	jetiSetValue14B(1, LL_1khz_attitude_data.angle_roll);
    2ce8:	e1d710f4 	ldrsh	r1, [r7, #4]
    2cec:	e3a00001 	mov	r0, #1	; 0x1
    2cf0:	eb0023c8 	bl	bc18 <jetiSetValue14B>
	jetiSetValue22B(2, LL_1khz_attitude_data.angle_yaw);
    2cf4:	e1d710b6 	ldrh	r1, [r7, #6]
    2cf8:	e3a00002 	mov	r0, #2	; 0x2
    2cfc:	eb00230b 	bl	b930 <jetiSetValue22B>
	jetiSetValue22B(3, LL_1khz_attitude_data.height / 10);
    2d00:	e59f5258 	ldr	r5, [pc, #600]	; 2f60 <.text+0x2f60>
    2d04:	e597103c 	ldr	r1, [r7, #60]
    2d08:	e0c30195 	smull	r0, r3, r5, r1


	jetiSetValue14B(9, GPS_Data.latitude/10000000);
    2d0c:	e59f6250 	ldr	r6, [pc, #592]	; 2f64 <.text+0x2f64>
    2d10:	e1a01fc1 	mov	r1, r1, asr #31
    2d14:	e0611143 	rsb	r1, r1, r3, asr #2
    2d18:	e3a00003 	mov	r0, #3	; 0x3
    2d1c:	eb002303 	bl	b930 <jetiSetValue22B>
    2d20:	e59f4240 	ldr	r4, [pc, #576]	; 2f68 <.text+0x2f68>
    2d24:	e5961000 	ldr	r1, [r6]
    2d28:	e0c32194 	smull	r2, r3, r4, r1
    2d2c:	e1a01fc1 	mov	r1, r1, asr #31
    2d30:	e0611b43 	rsb	r1, r1, r3, asr #22
    2d34:	e3a00009 	mov	r0, #9	; 0x9
    2d38:	eb0023b6 	bl	bc18 <jetiSetValue14B>
	jetiSetValue14B(10, GPS_Data.longitude/10000000);
    2d3c:	e5961004 	ldr	r1, [r6, #4]
    2d40:	e0c30194 	smull	r0, r3, r4, r1
    2d44:	e1a01fc1 	mov	r1, r1, asr #31
    2d48:	e0611b43 	rsb	r1, r1, r3, asr #22
    2d4c:	e3a0000a 	mov	r0, #10	; 0xa
    2d50:	eb0023b0 	bl	bc18 <jetiSetValue14B>
	jetiSetValue22B(11, (GPS_Data.latitude/10)%1000000);
    2d54:	e5962000 	ldr	r2, [r6]
    2d58:	e0c31295 	smull	r1, r3, r5, r2
    2d5c:	e59f4208 	ldr	r4, [pc, #520]	; 2f6c <.text+0x2f6c>
    2d60:	e1a02fc2 	mov	r2, r2, asr #31
    2d64:	e0622143 	rsb	r2, r2, r3, asr #2
    2d68:	e0c03294 	smull	r3, r0, r4, r2
    2d6c:	e1a01fc2 	mov	r1, r2, asr #31
    2d70:	e0611940 	rsb	r1, r1, r0, asr #18
    2d74:	e0613281 	rsb	r3, r1, r1, lsl #5
    2d78:	e0633303 	rsb	r3, r3, r3, lsl #6
    2d7c:	e0811183 	add	r1, r1, r3, lsl #3
    2d80:	e0421301 	sub	r1, r2, r1, lsl #6
    2d84:	e3a0000b 	mov	r0, #11	; 0xb
    2d88:	eb0022e8 	bl	b930 <jetiSetValue22B>
	jetiSetValue22B(12, (GPS_Data.longitude/10)%1000000);
    2d8c:	e5962004 	ldr	r2, [r6, #4]
    2d90:	e0c30295 	smull	r0, r3, r5, r2
    2d94:	e1a02fc2 	mov	r2, r2, asr #31
    2d98:	e0622143 	rsb	r2, r2, r3, asr #2
    2d9c:	e0c01294 	smull	r1, r0, r4, r2
    2da0:	e1a01fc2 	mov	r1, r2, asr #31
    2da4:	e0611940 	rsb	r1, r1, r0, asr #18
    2da8:	e0613281 	rsb	r3, r1, r1, lsl #5
    2dac:	e0633303 	rsb	r3, r3, r3, lsl #6
    2db0:	e0811183 	add	r1, r1, r3, lsl #3
    2db4:	e0421301 	sub	r1, r2, r1, lsl #6
    2db8:	e3a0000c 	mov	r0, #12	; 0xc
    2dbc:	eb0022db 	bl	b930 <jetiSetValue22B>

	if ((LL_1khz_attitude_data.flightMode & FM_POS) && ((GPS_Data.status & 0xFF) == 3))
    2dc0:	e1d725b2 	ldrh	r2, [r7, #82]
    2dc4:	e3120004 	tst	r2, #4	; 0x4
    2dc8:	0a000002 	beq	2dd8 <SDK_jetiAscTecExampleRun+0x114>
    2dcc:	e5d63028 	ldrb	r3, [r6, #40]
    2dd0:	e3530003 	cmp	r3, #3	; 0x3
    2dd4:	0a00005b 	beq	2f48 <SDK_jetiAscTecExampleRun+0x284>
		jetiSetValue6B(4, 2);
	else if (LL_1khz_attitude_data.flightMode & FM_HEIGHT)
    2dd8:	e2121002 	ands	r1, r2, #2	; 0x2
    2ddc:	0a00003d 	beq	2ed8 <SDK_jetiAscTecExampleRun+0x214>
		jetiSetValue6B(4, 1);
    2de0:	e3a01001 	mov	r1, #1	; 0x1
    2de4:	e3a00004 	mov	r0, #4	; 0x4
    2de8:	eb00232e 	bl	baa8 <jetiSetValue6B>
	else
		jetiSetValue6B(4, 0);

	speed = fast_sqrt(GPS_Data.speed_x * GPS_Data.speed_x + GPS_Data.speed_y
    2dec:	e5963010 	ldr	r3, [r6, #16]
    2df0:	e0010393 	mul	r1, r3, r3
    2df4:	e596200c 	ldr	r2, [r6, #12]
    2df8:	e0201292 	mla	r0, r2, r2, r1
    2dfc:	ebfffa03 	bl	1610 <fast_sqrt>
			* GPS_Data.speed_y);
	speed /= 100;
	jetiSetValue14B(5, speed);
    2e00:	e59f3168 	ldr	r3, [pc, #360]	; 2f70 <.text+0x2f70>
    2e04:	e0c12093 	smull	r2, r1, r3, r0
    2e08:	e1a00fc0 	mov	r0, r0, asr #31
    2e0c:	e06012c1 	rsb	r1, r0, r1, asr #5
    2e10:	e3a00005 	mov	r0, #5	; 0x5
    2e14:	eb00237f 	bl	bc18 <jetiSetValue14B>

	if (((GPS_Data.status & 0xFF) != 3) || (GPS_Data.numSV < 3)
    2e18:	e5d63028 	ldrb	r3, [r6, #40]
    2e1c:	e3530003 	cmp	r3, #3	; 0x3
    2e20:	e59f213c 	ldr	r2, [pc, #316]	; 2f64 <.text+0x2f64>
    2e24:	0a00002e 	beq	2ee4 <SDK_jetiAscTecExampleRun+0x220>
			|| (GPS_Data.horizontal_accuracy > 10000))
		gps_quality = 0;
	else
		gps_quality = 100 - ((GPS_Data.horizontal_accuracy - 1500) / 85);
	if (gps_quality > 100)
    2e28:	e3a01000 	mov	r1, #0	; 0x0
		gps_quality = 100;

	jetiSetValue14B(6, gps_quality);
    2e2c:	e3a00006 	mov	r0, #6	; 0x6
    2e30:	eb002378 	bl	bc18 <jetiSetValue14B>
	jetiSetValue22B(7, LL_1khz_attitude_data.battery_voltage1 / 10);
    2e34:	e1d714fe 	ldrsh	r1, [r7, #78]
    2e38:	e59f3120 	ldr	r3, [pc, #288]	; 2f60 <.text+0x2f60>
    2e3c:	e0c20193 	smull	r0, r2, r3, r1
    2e40:	e1a01fc1 	mov	r1, r1, asr #31
    2e44:	e0611142 	rsb	r1, r1, r2, asr #2
    2e48:	e1a01801 	mov	r1, r1, lsl #16
    2e4c:	e1a01841 	mov	r1, r1, asr #16
    2e50:	e3a00007 	mov	r0, #7	; 0x7
    2e54:	eb0022b5 	bl	b930 <jetiSetValue22B>
	if ((LL_1khz_attitude_data.battery_voltage1 < 10500)
    2e58:	e1d734be 	ldrh	r3, [r7, #78]
    2e5c:	e2433d4e 	sub	r3, r3, #4992	; 0x1380
    2e60:	e2433009 	sub	r3, r3, #9	; 0x9
    2e64:	e3a02d55 	mov	r2, #5440	; 0x1540
    2e68:	e282203a 	add	r2, r2, #58	; 0x3a
    2e6c:	e1a03803 	mov	r3, r3, lsl #16
    2e70:	e1520823 	cmp	r2, r3, lsr #16
    2e74:	3a00002b 	bcc	2f28 <SDK_jetiAscTecExampleRun+0x264>
			&& (LL_1khz_attitude_data.battery_voltage1 > 5000))
		jetiSetAlarm('U', 0);
    2e78:	e3a01000 	mov	r1, #0	; 0x0
    2e7c:	e3a00055 	mov	r0, #85	; 0x55
    2e80:	eb00218c 	bl	b4b8 <jetiSetAlarm>
	else
		jetiSetAlarm(0, 0);

	jetiSetValue14B(8, HL_Status.cpu_load);
    2e84:	e59f30e8 	ldr	r3, [pc, #232]	; 2f74 <.text+0x2f74>
    2e88:	e3a00008 	mov	r0, #8	; 0x8
    2e8c:	e1d311f2 	ldrsh	r1, [r3, #18]
    2e90:	eb002360 	bl	bc18 <jetiSetValue14B>

	key=jetiCheckForKeyChange();
    2e94:	eb00216f 	bl	b458 <jetiCheckForKeyChange>
	jetiDisplayUpdateCnt++;
    2e98:	e59f40d8 	ldr	r4, [pc, #216]	; 2f78 <.text+0x2f78>
    2e9c:	e5d42000 	ldrb	r2, [r4]
    2ea0:	e2822001 	add	r2, r2, #1	; 0x1
	if ((jetiDisplayUpdateCnt==20) || (key))
    2ea4:	e2503000 	subs	r3, r0, #0	; 0x0
    2ea8:	13a03001 	movne	r3, #1	; 0x1
    2eac:	e20220ff 	and	r2, r2, #255	; 0xff
    2eb0:	e3520014 	cmp	r2, #20	; 0x14
    2eb4:	03833001 	orreq	r3, r3, #1	; 0x1
    2eb8:	e3530000 	cmp	r3, #0	; 0x0
    2ebc:	e5c42000 	strb	r2, [r4]
    2ec0:	0a000002 	beq	2ed0 <SDK_jetiAscTecExampleRun+0x20c>
	{
		SDK_jetiAscTecExampleKeyChange(key);
    2ec4:	ebffff17 	bl	2b28 <SDK_jetiAscTecExampleKeyChange>
		jetiDisplayUpdateCnt=0;
    2ec8:	e3a03000 	mov	r3, #0	; 0x0
    2ecc:	e5c43000 	strb	r3, [r4]
	}
}
    2ed0:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    2ed4:	e12fff1e 	bx	lr
    2ed8:	e3a00004 	mov	r0, #4	; 0x4
    2edc:	eb0022f1 	bl	baa8 <jetiSetValue6B>
    2ee0:	eaffffc1 	b	2dec <SDK_jetiAscTecExampleRun+0x128>
    2ee4:	e5923024 	ldr	r3, [r2, #36]
    2ee8:	e3530002 	cmp	r3, #2	; 0x2
    2eec:	9affffcd 	bls	2e28 <SDK_jetiAscTecExampleRun+0x164>
    2ef0:	e5922018 	ldr	r2, [r2, #24]
    2ef4:	e3a03c27 	mov	r3, #9984	; 0x2700
    2ef8:	e2833010 	add	r3, r3, #16	; 0x10
    2efc:	e1520003 	cmp	r2, r3
    2f00:	8affffc8 	bhi	2e28 <SDK_jetiAscTecExampleRun+0x164>
    2f04:	e2423e5d 	sub	r3, r2, #1488	; 0x5d0
    2f08:	e59f106c 	ldr	r1, [pc, #108]	; 2f7c <.text+0x2f7c>
    2f0c:	e243300c 	sub	r3, r3, #12	; 0xc
    2f10:	e0820391 	umull	r0, r2, r1, r3
    2f14:	e1a02322 	mov	r2, r2, lsr #6
    2f18:	e2621064 	rsb	r1, r2, #100	; 0x64
    2f1c:	e3510064 	cmp	r1, #100	; 0x64
    2f20:	c3a01064 	movgt	r1, #100	; 0x64
    2f24:	eaffffc0 	b	2e2c <SDK_jetiAscTecExampleRun+0x168>
    2f28:	e3a00000 	mov	r0, #0	; 0x0
    2f2c:	e1a01000 	mov	r1, r0
    2f30:	eb002160 	bl	b4b8 <jetiSetAlarm>
    2f34:	eaffffd2 	b	2e84 <SDK_jetiAscTecExampleRun+0x1c0>
    2f38:	e2833001 	add	r3, r3, #1	; 0x1
    2f3c:	e5c23000 	strb	r3, [r2]
    2f40:	ebfffe6b 	bl	28f4 <SDK_jetiAscTecExampleInit>
    2f44:	eaffff63 	b	2cd8 <SDK_jetiAscTecExampleRun+0x14>
    2f48:	e3a01002 	mov	r1, #2	; 0x2
    2f4c:	e3a00004 	mov	r0, #4	; 0x4
    2f50:	eb0022d4 	bl	baa8 <jetiSetValue6B>
    2f54:	eaffffa4 	b	2dec <SDK_jetiAscTecExampleRun+0x128>
    2f58:	40000e69 	andmi	r0, r0, r9, ror #28
    2f5c:	40001ff4 	strmid	r1, [r0], -r4
    2f60:	66666667 	strvsbt	r6, [r6], -r7, ror #12
    2f64:	400020a4 	andmi	r2, r0, r4, lsr #1
    2f68:	6b5fca6b 	blvs	17f591c <__ctors_end__+0x17d79e0>
    2f6c:	431bde83 	tstmi	fp, #2096	; 0x830
    2f70:	51eb851f 	mvnpl	r8, pc, lsl r5
    2f74:	40004fb8 	strmih	r4, [r0], -r8
    2f78:	40000e68 	andmi	r0, r0, r8, ror #28
    2f7c:	c0c0c0c1 	sbcgt	ip, r0, r1, asr #1

00002f80 <buzzer>:

void buzzer(unsigned char offon)
{

	if(offon)	//beeper on
    2f80:	e31000ff 	tst	r0, #255	; 0xff
	{
		IOSET1 = (1<<17);
	}
	else
	{
		IOCLR1 = (1<<17);
    2f84:	e3a0120e 	mov	r1, #-536870912	; 0xe0000000
    2f88:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    2f8c:	e281190a 	add	r1, r1, #163840	; 0x28000
    2f90:	e282290a 	add	r2, r2, #163840	; 0x28000
    2f94:	13a03802 	movne	r3, #131072	; 0x20000
    2f98:	03a03802 	moveq	r3, #131072	; 0x20000
    2f9c:	15823014 	strne	r3, [r2, #20]
    2fa0:	0581301c 	streq	r3, [r1, #28]
    2fa4:	e12fff1e 	bx	lr

00002fa8 <buzzer_handler>:
    2fa8:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    2fac:	e59f6574 	ldr	r6, [pc, #1396]	; 3528 <.text+0x3528>
    2fb0:	e1d630b0 	ldrh	r3, [r6]
    2fb4:	e2833001 	add	r3, r3, #1	; 0x1
    2fb8:	e59f456c 	ldr	r4, [pc, #1388]	; 352c <.text+0x352c>
    2fbc:	e1a03803 	mov	r3, r3, lsl #16
    2fc0:	e1a03823 	mov	r3, r3, lsr #16
    2fc4:	e35300c7 	cmp	r3, #199	; 0xc7
    2fc8:	e1c630b0 	strh	r3, [r6]
    2fcc:	e5943000 	ldr	r3, [r4]
    2fd0:	83a02000 	movhi	r2, #0	; 0x0
    2fd4:	e2833001 	add	r3, r3, #1	; 0x1
    2fd8:	81c620b0 	strhih	r2, [r6]
    2fdc:	e3530064 	cmp	r3, #100	; 0x64
    2fe0:	e1a0e000 	mov	lr, r0
    2fe4:	e5843000 	str	r3, [r4]
    2fe8:	159f5540 	ldrne	r5, [pc, #1344]	; 3530 <.text+0x3530>
    2fec:	159fc540 	ldrne	ip, [pc, #1344]	; 3534 <.text+0x3534>
    2ff0:	0a00012f 	beq	34b4 <buzzer_handler+0x50c>
    2ff4:	e1dc10b0 	ldrh	r1, [ip]
    2ff8:	e1d530b0 	ldrh	r3, [r5]
    2ffc:	e151000e 	cmp	r1, lr
    3000:	21a00001 	movcs	r0, r1
    3004:	31a0000e 	movcc	r0, lr
    3008:	e1500003 	cmp	r0, r3
    300c:	2a00006b 	bcs	31c0 <buzzer_handler+0x218>
    3010:	e59f2520 	ldr	r2, [pc, #1312]	; 3538 <.text+0x3538>
    3014:	e5923000 	ldr	r3, [r2]
    3018:	e35300c7 	cmp	r3, #199	; 0xc7
    301c:	c59f3518 	ldrgt	r3, [pc, #1304]	; 353c <.text+0x353c>
    3020:	d2833001 	addle	r3, r3, #1	; 0x1
    3024:	c3a02001 	movgt	r2, #1	; 0x1
    3028:	d5823000 	strle	r3, [r2]
    302c:	c5c32000 	strgtb	r2, [r3]
    3030:	da000068 	ble	31d8 <buzzer_handler+0x230>
    3034:	e59f3504 	ldr	r3, [pc, #1284]	; 3540 <.text+0x3540>
    3038:	e0610000 	rsb	r0, r1, r0
    303c:	e5931000 	ldr	r1, [r3]
    3040:	eb00689c 	bl	1d2b8 <____udivsi3_from_arm>
    3044:	e5943000 	ldr	r3, [r4]
    3048:	e1530000 	cmp	r3, r0
    304c:	83a01010 	movhi	r1, #16	; 0x10
    3050:	81a00001 	movhi	r0, r1
    3054:	93a01000 	movls	r1, #0	; 0x0
    3058:	93a00010 	movls	r0, #16	; 0x10
    305c:	e59f34e0 	ldr	r3, [pc, #1248]	; 3544 <.text+0x3544>
    3060:	e5d37000 	ldrb	r7, [r3]
    3064:	e3170002 	tst	r7, #2	; 0x2
    3068:	059f24d8 	ldreq	r2, [pc, #1240]	; 3548 <.text+0x3548>
    306c:	0a000009 	beq	3098 <buzzer_handler+0xf0>
    3070:	e59f34d4 	ldr	r3, [pc, #1236]	; 354c <.text+0x354c>
    3074:	e5d32028 	ldrb	r2, [r3, #40]
    3078:	e3520003 	cmp	r2, #3	; 0x3
    307c:	0a000120 	beq	3504 <buzzer_handler+0x55c>
    3080:	e59f24c0 	ldr	r2, [pc, #1216]	; 3548 <.text+0x3548>
    3084:	e5d23013 	ldrb	r3, [r2, #19]
    3088:	e35300c8 	cmp	r3, #200	; 0xc8
    308c:	8a000116 	bhi	34ec <buzzer_handler+0x544>
    3090:	e3c11c01 	bic	r1, r1, #256	; 0x100
    3094:	e3c00c01 	bic	r0, r0, #256	; 0x100
    3098:	e1d235b2 	ldrh	r3, [r2, #82]
    309c:	e1a04803 	mov	r4, r3, lsl #16
    30a0:	e1a0c824 	mov	ip, r4, lsr #16
    30a4:	e31c0c02 	tst	ip, #512	; 0x200
    30a8:	0a000003 	beq	30bc <buzzer_handler+0x114>
    30ac:	e59f349c 	ldr	r3, [pc, #1180]	; 3550 <.text+0x3550>
    30b0:	e5d32000 	ldrb	r2, [r3]
    30b4:	e3520000 	cmp	r2, #0	; 0x0
    30b8:	1a00009a 	bne	3328 <buzzer_handler+0x380>
    30bc:	e3c00002 	bic	r0, r0, #2	; 0x2
    30c0:	e3c11002 	bic	r1, r1, #2	; 0x2
    30c4:	e31c0b01 	tst	ip, #1024	; 0x400
    30c8:	0a000003 	beq	30dc <buzzer_handler+0x134>
    30cc:	e59f347c 	ldr	r3, [pc, #1148]	; 3550 <.text+0x3550>
    30d0:	e5d32000 	ldrb	r2, [r3]
    30d4:	e3520000 	cmp	r2, #0	; 0x0
    30d8:	1a000084 	bne	32f0 <buzzer_handler+0x348>
    30dc:	e3c00004 	bic	r0, r0, #4	; 0x4
    30e0:	e3c11004 	bic	r1, r1, #4	; 0x4
    30e4:	e31c0b02 	tst	ip, #2048	; 0x800
    30e8:	0a000003 	beq	30fc <buzzer_handler+0x154>
    30ec:	e59f345c 	ldr	r3, [pc, #1116]	; 3550 <.text+0x3550>
    30f0:	e5d32000 	ldrb	r2, [r3]
    30f4:	e3520000 	cmp	r2, #0	; 0x0
    30f8:	1a00006a 	bne	32a8 <buzzer_handler+0x300>
    30fc:	e3c0e008 	bic	lr, r0, #8	; 0x8
    3100:	e3c10008 	bic	r0, r1, #8	; 0x8
    3104:	e31c0010 	tst	ip, #16	; 0x10
    3108:	0a000003 	beq	311c <buzzer_handler+0x174>
    310c:	e59f343c 	ldr	r3, [pc, #1084]	; 3550 <.text+0x3550>
    3110:	e5d32000 	ldrb	r2, [r3]
    3114:	e3520000 	cmp	r2, #0	; 0x0
    3118:	1a00003e 	bne	3218 <buzzer_handler+0x270>
    311c:	e3cee020 	bic	lr, lr, #32	; 0x20
    3120:	e3c00020 	bic	r0, r0, #32	; 0x20
    3124:	e31c0901 	tst	ip, #16384	; 0x4000
    3128:	0a000003 	beq	313c <buzzer_handler+0x194>
    312c:	e59f341c 	ldr	r3, [pc, #1052]	; 3550 <.text+0x3550>
    3130:	e5d32000 	ldrb	r2, [r3]
    3134:	e3520000 	cmp	r2, #0	; 0x0
    3138:	1a000084 	bne	3350 <buzzer_handler+0x3a8>
    313c:	e3cec040 	bic	ip, lr, #64	; 0x40
    3140:	e3c00040 	bic	r0, r0, #64	; 0x40
    3144:	e3540000 	cmp	r4, #0	; 0x0
    3148:	ba0000b5 	blt	3424 <buzzer_handler+0x47c>
    314c:	e3cc5080 	bic	r5, ip, #128	; 0x80
    3150:	e3c04080 	bic	r4, r0, #128	; 0x80
    3154:	e3170001 	tst	r7, #1	; 0x1
    3158:	0a000006 	beq	3178 <buzzer_handler+0x1d0>
    315c:	e59f33ec 	ldr	r3, [pc, #1004]	; 3550 <.text+0x3550>
    3160:	e5d32000 	ldrb	r2, [r3]
    3164:	e20200ff 	and	r0, r2, #255	; 0xff
    3168:	e3500000 	cmp	r0, #0	; 0x0
    316c:	13c44001 	bicne	r4, r4, #1	; 0x1
    3170:	13c55001 	bicne	r5, r5, #1	; 0x1
    3174:	0a000091 	beq	33c0 <buzzer_handler+0x418>
    3178:	e3a02000 	mov	r2, #0	; 0x0
    317c:	e3a01001 	mov	r1, #1	; 0x1
    3180:	e1a03211 	mov	r3, r1, lsl r2
    3184:	e1150003 	tst	r5, r3
    3188:	e2822001 	add	r2, r2, #1	; 0x1
    318c:	1a000005 	bne	31a8 <buzzer_handler+0x200>
    3190:	e3520009 	cmp	r2, #9	; 0x9
    3194:	0a000004 	beq	31ac <buzzer_handler+0x204>
    3198:	e1a03211 	mov	r3, r1, lsl r2
    319c:	e1150003 	tst	r5, r3
    31a0:	e2822001 	add	r2, r2, #1	; 0x1
    31a4:	0afffff9 	beq	3190 <buzzer_handler+0x1e8>
    31a8:	e0044003 	and	r4, r4, r3
    31ac:	e3540000 	cmp	r4, #0	; 0x0
    31b0:	0a00000f 	beq	31f4 <buzzer_handler+0x24c>
    31b4:	e3a00001 	mov	r0, #1	; 0x1
    31b8:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    31bc:	eaffff6f 	b	2f80 <buzzer>
    31c0:	e59f2370 	ldr	r2, [pc, #880]	; 3538 <.text+0x3538>
    31c4:	e5923000 	ldr	r3, [r2]
    31c8:	e353000a 	cmp	r3, #10	; 0xa
    31cc:	c2433002 	subgt	r3, r3, #2	; 0x2
    31d0:	c5823000 	strgt	r3, [r2]
    31d4:	da000009 	ble	3200 <buzzer_handler+0x258>
    31d8:	e59f335c 	ldr	r3, [pc, #860]	; 353c <.text+0x353c>
    31dc:	e5d32000 	ldrb	r2, [r3]
    31e0:	e3520000 	cmp	r2, #0	; 0x0
    31e4:	01a01002 	moveq	r1, r2
    31e8:	01a00001 	moveq	r0, r1
    31ec:	0affff9a 	beq	305c <buzzer_handler+0xb4>
    31f0:	eaffff8f 	b	3034 <buzzer_handler+0x8c>
    31f4:	e1a00004 	mov	r0, r4
    31f8:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    31fc:	eaffff5f 	b	2f80 <buzzer>
    3200:	e3a02000 	mov	r2, #0	; 0x0
    3204:	e59f3330 	ldr	r3, [pc, #816]	; 353c <.text+0x353c>
    3208:	e1a01002 	mov	r1, r2
    320c:	e1a00002 	mov	r0, r2
    3210:	e5c32000 	strb	r2, [r3]
    3214:	eaffff90 	b	305c <buzzer_handler+0xb4>
    3218:	e59f2334 	ldr	r2, [pc, #820]	; 3554 <.text+0x3554>
    321c:	e1d230b0 	ldrh	r3, [r2]
    3220:	e3530e19 	cmp	r3, #400	; 0x190
    3224:	e2833001 	add	r3, r3, #1	; 0x1
    3228:	e1c230b0 	strh	r3, [r2]
    322c:	2affffba 	bcs	311c <buzzer_handler+0x174>
    3230:	e1d610b0 	ldrh	r1, [r6]
    3234:	e59f231c 	ldr	r2, [pc, #796]	; 3558 <.text+0x3558>
    3238:	e0835192 	umull	r5, r3, r2, r1
    323c:	e1a032a3 	mov	r3, r3, lsr #5
    3240:	e0833103 	add	r3, r3, r3, lsl #2
    3244:	e0833103 	add	r3, r3, r3, lsl #2
    3248:	e0411103 	sub	r1, r1, r3, lsl #2
    324c:	e1a01801 	mov	r1, r1, lsl #16
    3250:	e1a01821 	mov	r1, r1, lsr #16
    3254:	e3510004 	cmp	r1, #4	; 0x4
    3258:	e38ee020 	orr	lr, lr, #32	; 0x20
    325c:	9a00000f 	bls	32a0 <buzzer_handler+0x2f8>
    3260:	e3510009 	cmp	r1, #9	; 0x9
    3264:	9affffad 	bls	3120 <buzzer_handler+0x178>
    3268:	e351000e 	cmp	r1, #14	; 0xe
    326c:	9a00000b 	bls	32a0 <buzzer_handler+0x2f8>
    3270:	e3510013 	cmp	r1, #19	; 0x13
    3274:	9affffa9 	bls	3120 <buzzer_handler+0x178>
    3278:	e3510018 	cmp	r1, #24	; 0x18
    327c:	9a000007 	bls	32a0 <buzzer_handler+0x2f8>
    3280:	e351001d 	cmp	r1, #29	; 0x1d
    3284:	9affffa5 	bls	3120 <buzzer_handler+0x178>
    3288:	e3510022 	cmp	r1, #34	; 0x22
    328c:	9a000003 	bls	32a0 <buzzer_handler+0x2f8>
    3290:	e3510027 	cmp	r1, #39	; 0x27
    3294:	9affffa1 	bls	3120 <buzzer_handler+0x178>
    3298:	e351002c 	cmp	r1, #44	; 0x2c
    329c:	8affff9f 	bhi	3120 <buzzer_handler+0x178>
    32a0:	e3800020 	orr	r0, r0, #32	; 0x20
    32a4:	eaffff9e 	b	3124 <buzzer_handler+0x17c>
    32a8:	e1d630b0 	ldrh	r3, [r6]
    32ac:	e3530086 	cmp	r3, #134	; 0x86
    32b0:	e380e008 	orr	lr, r0, #8	; 0x8
    32b4:	9a00000b 	bls	32e8 <buzzer_handler+0x340>
    32b8:	e353008b 	cmp	r3, #139	; 0x8b
    32bc:	9affff8f 	bls	3100 <buzzer_handler+0x158>
    32c0:	e3530090 	cmp	r3, #144	; 0x90
    32c4:	9a000007 	bls	32e8 <buzzer_handler+0x340>
    32c8:	e3530095 	cmp	r3, #149	; 0x95
    32cc:	9affff8b 	bls	3100 <buzzer_handler+0x158>
    32d0:	e353009a 	cmp	r3, #154	; 0x9a
    32d4:	9a000003 	bls	32e8 <buzzer_handler+0x340>
    32d8:	e353009f 	cmp	r3, #159	; 0x9f
    32dc:	9affff87 	bls	3100 <buzzer_handler+0x158>
    32e0:	e35300a4 	cmp	r3, #164	; 0xa4
    32e4:	8affff85 	bhi	3100 <buzzer_handler+0x158>
    32e8:	e3810008 	orr	r0, r1, #8	; 0x8
    32ec:	eaffff84 	b	3104 <buzzer_handler+0x15c>
    32f0:	e1d630b0 	ldrh	r3, [r6]
    32f4:	e3530090 	cmp	r3, #144	; 0x90
    32f8:	e3800004 	orr	r0, r0, #4	; 0x4
    32fc:	9a000007 	bls	3320 <buzzer_handler+0x378>
    3300:	e3530095 	cmp	r3, #149	; 0x95
    3304:	9affff75 	bls	30e0 <buzzer_handler+0x138>
    3308:	e353009a 	cmp	r3, #154	; 0x9a
    330c:	9a000003 	bls	3320 <buzzer_handler+0x378>
    3310:	e353009f 	cmp	r3, #159	; 0x9f
    3314:	9affff71 	bls	30e0 <buzzer_handler+0x138>
    3318:	e35300a4 	cmp	r3, #164	; 0xa4
    331c:	8affff6f 	bhi	30e0 <buzzer_handler+0x138>
    3320:	e3811004 	orr	r1, r1, #4	; 0x4
    3324:	eaffff6e 	b	30e4 <buzzer_handler+0x13c>
    3328:	e1d630b0 	ldrh	r3, [r6]
    332c:	e353009a 	cmp	r3, #154	; 0x9a
    3330:	e3800002 	orr	r0, r0, #2	; 0x2
    3334:	9a000003 	bls	3348 <buzzer_handler+0x3a0>
    3338:	e353009f 	cmp	r3, #159	; 0x9f
    333c:	9affff5f 	bls	30c0 <buzzer_handler+0x118>
    3340:	e35300a4 	cmp	r3, #164	; 0xa4
    3344:	8affff5d 	bhi	30c0 <buzzer_handler+0x118>
    3348:	e3811002 	orr	r1, r1, #2	; 0x2
    334c:	eaffff5c 	b	30c4 <buzzer_handler+0x11c>
    3350:	e59f2204 	ldr	r2, [pc, #516]	; 355c <.text+0x355c>
    3354:	e1d230b0 	ldrh	r3, [r2]
    3358:	e3530e19 	cmp	r3, #400	; 0x190
    335c:	e2833001 	add	r3, r3, #1	; 0x1
    3360:	e1c230b0 	strh	r3, [r2]
    3364:	2affff74 	bcs	313c <buzzer_handler+0x194>
    3368:	e1d610b0 	ldrh	r1, [r6]
    336c:	e59f21e4 	ldr	r2, [pc, #484]	; 3558 <.text+0x3558>
    3370:	e083c192 	umull	ip, r3, r2, r1
    3374:	e1a032a3 	mov	r3, r3, lsr #5
    3378:	e0833103 	add	r3, r3, r3, lsl #2
    337c:	e0833103 	add	r3, r3, r3, lsl #2
    3380:	e0411103 	sub	r1, r1, r3, lsl #2
    3384:	e1a01801 	mov	r1, r1, lsl #16
    3388:	e1a01821 	mov	r1, r1, lsr #16
    338c:	e3510004 	cmp	r1, #4	; 0x4
    3390:	e38ec040 	orr	ip, lr, #64	; 0x40
    3394:	9a000007 	bls	33b8 <buzzer_handler+0x410>
    3398:	e3510009 	cmp	r1, #9	; 0x9
    339c:	9affff67 	bls	3140 <buzzer_handler+0x198>
    33a0:	e351000e 	cmp	r1, #14	; 0xe
    33a4:	9a000003 	bls	33b8 <buzzer_handler+0x410>
    33a8:	e3510013 	cmp	r1, #19	; 0x13
    33ac:	9affff63 	bls	3140 <buzzer_handler+0x198>
    33b0:	e3510018 	cmp	r1, #24	; 0x18
    33b4:	8affff61 	bhi	3140 <buzzer_handler+0x198>
    33b8:	e3800040 	orr	r0, r0, #64	; 0x40
    33bc:	eaffff60 	b	3144 <buzzer_handler+0x19c>
    33c0:	e1d610b0 	ldrh	r1, [r6]
    33c4:	e59f218c 	ldr	r2, [pc, #396]	; 3558 <.text+0x3558>
    33c8:	e083c192 	umull	ip, r3, r2, r1
    33cc:	e1a032a3 	mov	r3, r3, lsr #5
    33d0:	e0833103 	add	r3, r3, r3, lsl #2
    33d4:	e0833103 	add	r3, r3, r3, lsl #2
    33d8:	e0411103 	sub	r1, r1, r3, lsl #2
    33dc:	e1a01801 	mov	r1, r1, lsl #16
    33e0:	e1a01821 	mov	r1, r1, lsr #16
    33e4:	e3510004 	cmp	r1, #4	; 0x4
    33e8:	e3855001 	orr	r5, r5, #1	; 0x1
    33ec:	9a000048 	bls	3514 <buzzer_handler+0x56c>
    33f0:	e3510009 	cmp	r1, #9	; 0x9
    33f4:	9a000005 	bls	3410 <buzzer_handler+0x468>
    33f8:	e351000e 	cmp	r1, #14	; 0xe
    33fc:	9a000044 	bls	3514 <buzzer_handler+0x56c>
    3400:	e351001d 	cmp	r1, #29	; 0x1d
    3404:	9a000001 	bls	3410 <buzzer_handler+0x468>
    3408:	e3510022 	cmp	r1, #34	; 0x22
    340c:	9a000040 	bls	3514 <buzzer_handler+0x56c>
    3410:	e1a01000 	mov	r1, r0
    3414:	e1a02000 	mov	r2, r0
    3418:	e3c44001 	bic	r4, r4, #1	; 0x1
    341c:	eb001a73 	bl	9df0 <I2C1_setRGBLed>
    3420:	eaffff54 	b	3178 <buzzer_handler+0x1d0>
    3424:	e59f3124 	ldr	r3, [pc, #292]	; 3550 <.text+0x3550>
    3428:	e5d32000 	ldrb	r2, [r3]
    342c:	e3520000 	cmp	r2, #0	; 0x0
    3430:	0affff45 	beq	314c <buzzer_handler+0x1a4>
    3434:	e59f2124 	ldr	r2, [pc, #292]	; 3560 <.text+0x3560>
    3438:	e1d230b0 	ldrh	r3, [r2]
    343c:	e3530e19 	cmp	r3, #400	; 0x190
    3440:	e2833001 	add	r3, r3, #1	; 0x1
    3444:	e1c230b0 	strh	r3, [r2]
    3448:	2affff3f 	bcs	314c <buzzer_handler+0x1a4>
    344c:	e1d610b0 	ldrh	r1, [r6]
    3450:	e59f2100 	ldr	r2, [pc, #256]	; 3558 <.text+0x3558>
    3454:	e083e192 	umull	lr, r3, r2, r1
    3458:	e1a032a3 	mov	r3, r3, lsr #5
    345c:	e0833103 	add	r3, r3, r3, lsl #2
    3460:	e0833103 	add	r3, r3, r3, lsl #2
    3464:	e0411103 	sub	r1, r1, r3, lsl #2
    3468:	e1a01801 	mov	r1, r1, lsl #16
    346c:	e1a01821 	mov	r1, r1, lsr #16
    3470:	e3510004 	cmp	r1, #4	; 0x4
    3474:	e38c5080 	orr	r5, ip, #128	; 0x80
    3478:	9a00000b 	bls	34ac <buzzer_handler+0x504>
    347c:	e3510009 	cmp	r1, #9	; 0x9
    3480:	9affff32 	bls	3150 <buzzer_handler+0x1a8>
    3484:	e351000e 	cmp	r1, #14	; 0xe
    3488:	9a000007 	bls	34ac <buzzer_handler+0x504>
    348c:	e3510013 	cmp	r1, #19	; 0x13
    3490:	9affff2e 	bls	3150 <buzzer_handler+0x1a8>
    3494:	e3510018 	cmp	r1, #24	; 0x18
    3498:	9a000003 	bls	34ac <buzzer_handler+0x504>
    349c:	e351001d 	cmp	r1, #29	; 0x1d
    34a0:	9affff2a 	bls	3150 <buzzer_handler+0x1a8>
    34a4:	e3510022 	cmp	r1, #34	; 0x22
    34a8:	8affff28 	bhi	3150 <buzzer_handler+0x1a8>
    34ac:	e3804080 	orr	r4, r0, #128	; 0x80
    34b0:	eaffff27 	b	3154 <buzzer_handler+0x1ac>
    34b4:	e59f5074 	ldr	r5, [pc, #116]	; 3530 <.text+0x3530>
    34b8:	e59fc074 	ldr	ip, [pc, #116]	; 3534 <.text+0x3534>
    34bc:	e1d530b0 	ldrh	r3, [r5]
    34c0:	e1dc20b0 	ldrh	r2, [ip]
    34c4:	e59f108c 	ldr	r1, [pc, #140]	; 3558 <.text+0x3558>
    34c8:	e0623003 	rsb	r3, r2, r3
    34cc:	e0c02391 	smull	r2, r0, r1, r3
    34d0:	e1a03fc3 	mov	r3, r3, asr #31
    34d4:	e59f2064 	ldr	r2, [pc, #100]	; 3540 <.text+0x3540>
    34d8:	e06332c0 	rsb	r3, r3, r0, asr #5
    34dc:	e3a01000 	mov	r1, #0	; 0x0
    34e0:	e5823000 	str	r3, [r2]
    34e4:	e5841000 	str	r1, [r4]
    34e8:	eafffec1 	b	2ff4 <buzzer_handler+0x4c>
    34ec:	e1d630b0 	ldrh	r3, [r6]
    34f0:	e3530004 	cmp	r3, #4	; 0x4
    34f4:	e3800c01 	orr	r0, r0, #256	; 0x100
    34f8:	93811c01 	orrls	r1, r1, #256	; 0x100
    34fc:	83c11c01 	bichi	r1, r1, #256	; 0x100
    3500:	eafffee4 	b	3098 <buzzer_handler+0xf0>
    3504:	e59f203c 	ldr	r2, [pc, #60]	; 3548 <.text+0x3548>
    3508:	e3c11c01 	bic	r1, r1, #256	; 0x100
    350c:	e3c00c01 	bic	r0, r0, #256	; 0x100
    3510:	eafffee0 	b	3098 <buzzer_handler+0xf0>
    3514:	e1a01000 	mov	r1, r0
    3518:	e3a020ff 	mov	r2, #255	; 0xff
    351c:	e3844001 	orr	r4, r4, #1	; 0x1
    3520:	eb001a32 	bl	9df0 <I2C1_setRGBLed>
    3524:	eaffff13 	b	3178 <buzzer_handler+0x1d0>
    3528:	40000e78 	andmi	r0, r0, r8, ror lr
    352c:	40000e74 	andmi	r0, r0, r4, ror lr
    3530:	4000000e 	andmi	r0, r0, lr
    3534:	40000010 	andmi	r0, r0, r0, lsl r0
    3538:	40000e70 	andmi	r0, r0, r0, ror lr
    353c:	40000e6c 	andmi	r0, r0, ip, ror #28
    3540:	40000014 	andmi	r0, r0, r4, lsl r0
    3544:	4000000c 	andmi	r0, r0, ip
    3548:	40001ff4 	strmid	r1, [r0], -r4
    354c:	400020a4 	andmi	r2, r0, r4, lsr #1
    3550:	40000f10 	andmi	r0, r0, r0, lsl pc
    3554:	40000e7a 	andmi	r0, r0, sl, ror lr
    3558:	51eb851f 	mvnpl	r8, pc, lsl r5
    355c:	40000e7e 	andmi	r0, r0, lr, ror lr
    3560:	40000e7c 	andmi	r0, r0, ip, ror lr

00003564 <lpc_aci_WriteParatoFlash>:
	content[para_load].next_side=1;
}

short lpc_aci_WriteParatoFlash(void)
{
    3564:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    3568:	e24dd008 	sub	sp, sp, #8	; 0x8
	unsigned int command_ee,response_ee[2];
	//erase eeprom
	ee_erase(command_ee,response_ee);
    356c:	e1a0100d 	mov	r1, sp
    3570:	eb0023cb 	bl	c4a4 <ee_erase>
    3574:	e3a05f7d 	mov	r5, #500	; 0x1f4
    3578:	e59f4048 	ldr	r4, [pc, #72]	; 35c8 <.text+0x35c8>
    357c:	e1a0600d 	mov	r6, sp
    3580:	e2855001 	add	r5, r5, #1	; 0x1

	int para_load = 0;
	unsigned char next_side_byte = 0;

	while((!next_side_byte)){
		command_ee=(unsigned int) (&content[0]);
		ee_write(command_ee,response_ee);
    3584:	e59f003c 	ldr	r0, [pc, #60]	; 35c8 <.text+0x35c8>
    3588:	e1a0100d 	mov	r1, sp
    358c:	eb002413 	bl	c5e0 <ee_write>
		if(response_ee[0]==501) return 501;
    3590:	e59d0000 	ldr	r0, [sp]
    3594:	e1500005 	cmp	r0, r5
    3598:	0a000007 	beq	35bc <lpc_aci_WriteParatoFlash+0x58>
		next_side_byte = content[para_load].next_side;
    359c:	e5d430ff 	ldrb	r3, [r4, #255]
    35a0:	e3530000 	cmp	r3, #0	; 0x0
    35a4:	e2844c01 	add	r4, r4, #256	; 0x100
    35a8:	0afffff5 	beq	3584 <lpc_aci_WriteParatoFlash+0x20>
		para_load++;
	}

	return anz_param_saved;
    35ac:	e59f2018 	ldr	r2, [pc, #24]	; 35cc <.text+0x35cc>
    35b0:	e5923000 	ldr	r3, [r2]
    35b4:	e1a03803 	mov	r3, r3, lsl #16
    35b8:	e1a00843 	mov	r0, r3, asr #16
}
    35bc:	e28dd008 	add	sp, sp, #8	; 0x8
    35c0:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    35c4:	e12fff1e 	bx	lr
    35c8:	400022bc 	strmih	r2, [r0], -ip
    35cc:	40000e80 	andmi	r0, r0, r0, lsl #29

000035d0 <lpc_aci_SavePara>:
    35d0:	e59f1128 	ldr	r1, [pc, #296]	; 3700 <.text+0x3700>
    35d4:	e5913000 	ldr	r3, [r1]
    35d8:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    35dc:	e59f9120 	ldr	r9, [pc, #288]	; 3704 <.text+0x3704>
    35e0:	e3530000 	cmp	r3, #0	; 0x0
    35e4:	e3a00000 	mov	r0, #0	; 0x0
    35e8:	e5890000 	str	r0, [r9]
    35ec:	d59fb114 	ldrle	fp, [pc, #276]	; 3708 <.text+0x3708>
    35f0:	d1a02000 	movle	r2, r0
    35f4:	da000034 	ble	36cc <lpc_aci_SavePara+0xfc>
    35f8:	e59fa10c 	ldr	sl, [pc, #268]	; 370c <.text+0x370c>
    35fc:	e5da300e 	ldrb	r3, [sl, #14]
    3600:	e1a03123 	mov	r3, r3, lsr #2
    3604:	e35300f9 	cmp	r3, #249	; 0xf9
    3608:	c59fb0f8 	ldrgt	fp, [pc, #248]	; 3708 <.text+0x3708>
    360c:	ca000036 	bgt	36ec <lpc_aci_SavePara+0x11c>
    3610:	e59fb0f0 	ldr	fp, [pc, #240]	; 3708 <.text+0x3708>
    3614:	e1a06000 	mov	r6, r0
    3618:	e1a0800a 	mov	r8, sl
    361c:	e1a07000 	mov	r7, r0
    3620:	ea000003 	b	3634 <lpc_aci_SavePara+0x64>
    3624:	e5d33021 	ldrb	r3, [r3, #33]
    3628:	e0863123 	add	r3, r6, r3, lsr #2
    362c:	e35300f9 	cmp	r3, #249	; 0xf9
    3630:	ca00002c 	bgt	36e8 <lpc_aci_SavePara+0x118>
    3634:	e0874187 	add	r4, r7, r7, lsl #3
    3638:	e0874084 	add	r4, r7, r4, lsl #1
    363c:	e084500a 	add	r5, r4, sl
    3640:	e1a01005 	mov	r1, r5
    3644:	e086000b 	add	r0, r6, fp
    3648:	e3a02002 	mov	r2, #2	; 0x2
    364c:	e084400a 	add	r4, r4, sl
    3650:	eb00670c 	bl	1d288 <__memcpy_from_arm>
    3654:	e5d4200e 	ldrb	r2, [r4, #14]
    3658:	e2863002 	add	r3, r6, #2	; 0x2
    365c:	e7c3200b 	strb	r2, [r3, fp]
    3660:	e285500c 	add	r5, r5, #12	; 0xc
    3664:	e5d53004 	ldrb	r3, [r5, #4]
    3668:	e5d51003 	ldrb	r1, [r5, #3]
    366c:	e5d50005 	ldrb	r0, [r5, #5]
    3670:	e1811403 	orr	r1, r1, r3, lsl #8
    3674:	e5d8200e 	ldrb	r2, [r8, #14]
    3678:	e5d5c006 	ldrb	ip, [r5, #6]
    367c:	e1811800 	orr	r1, r1, r0, lsl #16
    3680:	e2864003 	add	r4, r6, #3	; 0x3
    3684:	e1811c0c 	orr	r1, r1, ip, lsl #24
    3688:	e1a02122 	mov	r2, r2, lsr #2
    368c:	e084000b 	add	r0, r4, fp
    3690:	eb0066fc 	bl	1d288 <__memcpy_from_arm>
    3694:	e59f1064 	ldr	r1, [pc, #100]	; 3700 <.text+0x3700>
    3698:	e5993000 	ldr	r3, [r9]
    369c:	e5912000 	ldr	r2, [r1]
    36a0:	e2877001 	add	r7, r7, #1	; 0x1
    36a4:	e5d8100e 	ldrb	r1, [r8, #14]
    36a8:	e2833001 	add	r3, r3, #1	; 0x1
    36ac:	e1520007 	cmp	r2, r7
    36b0:	e5893000 	str	r3, [r9]
    36b4:	e0846121 	add	r6, r4, r1, lsr #2
    36b8:	e1a03008 	mov	r3, r8
    36bc:	e2888013 	add	r8, r8, #19	; 0x13
    36c0:	caffffd7 	bgt	3624 <lpc_aci_SavePara+0x54>
    36c4:	e20600ff 	and	r0, r6, #255	; 0xff
    36c8:	e3a02000 	mov	r2, #0	; 0x0
    36cc:	e08b3402 	add	r3, fp, r2, lsl #8
    36d0:	e28330fc 	add	r3, r3, #252	; 0xfc
    36d4:	e3a02001 	mov	r2, #1	; 0x1
    36d8:	e5c32003 	strb	r2, [r3, #3]
    36dc:	e5c30002 	strb	r0, [r3, #2]
    36e0:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    36e4:	e12fff1e 	bx	lr
    36e8:	e20600ff 	and	r0, r6, #255	; 0xff
    36ec:	e3a03000 	mov	r3, #0	; 0x0
    36f0:	e3a02001 	mov	r2, #1	; 0x1
    36f4:	e5cb30ff 	strb	r3, [fp, #255]
    36f8:	e5cb00fe 	strb	r0, [fp, #254]
    36fc:	eafffff2 	b	36cc <lpc_aci_SavePara+0xfc>
    3700:	40000e8c 	andmi	r0, r0, ip, lsl #29
    3704:	40000e80 	andmi	r0, r0, r0, lsl #29
    3708:	400022bc 	strmih	r2, [r0], -ip
    370c:	40002984 	andmi	r2, r0, r4, lsl #19

00003710 <lpc_aci_ReadParafromFlash>:
    3710:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3714:	e24dd010 	sub	sp, sp, #16	; 0x10
    3718:	e28d1004 	add	r1, sp, #4	; 0x4
    371c:	e3a00000 	mov	r0, #0	; 0x0
    3720:	eb00245b 	bl	c894 <ee_readn>
    3724:	e3a02c01 	mov	r2, #256	; 0x100
    3728:	e59f017c 	ldr	r0, [pc, #380]	; 38ac <.text+0x38ac>
    372c:	e59d1008 	ldr	r1, [sp, #8]
    3730:	eb0066d4 	bl	1d288 <__memcpy_from_arm>
    3734:	e59f2170 	ldr	r2, [pc, #368]	; 38ac <.text+0x38ac>
    3738:	e5d200ff 	ldrb	r0, [r2, #255]
    373c:	e3500001 	cmp	r0, #1	; 0x1
    3740:	93a03000 	movls	r3, #0	; 0x0
    3744:	958d3000 	strls	r3, [sp]
    3748:	91a07002 	movls	r7, r2
    374c:	91a0b003 	movls	fp, r3
    3750:	9a00000c 	bls	3788 <lpc_aci_ReadParafromFlash+0x78>
    3754:	e28dd010 	add	sp, sp, #16	; 0x10
    3758:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    375c:	e12fff1e 	bx	lr
    3760:	e5dde00f 	ldrb	lr, [sp, #15]
    3764:	e5d730fe 	ldrb	r3, [r7, #254]
    3768:	e085512e 	add	r5, r5, lr, lsr #2
    376c:	e1530005 	cmp	r3, r5
    3770:	ca00000d 	bgt	37ac <lpc_aci_ReadParafromFlash+0x9c>
    3774:	e5d930ff 	ldrb	r3, [r9, #255]
    3778:	e3530000 	cmp	r3, #0	; 0x0
    377c:	e2877c01 	add	r7, r7, #256	; 0x100
    3780:	1a000045 	bne	389c <lpc_aci_ReadParafromFlash+0x18c>
    3784:	e28bb001 	add	fp, fp, #1	; 0x1
    3788:	e5d730fe 	ldrb	r3, [r7, #254]
    378c:	e3530000 	cmp	r3, #0	; 0x0
    3790:	e1a09007 	mov	r9, r7
    3794:	dafffff6 	ble	3774 <lpc_aci_ReadParafromFlash+0x64>
    3798:	e59f210c 	ldr	r2, [pc, #268]	; 38ac <.text+0x38ac>
    379c:	e59f810c 	ldr	r8, [pc, #268]	; 38b0 <.text+0x38b0>
    37a0:	e3a05000 	mov	r5, #0	; 0x0
    37a4:	e28da00c 	add	sl, sp, #12	; 0xc
    37a8:	e082640b 	add	r6, r2, fp, lsl #8
    37ac:	e0861005 	add	r1, r6, r5
    37b0:	e3a02002 	mov	r2, #2	; 0x2
    37b4:	e1a0000a 	mov	r0, sl
    37b8:	eb0066b2 	bl	1d288 <__memcpy_from_arm>
    37bc:	e2853002 	add	r3, r5, #2	; 0x2
    37c0:	e5984000 	ldr	r4, [r8]
    37c4:	e7d62003 	ldrb	r2, [r6, r3]
    37c8:	e3540000 	cmp	r4, #0	; 0x0
    37cc:	e5cd200f 	strb	r2, [sp, #15]
    37d0:	e2855003 	add	r5, r5, #3	; 0x3
    37d4:	daffffe1 	ble	3760 <lpc_aci_ReadParafromFlash+0x50>
    37d8:	e59fc0d4 	ldr	ip, [pc, #212]	; 38b4 <.text+0x38b4>
    37dc:	e5dc3000 	ldrb	r3, [ip]
    37e0:	e5dc2001 	ldrb	r2, [ip, #1]
    37e4:	e1dde0fc 	ldrsh	lr, [sp, #12]
    37e8:	e1833402 	orr	r3, r3, r2, lsl #8
    37ec:	e15e0003 	cmp	lr, r3
    37f0:	03a01000 	moveq	r1, #0	; 0x0
    37f4:	01a00001 	moveq	r0, r1
    37f8:	0a00000e 	beq	3838 <lpc_aci_ReadParafromFlash+0x128>
    37fc:	e3a01000 	mov	r1, #0	; 0x0
    3800:	ea000004 	b	3818 <lpc_aci_ReadParafromFlash+0x108>
    3804:	e7d3300c 	ldrb	r3, [r3, ip]
    3808:	e5d22001 	ldrb	r2, [r2, #1]
    380c:	e1833402 	orr	r3, r3, r2, lsl #8
    3810:	e153000e 	cmp	r3, lr
    3814:	0a000007 	beq	3838 <lpc_aci_ReadParafromFlash+0x128>
    3818:	e2811001 	add	r1, r1, #1	; 0x1
    381c:	e1a00181 	mov	r0, r1, lsl #3
    3820:	e0803001 	add	r3, r0, r1
    3824:	e0813083 	add	r3, r1, r3, lsl #1
    3828:	e1510004 	cmp	r1, r4
    382c:	e083200c 	add	r2, r3, ip
    3830:	1afffff3 	bne	3804 <lpc_aci_ReadParafromFlash+0xf4>
    3834:	eaffffc9 	b	3760 <lpc_aci_ReadParafromFlash+0x50>
    3838:	e0803001 	add	r3, r0, r1
    383c:	e0813083 	add	r3, r1, r3, lsl #1
    3840:	e083300c 	add	r3, r3, ip
    3844:	e5d3200e 	ldrb	r2, [r3, #14]
    3848:	e5dde00f 	ldrb	lr, [sp, #15]
    384c:	e15e0002 	cmp	lr, r2
    3850:	1affffc3 	bne	3764 <lpc_aci_ReadParafromFlash+0x54>
    3854:	e283300c 	add	r3, r3, #12	; 0xc
    3858:	e5d32004 	ldrb	r2, [r3, #4]
    385c:	e5d30003 	ldrb	r0, [r3, #3]
    3860:	e5d3c005 	ldrb	ip, [r3, #5]
    3864:	e5d31006 	ldrb	r1, [r3, #6]
    3868:	e1800402 	orr	r0, r0, r2, lsl #8
    386c:	e180080c 	orr	r0, r0, ip, lsl #16
    3870:	e1a0212e 	mov	r2, lr, lsr #2
    3874:	e1800c01 	orr	r0, r0, r1, lsl #24
    3878:	e0861005 	add	r1, r6, r5
    387c:	eb006681 	bl	1d288 <__memcpy_from_arm>
    3880:	e59d2000 	ldr	r2, [sp]
    3884:	e2823001 	add	r3, r2, #1	; 0x1
    3888:	e1a03803 	mov	r3, r3, lsl #16
    388c:	e5dde00f 	ldrb	lr, [sp, #15]
    3890:	e1a03823 	mov	r3, r3, lsr #16
    3894:	e58d3000 	str	r3, [sp]
    3898:	eaffffb1 	b	3764 <lpc_aci_ReadParafromFlash+0x54>
    389c:	e59d2000 	ldr	r2, [sp]
    38a0:	e1a03802 	mov	r3, r2, lsl #16
    38a4:	e1a00843 	mov	r0, r3, asr #16
    38a8:	eaffffa9 	b	3754 <lpc_aci_ReadParafromFlash+0x44>
    38ac:	400022bc 	strmih	r2, [r0], -ip
    38b0:	40000e8c 	andmi	r0, r0, ip, lsl #29
    38b4:	40002984 	andmi	r2, r0, r4, lsl #19

000038b8 <lpc_aci_init>:
    38b8:	e52de004 	str	lr, [sp, #-4]!
    38bc:	e59f3030 	ldr	r3, [pc, #48]	; 38f4 <.text+0x38f4>
    38c0:	e3e01000 	mvn	r1, #0	; 0x0
    38c4:	e28320fe 	add	r2, r3, #254	; 0xfe
    38c8:	e4c31001 	strb	r1, [r3], #1
    38cc:	e1530002 	cmp	r3, r2
    38d0:	1afffffc 	bne	38c8 <lpc_aci_init+0x10>
    38d4:	e59f001c 	ldr	r0, [pc, #28]	; 38f8 <.text+0x38f8>
    38d8:	eb0001f3 	bl	40ac <aciSetSaveParaCallback>
    38dc:	e59f0018 	ldr	r0, [pc, #24]	; 38fc <.text+0x38fc>
    38e0:	eb0001ed 	bl	409c <aciSetReadParafromFlashCallback>
    38e4:	e59f0014 	ldr	r0, [pc, #20]	; 3900 <.text+0x3900>
    38e8:	eb0001f3 	bl	40bc <aciSetWriteParatoFlashCallback>
    38ec:	e49de004 	ldr	lr, [sp], #4
    38f0:	e12fff1e 	bx	lr
    38f4:	400022bc 	strmih	r2, [r0], -ip
    38f8:	000035d0 	ldreqd	r3, [r0], -r0
    38fc:	00003710 	andeq	r3, r0, r0, lsl r7
    3900:	00003564 	andeq	r3, r0, r4, ror #10

00003904 <aciInit>:
{
	int i=0;
	int z=0;

	aciListVarCount = 0;
    3904:	e59f30f8 	ldr	r3, [pc, #248]	; 3a04 <.text+0x3a04>
    3908:	e3a01000 	mov	r1, #0	; 0x0
	aciListCmdCount = 0;
    390c:	e59f20f4 	ldr	r2, [pc, #244]	; 3a08 <.text+0x3a08>
    3910:	e5831000 	str	r1, [r3]
	aciListParCount = 0;
    3914:	e59f30f0 	ldr	r3, [pc, #240]	; 3a0c <.text+0x3a0c>
    3918:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    391c:	e5821000 	str	r1, [r2]
    3920:	e1a00800 	mov	r0, r0, lsl #16
    3924:	e59f20e4 	ldr	r2, [pc, #228]	; 3a10 <.text+0x3a10>
    3928:	e59f50e4 	ldr	r5, [pc, #228]	; 3a14 <.text+0x3a14>
    392c:	e59f40e4 	ldr	r4, [pc, #228]	; 3a18 <.text+0x3a18>
    3930:	e59fe0e4 	ldr	lr, [pc, #228]	; 3a1c <.text+0x3a1c>
    3934:	e59fc0e4 	ldr	ip, [pc, #228]	; 3a20 <.text+0x3a20>
    3938:	e5831000 	str	r1, [r3]
    393c:	e1a0b820 	mov	fp, r0, lsr #16
    3940:	e1a03001 	mov	r3, r1

    for (i=0;i<MAX_VAR_PACKETS;i++)
    {
        aciCmdPacketContentBufferValid[i]=0;
    3944:	e7c13005 	strb	r3, [r1, r5]
        aciCmdPacketContentBufferInvalidCnt[i]=0;
    3948:	e7c13004 	strb	r3, [r1, r4]
        aciParPacketContentBufferValid[i]=0;
    394c:	e7c1300e 	strb	r3, [r1, lr]
        aciParPacketContentBufferInvalidCnt[i]=0;
    3950:	e7c1300c 	strb	r3, [r1, ip]
    3954:	e2811001 	add	r1, r1, #1	; 0x1
    	aciVarPacketContentBufferLength[i] = 0;
    3958:	e3a00000 	mov	r0, #0	; 0x0
    395c:	e3510003 	cmp	r1, #3	; 0x3
    3960:	e0c200b2 	strh	r0, [r2], #2
    3964:	1afffff6 	bne	3944 <aciInit+0x40>
    3968:	e59f90b4 	ldr	r9, [pc, #180]	; 3a24 <.text+0x3a24>
    396c:	e59f80b4 	ldr	r8, [pc, #180]	; 3a28 <.text+0x3a28>
    3970:	e59fa0b4 	ldr	sl, [pc, #180]	; 3a2c <.text+0x3a2c>
    3974:	e59f70b4 	ldr	r7, [pc, #180]	; 3a30 <.text+0x3a30>
    3978:	e59f50b4 	ldr	r5, [pc, #180]	; 3a34 <.text+0x3a34>
    397c:	e59f60b4 	ldr	r6, [pc, #180]	; 3a38 <.text+0x3a38>
    }


	for (z=0;z<MAX_VAR_PACKETS;z++)
	{
		for (i=0;i<MEMPACKET_MAX_VARS;i++)
		{
			aciVarPacketSelect[z][i]=ID_NONE;
			aciVarPacketPtrList[z][i]=NULL;
			aciVarPacketTypeList[z][i]=0;
		}
		aciVarPacketMagicCode[z]=0;
		aciVarPacketSelectLength[z]=0;
		aciCmdPacketMagicCode[z]=0;
	}

	for (i=0;i<ACI_TX_RINGBUFFER_SIZE;i++) {
		aciSendSingleBuffer[i] = 0;
		aciSendSingleId[i] = 0;
		aciSendSingleVarType[i] = 0;
	}

	aciEngineRate = callsPerSecond;

}
    3980:	e3a04000 	mov	r4, #0	; 0x0
    3984:	e0870384 	add	r0, r7, r4, lsl #7
    3988:	e085e404 	add	lr, r5, r4, lsl #8
    398c:	e086c304 	add	ip, r6, r4, lsl #6
    3990:	e3a03000 	mov	r3, #0	; 0x0
    3994:	e2833001 	add	r3, r3, #1	; 0x1
    3998:	e3a02000 	mov	r2, #0	; 0x0
    399c:	e3530040 	cmp	r3, #64	; 0x40
    39a0:	e0c020b2 	strh	r2, [r0], #2
    39a4:	e48e2004 	str	r2, [lr], #4
    39a8:	e4cc2001 	strb	r2, [ip], #1
    39ac:	1afffff8 	bne	3994 <aciInit+0x90>
    39b0:	e7c4200a 	strb	r2, [r4, sl]
    39b4:	e7c42009 	strb	r2, [r4, r9]
    39b8:	e7c42008 	strb	r2, [r4, r8]
    39bc:	e2844001 	add	r4, r4, #1	; 0x1
    39c0:	e3540003 	cmp	r4, #3	; 0x3
    39c4:	1affffee 	bne	3984 <aciInit+0x80>
    39c8:	e59f106c 	ldr	r1, [pc, #108]	; 3a3c <.text+0x3a3c>
    39cc:	e59fe06c 	ldr	lr, [pc, #108]	; 3a40 <.text+0x3a40>
    39d0:	e59fc06c 	ldr	ip, [pc, #108]	; 3a44 <.text+0x3a44>
    39d4:	e1a03002 	mov	r3, r2
    39d8:	e7c3200e 	strb	r2, [r3, lr]
    39dc:	e7c3200c 	strb	r2, [r3, ip]
    39e0:	e2833001 	add	r3, r3, #1	; 0x1
    39e4:	e3a00000 	mov	r0, #0	; 0x0
    39e8:	e35300a0 	cmp	r3, #160	; 0xa0
    39ec:	e0c100b2 	strh	r0, [r1], #2
    39f0:	1afffff8 	bne	39d8 <aciInit+0xd4>
    39f4:	e59f304c 	ldr	r3, [pc, #76]	; 3a48 <.text+0x3a48>
    39f8:	e583b000 	str	fp, [r3]
    39fc:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3a00:	e12fff1e 	bx	lr
    3a04:	40000e84 	andmi	r0, r0, r4, lsl #29
    3a08:	40000e88 	andmi	r0, r0, r8, lsl #29
    3a0c:	40000e8c 	andmi	r0, r0, ip, lsl #29
    3a10:	400047de 	ldrmid	r4, [r0], -lr
    3a14:	40004d6b 	andmi	r4, r0, fp, ror #26
    3a18:	400047da 	ldrmid	r4, [r0], -sl
    3a1c:	40004442 	andmi	r4, r0, r2, asr #8
    3a20:	40004d68 	andmi	r4, r0, r8, ror #26
    3a24:	40000e90 	mulmi	r0, r0, lr
    3a28:	40004d7a 	andmi	r4, r0, sl, ror sp
    3a2c:	40000ea6 	andmi	r0, r0, r6, lsr #29
    3a30:	40004d7e 	andmi	r4, r0, lr, ror sp
    3a34:	400044d4 	ldrmid	r4, [r0], -r4
    3a38:	40003e50 	andmi	r3, r0, r0, asr lr
    3a3c:	400023bc 	strmih	r2, [r0], -ip
    3a40:	40002eba 	strmih	r2, [r0], -sl
    3a44:	40004b9a 	mulmi	r0, sl, fp
    3a48:	40000020 	andmi	r0, r0, r0, lsr #32

00003a4c <aciSetStartTxCallback>:

void aciSendSingleWithAck(short i)
{
	short notzero_i = i+1;
	unsigned char varType = aciSendSingleVarType[i];
	unsigned char buffer[5+(varType>>2)];

	memcpy(&buffer[0],&notzero_i,2);
	memcpy(&buffer[2],&aciSendSingleId[i],2);
	memcpy(&buffer[4],&varType,1);
	memcpy(&buffer[5],&aciSendSingleBuffer[aciSendSingleBufferCnt[i]],varType>>2);
	aciSendSingleStatus[i]++;

	aciTxSendPacket(ACIMT_SINGLESEND,buffer,5+(varType>>2));

}

void aciSingleSend(void * ptr, unsigned char varType, unsigned short id, char with_ack) {
	if(!varType || !id) return;
	if((aciSendSingleNextBufferCount+(varType>>2))>MAX_VARIABLE_LIST*8) return;

	unsigned char buffer[5+(varType>>2)];
	int i;
	int use_i = -1;
	short zero = 0;

	if(with_ack) {
		for(i=0;i<MAX_VARIABLE_LIST;i++) {
			if((use_i==-1) && (aciSendSingleStatus[i]==0)) use_i=i;
		}
		if(use_i==-1) return; // security-if

		aciSendSingleStatus[use_i] = 1;
		aciSendSingleId[use_i] = id;
		aciSendSingleVarType[use_i] = varType;
		memcpy(&aciSendSingleBuffer[aciSendSingleNextBufferCount],ptr,varType>>2);
		aciSendSingleBufferCnt[use_i]=aciSendSingleNextBufferCount;
		aciSendSingleNextBufferCount+=varType>>2;
		aciSendSingleCount++;
	} else {
		memcpy(&buffer[0],&zero,2);
		memcpy(&buffer[2],&id,2);
		memcpy(&buffer[4],&varType,1);
		memcpy(&buffer[5],ptr,varType>>2);
		aciTxSendPacket(ACIMT_SINGLESEND,buffer,5+(varType>>2));
	}
}

/* published Variable. Variable has to be global! **/
void aciPublishVariableInt(void * ptr, unsigned char varType, unsigned short id, char * name, char * description, char * unit) {
	if (aciListVarCount==MAX_VARIABLE_LIST) return;

	aciListVar[aciListVarCount].id= id;
	aciListVar[aciListVarCount].varType = varType;
	aciListVar[aciListVarCount].name = name;
	aciListVar[aciListVarCount].description = description;
	aciListVar[aciListVarCount].unit = unit;
	aciListVar[aciListVarCount].ptrToVar = (void*) ptr;

	aciMagicCodeVar = aciUpdateCrc16(aciMagicCodeVar,&id,2);
	aciMagicCodeVar = aciUpdateCrc16(aciMagicCodeVar,&varType,1);

	aciListVarCount++;
}


/* published Command. Command has to be global! **/
void aciPublishCommandInt(void * ptr, unsigned char varType, unsigned short id, char * name, char * description, char * unit)
{
	if (aciListCmdCount==MAX_PARAMETER_LIST) return;

	aciListCmd[aciListCmdCount].id= id;
	aciListCmd[aciListCmdCount].varType = varType;
	aciListCmd[aciListCmdCount].name = name;
	aciListCmd[aciListCmdCount].description = description;
	aciListCmd[aciListCmdCount].unit = unit;
	aciListCmd[aciListCmdCount].ptrToVar = (void*) ptr;

	aciMagicCodeCmd = aciUpdateCrc16(aciMagicCodeCmd,&id,2);
	aciMagicCodeCmd = aciUpdateCrc16(aciMagicCodeCmd,&varType,1);

	aciListCmdCount++;
}

/** published Parameter. Parameter has to be global! **/
void aciPublishParameterInt(void * ptr, unsigned char varType, unsigned short id, char * name, char * description, char * unit)
{
	if (aciListParCount==MAX_PARAMETER_LIST) return;

	aciListPar[aciListParCount].id= id;
	aciListPar[aciListParCount].varType = varType;
	aciListPar[aciListParCount].name = name;
	aciListPar[aciListParCount].description = description;
	aciListPar[aciListParCount].unit = unit;
	aciListPar[aciListParCount].ptrToVar = (void*) ptr;

	aciMagicCodePar = aciUpdateCrc16(aciMagicCodePar,&id,2);
	aciMagicCodePar = aciUpdateCrc16(aciMagicCodePar,&varType,1);

	aciListParCount++;
}

void aciSendVar(void)
{
	short i=0;
	short j=0;
	short ii=0;
	short z = 0;
	 for (i=0;i<MAX_VAR_PACKETS;i++)
//	short i=2;
	 {

		//handle variable packet generation and triggering
		if (!aciVarPacketTransmissionRate[i]) {
		//	continue;
		}
		else  {
			unsigned short packetSize;

			//generate packet and send it

			//if packet was changed, update pointer table and size
			if (aciVarPacketUpdated[i]) {

				unsigned short currentPos = 0;

				//reset update flag
				aciVarPacketUpdated[i] = 0;

				for (j=0;j<aciVarPacketSelectLength[i];j++)
				{

					unsigned short id;

					id=aciVarPacketSelect[i][j];

					for(ii=0;ii<aciListVarCount;ii++) {
						if (aciListVar[ii].id==id)
						{
							aciVarPacketPtrList[i][currentPos] = aciListVar[ii].ptrToVar;
							aciVarPacketTypeList[i][currentPos++] =	aciListVar[ii].varType;
							break;
						}
					}
				}
				aciVarPacketNumberOfVars[i] = currentPos;

				//get packet size
				packetSize = 0;
				for (z = 0; z < MEMPACKET_MAX_VARS; z++) {
					if (aciVarPacketPtrList[i][z] == NULL
						)
						break;
					packetSize += aciVarPacketTypeList[i][z] >> 2;
				}
				aciVarPacketCurrentSize[i] = packetSize;
				aciVarPacketContentBufferLength[i] = packetSize;
			}

			//check for free space in ring buffer
			else if ((aciVarPacketNumberOfVars[i])&&(aciVarPacketCurrentSize[i] + 10 < aciTxRingBufferGetFreeSpace())&&(!aciInhibitPacketTransmission)&&(aciVarPacketTransmissionRate[i]<aciEngineRateCounter[i])) {

				unsigned char startstring[3] = { '!', '#', '!' };
				unsigned char messageType = ACIMT_VARPACKET+i;
				unsigned short crc = 0xFF;
				unsigned short psize=aciVarPacketCurrentSize[i]+1;

				aciEngineRateCounter[i]=1;

				//add header to ringbuffer
				aciTxRingBufferAddData(&startstring, 3);

				//add message type to ringbuffer
				aciTxRingBufferAddData(&messageType, 1);
				crc=aciUpdateCrc16(crc,&messageType,1);


				//add data size to ringbuffer
				aciTxRingBufferAddData(&psize, 2);
				crc=aciUpdateCrc16(crc,&psize,2);


				aciTxRingBufferAddData(&aciVarPacketMagicCode[i],1);
				crc=aciUpdateCrc16(crc,&aciVarPacketMagicCode[i],1);

				aciTxRingBufferAddData(aciVarPacketContentBuffer[i],aciVarPacketContentBufferLength[i]);
				crc=aciUpdateCrc16(crc,&aciVarPacketContentBuffer[i][0],aciVarPacketContentBufferLength[i]);

				//add CRC to ringbuffer
				aciTxRingBufferAddData(&crc, 2);

			}
		}
	 }
}

void aciSyncVar(void) {
	short i = 0;
	int z = 0;
	for (i = 0; i < MAX_VAR_PACKETS; i++)
		if (aciVarPacketNumberOfVars[i]) {
			short cnt = 0;
			for (z = 0; z < aciVarPacketNumberOfVars[i]; z++) {
				memcpy(&aciVarPacketContentBuffer[i][cnt], aciVarPacketPtrList[i][z], aciVarPacketTypeList[i][z] >> 2);
				cnt += aciVarPacketTypeList[i][z] >> 2;

			}
		}
}

void aciSyncCmd(void) {

	short j = 0;
	short i = 0;
	short k = 0;
	for (j = 0; j < MAX_VAR_PACKETS; j++)
		if (aciCmdPacketReceived[j]) {
			short cnt = 0;
			for (i = 0; i < aciCmdPacketSelectLength[j]; i++) {
				for (k =0; k < aciListCmdCount;k++)  {
					if (aciListCmd[k].id == aciCmdPacketSelect[j][i]) {
						memcpy(aciListCmd[k].ptrToVar, &aciCmdPacketContentBuffer[j][cnt], aciListCmd[k].varType >> 2);
						cnt += aciListCmd[k].varType >> 2;
						break;
					}
				}
			}
			aciCmdPacketReceived[j]=0;
		}
}

void aciSyncPar(void) {

	short j = 0;
	short i = 0;
	short k = 0;
	for (j = 0; j < MAX_VAR_PACKETS; j++)
		if (aciParamPacketReceived[j]) {
			short cnt = 0;
			for (i = 0; i < aciParPacketSelectLength[j]; i++) {
				for (k =0; k < aciListParCount;k++)  {
					if (aciListPar[k].id == aciParPacketSelect[j][i]) {
						memcpy(aciListPar[k].ptrToVar, &aciParPacketContentBuffer[j][cnt], aciListPar[k].varType >> 2);
						cnt += aciListPar[k].varType >> 2;
						break;
					}
				}
			}
			aciParamPacketReceived[j]=0;
		}

}

/** handles all data processing. Has to be called a specified number of times per second. See aciSetEngineRate(); **/
void aciEngine(void)
{
	int i=0;

	//handle heart beat

	aciHeartBeatCnt++;


	if (aciHeartBeatCnt>=aciHeartBeatTimeout)
	{
		//stop transmitting packets
		aciHeartBeatCnt=0;
		aciInhibitPacketTransmission=1;
	}

	if (!aciInhibitPacketTransmission)
	{
		aciSendVar();
	}

	for(i=0;i<MAX_VAR_PACKETS;i++)
		{
		aciEngineRateCounter[i]++;
		if(aciEngineRateCounter[i]>(5*aciEngineRate)) aciEngineRateCounter[i]=0;
		}

	if (aciParamSaveIt && (aciWriteParatoFlashCallback)) {
		short output;
		output = aciWriteParatoFlashCallback();
		aciParamSaveIt = 0;
		aciTxSendPacket(ACIMT_SAVEPARAM,&output,2);
	}

	if(aciSendSingleCount) {
//		unsigned short temp_singleCount = 0;

		for(i=0;i<MAX_VARIABLE_LIST;i++) {
			if(aciSendSingleStatus[i]==0) continue;
			else if(aciSendSingleStatus[i]==1) {
				aciSendSingleWithAck(i);
			} else {
				if(aciSendSingleStatus[i]==(aciEngineRate+2)) {
					aciSendSingleStatus[i]=1;
				} else aciSendSingleStatus[i]++;
			}
		}
	} else aciSendSingleNextBufferCount=0;
}

/*
 * ACI RX Part
 *
 *
 *
 */

unsigned char aciRxDataBuffer[ACI_RX_BUFFER_SIZE];
unsigned short aciRxDataCnt;

void aciRxHandleMessage(unsigned char messagetype, unsigned short length)
{
	short i=0;
	int z=0;
	int k=0;

	unsigned char packetSelect;
	short i_single ;
	struct ACI_INFO aciInfo;
	unsigned char c[2];
	unsigned char switch_type;
	short output;
	if((messagetype>ACIMT_UPDATEVARPACKET) && (messagetype<ACIMT_UPDATEVARPACKET+0x0f)) switch_type = ACIMT_UPDATEVARPACKET;
	else if((messagetype>ACIMT_UPDATECMDPACKET) && (messagetype<ACIMT_UPDATECMDPACKET+0x0f)) switch_type = ACIMT_UPDATECMDPACKET;
	else if((messagetype>ACIMT_UPDATEPARAMPACKET) &&(messagetype<ACIMT_UPDATEPARAMPACKET+0x0f)) switch_type = ACIMT_UPDATEPARAMPACKET;
	else if((messagetype>ACIMT_CMDPACKET) && (messagetype<ACIMT_CMDPACKET+0x0f)) switch_type = ACIMT_CMDPACKET;
	else if((messagetype>ACIMT_PARAMPACKET) && (messagetype<ACIMT_PARAMPACKET+0x0f)) switch_type = ACIMT_PARAMPACKET;
	else switch_type=messagetype;

	switch (switch_type)
	{
	case ACIMT_INFO_REQUEST:
		aciInfo.verMajor=ACI_VER_MAJOR;
		aciInfo.verMinor=ACI_VER_MINOR;
		aciInfo.maxDescLength=MAX_DESC_LENGTH;
		aciInfo.maxNameLength=MAX_NAME_LENGTH;
		aciInfo.maxUnitLength=MAX_UNIT_LENGTH;
		aciInfo.maxVarPackets=MAX_VAR_PACKETS;
		aciInfo.memPacketMaxVars=MEMPACKET_MAX_VARS;
		aciInfo.flags=0;
		for (i=0;i<8;i++)
			aciInfo.dummy[i]=0;
		aciTxSendPacket(ACIMT_INFO_REPLY,&aciInfo,sizeof(aciInfo));

	break;
	case ACIMT_REQUESTVARTABLEENTRIES:
		for (i=0;i<length/2;i++)
		{
			unsigned short selectedId;
			unsigned char idFound=0;

			selectedId=(aciRxDataBuffer[i*2+1]<<8)|aciRxDataBuffer[i*2];
			//determine no of entries in var table
			for(k=0;k<aciListVarCount;k++) {
				if (selectedId==aciListVar[k].id)
				{
					idFound=1;
					break;
				}
			}
			if ((idFound))
				{
					//before we send the data, the strings have to be copied from flash to memory
					struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS tableEntry;

					if (strlen(aciListVar[k].name)>MAX_NAME_LENGTH)
					{
						memcpy(&(tableEntry.name[0]),aciListVar[k].name,MAX_NAME_LENGTH);
						tableEntry.name[MAX_NAME_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.name[0]),aciListVar[k].name);

					if (strlen(aciListVar[k].description)>MAX_DESC_LENGTH)
					{
						memcpy(&(tableEntry.description[0]),aciListVar[k].description,MAX_NAME_LENGTH);
						tableEntry.description[MAX_DESC_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.description[0]),aciListVar[k].description);

					if (strlen(aciListVar[k].unit)>MAX_UNIT_LENGTH)
					{
						memcpy(&(tableEntry.unit[0]),aciListVar[k].unit,MAX_UNIT_LENGTH);
						tableEntry.unit[MAX_UNIT_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.unit[0]),aciListVar[k].unit);

					tableEntry.id=aciListVar[k].id;
					tableEntry.varType=aciListVar[k].varType;
					tableEntry.ptrToVar=NULL;
					aciTxSendPacket(ACIMT_SENDVARTABLEENTRY,&tableEntry,sizeof (struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS)-sizeof(tableEntry.ptrToVar));

				}else
					aciTxSendPacket(ACIMT_SENDVARTABLEENTRYINVALID,&selectedId,2);

		}

	break;
	case ACIMT_GETVARTABLEINFO:
	{
		unsigned short idList[aciListVarCount*2+2];
		unsigned short cnt=1;

		idList[0]=(unsigned short)aciListVarCount;

		for(k=0;k<aciListVarCount;k++)
				idList[cnt++]=aciListVar[k].id;

		//send no of entries
		aciTxSendPacket(ACIMT_SENDVARTABLEINFO,&idList[0],aciListVarCount*2+2);
	}
	break;
	case ACIMT_UPDATEVARPACKET:
			packetSelect=messagetype-ACIMT_UPDATEVARPACKET;
			aciInhibitPacketTransmission=0;
			if (packetSelect>=MAX_VAR_PACKETS)
				break;
			if (length>MEMPACKET_MAX_VARS*2+1)
			{
				c[0]=ACIMT_UPDATEVARPACKET+packetSelect;
				c[1]=ACI_ACK_PACKET_TOO_LONG;
				aciTxSendPacket(ACIMT_ACK,&c[0],2);
				break;
			}

			for (i=0;i<MEMPACKET_MAX_VARS;i++)
			{
				aciVarPacketSelect[packetSelect][i]=ID_NONE;
				aciVarPacketPtrList[packetSelect][i]=NULL;
				aciVarPacketTypeList[packetSelect][i]=0;
			}
			aciVarPacketMagicCode[packetSelect]=aciRxDataBuffer[0];
			memcpy(&aciVarPacketSelect[packetSelect],&aciRxDataBuffer[1],length-1);
			aciVarPacketSelectLength[packetSelect]=(length-1)/2;
			aciVarPacketContentBufferLength[packetSelect] = aciVarPacketSelectLength[packetSelect];
			aciVarPacketUpdated[packetSelect]=1;
			c[0]=ACIMT_UPDATEVARPACKET+packetSelect;
			c[1]=ACI_ACK_OK;
			aciTxSendPacket(ACIMT_ACK,&c[0],2);

		break;

	case ACIMT_REQUESTCMDTABLEENTRIES:
		for (i=0;i<length/2;i++)
		{
			unsigned short selectedId;
			unsigned char  idFound=0;

			selectedId=(aciRxDataBuffer[i*2+1]<<8)|aciRxDataBuffer[i*2];
			//determine no of entries in var table
			for(k=0;k<aciListCmdCount;k++) {
					if (selectedId==aciListCmd[k].id)
					{
						idFound=1;
						break;
					}
			}
			if ((idFound))
				{
					//before we send the data, the strings have to be copied from flash to memory
					struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS tableEntry;

					if (strlen(aciListCmd[k].name)>MAX_NAME_LENGTH)
					{
						memcpy(&(tableEntry.name[0]),aciListCmd[k].name,MAX_NAME_LENGTH);
						tableEntry.name[MAX_NAME_LENGTH-1]=0;
					} else
						strcpy(&(tableEntry.name[0]),aciListCmd[k].name);

					if (strlen(aciListCmd[k].description)>MAX_DESC_LENGTH)
					{
						memcpy(&(tableEntry.description[0]),aciListCmd[k].description,MAX_NAME_LENGTH);
						tableEntry.description[MAX_DESC_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.description[0]),aciListCmd[k].description);

					if (strlen(aciListCmd[k].unit)>MAX_UNIT_LENGTH)
					{
						memcpy(&(tableEntry.unit[0]),aciListCmd[k].unit,MAX_UNIT_LENGTH);
						tableEntry.unit[MAX_UNIT_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.unit[0]),aciListCmd[k].unit);

					tableEntry.id=aciListCmd[k].id;
					tableEntry.varType=aciListCmd[k].varType;
					tableEntry.ptrToVar=NULL;
					aciTxSendPacket(ACIMT_SENDCMDTABLEENTRY,&tableEntry,sizeof (struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS)-sizeof(tableEntry.ptrToVar));

				}else
					aciTxSendPacket(ACIMT_SENDCMDTABLEENTRYINVALID,&selectedId,2);

		}

	break;
	case ACIMT_GETCMDTABLEINFO:
	{
		unsigned short idList[aciListCmdCount*2+2];
		unsigned short cnt=1;

		idList[0]=aciListCmdCount;

		for(k=0;k<aciListCmdCount;k++) {
			idList[cnt++]=aciListCmd[k].id;
		}
		//send no of entries
		aciTxSendPacket(ACIMT_SENDCMDTABLEINFO,&idList[0],aciListCmdCount*2+2);
	}
	break;
	case ACIMT_UPDATECMDPACKET:
			packetSelect=messagetype-ACIMT_UPDATECMDPACKET;
			if (packetSelect>=MAX_VAR_PACKETS)
				break;
			if (length>MEMPACKET_MAX_VARS*2+1)
			{
				c[0]=ACIMT_UPDATECMDPACKET+packetSelect;
				c[1]=ACI_ACK_PACKET_TOO_LONG;
				aciTxSendPacket(ACIMT_ACK,&c[0],2);
				break;
			}

			aciCmdPacketMagicCode[packetSelect]=aciRxDataBuffer[0];
			aciCmdPacketWithACK[packetSelect]=aciRxDataBuffer[1];
			memcpy(&aciCmdPacketSelect[packetSelect], &aciRxDataBuffer[2],length - 2);
			short cnta = 0;
			for (i = 0; i < (length - 2) / 2; i++) {
				for(k=0;k<aciListCmdCount;k++) {
					if (aciListCmd[k].id
							== aciCmdPacketSelect[packetSelect][i]) {
						cnta += aciListCmd[k].varType >> 2;
						break;
					}
				}

			}
	     	if(cnta==0) break;
			aciCmdPacketContentBufferLength[packetSelect] = cnta;
			aciCmdPacketSelectLength[packetSelect]=(length-2)/2;
			c[0]=ACIMT_UPDATECMDPACKET+packetSelect;
			c[1]=ACI_ACK_OK;
			aciTxSendPacket(ACIMT_ACK,&c[0],2);

		break;
	case ACIMT_UPDATEPARAMPACKET:

				packetSelect=messagetype-ACIMT_UPDATEPARAMPACKET;
				unsigned char temp_buffer[MEMPACKET_MAX_VARS*16];
				if (packetSelect>=MAX_VAR_PACKETS)
					break;
				if (length>MEMPACKET_MAX_VARS*2+1)
				{
					c[0]=ACIMT_UPDATEPARAMPACKET+packetSelect;
					c[1]=ACI_ACK_PACKET_TOO_LONG;
					aciTxSendPacket(ACIMT_ACK,&c[0],2);
					break;
				}

				aciParPacketMagicCode[packetSelect]=aciRxDataBuffer[0];
				memcpy(&aciParPacketSelect[packetSelect],&aciRxDataBuffer[1],length-1);

				temp_buffer[0]=ACIMT_UPDATEPARAMPACKET+packetSelect;
				temp_buffer[1]=ACI_ACK_OK;
				short cunt = 0;
				for (i = 0; i < (length - 1) / 2; i++) {
					for (k=0;k<aciListParCount;k++) {
						if (aciListPar[k].id == aciParPacketSelect[packetSelect][i]) {
							memcpy(&temp_buffer[cunt+2],aciListPar[k].ptrToVar,aciListPar[k].varType >> 2);
							cunt += aciListPar[k].varType >> 2;
							break;
						}
					}
				}
				aciParPacketContentBufferLength[packetSelect]=cunt;
				aciParPacketSelectLength[packetSelect]=(length-1)/2;
//				c[0]=ACIMT_UPDATEPARAMPACKET+packetSelect;
//				c[1]=ACI_ACK_OK;
//				aciTxSendPacket(ACI_DBG,&temp_buffer[2],2);
//				aciTxSendPacket(ACI_DBG,&temp_buffer[4],2);
				aciTxSendPacket(ACIMT_ACK,&temp_buffer[0],2+cunt);

			break;

    case ACIMT_CMDPACKET:
         //check magic code to see that the packet fits the desired configuration

         packetSelect=messagetype-ACIMT_CMDPACKET;
//     	aciTxSendPacket(ACI_DBG, &aciCmdPacketContentBufferLength[packetSelect], 2);
//     	aciTxSendPacket(ACI_DBG, &length, 2);
         if (packetSelect>=MAX_VAR_PACKETS)
            break;
         if (((aciCmdPacketContentBufferLength[packetSelect]==length-1))) //aciCmdPacketMagicCode[packetSelect]==aciRxDataBuffer[0]) &&
         {
        	memcpy(&aciCmdPacketContentBuffer[packetSelect][0],&aciRxDataBuffer[1],length-1);
        	aciCmdPacketReceived[packetSelect]=1;
			if (aciCmdPacketWithACK[packetSelect]) {
				c[0] = ACIMT_CMDACK + packetSelect;
				aciTxSendPacket(ACIMT_ACK, &c[0], 1);
			}
			aciCmdPacketContentBufferValid[packetSelect] = 1;
			aciCmdPacketContentBufferInvalidCnt[packetSelect] = 0;

		} else {
			aciCmdPacketContentBufferValid[packetSelect] = 0;
			aciCmdPacketContentBufferInvalidCnt[packetSelect]++;
         }
    break;

    // Parameter
    case ACIMT_REQUESTPARAMTABLEENTRIES:
    		for (i=0;i<length/2;i++)
    		{
    			unsigned short selectedId;
    			unsigned char  idFound=0;
    			k=0;

    			selectedId=(aciRxDataBuffer[i*2+1]<<8)|aciRxDataBuffer[i*2];
    			//determine no of entries in param table
    			for(k=0;k<aciListParCount;k++) {
    							if (selectedId==aciListPar[k].id)
    							{
    								idFound=1;
    								break;
    							}
    						}
    			if ((idFound))
    				{
    					//before we send the data, the strings have to be copied from flash to memory
    					struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS tableEntry;

    					if (strlen(aciListPar[k].name)>MAX_NAME_LENGTH)
    					{
    						memcpy(&(tableEntry.name[0]),aciListPar[k].name,MAX_NAME_LENGTH);
    						tableEntry.name[MAX_NAME_LENGTH-1]=0;
    					} else
    						strcpy(&(tableEntry.name[0]),aciListPar[k].name);

    					if (strlen(aciListPar[k].description)>MAX_DESC_LENGTH)
    					{
    						memcpy(&(tableEntry.description[0]),aciListPar[k].description,MAX_NAME_LENGTH);
    						tableEntry.description[MAX_DESC_LENGTH-1]=0;
    					} else
    						strcpy(&(tableEntry.description[0]),aciListPar[k].description);

    					if (strlen(aciListPar[k].unit)>MAX_UNIT_LENGTH)
    					{
    						memcpy(&(tableEntry.unit[0]),aciListPar[k].unit,MAX_UNIT_LENGTH);
    						tableEntry.unit[MAX_UNIT_LENGTH-1]=0;
    					}else
    						strcpy(&(tableEntry.unit[0]),aciListPar[k].unit);

    					tableEntry.id=aciListPar[k].id;
    					tableEntry.varType=aciListPar[k].varType;
    					tableEntry.ptrToVar=NULL;
    					aciTxSendPacket(ACIMT_SENDPARAMTABLEENTRY,&tableEntry,sizeof (struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS)-sizeof(tableEntry.ptrToVar));

    				}else
    					aciTxSendPacket(ACIMT_SENDPARAMTABLEENTRYINVALID,&selectedId,2);

    		}

    	break;
    	case ACIMT_GETPARAMTABLEINFO:
    	{
    		unsigned short idList[aciListParCount*2+2];
    		unsigned short cnt=1;
    		k = 0;

    		//determine no of entries in cmd table
    		idList[0]=aciListParCount;

    		for(k=0;k<aciListParCount;k++)  {
    			idList[cnt++]=aciListPar[k].id;
    		}

    		//send no of entries
    		aciTxSendPacket(ACIMT_SENDPARAMTABLEINFO,&idList[0],aciListParCount*2+2);

    	}
    	break;
    	case ACIMT_PARAM:
    		/* FOR ONLY ONE PARAMETER ID */
		if (length == 2) {
			unsigned short id;
			unsigned char sendbuffer[30];
			unsigned char newlen = 0;
			k = 0;
			id = (aciRxDataBuffer[1] << 8) | aciRxDataBuffer[0];
			//determine no of entries in cmd table
			for(k=0;k<aciListParCount;k++) {
				if(aciListPar[k].id==id)
				{
					newlen=(aciListPar[k].varType>>2)+2;
					memcpy(&sendbuffer[0], &id, 2);
					memcpy(&sendbuffer[2], aciListPar[k].ptrToVar, newlen-2);
					break;
				}
			}

			if (newlen==0) {
				sendbuffer[0]=0x00;
				aciTxSendPacket(ACIMT_PARAM, &sendbuffer[0], 1);
				break;
			}
			aciTxSendPacket(ACIMT_PARAM, &sendbuffer[0], newlen);
		}
		break;


    	case ACIMT_PARAMPACKET:
    		//check magic code to see that the packet fits the desired configuration
    		packetSelect=messagetype-ACIMT_PARAMPACKET;
    		if (packetSelect>=MAX_VAR_PACKETS)
    			break;
    		if ((aciParPacketMagicCode[packetSelect]==aciRxDataBuffer[0])) // && (aciParPacketContentBufferLength[packetSelect]==length-1))
    		{
    			memcpy(&aciParPacketContentBuffer[packetSelect][0],&aciRxDataBuffer[1],length-1);
    			aciParamPacketReceived[packetSelect]=1;
    			c[0]=ACIMT_PARAMPACKET+packetSelect;
    			aciTxSendPacket(ACIMT_ACK,&c[0],1);
    			aciParPacketContentBufferValid[packetSelect] = 1;
    			aciParPacketContentBufferInvalidCnt[packetSelect] = 0;
    		}
    		else {
    			aciParPacketContentBufferValid[packetSelect] = 0;
    			aciParPacketContentBufferInvalidCnt[packetSelect]++;
    		}
    		break;

	case ACIMT_CHANGEPACKETRATE:
		aciInhibitPacketTransmission=0;

		if (length==sizeof(aciVarPacketTransmissionRate))
		{
			for(i=0;i<(sizeof(aciVarPacketTransmissionRate)/2);i++) {
				aciVarPacketTransmissionRate[i]=(aciRxDataBuffer[i*2+1]<<8) | (aciRxDataBuffer[i*2]);
			}
		}
	break;
	case ACIMT_GETPACKETRATE:
		aciTxSendPacket(ACIMT_PACKETRATEINFO,&aciVarPacketTransmissionRate[0],sizeof(aciVarPacketTransmissionRate));
	break;
	case ACIMT_HEARBEAT:
		aciInhibitPacketTransmission=0;
		aciHeartBeatCnt=0;
	break;
	case ACIMT_GETHEARTBEATTIMEOUT:
		aciTxSendPacket(ACIMT_SENDHEARBEATTIMEOUT,&aciHeartBeatTimeout,2);
	break;
	case ACIMT_SETHEARTBEATTIMEOUT:
		if (length==2)
			memcpy(&aciHeartBeatTimeout,&aciRxDataBuffer[0],2);
	break;
	case ACIMT_MAGICCODES:
		{
			unsigned char temp_buffer[12];
			memcpy(&temp_buffer[0], &aciMagicCodeVar,2);
			memcpy(&temp_buffer[2], &aciMagicCodeCmd,2);
			memcpy(&temp_buffer[4], &aciMagicCodePar,2);
			memcpy(&temp_buffer[6], &aciListVarCount,2);
			memcpy(&temp_buffer[8], &aciListCmdCount,2);
			memcpy(&temp_buffer[10], &aciListParCount,2);
			aciTxSendPacket(ACIMT_MAGICCODES,&temp_buffer[0],12);
		}
		break;
	case ACIMT_RESETREMOTE:
		//reset var packet content
		for (z=0;z<MAX_VAR_PACKETS;z++)
			{
				for (i=0;i<MEMPACKET_MAX_VARS;i++)
				{
					aciVarPacketSelect[z][i]=ID_NONE;
					aciVarPacketPtrList[z][i]=NULL;
					aciVarPacketTypeList[z][i]=0;
				}
				aciVarPacketMagicCode[z]=0;
				aciVarPacketSelectLength[z]=0;
			}
		aciInhibitPacketTransmission=0;
		aciHeartBeatCnt=0;

	break;
	case ACIMT_SAVEPARAM:
		if (aciSaveParaCallback) {
			aciSaveParaCallback();
			aciParamSaveIt = 1;
		}
		break;

	case ACIMT_LOADPARAM:
		if (aciReadParafromFlashCallback) {
			output = aciReadParafromFlashCallback();
			aciTxSendPacket(ACIMT_LOADPARAM, &output, 2);
		}
		break;

	case ACIMT_SINGLESEND: // ACK
		//if(length>0) {
			i_single = (aciRxDataBuffer[1]<<8)|aciRxDataBuffer[0];
			i_single=i_single-1;
			if(i<MAX_VARIABLE_LIST) aciSendSingleStatus[i_single]=0;
		//}
		break;

	case ACIMT_SINGLEREQ:
		if(length>1) {
			char idFound=0;
			unsigned char temp_buffer[512];

			i_single = (aciRxDataBuffer[1]<<8)|aciRxDataBuffer[0];
			for(k=0;k<aciListVarCount;k++) {
				if (i_single==aciListVar[k].id)
				{
					idFound=1;
					break;
				}
			}
//
			if (idFound)
			{
				memcpy(&temp_buffer[0],&(aciListVar[k].id),2);
				memcpy(&temp_buffer[2],&(aciListVar[k].varType),1);
				memcpy(&temp_buffer[3],aciListVar[k].ptrToVar, (aciListVar[k].varType)>>2);
				aciTxSendPacket(ACIMT_SINGLEREQ,&temp_buffer[0],3+((aciListVar[k].varType)>>2));
//
			}
//			else
//				aciTxSendPacket(ACIMT_SENDVARTABLEENTRYINVALID,&selectedId,2);
		}
		break;
	}
}

void aciReceiveHandler(unsigned char rxByte)
{
	static unsigned char aciRxState=ARS_IDLE;
	static unsigned char aciRxMessageType;
	static unsigned short aciRxLength;
	static unsigned short aciRxCrc;
	static unsigned short aciRxReceivedCrc;


	switch (aciRxState)
	{
	case ARS_IDLE:
		if (rxByte=='!')
			aciRxState=ARS_STARTBYTE1;
		break;
	case ARS_STARTBYTE1:
		if (rxByte=='#')
			aciRxState=ARS_STARTBYTE2;
		else
			aciRxState=ARS_IDLE;

		break;
	case ARS_STARTBYTE2:
		if (rxByte=='!')
			aciRxState=ARS_MESSAGETYPE;
		else
			aciRxState=ARS_IDLE;
		break;
	case ARS_MESSAGETYPE:
		aciRxMessageType=rxByte;
		aciRxCrc=0xff;
		aciRxCrc=aciCrcUpdate(aciRxCrc,rxByte);
		aciRxState=ARS_LENGTH1;

		break;
	case ARS_LENGTH1:
		aciRxLength=rxByte;
		aciRxCrc=aciCrcUpdate(aciRxCrc,rxByte);
		aciRxState=ARS_LENGTH2;
		break;
	case ARS_LENGTH2:
		aciRxLength|=rxByte<<8;
		if (aciRxLength>ACI_RX_BUFFER_SIZE)
			aciRxState=ARS_IDLE;
		else
		{
			aciRxCrc=aciCrcUpdate(aciRxCrc,rxByte);
			aciRxDataCnt=0;
			if (aciRxLength)
				aciRxState=ARS_DATA;
			else
				aciRxState=ARS_CRC1;
		}
		break;
	case ARS_DATA:
		aciRxCrc=aciCrcUpdate(aciRxCrc,rxByte);
		aciRxDataBuffer[aciRxDataCnt++]=rxByte;
		if (aciRxDataCnt==aciRxLength)
			aciRxState=ARS_CRC1;
		break;
	case ARS_CRC1:
		aciRxReceivedCrc=rxByte;
		aciRxState=ARS_CRC2;
		break;
	case ARS_CRC2:
		aciRxReceivedCrc|=rxByte<<8;
		if (aciRxReceivedCrc==aciRxCrc)
		{
			aciRxHandleMessage(aciRxMessageType,aciRxLength);
		}
		aciRxState=ARS_IDLE;

		break;

	}

}
/*
 *
 * ACI TX Ringbuffer
 *
 */

void aciSetStartTxCallback(void (*aciStartTxCallback_func)(unsigned char))
{
	aciStartTxCallback=aciStartTxCallback_func;
    3a4c:	e59f3004 	ldr	r3, [pc, #4]	; 3a58 <.text+0x3a58>
    3a50:	e5830000 	str	r0, [r3]
}
    3a54:	e12fff1e 	bx	lr
    3a58:	40004be4 	andmi	r4, r0, r4, ror #23

00003a5c <aciTxRingBufferReset>:


void aciTxSendPacket(unsigned char aciMessageType, void * data, unsigned short cnt)
{
	unsigned char startstring[3] = { '!', '#', '!' };
	unsigned short crc = 0xFF;

	if (cnt + 10 >= aciTxRingBufferGetFreeSpace())
		return;

	//add header to ringbuffer
	aciTxRingBufferAddData(&startstring, 3);

	//add message type to ringbuffer
	aciTxRingBufferAddData(&aciMessageType, 1);
	crc=aciUpdateCrc16(crc,&aciMessageType,1);

	//add data size to ringbuffer
	aciTxRingBufferAddData(&cnt, 2);
	crc=aciUpdateCrc16(crc,&cnt,2);

	aciTxRingBufferAddData(data,cnt);
	crc=aciUpdateCrc16(crc,data,cnt);

	//add CRC to ringbuffer
	aciTxRingBufferAddData(&crc, 2);

}

void aciTxRingBufferReset(void)
{
	aciTxRingBufferWritePtr=0;
    3a5c:	e59f3010 	ldr	r3, [pc, #16]	; 3a74 <.text+0x3a74>
	aciTxRingBufferReadPtr=0;
    3a60:	e59f2010 	ldr	r2, [pc, #16]	; 3a78 <.text+0x3a78>
    3a64:	e3a01000 	mov	r1, #0	; 0x0
    3a68:	e1c310b0 	strh	r1, [r3]
    3a6c:	e5c21000 	strb	r1, [r2]
}
    3a70:	e12fff1e 	bx	lr
    3a74:	40000ecc 	andmi	r0, r0, ip, asr #29
    3a78:	40000ece 	andmi	r0, r0, lr, asr #29

00003a7c <aciTxRingBufferGetFreeSpace>:

unsigned short aciTxRingBufferGetFreeSpace(void)
{

	if (aciTxRingBufferWritePtr>=aciTxRingBufferReadPtr)
    3a7c:	e59f3030 	ldr	r3, [pc, #48]	; 3ab4 <.text+0x3ab4>
    3a80:	e59f2030 	ldr	r2, [pc, #48]	; 3ab8 <.text+0x3ab8>
    3a84:	e5d30000 	ldrb	r0, [r3]
    3a88:	e1d210b0 	ldrh	r1, [r2]
		return (ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr+aciTxRingBufferReadPtr-1);
    3a8c:	e0613000 	rsb	r3, r1, r0
	else
		return (aciTxRingBufferReadPtr-aciTxRingBufferWritePtr-1);
    3a90:	e0612000 	rsb	r2, r1, r0
    3a94:	e283309f 	add	r3, r3, #159	; 0x9f
    3a98:	e2422001 	sub	r2, r2, #1	; 0x1
    3a9c:	e1500001 	cmp	r0, r1
    3aa0:	e1a03803 	mov	r3, r3, lsl #16
    3aa4:	e1a02802 	mov	r2, r2, lsl #16
    3aa8:	e1a00823 	mov	r0, r3, lsr #16
    3aac:	81a00822 	movhi	r0, r2, lsr #16


}
    3ab0:	e12fff1e 	bx	lr
    3ab4:	40000ece 	andmi	r0, r0, lr, asr #29
    3ab8:	40000ecc 	andmi	r0, r0, ip, asr #29

00003abc <aciTxRingBufferByteAvailable>:

void aciTxRingBufferAddData(void * ptr, unsigned short size)
{
        unsigned char * ptrToChr=(unsigned char *)ptr;
        unsigned char triggerSend=0;

     if (!size)
    	 return;
	if (aciTxRingBufferGetFreeSpace()<size)
		return;

	if (aciTxRingBufferGetFreeSpace()==(ACI_TX_RINGBUFFER_SIZE-1))
		triggerSend=1;

	//check if data fits in without overflow of the write pointer
	if (ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr>size)
	{
		//it does. Copy everything at ones
		memcpy(&aciTxRingBuffer[aciTxRingBufferWritePtr],ptrToChr,size);
		aciTxRingBufferWritePtr+=size;
	}  else  {
		//it does not. We need two steps
		//copy to the end of the buffer
		memcpy(&aciTxRingBuffer[aciTxRingBufferWritePtr],ptrToChr,ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr);
                memcpy(&aciTxRingBuffer[0],ptrToChr+(ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr),size-(ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr));

		//increase and overflow correctly
		aciTxRingBufferWritePtr+=size;
		aciTxRingBufferWritePtr%=ACI_TX_RINGBUFFER_SIZE;

	}

	if ((triggerSend) && (aciStartTxCallback))
	{
		//get one byte from ringbuffer
		unsigned char byte=aciTxRingBufferGetNextByte();
		aciStartTxCallback(byte);
	}
}

unsigned char aciTxRingBufferByteAvailable(void)
{
    3abc:	e52de004 	str	lr, [sp, #-4]!
	if (aciTxRingBufferGetFreeSpace()==ACI_TX_RINGBUFFER_SIZE-1)
    3ac0:	ebffffed 	bl	3a7c <aciTxRingBufferGetFreeSpace>
		return 0;
	else
		return 1;
}
    3ac4:	e250009f 	subs	r0, r0, #159	; 0x9f
    3ac8:	13a00001 	movne	r0, #1	; 0x1
    3acc:	e49de004 	ldr	lr, [sp], #4
    3ad0:	e12fff1e 	bx	lr

00003ad4 <aciTxRingBufferGetNextByte>:

unsigned char aciTxRingBufferGetNextByte(void)
{
    3ad4:	e52de004 	str	lr, [sp, #-4]!

	unsigned char byte;

	if (!aciTxRingBufferByteAvailable())
    3ad8:	ebfffff7 	bl	3abc <aciTxRingBufferByteAvailable>
    3adc:	e3500000 	cmp	r0, #0	; 0x0
		return 0;

	byte=aciTxRingBuffer[aciTxRingBufferReadPtr];
    3ae0:	e59fc038 	ldr	ip, [pc, #56]	; 3b20 <.text+0x3b20>
    3ae4:	0a00000b 	beq	3b18 <aciTxRingBufferGetNextByte+0x44>
    3ae8:	e5dc0000 	ldrb	r0, [ip]
	aciTxRingBufferReadPtr++;
	aciTxRingBufferReadPtr%=ACI_TX_RINGBUFFER_SIZE;
    3aec:	e59f2030 	ldr	r2, [pc, #48]	; 3b24 <.text+0x3b24>
    3af0:	e2801001 	add	r1, r0, #1	; 0x1
    3af4:	e20110ff 	and	r1, r1, #255	; 0xff
    3af8:	e083e192 	umull	lr, r3, r2, r1
    3afc:	e1a033a3 	mov	r3, r3, lsr #7
    3b00:	e0833103 	add	r3, r3, r3, lsl #2
    3b04:	e0411283 	sub	r1, r1, r3, lsl #5
    3b08:	e59f3018 	ldr	r3, [pc, #24]	; 3b28 <.text+0x3b28>
    3b0c:	e7d32000 	ldrb	r2, [r3, r0]
    3b10:	e5cc1000 	strb	r1, [ip]

	return byte;
    3b14:	e1a00002 	mov	r0, r2
}
    3b18:	e49de004 	ldr	lr, [sp], #4
    3b1c:	e12fff1e 	bx	lr
    3b20:	40000ece 	andmi	r0, r0, lr, asr #29
    3b24:	cccccccd 	stcgtl	12, cr12, [ip], {205}
    3b28:	40003db0 	strmih	r3, [r0], -r0

00003b2c <aciCrcUpdate>:

/*
 *
 * ACI Helper functions
 *
 *
 */

unsigned short aciCrcUpdate (unsigned short crc, unsigned char data)
     {
    3b2c:	e1a00800 	mov	r0, r0, lsl #16
         data ^= (crc & 0xff);
    3b30:	e0211820 	eor	r1, r1, r0, lsr #16
    3b34:	e20110ff 	and	r1, r1, #255	; 0xff
         data ^= data << 4;
    3b38:	e0211201 	eor	r1, r1, r1, lsl #4
    3b3c:	e20110ff 	and	r1, r1, #255	; 0xff

         return ((((unsigned short )data << 8) | ((crc>>8)&0xff)) ^ (unsigned char )(data >> 4)
    3b40:	e1a03181 	mov	r3, r1, lsl #3
    3b44:	e1a00c20 	mov	r0, r0, lsr #24
    3b48:	e0233221 	eor	r3, r3, r1, lsr #4
    3b4c:	e1800401 	orr	r0, r0, r1, lsl #8
                 ^ ((unsigned short )data << 3));
     }
    3b50:	e0200003 	eor	r0, r0, r3
    3b54:	e12fff1e 	bx	lr

00003b58 <aciUpdateCrc16>:

unsigned short aciUpdateCrc16(unsigned short crc, void * data, unsigned short cnt)
{
    3b58:	e1a02802 	mov	r2, r2, lsl #16
    3b5c:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    3b60:	e1a06822 	mov	r6, r2, lsr #16
    3b64:	e1a00800 	mov	r0, r0, lsl #16
	int i=0;
	unsigned short crcNew=crc;
	unsigned char * chrData=(unsigned char *)data;

	for (i=0;i<cnt;i++)
    3b68:	e3560000 	cmp	r6, #0	; 0x0
    3b6c:	e1a05001 	mov	r5, r1
    3b70:	e1a00820 	mov	r0, r0, lsr #16
    3b74:	da000005 	ble	3b90 <aciUpdateCrc16+0x38>
    3b78:	e3a04000 	mov	r4, #0	; 0x0
		crcNew=aciCrcUpdate(crcNew,chrData[i]);
    3b7c:	e7d41005 	ldrb	r1, [r4, r5]
    3b80:	e2844001 	add	r4, r4, #1	; 0x1
    3b84:	ebffffe8 	bl	3b2c <aciCrcUpdate>
    3b88:	e1560004 	cmp	r6, r4
    3b8c:	1afffffa 	bne	3b7c <aciUpdateCrc16+0x24>

	return crcNew;
}
    3b90:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    3b94:	e12fff1e 	bx	lr

00003b98 <aciPublishParameterInt>:
    3b98:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3b9c:	e59f5194 	ldr	r5, [pc, #404]	; 3d38 <.text+0x3d38>
    3ba0:	e595e000 	ldr	lr, [r5]
    3ba4:	e59f5190 	ldr	r5, [pc, #400]	; 3d3c <.text+0x3d3c>
    3ba8:	e08ec18e 	add	ip, lr, lr, lsl #3
    3bac:	e24dd048 	sub	sp, sp, #72	; 0x48
    3bb0:	e08ec08c 	add	ip, lr, ip, lsl #1
    3bb4:	e08c4005 	add	r4, ip, r5
    3bb8:	e59d706c 	ldr	r7, [sp, #108]
    3bbc:	e58dc03c 	str	ip, [sp, #60]
    3bc0:	e35e0032 	cmp	lr, #50	; 0x32
    3bc4:	e1a0cc23 	mov	ip, r3, lsr #24
    3bc8:	e1a0e423 	mov	lr, r3, lsr #8
    3bcc:	e1a05003 	mov	r5, r3
    3bd0:	e1a03823 	mov	r3, r3, lsr #16
    3bd4:	e59d8070 	ldr	r8, [sp, #112]
    3bd8:	e58dc030 	str	ip, [sp, #48]
    3bdc:	e58de038 	str	lr, [sp, #56]
    3be0:	e1a0cc20 	mov	ip, r0, lsr #24
    3be4:	e1a0e420 	mov	lr, r0, lsr #8
    3be8:	e58d3034 	str	r3, [sp, #52]
    3bec:	e1a03820 	mov	r3, r0, lsr #16
    3bf0:	e58dc00c 	str	ip, [sp, #12]
    3bf4:	e58de014 	str	lr, [sp, #20]
    3bf8:	e1a0cc27 	mov	ip, r7, lsr #24
    3bfc:	e1a0e427 	mov	lr, r7, lsr #8
    3c00:	e58d3010 	str	r3, [sp, #16]
    3c04:	e1a03827 	mov	r3, r7, lsr #16
    3c08:	e58dc024 	str	ip, [sp, #36]
    3c0c:	e58de02c 	str	lr, [sp, #44]
    3c10:	e58d3028 	str	r3, [sp, #40]
    3c14:	e1a0cc28 	mov	ip, r8, lsr #24
    3c18:	e1a0e428 	mov	lr, r8, lsr #8
    3c1c:	e1a03828 	mov	r3, r8, lsr #16
    3c20:	e1cd24b0 	strh	r2, [sp, #64]
    3c24:	e5cd1044 	strb	r1, [sp, #68]
    3c28:	e284b00c 	add	fp, r4, #12	; 0xc
    3c2c:	e284a004 	add	sl, r4, #4	; 0x4
    3c30:	e2849008 	add	r9, r4, #8	; 0x8
    3c34:	e3a02002 	mov	r2, #2	; 0x2
    3c38:	e28d1040 	add	r1, sp, #64	; 0x40
    3c3c:	e1a06000 	mov	r6, r0
    3c40:	e58dc018 	str	ip, [sp, #24]
    3c44:	e58de020 	str	lr, [sp, #32]
    3c48:	e58d301c 	str	r3, [sp, #28]
    3c4c:	0a000036 	beq	3d2c <aciPublishParameterInt+0x194>
    3c50:	e5ddc040 	ldrb	ip, [sp, #64]
    3c54:	e5dde041 	ldrb	lr, [sp, #65]
    3c58:	e58dc008 	str	ip, [sp, #8]
    3c5c:	e5dd3044 	ldrb	r3, [sp, #68]
    3c60:	e59fc0d8 	ldr	ip, [pc, #216]	; 3d40 <.text+0x3d40>
    3c64:	e88d4008 	stmia	sp, {r3, lr}
    3c68:	e1dc00b0 	ldrh	r0, [ip]
    3c6c:	e59de03c 	ldr	lr, [sp, #60]
    3c70:	e59dc008 	ldr	ip, [sp, #8]
    3c74:	e59f30c0 	ldr	r3, [pc, #192]	; 3d3c <.text+0x3d3c>
    3c78:	e7cec003 	strb	ip, [lr, r3]
    3c7c:	e59de004 	ldr	lr, [sp, #4]
    3c80:	e5c4e001 	strb	lr, [r4, #1]
    3c84:	e59d3000 	ldr	r3, [sp]
    3c88:	e5c4300e 	strb	r3, [r4, #14]
    3c8c:	e59dc038 	ldr	ip, [sp, #56]
    3c90:	e5c4c003 	strb	ip, [r4, #3]
    3c94:	e59de034 	ldr	lr, [sp, #52]
    3c98:	e5c4e004 	strb	lr, [r4, #4]
    3c9c:	e59d3030 	ldr	r3, [sp, #48]
    3ca0:	e5c45002 	strb	r5, [r4, #2]
    3ca4:	e5c43005 	strb	r3, [r4, #5]
    3ca8:	e59d5024 	ldr	r5, [sp, #36]
    3cac:	e5ca5005 	strb	r5, [sl, #5]
    3cb0:	e59dc02c 	ldr	ip, [sp, #44]
    3cb4:	e5cac003 	strb	ip, [sl, #3]
    3cb8:	e59de028 	ldr	lr, [sp, #40]
    3cbc:	e5ca7002 	strb	r7, [sl, #2]
    3cc0:	e5cae004 	strb	lr, [sl, #4]
    3cc4:	e59d3018 	ldr	r3, [sp, #24]
    3cc8:	e5c93005 	strb	r3, [r9, #5]
    3ccc:	e59d5020 	ldr	r5, [sp, #32]
    3cd0:	e5c95003 	strb	r5, [r9, #3]
    3cd4:	e59dc01c 	ldr	ip, [sp, #28]
    3cd8:	e5c9c004 	strb	ip, [r9, #4]
    3cdc:	e5c98002 	strb	r8, [r9, #2]
    3ce0:	e59de00c 	ldr	lr, [sp, #12]
    3ce4:	e5cbe006 	strb	lr, [fp, #6]
    3ce8:	e59d3014 	ldr	r3, [sp, #20]
    3cec:	e5cb3004 	strb	r3, [fp, #4]
    3cf0:	e59d5010 	ldr	r5, [sp, #16]
    3cf4:	e5cb6003 	strb	r6, [fp, #3]
    3cf8:	e5cb5005 	strb	r5, [fp, #5]
    3cfc:	ebffff95 	bl	3b58 <aciUpdateCrc16>
    3d00:	e59fc038 	ldr	ip, [pc, #56]	; 3d40 <.text+0x3d40>
    3d04:	e3a02001 	mov	r2, #1	; 0x1
    3d08:	e28d1044 	add	r1, sp, #68	; 0x44
    3d0c:	e1cc00b0 	strh	r0, [ip]
    3d10:	ebffff90 	bl	3b58 <aciUpdateCrc16>
    3d14:	e59fe01c 	ldr	lr, [pc, #28]	; 3d38 <.text+0x3d38>
    3d18:	e59e3000 	ldr	r3, [lr]
    3d1c:	e59f201c 	ldr	r2, [pc, #28]	; 3d40 <.text+0x3d40>
    3d20:	e2833001 	add	r3, r3, #1	; 0x1
    3d24:	e1c200b0 	strh	r0, [r2]
    3d28:	e58e3000 	str	r3, [lr]
    3d2c:	e28dd048 	add	sp, sp, #72	; 0x48
    3d30:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3d34:	e12fff1e 	bx	lr
    3d38:	40000e8c 	andmi	r0, r0, ip, lsl #29
    3d3c:	40002984 	andmi	r2, r0, r4, lsl #19
    3d40:	4000002a 	andmi	r0, r0, sl, lsr #32

00003d44 <aciPublishCommandInt>:
    3d44:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3d48:	e59f5194 	ldr	r5, [pc, #404]	; 3ee4 <.text+0x3ee4>
    3d4c:	e595e000 	ldr	lr, [r5]
    3d50:	e59f5190 	ldr	r5, [pc, #400]	; 3ee8 <.text+0x3ee8>
    3d54:	e08ec18e 	add	ip, lr, lr, lsl #3
    3d58:	e24dd048 	sub	sp, sp, #72	; 0x48
    3d5c:	e08ec08c 	add	ip, lr, ip, lsl #1
    3d60:	e08c4005 	add	r4, ip, r5
    3d64:	e59d706c 	ldr	r7, [sp, #108]
    3d68:	e58dc03c 	str	ip, [sp, #60]
    3d6c:	e35e0032 	cmp	lr, #50	; 0x32
    3d70:	e1a0cc23 	mov	ip, r3, lsr #24
    3d74:	e1a0e423 	mov	lr, r3, lsr #8
    3d78:	e1a05003 	mov	r5, r3
    3d7c:	e1a03823 	mov	r3, r3, lsr #16
    3d80:	e59d8070 	ldr	r8, [sp, #112]
    3d84:	e58dc030 	str	ip, [sp, #48]
    3d88:	e58de038 	str	lr, [sp, #56]
    3d8c:	e1a0cc20 	mov	ip, r0, lsr #24
    3d90:	e1a0e420 	mov	lr, r0, lsr #8
    3d94:	e58d3034 	str	r3, [sp, #52]
    3d98:	e1a03820 	mov	r3, r0, lsr #16
    3d9c:	e58dc00c 	str	ip, [sp, #12]
    3da0:	e58de014 	str	lr, [sp, #20]
    3da4:	e1a0cc27 	mov	ip, r7, lsr #24
    3da8:	e1a0e427 	mov	lr, r7, lsr #8
    3dac:	e58d3010 	str	r3, [sp, #16]
    3db0:	e1a03827 	mov	r3, r7, lsr #16
    3db4:	e58dc024 	str	ip, [sp, #36]
    3db8:	e58de02c 	str	lr, [sp, #44]
    3dbc:	e58d3028 	str	r3, [sp, #40]
    3dc0:	e1a0cc28 	mov	ip, r8, lsr #24
    3dc4:	e1a0e428 	mov	lr, r8, lsr #8
    3dc8:	e1a03828 	mov	r3, r8, lsr #16
    3dcc:	e1cd24b0 	strh	r2, [sp, #64]
    3dd0:	e5cd1044 	strb	r1, [sp, #68]
    3dd4:	e284b00c 	add	fp, r4, #12	; 0xc
    3dd8:	e284a004 	add	sl, r4, #4	; 0x4
    3ddc:	e2849008 	add	r9, r4, #8	; 0x8
    3de0:	e3a02002 	mov	r2, #2	; 0x2
    3de4:	e28d1040 	add	r1, sp, #64	; 0x40
    3de8:	e1a06000 	mov	r6, r0
    3dec:	e58dc018 	str	ip, [sp, #24]
    3df0:	e58de020 	str	lr, [sp, #32]
    3df4:	e58d301c 	str	r3, [sp, #28]
    3df8:	0a000036 	beq	3ed8 <aciPublishCommandInt+0x194>
    3dfc:	e5ddc040 	ldrb	ip, [sp, #64]
    3e00:	e5dde041 	ldrb	lr, [sp, #65]
    3e04:	e58dc008 	str	ip, [sp, #8]
    3e08:	e5dd3044 	ldrb	r3, [sp, #68]
    3e0c:	e59fc0d8 	ldr	ip, [pc, #216]	; 3eec <.text+0x3eec>
    3e10:	e88d4008 	stmia	sp, {r3, lr}
    3e14:	e1dc00b0 	ldrh	r0, [ip]
    3e18:	e59de03c 	ldr	lr, [sp, #60]
    3e1c:	e59dc008 	ldr	ip, [sp, #8]
    3e20:	e59f30c0 	ldr	r3, [pc, #192]	; 3ee8 <.text+0x3ee8>
    3e24:	e7cec003 	strb	ip, [lr, r3]
    3e28:	e59de004 	ldr	lr, [sp, #4]
    3e2c:	e5c4e001 	strb	lr, [r4, #1]
    3e30:	e59d3000 	ldr	r3, [sp]
    3e34:	e5c4300e 	strb	r3, [r4, #14]
    3e38:	e59dc038 	ldr	ip, [sp, #56]
    3e3c:	e5c4c003 	strb	ip, [r4, #3]
    3e40:	e59de034 	ldr	lr, [sp, #52]
    3e44:	e5c4e004 	strb	lr, [r4, #4]
    3e48:	e59d3030 	ldr	r3, [sp, #48]
    3e4c:	e5c45002 	strb	r5, [r4, #2]
    3e50:	e5c43005 	strb	r3, [r4, #5]
    3e54:	e59d5024 	ldr	r5, [sp, #36]
    3e58:	e5ca5005 	strb	r5, [sl, #5]
    3e5c:	e59dc02c 	ldr	ip, [sp, #44]
    3e60:	e5cac003 	strb	ip, [sl, #3]
    3e64:	e59de028 	ldr	lr, [sp, #40]
    3e68:	e5ca7002 	strb	r7, [sl, #2]
    3e6c:	e5cae004 	strb	lr, [sl, #4]
    3e70:	e59d3018 	ldr	r3, [sp, #24]
    3e74:	e5c93005 	strb	r3, [r9, #5]
    3e78:	e59d5020 	ldr	r5, [sp, #32]
    3e7c:	e5c95003 	strb	r5, [r9, #3]
    3e80:	e59dc01c 	ldr	ip, [sp, #28]
    3e84:	e5c9c004 	strb	ip, [r9, #4]
    3e88:	e5c98002 	strb	r8, [r9, #2]
    3e8c:	e59de00c 	ldr	lr, [sp, #12]
    3e90:	e5cbe006 	strb	lr, [fp, #6]
    3e94:	e59d3014 	ldr	r3, [sp, #20]
    3e98:	e5cb3004 	strb	r3, [fp, #4]
    3e9c:	e59d5010 	ldr	r5, [sp, #16]
    3ea0:	e5cb6003 	strb	r6, [fp, #3]
    3ea4:	e5cb5005 	strb	r5, [fp, #5]
    3ea8:	ebffff2a 	bl	3b58 <aciUpdateCrc16>
    3eac:	e59fc038 	ldr	ip, [pc, #56]	; 3eec <.text+0x3eec>
    3eb0:	e3a02001 	mov	r2, #1	; 0x1
    3eb4:	e28d1044 	add	r1, sp, #68	; 0x44
    3eb8:	e1cc00b0 	strh	r0, [ip]
    3ebc:	ebffff25 	bl	3b58 <aciUpdateCrc16>
    3ec0:	e59fe01c 	ldr	lr, [pc, #28]	; 3ee4 <.text+0x3ee4>
    3ec4:	e59e3000 	ldr	r3, [lr]
    3ec8:	e59f201c 	ldr	r2, [pc, #28]	; 3eec <.text+0x3eec>
    3ecc:	e2833001 	add	r3, r3, #1	; 0x1
    3ed0:	e1c200b0 	strh	r0, [r2]
    3ed4:	e58e3000 	str	r3, [lr]
    3ed8:	e28dd048 	add	sp, sp, #72	; 0x48
    3edc:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3ee0:	e12fff1e 	bx	lr
    3ee4:	40000e88 	andmi	r0, r0, r8, lsl #29
    3ee8:	400047e4 	andmi	r4, r0, r4, ror #15
    3eec:	40000028 	andmi	r0, r0, r8, lsr #32

00003ef0 <aciPublishVariableInt>:
    3ef0:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3ef4:	e59f5194 	ldr	r5, [pc, #404]	; 4090 <.text+0x4090>
    3ef8:	e595e000 	ldr	lr, [r5]
    3efc:	e59f5190 	ldr	r5, [pc, #400]	; 4094 <.text+0x4094>
    3f00:	e08ec18e 	add	ip, lr, lr, lsl #3
    3f04:	e24dd048 	sub	sp, sp, #72	; 0x48
    3f08:	e08ec08c 	add	ip, lr, ip, lsl #1
    3f0c:	e08c4005 	add	r4, ip, r5
    3f10:	e59d706c 	ldr	r7, [sp, #108]
    3f14:	e58dc03c 	str	ip, [sp, #60]
    3f18:	e35e0046 	cmp	lr, #70	; 0x46
    3f1c:	e1a0cc23 	mov	ip, r3, lsr #24
    3f20:	e1a0e423 	mov	lr, r3, lsr #8
    3f24:	e1a05003 	mov	r5, r3
    3f28:	e1a03823 	mov	r3, r3, lsr #16
    3f2c:	e59d8070 	ldr	r8, [sp, #112]
    3f30:	e58dc030 	str	ip, [sp, #48]
    3f34:	e58de038 	str	lr, [sp, #56]
    3f38:	e1a0cc20 	mov	ip, r0, lsr #24
    3f3c:	e1a0e420 	mov	lr, r0, lsr #8
    3f40:	e58d3034 	str	r3, [sp, #52]
    3f44:	e1a03820 	mov	r3, r0, lsr #16
    3f48:	e58dc00c 	str	ip, [sp, #12]
    3f4c:	e58de014 	str	lr, [sp, #20]
    3f50:	e1a0cc27 	mov	ip, r7, lsr #24
    3f54:	e1a0e427 	mov	lr, r7, lsr #8
    3f58:	e58d3010 	str	r3, [sp, #16]
    3f5c:	e1a03827 	mov	r3, r7, lsr #16
    3f60:	e58dc024 	str	ip, [sp, #36]
    3f64:	e58de02c 	str	lr, [sp, #44]
    3f68:	e58d3028 	str	r3, [sp, #40]
    3f6c:	e1a0cc28 	mov	ip, r8, lsr #24
    3f70:	e1a0e428 	mov	lr, r8, lsr #8
    3f74:	e1a03828 	mov	r3, r8, lsr #16
    3f78:	e1cd24b0 	strh	r2, [sp, #64]
    3f7c:	e5cd1044 	strb	r1, [sp, #68]
    3f80:	e284b00c 	add	fp, r4, #12	; 0xc
    3f84:	e284a004 	add	sl, r4, #4	; 0x4
    3f88:	e2849008 	add	r9, r4, #8	; 0x8
    3f8c:	e3a02002 	mov	r2, #2	; 0x2
    3f90:	e28d1040 	add	r1, sp, #64	; 0x40
    3f94:	e1a06000 	mov	r6, r0
    3f98:	e58dc018 	str	ip, [sp, #24]
    3f9c:	e58de020 	str	lr, [sp, #32]
    3fa0:	e58d301c 	str	r3, [sp, #28]
    3fa4:	0a000036 	beq	4084 <aciPublishVariableInt+0x194>
    3fa8:	e5ddc040 	ldrb	ip, [sp, #64]
    3fac:	e5dde041 	ldrb	lr, [sp, #65]
    3fb0:	e58dc008 	str	ip, [sp, #8]
    3fb4:	e5dd3044 	ldrb	r3, [sp, #68]
    3fb8:	e59fc0d8 	ldr	ip, [pc, #216]	; 4098 <.text+0x4098>
    3fbc:	e88d4008 	stmia	sp, {r3, lr}
    3fc0:	e1dc00b0 	ldrh	r0, [ip]
    3fc4:	e59de03c 	ldr	lr, [sp, #60]
    3fc8:	e59dc008 	ldr	ip, [sp, #8]
    3fcc:	e59f30c0 	ldr	r3, [pc, #192]	; 4094 <.text+0x4094>
    3fd0:	e7cec003 	strb	ip, [lr, r3]
    3fd4:	e59de004 	ldr	lr, [sp, #4]
    3fd8:	e5c4e001 	strb	lr, [r4, #1]
    3fdc:	e59d3000 	ldr	r3, [sp]
    3fe0:	e5c4300e 	strb	r3, [r4, #14]
    3fe4:	e59dc038 	ldr	ip, [sp, #56]
    3fe8:	e5c4c003 	strb	ip, [r4, #3]
    3fec:	e59de034 	ldr	lr, [sp, #52]
    3ff0:	e5c4e004 	strb	lr, [r4, #4]
    3ff4:	e59d3030 	ldr	r3, [sp, #48]
    3ff8:	e5c45002 	strb	r5, [r4, #2]
    3ffc:	e5c43005 	strb	r3, [r4, #5]
    4000:	e59d5024 	ldr	r5, [sp, #36]
    4004:	e5ca5005 	strb	r5, [sl, #5]
    4008:	e59dc02c 	ldr	ip, [sp, #44]
    400c:	e5cac003 	strb	ip, [sl, #3]
    4010:	e59de028 	ldr	lr, [sp, #40]
    4014:	e5ca7002 	strb	r7, [sl, #2]
    4018:	e5cae004 	strb	lr, [sl, #4]
    401c:	e59d3018 	ldr	r3, [sp, #24]
    4020:	e5c93005 	strb	r3, [r9, #5]
    4024:	e59d5020 	ldr	r5, [sp, #32]
    4028:	e5c95003 	strb	r5, [r9, #3]
    402c:	e59dc01c 	ldr	ip, [sp, #28]
    4030:	e5c9c004 	strb	ip, [r9, #4]
    4034:	e5c98002 	strb	r8, [r9, #2]
    4038:	e59de00c 	ldr	lr, [sp, #12]
    403c:	e5cbe006 	strb	lr, [fp, #6]
    4040:	e59d3014 	ldr	r3, [sp, #20]
    4044:	e5cb3004 	strb	r3, [fp, #4]
    4048:	e59d5010 	ldr	r5, [sp, #16]
    404c:	e5cb6003 	strb	r6, [fp, #3]
    4050:	e5cb5005 	strb	r5, [fp, #5]
    4054:	ebfffebf 	bl	3b58 <aciUpdateCrc16>
    4058:	e59fc038 	ldr	ip, [pc, #56]	; 4098 <.text+0x4098>
    405c:	e3a02001 	mov	r2, #1	; 0x1
    4060:	e28d1044 	add	r1, sp, #68	; 0x44
    4064:	e1cc00b0 	strh	r0, [ip]
    4068:	ebfffeba 	bl	3b58 <aciUpdateCrc16>
    406c:	e59fe01c 	ldr	lr, [pc, #28]	; 4090 <.text+0x4090>
    4070:	e59e3000 	ldr	r3, [lr]
    4074:	e59f201c 	ldr	r2, [pc, #28]	; 4098 <.text+0x4098>
    4078:	e2833001 	add	r3, r3, #1	; 0x1
    407c:	e1c200b0 	strh	r0, [r2]
    4080:	e58e3000 	str	r3, [lr]
    4084:	e28dd048 	add	sp, sp, #72	; 0x48
    4088:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    408c:	e12fff1e 	bx	lr
    4090:	40000e84 	andmi	r0, r0, r4, lsl #29
    4094:	40003f10 	andmi	r3, r0, r0, lsl pc
    4098:	40000026 	andmi	r0, r0, r6, lsr #32

0000409c <aciSetReadParafromFlashCallback>:

void aciSetReadParafromFlashCallback(short (*aciReadParafromFlashCallback_func)(void))
{
	aciReadParafromFlashCallback = aciReadParafromFlashCallback_func;
    409c:	e59f3004 	ldr	r3, [pc, #4]	; 40a8 <.text+0x40a8>
    40a0:	e5830000 	str	r0, [r3]
}
    40a4:	e12fff1e 	bx	lr
    40a8:	40000ee0 	andmi	r0, r0, r0, ror #29

000040ac <aciSetSaveParaCallback>:

void aciSetSaveParaCallback(void (*aciSaveParaCallback_func)(void))
{
	aciSaveParaCallback=aciSaveParaCallback_func;
    40ac:	e59f3004 	ldr	r3, [pc, #4]	; 40b8 <.text+0x40b8>
    40b0:	e5830000 	str	r0, [r3]
}
    40b4:	e12fff1e 	bx	lr
    40b8:	40000ee4 	andmi	r0, r0, r4, ror #29

000040bc <aciSetWriteParatoFlashCallback>:

void aciSetWriteParatoFlashCallback(short (*aciWriteParatoFlashCallback_func)(void))
{
	aciWriteParatoFlashCallback=aciWriteParatoFlashCallback_func;
    40bc:	e59f3004 	ldr	r3, [pc, #4]	; 40c8 <.text+0x40c8>
    40c0:	e5830000 	str	r0, [r3]
}
    40c4:	e12fff1e 	bx	lr
    40c8:	40000ee8 	andmi	r0, r0, r8, ror #29

000040cc <aciTxRingBufferAddData>:
    40cc:	e1a01801 	mov	r1, r1, lsl #16
    40d0:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    40d4:	e1b04821 	movs	r4, r1, lsr #16
    40d8:	e1a05000 	mov	r5, r0
    40dc:	1a000001 	bne	40e8 <aciTxRingBufferAddData+0x1c>
    40e0:	e8bd41f0 	ldmia	sp!, {r4, r5, r6, r7, r8, lr}
    40e4:	e12fff1e 	bx	lr
    40e8:	ebfffe63 	bl	3a7c <aciTxRingBufferGetFreeSpace>
    40ec:	e1540000 	cmp	r4, r0
    40f0:	e59f60b8 	ldr	r6, [pc, #184]	; 41b0 <.text+0x41b0>
    40f4:	e1a07000 	mov	r7, r0
    40f8:	8afffff8 	bhi	40e0 <aciTxRingBufferAddData+0x14>
    40fc:	e1d630b0 	ldrh	r3, [r6]
    4100:	e59f80ac 	ldr	r8, [pc, #172]	; 41b4 <.text+0x41b4>
    4104:	e263c0a0 	rsb	ip, r3, #160	; 0xa0
    4108:	e15c0004 	cmp	ip, r4
    410c:	e1a01005 	mov	r1, r5
    4110:	e1a02004 	mov	r2, r4
    4114:	e0830008 	add	r0, r3, r8
    4118:	da00000e 	ble	4158 <aciTxRingBufferAddData+0x8c>
    411c:	eb006459 	bl	1d288 <__memcpy_from_arm>
    4120:	e1d630b0 	ldrh	r3, [r6]
    4124:	e0843003 	add	r3, r4, r3
    4128:	e1c630b0 	strh	r3, [r6]
    412c:	e357009f 	cmp	r7, #159	; 0x9f
    4130:	e59f4080 	ldr	r4, [pc, #128]	; 41b8 <.text+0x41b8>
    4134:	1affffe9 	bne	40e0 <aciTxRingBufferAddData+0x14>
    4138:	e5943000 	ldr	r3, [r4]
    413c:	e3530000 	cmp	r3, #0	; 0x0
    4140:	0affffe6 	beq	40e0 <aciTxRingBufferAddData+0x14>
    4144:	ebfffe62 	bl	3ad4 <aciTxRingBufferGetNextByte>
    4148:	e594c000 	ldr	ip, [r4]
    414c:	e1a0e00f 	mov	lr, pc
    4150:	e12fff1c 	bx	ip
    4154:	eaffffe1 	b	40e0 <aciTxRingBufferAddData+0x14>
    4158:	e1a0200c 	mov	r2, ip
    415c:	e0830008 	add	r0, r3, r8
    4160:	e1a01005 	mov	r1, r5
    4164:	eb006447 	bl	1d288 <__memcpy_from_arm>
    4168:	e1d620b0 	ldrh	r2, [r6]
    416c:	e0621005 	rsb	r1, r2, r5
    4170:	e0842002 	add	r2, r4, r2
    4174:	e28110a0 	add	r1, r1, #160	; 0xa0
    4178:	e24220a0 	sub	r2, r2, #160	; 0xa0
    417c:	e1a00008 	mov	r0, r8
    4180:	eb006440 	bl	1d288 <__memcpy_from_arm>
    4184:	e1d620b0 	ldrh	r2, [r6]
    4188:	e0842002 	add	r2, r4, r2
    418c:	e1a02802 	mov	r2, r2, lsl #16
    4190:	e59f1024 	ldr	r1, [pc, #36]	; 41bc <.text+0x41bc>
    4194:	e1a02822 	mov	r2, r2, lsr #16
    4198:	e0830291 	umull	r0, r3, r1, r2
    419c:	e1a033a3 	mov	r3, r3, lsr #7
    41a0:	e0833103 	add	r3, r3, r3, lsl #2
    41a4:	e0422283 	sub	r2, r2, r3, lsl #5
    41a8:	e1c620b0 	strh	r2, [r6]
    41ac:	eaffffde 	b	412c <aciTxRingBufferAddData+0x60>
    41b0:	40000ecc 	andmi	r0, r0, ip, asr #29
    41b4:	40003db0 	strmih	r3, [r0], -r0
    41b8:	40004be4 	andmi	r4, r0, r4, ror #23
    41bc:	cccccccd 	stcgtl	12, cr12, [ip], {205}

000041c0 <aciTxSendPacket>:
    41c0:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    41c4:	e24dd010 	sub	sp, sp, #16	; 0x10
    41c8:	e28d500b 	add	r5, sp, #11	; 0xb
    41cc:	e5cd0004 	strb	r0, [sp, #4]
    41d0:	e1cd20b0 	strh	r2, [sp]
    41d4:	e1a06001 	mov	r6, r1
    41d8:	e3a02003 	mov	r2, #3	; 0x3
    41dc:	e59f10b0 	ldr	r1, [pc, #176]	; 4294 <.text+0x4294>
    41e0:	e1a00005 	mov	r0, r5
    41e4:	eb006427 	bl	1d288 <__memcpy_from_arm>
    41e8:	e3a030ff 	mov	r3, #255	; 0xff
    41ec:	e1cd30be 	strh	r3, [sp, #14]
    41f0:	ebfffe21 	bl	3a7c <aciTxRingBufferGetFreeSpace>
    41f4:	e1dd40b0 	ldrh	r4, [sp]
    41f8:	e284400a 	add	r4, r4, #10	; 0xa
    41fc:	e1540000 	cmp	r4, r0
    4200:	e28d7004 	add	r7, sp, #4	; 0x4
    4204:	e1a0800d 	mov	r8, sp
    4208:	e3a01003 	mov	r1, #3	; 0x3
    420c:	e1a00005 	mov	r0, r5
    4210:	aa00001c 	bge	4288 <aciTxSendPacket+0xc8>
    4214:	ebffffac 	bl	40cc <aciTxRingBufferAddData>
    4218:	e1a00007 	mov	r0, r7
    421c:	e3a01001 	mov	r1, #1	; 0x1
    4220:	ebffffa9 	bl	40cc <aciTxRingBufferAddData>
    4224:	e3a02001 	mov	r2, #1	; 0x1
    4228:	e1a01007 	mov	r1, r7
    422c:	e1dd00be 	ldrh	r0, [sp, #14]
    4230:	ebfffe48 	bl	3b58 <aciUpdateCrc16>
    4234:	e3a01002 	mov	r1, #2	; 0x2
    4238:	e1cd00be 	strh	r0, [sp, #14]
    423c:	e1a0000d 	mov	r0, sp
    4240:	ebffffa1 	bl	40cc <aciTxRingBufferAddData>
    4244:	e3a02002 	mov	r2, #2	; 0x2
    4248:	e1a0100d 	mov	r1, sp
    424c:	e1dd00be 	ldrh	r0, [sp, #14]
    4250:	ebfffe40 	bl	3b58 <aciUpdateCrc16>
    4254:	e1dd10b0 	ldrh	r1, [sp]
    4258:	e1cd00be 	strh	r0, [sp, #14]
    425c:	e1a00006 	mov	r0, r6
    4260:	ebffff99 	bl	40cc <aciTxRingBufferAddData>
    4264:	e1a01006 	mov	r1, r6
    4268:	e1dd00be 	ldrh	r0, [sp, #14]
    426c:	e1dd20b0 	ldrh	r2, [sp]
    4270:	ebfffe38 	bl	3b58 <aciUpdateCrc16>
    4274:	e28d3010 	add	r3, sp, #16	; 0x10
    4278:	e16300b2 	strh	r0, [r3, #-2]!
    427c:	e3a01002 	mov	r1, #2	; 0x2
    4280:	e1a00003 	mov	r0, r3
    4284:	ebffff90 	bl	40cc <aciTxRingBufferAddData>
    4288:	e28dd010 	add	sp, sp, #16	; 0x10
    428c:	e8bd41f0 	ldmia	sp!, {r4, r5, r6, r7, r8, lr}
    4290:	e12fff1e 	bx	lr
    4294:	0001d414 	andeq	sp, r1, r4, lsl r4

00004298 <aciSendVar>:
    4298:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    429c:	e59f03bc 	ldr	r0, [pc, #956]	; 4660 <.text+0x4660>
    42a0:	e59f13bc 	ldr	r1, [pc, #956]	; 4664 <.text+0x4664>
    42a4:	e59f23bc 	ldr	r2, [pc, #956]	; 4668 <.text+0x4668>
    42a8:	e24dd034 	sub	sp, sp, #52	; 0x34
    42ac:	e59f33b8 	ldr	r3, [pc, #952]	; 466c <.text+0x466c>
    42b0:	e58d000c 	str	r0, [sp, #12]
    42b4:	e58d1010 	str	r1, [sp, #16]
    42b8:	e58d2014 	str	r2, [sp, #20]
    42bc:	e59fc3ac 	ldr	ip, [pc, #940]	; 4670 <.text+0x4670>
    42c0:	e59f03ac 	ldr	r0, [pc, #940]	; 4674 <.text+0x4674>
    42c4:	e59f13ac 	ldr	r1, [pc, #940]	; 4678 <.text+0x4678>
    42c8:	e59f23ac 	ldr	r2, [pc, #940]	; 467c <.text+0x467c>
    42cc:	e58d3018 	str	r3, [sp, #24]
    42d0:	e3a03000 	mov	r3, #0	; 0x0
    42d4:	e58dc01c 	str	ip, [sp, #28]
    42d8:	e58d0020 	str	r0, [sp, #32]
    42dc:	e58d1024 	str	r1, [sp, #36]
    42e0:	e58d2000 	str	r2, [sp]
    42e4:	e58d3008 	str	r3, [sp, #8]
    42e8:	e59dc00c 	ldr	ip, [sp, #12]
    42ec:	e1dc40b0 	ldrh	r4, [ip]
    42f0:	e3540000 	cmp	r4, #0	; 0x0
    42f4:	0a000054 	beq	444c <aciSendVar+0x1b4>
    42f8:	e59d0024 	ldr	r0, [sp, #36]
    42fc:	e1d030b0 	ldrh	r3, [r0]
    4300:	e3530000 	cmp	r3, #0	; 0x0
    4304:	0a000089 	beq	4530 <aciSendVar+0x298>
    4308:	e59f3370 	ldr	r3, [pc, #880]	; 4680 <.text+0x4680>
    430c:	e59d1008 	ldr	r1, [sp, #8]
    4310:	e7d10003 	ldrb	r0, [r1, r3]
    4314:	e59d2024 	ldr	r2, [sp, #36]
    4318:	e3500000 	cmp	r0, #0	; 0x0
    431c:	e3a03000 	mov	r3, #0	; 0x0
    4320:	e1c230b0 	strh	r3, [r2]
    4324:	d3a0a000 	movle	sl, #0	; 0x0
    4328:	d1a08301 	movle	r8, r1, lsl #6
    432c:	da00002b 	ble	43e0 <aciSendVar+0x148>
    4330:	e59dc008 	ldr	ip, [sp, #8]
    4334:	e59f5348 	ldr	r5, [pc, #840]	; 4684 <.text+0x4684>
    4338:	e2809001 	add	r9, r0, #1	; 0x1
    433c:	e59f0344 	ldr	r0, [pc, #836]	; 4688 <.text+0x4688>
    4340:	e1a0830c 	mov	r8, ip, lsl #6
    4344:	e5d51000 	ldrb	r1, [r5]
    4348:	e5d52001 	ldrb	r2, [r5, #1]
    434c:	e59f3338 	ldr	r3, [pc, #824]	; 468c <.text+0x468c>
    4350:	e0880000 	add	r0, r8, r0
    4354:	e3a0a000 	mov	sl, #0	; 0x0
    4358:	e58d0004 	str	r0, [sp, #4]
    435c:	e5936000 	ldr	r6, [r3]
    4360:	e181b402 	orr	fp, r1, r2, lsl #8
    4364:	e1a0300a 	mov	r3, sl
    4368:	e3a07001 	mov	r7, #1	; 0x1
    436c:	e0883003 	add	r3, r8, r3
    4370:	e59f1318 	ldr	r1, [pc, #792]	; 4690 <.text+0x4690>
    4374:	e1a03083 	mov	r3, r3, lsl #1
    4378:	e3560000 	cmp	r6, #0	; 0x0
    437c:	e193e0b1 	ldrh	lr, [r3, r1]
    4380:	da000012 	ble	43d0 <aciSendVar+0x138>
    4384:	e15b000e 	cmp	fp, lr
    4388:	03a00000 	moveq	r0, #0	; 0x0
    438c:	01a01000 	moveq	r1, r0
    4390:	0a00004d 	beq	44cc <aciSendVar+0x234>
    4394:	e3a0c001 	mov	ip, #1	; 0x1
    4398:	ea000004 	b	43b0 <aciSendVar+0x118>
    439c:	e7d33005 	ldrb	r3, [r3, r5]
    43a0:	e5d22001 	ldrb	r2, [r2, #1]
    43a4:	e1833402 	orr	r3, r3, r2, lsl #8
    43a8:	e15e0003 	cmp	lr, r3
    43ac:	0a000046 	beq	44cc <aciSendVar+0x234>
    43b0:	e1a0118c 	mov	r1, ip, lsl #3
    43b4:	e081300c 	add	r3, r1, ip
    43b8:	e08c3083 	add	r3, ip, r3, lsl #1
    43bc:	e15c0006 	cmp	ip, r6
    43c0:	e1a0000c 	mov	r0, ip
    43c4:	e0832005 	add	r2, r3, r5
    43c8:	e28cc001 	add	ip, ip, #1	; 0x1
    43cc:	1afffff2 	bne	439c <aciSendVar+0x104>
    43d0:	e1a03007 	mov	r3, r7
    43d4:	e2877001 	add	r7, r7, #1	; 0x1
    43d8:	e1570009 	cmp	r7, r9
    43dc:	1affffe2 	bne	436c <aciSendVar+0xd4>
    43e0:	e59d0018 	ldr	r0, [sp, #24]
    43e4:	e59f129c 	ldr	r1, [pc, #668]	; 4688 <.text+0x4688>
    43e8:	e1c0a0b0 	strh	sl, [r0]
    43ec:	e59f32a0 	ldr	r3, [pc, #672]	; 4694 <.text+0x4694>
    43f0:	e59d0008 	ldr	r0, [sp, #8]
    43f4:	e3a0c000 	mov	ip, #0	; 0x0
    43f8:	e0882001 	add	r2, r8, r1
    43fc:	e1a0e00c 	mov	lr, ip
    4400:	e0831400 	add	r1, r3, r0, lsl #8
    4404:	ea000005 	b	4420 <aciSendVar+0x188>
    4408:	e4d23001 	ldrb	r3, [r2], #1
    440c:	e08c3123 	add	r3, ip, r3, lsr #2
    4410:	e1a03803 	mov	r3, r3, lsl #16
    4414:	e3500501 	cmp	r0, #4194304	; 0x400000
    4418:	e1a0c823 	mov	ip, r3, lsr #16
    441c:	0a000006 	beq	443c <aciSendVar+0x1a4>
    4420:	e28e3001 	add	r3, lr, #1	; 0x1
    4424:	e1a00803 	mov	r0, r3, lsl #16
    4428:	e5913000 	ldr	r3, [r1]
    442c:	e3530000 	cmp	r3, #0	; 0x0
    4430:	e1a0e820 	mov	lr, r0, lsr #16
    4434:	e2811004 	add	r1, r1, #4	; 0x4
    4438:	1afffff2 	bne	4408 <aciSendVar+0x170>
    443c:	e59d1014 	ldr	r1, [sp, #20]
    4440:	e59d2010 	ldr	r2, [sp, #16]
    4444:	e1c1c0b0 	strh	ip, [r1]
    4448:	e1c2c0b0 	strh	ip, [r2]
    444c:	e59dc008 	ldr	ip, [sp, #8]
    4450:	e59d0000 	ldr	r0, [sp]
    4454:	e28d100c 	add	r1, sp, #12	; 0xc
    4458:	e8910006 	ldmia	r1, {r1, r2}
    445c:	e28cc001 	add	ip, ip, #1	; 0x1
    4460:	e2800001 	add	r0, r0, #1	; 0x1
    4464:	e2811002 	add	r1, r1, #2	; 0x2
    4468:	e2822002 	add	r2, r2, #2	; 0x2
    446c:	e59d3014 	ldr	r3, [sp, #20]
    4470:	e58dc008 	str	ip, [sp, #8]
    4474:	e35c0003 	cmp	ip, #3	; 0x3
    4478:	e58d0000 	str	r0, [sp]
    447c:	e59dc018 	ldr	ip, [sp, #24]
    4480:	e59d001c 	ldr	r0, [sp, #28]
    4484:	e58d100c 	str	r1, [sp, #12]
    4488:	e58d2010 	str	r2, [sp, #16]
    448c:	e28d1020 	add	r1, sp, #32	; 0x20
    4490:	e8910006 	ldmia	r1, {r1, r2}
    4494:	e2833002 	add	r3, r3, #2	; 0x2
    4498:	e28cc002 	add	ip, ip, #2	; 0x2
    449c:	e2800004 	add	r0, r0, #4	; 0x4
    44a0:	e2811e23 	add	r1, r1, #560	; 0x230
    44a4:	e2822002 	add	r2, r2, #2	; 0x2
    44a8:	e58d3014 	str	r3, [sp, #20]
    44ac:	e58dc018 	str	ip, [sp, #24]
    44b0:	e58d001c 	str	r0, [sp, #28]
    44b4:	e58d1020 	str	r1, [sp, #32]
    44b8:	e58d2024 	str	r2, [sp, #36]
    44bc:	1affff89 	bne	42e8 <aciSendVar+0x50>
    44c0:	e28dd034 	add	sp, sp, #52	; 0x34
    44c4:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    44c8:	e12fff1e 	bx	lr
    44cc:	e0811000 	add	r1, r1, r0
    44d0:	e0801081 	add	r1, r0, r1, lsl #1
    44d4:	e0811005 	add	r1, r1, r5
    44d8:	e281200c 	add	r2, r1, #12	; 0xc
    44dc:	e5d20004 	ldrb	r0, [r2, #4]
    44e0:	e5d23003 	ldrb	r3, [r2, #3]
    44e4:	e5d24005 	ldrb	r4, [r2, #5]
    44e8:	e1833400 	orr	r3, r3, r0, lsl #8
    44ec:	e28ac001 	add	ip, sl, #1	; 0x1
    44f0:	e5d20006 	ldrb	r0, [r2, #6]
    44f4:	e5d1e00e 	ldrb	lr, [r1, #14]
    44f8:	e59d2004 	ldr	r2, [sp, #4]
    44fc:	e1a0c80c 	mov	ip, ip, lsl #16
    4500:	e7c2e00a 	strb	lr, [r2, sl]
    4504:	e1833804 	orr	r3, r3, r4, lsl #16
    4508:	e088200a 	add	r2, r8, sl
    450c:	e1a0a82c 	mov	sl, ip, lsr #16
    4510:	e59fc17c 	ldr	ip, [pc, #380]	; 4694 <.text+0x4694>
    4514:	e1833c00 	orr	r3, r3, r0, lsl #24
    4518:	e78c3102 	str	r3, [ip, r2, lsl #2]
    451c:	e1a03007 	mov	r3, r7
    4520:	e2877001 	add	r7, r7, #1	; 0x1
    4524:	e1570009 	cmp	r7, r9
    4528:	1affff8f 	bne	436c <aciSendVar+0xd4>
    452c:	eaffffab 	b	43e0 <aciSendVar+0x148>
    4530:	e59dc018 	ldr	ip, [sp, #24]
    4534:	e1dc30b0 	ldrh	r3, [ip]
    4538:	e3530000 	cmp	r3, #0	; 0x0
    453c:	0affffc2 	beq	444c <aciSendVar+0x1b4>
    4540:	ebfffd4d 	bl	3a7c <aciTxRingBufferGetFreeSpace>
    4544:	e59d1010 	ldr	r1, [sp, #16]
    4548:	e1d150b0 	ldrh	r5, [r1]
    454c:	e285300a 	add	r3, r5, #10	; 0xa
    4550:	e1530000 	cmp	r3, r0
    4554:	aaffffbc 	bge	444c <aciSendVar+0x1b4>
    4558:	e59f3138 	ldr	r3, [pc, #312]	; 4698 <.text+0x4698>
    455c:	e5d32000 	ldrb	r2, [r3]
    4560:	e3520000 	cmp	r2, #0	; 0x0
    4564:	1affffb8 	bne	444c <aciSendVar+0x1b4>
    4568:	e59d201c 	ldr	r2, [sp, #28]
    456c:	e5923000 	ldr	r3, [r2]
    4570:	e1540003 	cmp	r4, r3
    4574:	2affffb4 	bcs	444c <aciSendVar+0x1b4>
    4578:	e28d402b 	add	r4, sp, #43	; 0x2b
    457c:	e3a02003 	mov	r2, #3	; 0x3
    4580:	e59f1114 	ldr	r1, [pc, #276]	; 469c <.text+0x469c>
    4584:	e1a00004 	mov	r0, r4
    4588:	eb00633e 	bl	1d288 <__memcpy_from_arm>
    458c:	e59dc008 	ldr	ip, [sp, #8]
    4590:	e24c3070 	sub	r3, ip, #112	; 0x70
    4594:	e5cd3033 	strb	r3, [sp, #51]
    4598:	e59d301c 	ldr	r3, [sp, #28]
    459c:	e3a0c001 	mov	ip, #1	; 0x1
    45a0:	e2852001 	add	r2, r5, #1	; 0x1
    45a4:	e583c000 	str	ip, [r3]
    45a8:	e1a00004 	mov	r0, r4
    45ac:	e1cd22be 	strh	r2, [sp, #46]
    45b0:	e28d4033 	add	r4, sp, #51	; 0x33
    45b4:	e3a020ff 	mov	r2, #255	; 0xff
    45b8:	e3a01003 	mov	r1, #3	; 0x3
    45bc:	e1cd23b0 	strh	r2, [sp, #48]
    45c0:	ebfffec1 	bl	40cc <aciTxRingBufferAddData>
    45c4:	e1a00004 	mov	r0, r4
    45c8:	e3a01001 	mov	r1, #1	; 0x1
    45cc:	ebfffebe 	bl	40cc <aciTxRingBufferAddData>
    45d0:	e1a01004 	mov	r1, r4
    45d4:	e3a02001 	mov	r2, #1	; 0x1
    45d8:	e1dd03b0 	ldrh	r0, [sp, #48]
    45dc:	ebfffd5d 	bl	3b58 <aciUpdateCrc16>
    45e0:	e28d402e 	add	r4, sp, #46	; 0x2e
    45e4:	e1cd03b0 	strh	r0, [sp, #48]
    45e8:	e3a01002 	mov	r1, #2	; 0x2
    45ec:	e1a00004 	mov	r0, r4
    45f0:	ebfffeb5 	bl	40cc <aciTxRingBufferAddData>
    45f4:	e1a01004 	mov	r1, r4
    45f8:	e3a02002 	mov	r2, #2	; 0x2
    45fc:	e1dd03b0 	ldrh	r0, [sp, #48]
    4600:	ebfffd54 	bl	3b58 <aciUpdateCrc16>
    4604:	e3a01001 	mov	r1, #1	; 0x1
    4608:	e1cd03b0 	strh	r0, [sp, #48]
    460c:	e59d0000 	ldr	r0, [sp]
    4610:	ebfffead 	bl	40cc <aciTxRingBufferAddData>
    4614:	e3a02001 	mov	r2, #1	; 0x1
    4618:	e59d1000 	ldr	r1, [sp]
    461c:	e1dd03b0 	ldrh	r0, [sp, #48]
    4620:	ebfffd4c 	bl	3b58 <aciUpdateCrc16>
    4624:	e1cd03b0 	strh	r0, [sp, #48]
    4628:	e59d0014 	ldr	r0, [sp, #20]
    462c:	e1d010b0 	ldrh	r1, [r0]
    4630:	e59d0020 	ldr	r0, [sp, #32]
    4634:	ebfffea4 	bl	40cc <aciTxRingBufferAddData>
    4638:	e59d3014 	ldr	r3, [sp, #20]
    463c:	e59d1020 	ldr	r1, [sp, #32]
    4640:	e1dd03b0 	ldrh	r0, [sp, #48]
    4644:	e1d320b0 	ldrh	r2, [r3]
    4648:	ebfffd42 	bl	3b58 <aciUpdateCrc16>
    464c:	e3a01002 	mov	r1, #2	; 0x2
    4650:	e1cd03b0 	strh	r0, [sp, #48]
    4654:	e28d0030 	add	r0, sp, #48	; 0x30
    4658:	ebfffe9b 	bl	40cc <aciTxRingBufferAddData>
    465c:	eaffff7a 	b	444c <aciSendVar+0x1b4>
    4660:	40000018 	andmi	r0, r0, r8, lsl r0
    4664:	40000e94 	mulmi	r0, r4, lr
    4668:	400047de 	ldrmid	r4, [r0], -lr
    466c:	40000e9a 	mulmi	r0, sl, lr
    4670:	40000ec0 	andmi	r0, r0, r0, asr #29
    4674:	400035a0 	andmi	r3, r0, r0, lsr #11
    4678:	40000ea0 	andmi	r0, r0, r0, lsr #29
    467c:	40000e90 	mulmi	r0, r0, lr
    4680:	40004d7a 	andmi	r4, r0, sl, ror sp
    4684:	40003f10 	andmi	r3, r0, r0, lsl pc
    4688:	40003e50 	andmi	r3, r0, r0, asr lr
    468c:	40000e84 	andmi	r0, r0, r4, lsl #29
    4690:	40004d7e 	andmi	r4, r0, lr, ror sp
    4694:	400044d4 	ldrmid	r4, [r0], -r4
    4698:	40000ed2 	ldrmid	r0, [r0], -r2
    469c:	0001d417 	andeq	sp, r1, r7, lsl r4

000046a0 <aciSyncPar>:
    46a0:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    46a4:	e59f216c 	ldr	r2, [pc, #364]	; 4818 <.text+0x4818>
    46a8:	e24dd004 	sub	sp, sp, #4	; 0x4
    46ac:	e3a08000 	mov	r8, #0	; 0x0
    46b0:	e58d2000 	str	r2, [sp]
    46b4:	e59f9160 	ldr	r9, [pc, #352]	; 481c <.text+0x481c>
    46b8:	e1a0b008 	mov	fp, r8
    46bc:	e59d2000 	ldr	r2, [sp]
    46c0:	e5d23000 	ldrb	r3, [r2]
    46c4:	e3530000 	cmp	r3, #0	; 0x0
    46c8:	0a00002b 	beq	477c <aciSyncPar+0xdc>
    46cc:	e5d96000 	ldrb	r6, [r9]
    46d0:	e3560000 	cmp	r6, #0	; 0x0
    46d4:	c3a03000 	movgt	r3, #0	; 0x0
    46d8:	c1a07003 	movgt	r7, r3
    46dc:	c3a0a001 	movgt	sl, #1	; 0x1
    46e0:	da000022 	ble	4770 <aciSyncPar+0xd0>
    46e4:	e59f2134 	ldr	r2, [pc, #308]	; 4820 <.text+0x4820>
    46e8:	e5925000 	ldr	r5, [r2]
    46ec:	e3550000 	cmp	r5, #0	; 0x0
    46f0:	da00001a 	ble	4760 <aciSyncPar+0xc0>
    46f4:	e59fc128 	ldr	ip, [pc, #296]	; 4824 <.text+0x4824>
    46f8:	e0832308 	add	r2, r3, r8, lsl #6
    46fc:	e59f3124 	ldr	r3, [pc, #292]	; 4828 <.text+0x4828>
    4700:	e1a02082 	mov	r2, r2, lsl #1
    4704:	e5dc1000 	ldrb	r1, [ip]
    4708:	e5dc0001 	ldrb	r0, [ip, #1]
    470c:	e192e0b3 	ldrh	lr, [r2, r3]
    4710:	e1811400 	orr	r1, r1, r0, lsl #8
    4714:	e151000e 	cmp	r1, lr
    4718:	03a01000 	moveq	r1, #0	; 0x0
    471c:	01a04001 	moveq	r4, r1
    4720:	0a000020 	beq	47a8 <aciSyncPar+0x108>
    4724:	e3a00001 	mov	r0, #1	; 0x1
    4728:	ea000004 	b	4740 <aciSyncPar+0xa0>
    472c:	e7d3300c 	ldrb	r3, [r3, ip]
    4730:	e5d22001 	ldrb	r2, [r2, #1]
    4734:	e1833402 	orr	r3, r3, r2, lsl #8
    4738:	e153000e 	cmp	r3, lr
    473c:	0a000019 	beq	47a8 <aciSyncPar+0x108>
    4740:	e1a04180 	mov	r4, r0, lsl #3
    4744:	e1a01000 	mov	r1, r0
    4748:	e0843000 	add	r3, r4, r0
    474c:	e0803083 	add	r3, r0, r3, lsl #1
    4750:	e1550001 	cmp	r5, r1
    4754:	e083200c 	add	r2, r3, ip
    4758:	e2800001 	add	r0, r0, #1	; 0x1
    475c:	1afffff2 	bne	472c <aciSyncPar+0x8c>
    4760:	e15a0006 	cmp	sl, r6
    4764:	e1a0300a 	mov	r3, sl
    4768:	e28aa001 	add	sl, sl, #1	; 0x1
    476c:	baffffdc 	blt	46e4 <aciSyncPar+0x44>
    4770:	e59d2000 	ldr	r2, [sp]
    4774:	e3a03000 	mov	r3, #0	; 0x0
    4778:	e5c23000 	strb	r3, [r2]
    477c:	e59d3000 	ldr	r3, [sp]
    4780:	e2888001 	add	r8, r8, #1	; 0x1
    4784:	e2833001 	add	r3, r3, #1	; 0x1
    4788:	e3580003 	cmp	r8, #3	; 0x3
    478c:	e58d3000 	str	r3, [sp]
    4790:	e2899001 	add	r9, r9, #1	; 0x1
    4794:	e28bbe19 	add	fp, fp, #400	; 0x190
    4798:	1affffc7 	bne	46bc <aciSyncPar+0x1c>
    479c:	e28dd004 	add	sp, sp, #4	; 0x4
    47a0:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    47a4:	e12fff1e 	bx	lr
    47a8:	e0844001 	add	r4, r4, r1
    47ac:	e0814084 	add	r4, r1, r4, lsl #1
    47b0:	e084400c 	add	r4, r4, ip
    47b4:	e284300c 	add	r3, r4, #12	; 0xc
    47b8:	e5d32004 	ldrb	r2, [r3, #4]
    47bc:	e5d30003 	ldrb	r0, [r3, #3]
    47c0:	e5d3c005 	ldrb	ip, [r3, #5]
    47c4:	e5d3e006 	ldrb	lr, [r3, #6]
    47c8:	e1800402 	orr	r0, r0, r2, lsl #8
    47cc:	e59f3058 	ldr	r3, [pc, #88]	; 482c <.text+0x482c>
    47d0:	e5d4200e 	ldrb	r2, [r4, #14]
    47d4:	e1a01807 	mov	r1, r7, lsl #16
    47d8:	e180080c 	orr	r0, r0, ip, lsl #16
    47dc:	e08b1841 	add	r1, fp, r1, asr #16
    47e0:	e0811003 	add	r1, r1, r3
    47e4:	e1800c0e 	orr	r0, r0, lr, lsl #24
    47e8:	e1a02122 	mov	r2, r2, lsr #2
    47ec:	eb0062a5 	bl	1d288 <__memcpy_from_arm>
    47f0:	e5d4300e 	ldrb	r3, [r4, #14]
    47f4:	e5d96000 	ldrb	r6, [r9]
    47f8:	e0873123 	add	r3, r7, r3, lsr #2
    47fc:	e1a03803 	mov	r3, r3, lsl #16
    4800:	e15a0006 	cmp	sl, r6
    4804:	e1a07823 	mov	r7, r3, lsr #16
    4808:	e1a0300a 	mov	r3, sl
    480c:	e28aa001 	add	sl, sl, #1	; 0x1
    4810:	baffffb3 	blt	46e4 <aciSyncPar+0x44>
    4814:	eaffffd5 	b	4770 <aciSyncPar+0xd0>
    4818:	40000eb8 	strmih	r0, [r0], -r8
    481c:	400030ea 	andmi	r3, r0, sl, ror #1
    4820:	40000e8c 	andmi	r0, r0, ip, lsl #29
    4824:	40002984 	andmi	r2, r0, r4, lsl #19
    4828:	40002d3a 	andmi	r2, r0, sl, lsr sp
    482c:	40002448 	andmi	r2, r0, r8, asr #8

00004830 <aciSyncCmd>:
    4830:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4834:	e59f216c 	ldr	r2, [pc, #364]	; 49a8 <.text+0x49a8>
    4838:	e24dd004 	sub	sp, sp, #4	; 0x4
    483c:	e3a08000 	mov	r8, #0	; 0x0
    4840:	e58d2000 	str	r2, [sp]
    4844:	e59f9160 	ldr	r9, [pc, #352]	; 49ac <.text+0x49ac>
    4848:	e1a0b008 	mov	fp, r8
    484c:	e59d2000 	ldr	r2, [sp]
    4850:	e5d23000 	ldrb	r3, [r2]
    4854:	e3530000 	cmp	r3, #0	; 0x0
    4858:	0a00002b 	beq	490c <aciSyncCmd+0xdc>
    485c:	e5d96000 	ldrb	r6, [r9]
    4860:	e3560000 	cmp	r6, #0	; 0x0
    4864:	c3a03000 	movgt	r3, #0	; 0x0
    4868:	c1a07003 	movgt	r7, r3
    486c:	c3a0a001 	movgt	sl, #1	; 0x1
    4870:	da000022 	ble	4900 <aciSyncCmd+0xd0>
    4874:	e59f2134 	ldr	r2, [pc, #308]	; 49b0 <.text+0x49b0>
    4878:	e5925000 	ldr	r5, [r2]
    487c:	e3550000 	cmp	r5, #0	; 0x0
    4880:	da00001a 	ble	48f0 <aciSyncCmd+0xc0>
    4884:	e59fc128 	ldr	ip, [pc, #296]	; 49b4 <.text+0x49b4>
    4888:	e0832308 	add	r2, r3, r8, lsl #6
    488c:	e59f3124 	ldr	r3, [pc, #292]	; 49b8 <.text+0x49b8>
    4890:	e1a02082 	mov	r2, r2, lsl #1
    4894:	e5dc1000 	ldrb	r1, [ip]
    4898:	e5dc0001 	ldrb	r0, [ip, #1]
    489c:	e192e0b3 	ldrh	lr, [r2, r3]
    48a0:	e1811400 	orr	r1, r1, r0, lsl #8
    48a4:	e151000e 	cmp	r1, lr
    48a8:	03a01000 	moveq	r1, #0	; 0x0
    48ac:	01a04001 	moveq	r4, r1
    48b0:	0a000020 	beq	4938 <aciSyncCmd+0x108>
    48b4:	e3a00001 	mov	r0, #1	; 0x1
    48b8:	ea000004 	b	48d0 <aciSyncCmd+0xa0>
    48bc:	e7d3300c 	ldrb	r3, [r3, ip]
    48c0:	e5d22001 	ldrb	r2, [r2, #1]
    48c4:	e1833402 	orr	r3, r3, r2, lsl #8
    48c8:	e153000e 	cmp	r3, lr
    48cc:	0a000019 	beq	4938 <aciSyncCmd+0x108>
    48d0:	e1a04180 	mov	r4, r0, lsl #3
    48d4:	e1a01000 	mov	r1, r0
    48d8:	e0843000 	add	r3, r4, r0
    48dc:	e0803083 	add	r3, r0, r3, lsl #1
    48e0:	e1550001 	cmp	r5, r1
    48e4:	e083200c 	add	r2, r3, ip
    48e8:	e2800001 	add	r0, r0, #1	; 0x1
    48ec:	1afffff2 	bne	48bc <aciSyncCmd+0x8c>
    48f0:	e15a0006 	cmp	sl, r6
    48f4:	e1a0300a 	mov	r3, sl
    48f8:	e28aa001 	add	sl, sl, #1	; 0x1
    48fc:	baffffdc 	blt	4874 <aciSyncCmd+0x44>
    4900:	e59d2000 	ldr	r2, [sp]
    4904:	e3a03000 	mov	r3, #0	; 0x0
    4908:	e5c23000 	strb	r3, [r2]
    490c:	e59d3000 	ldr	r3, [sp]
    4910:	e2888001 	add	r8, r8, #1	; 0x1
    4914:	e2833001 	add	r3, r3, #1	; 0x1
    4918:	e3580003 	cmp	r8, #3	; 0x3
    491c:	e58d3000 	str	r3, [sp]
    4920:	e2899001 	add	r9, r9, #1	; 0x1
    4924:	e28bbe19 	add	fp, fp, #400	; 0x190
    4928:	1affffc7 	bne	484c <aciSyncCmd+0x1c>
    492c:	e28dd004 	add	sp, sp, #4	; 0x4
    4930:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4934:	e12fff1e 	bx	lr
    4938:	e0844001 	add	r4, r4, r1
    493c:	e0814084 	add	r4, r1, r4, lsl #1
    4940:	e084400c 	add	r4, r4, ip
    4944:	e284300c 	add	r3, r4, #12	; 0xc
    4948:	e5d32004 	ldrb	r2, [r3, #4]
    494c:	e5d30003 	ldrb	r0, [r3, #3]
    4950:	e5d3c005 	ldrb	ip, [r3, #5]
    4954:	e5d3e006 	ldrb	lr, [r3, #6]
    4958:	e1800402 	orr	r0, r0, r2, lsl #8
    495c:	e59f3058 	ldr	r3, [pc, #88]	; 49bc <.text+0x49bc>
    4960:	e5d4200e 	ldrb	r2, [r4, #14]
    4964:	e1a01807 	mov	r1, r7, lsl #16
    4968:	e180080c 	orr	r0, r0, ip, lsl #16
    496c:	e08b1841 	add	r1, fp, r1, asr #16
    4970:	e0811003 	add	r1, r1, r3
    4974:	e1800c0e 	orr	r0, r0, lr, lsl #24
    4978:	e1a02122 	mov	r2, r2, lsr #2
    497c:	eb006241 	bl	1d288 <__memcpy_from_arm>
    4980:	e5d4300e 	ldrb	r3, [r4, #14]
    4984:	e5d96000 	ldrb	r6, [r9]
    4988:	e0873123 	add	r3, r7, r3, lsr #2
    498c:	e1a03803 	mov	r3, r3, lsl #16
    4990:	e15a0006 	cmp	sl, r6
    4994:	e1a07823 	mov	r7, r3, lsr #16
    4998:	e1a0300a 	mov	r3, sl
    499c:	e28aa001 	add	sl, sl, #1	; 0x1
    49a0:	baffffb3 	blt	4874 <aciSyncCmd+0x44>
    49a4:	eaffffd5 	b	4900 <aciSyncCmd+0xd0>
    49a8:	40000eaf 	andmi	r0, r0, pc, lsr #29
    49ac:	400030ed 	andmi	r3, r0, sp, ror #1
    49b0:	40000e88 	andmi	r0, r0, r8, lsl #29
    49b4:	400047e4 	andmi	r4, r0, r4, ror #15
    49b8:	40003c30 	andmi	r3, r0, r0, lsr ip
    49bc:	400030f0 	strmid	r3, [r0], -r0

000049c0 <aciSyncVar>:
    49c0:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    49c4:	e3a09000 	mov	r9, #0	; 0x0
    49c8:	e59f8084 	ldr	r8, [pc, #132]	; 4a54 <.text+0x4a54>
    49cc:	e1a0a009 	mov	sl, r9
    49d0:	e1d830b0 	ldrh	r3, [r8]
    49d4:	e3530000 	cmp	r3, #0	; 0x0
    49d8:	0a000016 	beq	4a38 <aciSyncVar+0x78>
    49dc:	da000015 	ble	4a38 <aciSyncVar+0x78>
    49e0:	e59f3070 	ldr	r3, [pc, #112]	; 4a58 <.text+0x4a58>
    49e4:	e59f2070 	ldr	r2, [pc, #112]	; 4a5c <.text+0x4a5c>
    49e8:	e3a06000 	mov	r6, #0	; 0x0
    49ec:	e59fb06c 	ldr	fp, [pc, #108]	; 4a60 <.text+0x4a60>
    49f0:	e0837409 	add	r7, r3, r9, lsl #8
    49f4:	e0824309 	add	r4, r2, r9, lsl #6
    49f8:	e1a05006 	mov	r5, r6
    49fc:	e5d42000 	ldrb	r2, [r4]
    4a00:	e1a00805 	mov	r0, r5, lsl #16
    4a04:	e08a0840 	add	r0, sl, r0, asr #16
    4a08:	e1a02122 	mov	r2, r2, lsr #2
    4a0c:	e08b0000 	add	r0, fp, r0
    4a10:	e4971004 	ldr	r1, [r7], #4
    4a14:	eb00621b 	bl	1d288 <__memcpy_from_arm>
    4a18:	e4d43001 	ldrb	r3, [r4], #1
    4a1c:	e1d820b0 	ldrh	r2, [r8]
    4a20:	e0853123 	add	r3, r5, r3, lsr #2
    4a24:	e2866001 	add	r6, r6, #1	; 0x1
    4a28:	e1a03803 	mov	r3, r3, lsl #16
    4a2c:	e1520006 	cmp	r2, r6
    4a30:	e1a05823 	mov	r5, r3, lsr #16
    4a34:	cafffff0 	bgt	49fc <aciSyncVar+0x3c>
    4a38:	e2899001 	add	r9, r9, #1	; 0x1
    4a3c:	e3590003 	cmp	r9, #3	; 0x3
    4a40:	e2888002 	add	r8, r8, #2	; 0x2
    4a44:	e28aae23 	add	sl, sl, #560	; 0x230
    4a48:	1affffe0 	bne	49d0 <aciSyncVar+0x10>
    4a4c:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4a50:	e12fff1e 	bx	lr
    4a54:	40000e9a 	mulmi	r0, sl, lr
    4a58:	400044d4 	ldrmid	r4, [r0], -r4
    4a5c:	40003e50 	andmi	r3, r0, r0, asr lr
    4a60:	400035a0 	andmi	r3, r0, r0, lsr #11

00004a64 <aciRxHandleMessage>:
    4a64:	e1a0c00d 	mov	ip, sp
    4a68:	e92ddff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
    4a6c:	e20050ff 	and	r5, r0, #255	; 0xff
    4a70:	e24dde6d 	sub	sp, sp, #1744	; 0x6d0
    4a74:	e2453011 	sub	r3, r5, #17	; 0x11
    4a78:	e24cb004 	sub	fp, ip, #4	; 0x4
    4a7c:	e24dd008 	sub	sp, sp, #8	; 0x8
    4a80:	e1a01801 	mov	r1, r1, lsl #16
    4a84:	e353000d 	cmp	r3, #13	; 0xd
    4a88:	e1a04821 	mov	r4, r1, lsr #16
    4a8c:	9a000050 	bls	4bd4 <aciRxHandleMessage+0x170>
    4a90:	e2453031 	sub	r3, r5, #49	; 0x31
    4a94:	e353000d 	cmp	r3, #13	; 0xd
    4a98:	8a000081 	bhi	4ca4 <aciRxHandleMessage+0x240>
    4a9c:	e2453030 	sub	r3, r5, #48	; 0x30
    4aa0:	e20360ff 	and	r6, r3, #255	; 0xff
    4aa4:	e3560002 	cmp	r6, #2	; 0x2
    4aa8:	8a000046 	bhi	4bc8 <aciRxHandleMessage+0x164>
    4aac:	e3540081 	cmp	r4, #129	; 0x81
    4ab0:	8286c030 	addhi	ip, r6, #48	; 0x30
    4ab4:	8a00010e 	bhi	4ef4 <aciRxHandleMessage+0x490>
    4ab8:	e59f1f98 	ldr	r1, [pc, #3992]	; 5a58 <.text+0x5a58>
    4abc:	e2444002 	sub	r4, r4, #2	; 0x2
    4ac0:	e5d15001 	ldrb	r5, [r1, #1]
    4ac4:	e5d1e000 	ldrb	lr, [r1]
    4ac8:	e59f3f8c 	ldr	r3, [pc, #3980]	; 5a5c <.text+0x5a5c>
    4acc:	e59fcf8c 	ldr	ip, [pc, #3980]	; 5a60 <.text+0x5a60>
    4ad0:	e59f9f8c 	ldr	r9, [pc, #3980]	; 5a64 <.text+0x5a64>
    4ad4:	e1a02004 	mov	r2, r4
    4ad8:	e0844fa4 	add	r4, r4, r4, lsr #31
    4adc:	e7cc5006 	strb	r5, [ip, r6]
    4ae0:	e2811002 	add	r1, r1, #2	; 0x2
    4ae4:	e0890386 	add	r0, r9, r6, lsl #7
    4ae8:	e7c3e006 	strb	lr, [r3, r6]
    4aec:	e1a050c4 	mov	r5, r4, asr #1
    4af0:	eb0061e4 	bl	1d288 <__memcpy_from_arm>
    4af4:	e3550000 	cmp	r5, #0	; 0x0
    4af8:	da000032 	ble	4bc8 <aciRxHandleMessage+0x164>
    4afc:	e59f4f64 	ldr	r4, [pc, #3940]	; 5a68 <.text+0x5a68>
    4b00:	e59f3f64 	ldr	r3, [pc, #3940]	; 5a6c <.text+0x5a6c>
    4b04:	e5d41000 	ldrb	r1, [r4]
    4b08:	e5d42001 	ldrb	r2, [r4, #1]
    4b0c:	e3a08000 	mov	r8, #0	; 0x0
    4b10:	e593e000 	ldr	lr, [r3]
    4b14:	e181a402 	orr	sl, r1, r2, lsl #8
    4b18:	e1a03008 	mov	r3, r8
    4b1c:	e1a07008 	mov	r7, r8
    4b20:	e35e0000 	cmp	lr, #0	; 0x0
    4b24:	da000014 	ble	4b7c <aciRxHandleMessage+0x118>
    4b28:	e0833306 	add	r3, r3, r6, lsl #6
    4b2c:	e1a03083 	mov	r3, r3, lsl #1
    4b30:	e193c0b9 	ldrh	ip, [r3, r9]
    4b34:	e15a000c 	cmp	sl, ip
    4b38:	03a01000 	moveq	r1, #0	; 0x0
    4b3c:	01a00001 	moveq	r0, r1
    4b40:	0a0000f3 	beq	4f14 <aciRxHandleMessage+0x4b0>
    4b44:	e3a01000 	mov	r1, #0	; 0x0
    4b48:	ea000004 	b	4b60 <aciRxHandleMessage+0xfc>
    4b4c:	e7d33004 	ldrb	r3, [r3, r4]
    4b50:	e5d22001 	ldrb	r2, [r2, #1]
    4b54:	e1833402 	orr	r3, r3, r2, lsl #8
    4b58:	e153000c 	cmp	r3, ip
    4b5c:	0a0000ec 	beq	4f14 <aciRxHandleMessage+0x4b0>
    4b60:	e2811001 	add	r1, r1, #1	; 0x1
    4b64:	e1a00181 	mov	r0, r1, lsl #3
    4b68:	e0803001 	add	r3, r0, r1
    4b6c:	e0813083 	add	r3, r1, r3, lsl #1
    4b70:	e151000e 	cmp	r1, lr
    4b74:	e0832004 	add	r2, r3, r4
    4b78:	1afffff3 	bne	4b4c <aciRxHandleMessage+0xe8>
    4b7c:	e2873001 	add	r3, r7, #1	; 0x1
    4b80:	e1550003 	cmp	r5, r3
    4b84:	e1a07003 	mov	r7, r3
    4b88:	1affffe4 	bne	4b20 <aciRxHandleMessage+0xbc>
    4b8c:	e3580000 	cmp	r8, #0	; 0x0
    4b90:	0a00000c 	beq	4bc8 <aciRxHandleMessage+0x164>
    4b94:	e59f3ed4 	ldr	r3, [pc, #3796]	; 5a70 <.text+0x5a70>
    4b98:	e59fced4 	ldr	ip, [pc, #3796]	; 5a74 <.text+0x5a74>
    4b9c:	e1a0e086 	mov	lr, r6, lsl #1
    4ba0:	e2864030 	add	r4, r6, #48	; 0x30
    4ba4:	e18e80b3 	strh	r8, [lr, r3]
    4ba8:	e3a000a0 	mov	r0, #160	; 0xa0
    4bac:	e3a03001 	mov	r3, #1	; 0x1
    4bb0:	e24b102a 	sub	r1, fp, #42	; 0x2a
    4bb4:	e3a02002 	mov	r2, #2	; 0x2
    4bb8:	e7cc5006 	strb	r5, [ip, r6]
    4bbc:	e54b402a 	strb	r4, [fp, #-42]
    4bc0:	e54b3029 	strb	r3, [fp, #-41]
    4bc4:	ebfffd7d 	bl	41c0 <aciTxSendPacket>
    4bc8:	e24bd028 	sub	sp, fp, #40	; 0x28
    4bcc:	e89d6ff0 	ldmia	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
    4bd0:	e12fff1e 	bx	lr
    4bd4:	e2453010 	sub	r3, r5, #16	; 0x10
    4bd8:	e20370ff 	and	r7, r3, #255	; 0xff
    4bdc:	e59f3f1c 	ldr	r3, [pc, #3868]	; 5b00 <.text+0x5b00>
    4be0:	e3a02000 	mov	r2, #0	; 0x0
    4be4:	e3570002 	cmp	r7, #2	; 0x2
    4be8:	e5c32000 	strb	r2, [r3]
    4bec:	8afffff5 	bhi	4bc8 <aciRxHandleMessage+0x164>
    4bf0:	e3540081 	cmp	r4, #129	; 0x81
    4bf4:	8a0000bd 	bhi	4ef0 <aciRxHandleMessage+0x48c>
    4bf8:	e59f5efc 	ldr	r5, [pc, #3836]	; 5afc <.text+0x5afc>
    4bfc:	e59f3eec 	ldr	r3, [pc, #3820]	; 5af0 <.text+0x5af0>
    4c00:	e59f6ee4 	ldr	r6, [pc, #3812]	; 5aec <.text+0x5aec>
    4c04:	e1a00387 	mov	r0, r7, lsl #7
    4c08:	e0831407 	add	r1, r3, r7, lsl #8
    4c0c:	e085c307 	add	ip, r5, r7, lsl #6
    4c10:	e0803006 	add	r3, r0, r6
    4c14:	e1a05002 	mov	r5, r2
    4c18:	e1a0e002 	mov	lr, r2
    4c1c:	e7c2e00c 	strb	lr, [r2, ip]
    4c20:	e2822001 	add	r2, r2, #1	; 0x1
    4c24:	e3a08000 	mov	r8, #0	; 0x0
    4c28:	e3520040 	cmp	r2, #64	; 0x40
    4c2c:	e0c380b2 	strh	r8, [r3], #2
    4c30:	e4815004 	str	r5, [r1], #4
    4c34:	1afffff8 	bne	4c1c <aciRxHandleMessage+0x1b8>
    4c38:	e59f1e18 	ldr	r1, [pc, #3608]	; 5a58 <.text+0x5a58>
    4c3c:	e59f3eb4 	ldr	r3, [pc, #3764]	; 5af8 <.text+0x5af8>
    4c40:	e4d1c001 	ldrb	ip, [r1], #1
    4c44:	e2444001 	sub	r4, r4, #1	; 0x1
    4c48:	e7c3c007 	strb	ip, [r3, r7]
    4c4c:	e1a02004 	mov	r2, r4
    4c50:	e0800006 	add	r0, r0, r6
    4c54:	e0844fa4 	add	r4, r4, r4, lsr #31
    4c58:	eb00618a 	bl	1d288 <__memcpy_from_arm>
    4c5c:	e1a040c4 	mov	r4, r4, asr #1
    4c60:	e59f3e10 	ldr	r3, [pc, #3600]	; 5a78 <.text+0x5a78>
    4c64:	e20440ff 	and	r4, r4, #255	; 0xff
    4c68:	e1a0e087 	mov	lr, r7, lsl #1
    4c6c:	e18e40b3 	strh	r4, [lr, r3]
    4c70:	e59fce04 	ldr	ip, [pc, #3588]	; 5a7c <.text+0x5a7c>
    4c74:	e59f3e78 	ldr	r3, [pc, #3704]	; 5af4 <.text+0x5af4>
    4c78:	e3a05001 	mov	r5, #1	; 0x1
    4c7c:	e2876010 	add	r6, r7, #16	; 0x10
    4c80:	e3a000a0 	mov	r0, #160	; 0xa0
    4c84:	e24b102a 	sub	r1, fp, #42	; 0x2a
    4c88:	e3a02002 	mov	r2, #2	; 0x2
    4c8c:	e18e50bc 	strh	r5, [lr, ip]
    4c90:	e7c34007 	strb	r4, [r3, r7]
    4c94:	e54b602a 	strb	r6, [fp, #-42]
    4c98:	e54b5029 	strb	r5, [fp, #-41]
    4c9c:	ebfffd47 	bl	41c0 <aciTxSendPacket>
    4ca0:	eaffffc8 	b	4bc8 <aciRxHandleMessage+0x164>
    4ca4:	e2453061 	sub	r3, r5, #97	; 0x61
    4ca8:	e353000d 	cmp	r3, #13	; 0xd
    4cac:	8a00004c 	bhi	4de4 <aciRxHandleMessage+0x380>
    4cb0:	e2453060 	sub	r3, r5, #96	; 0x60
    4cb4:	e20350ff 	and	r5, r3, #255	; 0xff
    4cb8:	e3550002 	cmp	r5, #2	; 0x2
    4cbc:	8affffc1 	bhi	4bc8 <aciRxHandleMessage+0x164>
    4cc0:	e3540081 	cmp	r4, #129	; 0x81
    4cc4:	8285c060 	addhi	ip, r5, #96	; 0x60
    4cc8:	8a000089 	bhi	4ef4 <aciRxHandleMessage+0x490>
    4ccc:	e59f1d84 	ldr	r1, [pc, #3460]	; 5a58 <.text+0x5a58>
    4cd0:	e59f2da8 	ldr	r2, [pc, #3496]	; 5a80 <.text+0x5a80>
    4cd4:	e59f3da8 	ldr	r3, [pc, #3496]	; 5a84 <.text+0x5a84>
    4cd8:	e4d1c001 	ldrb	ip, [r1], #1
    4cdc:	e2444001 	sub	r4, r4, #1	; 0x1
    4ce0:	e0820385 	add	r0, r2, r5, lsl #7
    4ce4:	e1a02004 	mov	r2, r4
    4ce8:	e0844fa4 	add	r4, r4, r4, lsr #31
    4cec:	e7c3c005 	strb	ip, [r3, r5]
    4cf0:	e1a0a0c4 	mov	sl, r4, asr #1
    4cf4:	eb006163 	bl	1d288 <__memcpy_from_arm>
    4cf8:	e35a0000 	cmp	sl, #0	; 0x0
    4cfc:	e2853060 	add	r3, r5, #96	; 0x60
    4d00:	e54b36f8 	strb	r3, [fp, #-1784]
    4d04:	e3a02001 	mov	r2, #1	; 0x1
    4d08:	c3a03000 	movgt	r3, #0	; 0x0
    4d0c:	c24b9e6f 	subgt	r9, fp, #1776	; 0x6f0
    4d10:	e54b26f7 	strb	r2, [fp, #-1783]
    4d14:	c1a06003 	movgt	r6, r3
    4d18:	c1a07003 	movgt	r7, r3
    4d1c:	c2499008 	subgt	r9, r9, #8	; 0x8
    4d20:	da0000e4 	ble	50b8 <aciRxHandleMessage+0x654>
    4d24:	e59f8d5c 	ldr	r8, [pc, #3420]	; 5a88 <.text+0x5a88>
    4d28:	e598c000 	ldr	ip, [r8]
    4d2c:	e35c0000 	cmp	ip, #0	; 0x0
    4d30:	da000019 	ble	4d9c <aciRxHandleMessage+0x338>
    4d34:	e59f8d50 	ldr	r8, [pc, #3408]	; 5a8c <.text+0x5a8c>
    4d38:	e0833305 	add	r3, r3, r5, lsl #6
    4d3c:	e59fed3c 	ldr	lr, [pc, #3388]	; 5a80 <.text+0x5a80>
    4d40:	e5d81001 	ldrb	r1, [r8, #1]
    4d44:	e1a03083 	mov	r3, r3, lsl #1
    4d48:	e5d82000 	ldrb	r2, [r8]
    4d4c:	e19300be 	ldrh	r0, [r3, lr]
    4d50:	e1822401 	orr	r2, r2, r1, lsl #8
    4d54:	e1520000 	cmp	r2, r0
    4d58:	03a01000 	moveq	r1, #0	; 0x0
    4d5c:	01a04001 	moveq	r4, r1
    4d60:	0a00009b 	beq	4fd4 <aciRxHandleMessage+0x570>
    4d64:	e3a01000 	mov	r1, #0	; 0x0
    4d68:	ea000004 	b	4d80 <aciRxHandleMessage+0x31c>
    4d6c:	e7d33008 	ldrb	r3, [r3, r8]
    4d70:	e5d22001 	ldrb	r2, [r2, #1]
    4d74:	e1833402 	orr	r3, r3, r2, lsl #8
    4d78:	e1530000 	cmp	r3, r0
    4d7c:	0a000094 	beq	4fd4 <aciRxHandleMessage+0x570>
    4d80:	e2811001 	add	r1, r1, #1	; 0x1
    4d84:	e1a04181 	mov	r4, r1, lsl #3
    4d88:	e0843001 	add	r3, r4, r1
    4d8c:	e0813083 	add	r3, r1, r3, lsl #1
    4d90:	e151000c 	cmp	r1, ip
    4d94:	e0832008 	add	r2, r3, r8
    4d98:	1afffff3 	bne	4d6c <aciRxHandleMessage+0x308>
    4d9c:	e2873001 	add	r3, r7, #1	; 0x1
    4da0:	e15a0003 	cmp	sl, r3
    4da4:	e1a07003 	mov	r7, r3
    4da8:	1affffdd 	bne	4d24 <aciRxHandleMessage+0x2c0>
    4dac:	e1a02806 	mov	r2, r6, lsl #16
    4db0:	e2823802 	add	r3, r2, #131072	; 0x20000
    4db4:	e1a03823 	mov	r3, r3, lsr #16
    4db8:	e1a04822 	mov	r4, r2, lsr #16
    4dbc:	e59fcccc 	ldr	ip, [pc, #3276]	; 5a90 <.text+0x5a90>
    4dc0:	e1a02003 	mov	r2, r3
    4dc4:	e1a03085 	mov	r3, r5, lsl #1
    4dc8:	e18340bc 	strh	r4, [r3, ip]
    4dcc:	e59f4cc0 	ldr	r4, [pc, #3264]	; 5a94 <.text+0x5a94>
    4dd0:	e1a01009 	mov	r1, r9
    4dd4:	e3a000a0 	mov	r0, #160	; 0xa0
    4dd8:	e7c4a005 	strb	sl, [r4, r5]
    4ddc:	ebfffcf7 	bl	41c0 <aciTxSendPacket>
    4de0:	eaffff78 	b	4bc8 <aciRxHandleMessage+0x164>
    4de4:	e2453041 	sub	r3, r5, #65	; 0x41
    4de8:	e353000d 	cmp	r3, #13	; 0xd
    4dec:	9a000050 	bls	4f34 <aciRxHandleMessage+0x4d0>
    4df0:	e2453071 	sub	r3, r5, #113	; 0x71
    4df4:	e353000d 	cmp	r3, #13	; 0xd
    4df8:	9a000063 	bls	4f8c <aciRxHandleMessage+0x528>
    4dfc:	e3550024 	cmp	r5, #36	; 0x24
    4e00:	0a000094 	beq	5058 <aciRxHandleMessage+0x5f4>
    4e04:	8a000088 	bhi	502c <aciRxHandleMessage+0x5c8>
    4e08:	e3550007 	cmp	r5, #7	; 0x7
    4e0c:	0a000142 	beq	531c <aciRxHandleMessage+0x8b8>
    4e10:	8a0000f1 	bhi	51dc <aciRxHandleMessage+0x778>
    4e14:	e3550003 	cmp	r5, #3	; 0x3
    4e18:	0a00028e 	beq	5858 <aciRxHandleMessage+0xdf4>
    4e1c:	8a000208 	bhi	5644 <aciRxHandleMessage+0xbe0>
    4e20:	e3550001 	cmp	r5, #1	; 0x1
    4e24:	0a0002db 	beq	5998 <aciRxHandleMessage+0xf34>
    4e28:	e3550002 	cmp	r5, #2	; 0x2
    4e2c:	1affff65 	bne	4bc8 <aciRxHandleMessage+0x164>
    4e30:	e1a018a1 	mov	r1, r1, lsr #17
    4e34:	e3510000 	cmp	r1, #0	; 0x0
    4e38:	daffff62 	ble	4bc8 <aciRxHandleMessage+0x164>
    4e3c:	e2811001 	add	r1, r1, #1	; 0x1
    4e40:	e59fac10 	ldr	sl, [pc, #3088]	; 5a58 <.text+0x5a58>
    4e44:	e59f9c20 	ldr	r9, [pc, #3104]	; 5a6c <.text+0x5a6c>
    4e48:	e50b1700 	str	r1, [fp, #-1792]
    4e4c:	e3a02000 	mov	r2, #0	; 0x0
    4e50:	e3a08001 	mov	r8, #1	; 0x1
    4e54:	e1a02082 	mov	r2, r2, lsl #1
    4e58:	e082300a 	add	r3, r2, sl
    4e5c:	e5d30001 	ldrb	r0, [r3, #1]
    4e60:	e7da1002 	ldrb	r1, [sl, r2]
    4e64:	e599c000 	ldr	ip, [r9]
    4e68:	e1811400 	orr	r1, r1, r0, lsl #8
    4e6c:	e35c0000 	cmp	ip, #0	; 0x0
    4e70:	e14b12be 	strh	r1, [fp, #-46]
    4e74:	da000013 	ble	4ec8 <aciRxHandleMessage+0x464>
    4e78:	e59f4be8 	ldr	r4, [pc, #3048]	; 5a68 <.text+0x5a68>
    4e7c:	e5d43000 	ldrb	r3, [r4]
    4e80:	e5d42001 	ldrb	r2, [r4, #1]
    4e84:	e1833402 	orr	r3, r3, r2, lsl #8
    4e88:	e1510003 	cmp	r1, r3
    4e8c:	13a06000 	movne	r6, #0	; 0x0
    4e90:	11a00006 	movne	r0, r6
    4e94:	1a000005 	bne	4eb0 <aciRxHandleMessage+0x44c>
    4e98:	ea000196 	b	54f8 <aciRxHandleMessage+0xa94>
    4e9c:	e5d32001 	ldrb	r2, [r3, #1]
    4ea0:	e7d03004 	ldrb	r3, [r0, r4]
    4ea4:	e1833402 	orr	r3, r3, r2, lsl #8
    4ea8:	e1510003 	cmp	r1, r3
    4eac:	0a000193 	beq	5500 <aciRxHandleMessage+0xa9c>
    4eb0:	e2866001 	add	r6, r6, #1	; 0x1
    4eb4:	e2800013 	add	r0, r0, #19	; 0x13
    4eb8:	e156000c 	cmp	r6, ip
    4ebc:	e1a07186 	mov	r7, r6, lsl #3
    4ec0:	e0803004 	add	r3, r0, r4
    4ec4:	1afffff4 	bne	4e9c <aciRxHandleMessage+0x438>
    4ec8:	e3a00085 	mov	r0, #133	; 0x85
    4ecc:	e24b102e 	sub	r1, fp, #46	; 0x2e
    4ed0:	e3a02002 	mov	r2, #2	; 0x2
    4ed4:	ebfffcb9 	bl	41c0 <aciTxSendPacket>
    4ed8:	e51be700 	ldr	lr, [fp, #-1792]
    4edc:	e1a02008 	mov	r2, r8
    4ee0:	e2888001 	add	r8, r8, #1	; 0x1
    4ee4:	e15e0008 	cmp	lr, r8
    4ee8:	1affffd9 	bne	4e54 <aciRxHandleMessage+0x3f0>
    4eec:	eaffff35 	b	4bc8 <aciRxHandleMessage+0x164>
    4ef0:	e287c010 	add	ip, r7, #16	; 0x10
    4ef4:	e3e0300e 	mvn	r3, #14	; 0xe
    4ef8:	e3a000a0 	mov	r0, #160	; 0xa0
    4efc:	e24b102a 	sub	r1, fp, #42	; 0x2a
    4f00:	e3a02002 	mov	r2, #2	; 0x2
    4f04:	e54bc02a 	strb	ip, [fp, #-42]
    4f08:	e54b3029 	strb	r3, [fp, #-41]
    4f0c:	ebfffcab 	bl	41c0 <aciTxSendPacket>
    4f10:	eaffff2c 	b	4bc8 <aciRxHandleMessage+0x164>
    4f14:	e0803001 	add	r3, r0, r1
    4f18:	e0813083 	add	r3, r1, r3, lsl #1
    4f1c:	e0833004 	add	r3, r3, r4
    4f20:	e5d3200e 	ldrb	r2, [r3, #14]
    4f24:	e0882122 	add	r2, r8, r2, lsr #2
    4f28:	e1a02802 	mov	r2, r2, lsl #16
    4f2c:	e1a08822 	mov	r8, r2, lsr #16
    4f30:	eaffff11 	b	4b7c <aciRxHandleMessage+0x118>
    4f34:	e2453040 	sub	r3, r5, #64	; 0x40
    4f38:	e20350ff 	and	r5, r3, #255	; 0xff
    4f3c:	e3550002 	cmp	r5, #2	; 0x2
    4f40:	8affff20 	bhi	4bc8 <aciRxHandleMessage+0x164>
    4f44:	e59f2b24 	ldr	r2, [pc, #2852]	; 5a70 <.text+0x5a70>
    4f48:	e1a03085 	mov	r3, r5, lsl #1
    4f4c:	e19320b2 	ldrh	r2, [r3, r2]
    4f50:	e2441001 	sub	r1, r4, #1	; 0x1
    4f54:	e1520001 	cmp	r2, r1
    4f58:	0a000043 	beq	506c <aciRxHandleMessage+0x608>
    4f5c:	e59f2b34 	ldr	r2, [pc, #2868]	; 5a98 <.text+0x5a98>
    4f60:	e7d23005 	ldrb	r3, [r2, r5]
    4f64:	e2833001 	add	r3, r3, #1	; 0x1
    4f68:	e7c23005 	strb	r3, [r2, r5]
    4f6c:	e59f3b28 	ldr	r3, [pc, #2856]	; 5a9c <.text+0x5a9c>
    4f70:	e3a01000 	mov	r1, #0	; 0x0
    4f74:	e7c31005 	strb	r1, [r3, r5]
    4f78:	eaffff12 	b	4bc8 <aciRxHandleMessage+0x164>
    4f7c:	e3550060 	cmp	r5, #96	; 0x60
    4f80:	0affff4a 	beq	4cb0 <aciRxHandleMessage+0x24c>
    4f84:	e3550070 	cmp	r5, #112	; 0x70
    4f88:	1affff0e 	bne	4bc8 <aciRxHandleMessage+0x164>
    4f8c:	e2453070 	sub	r3, r5, #112	; 0x70
    4f90:	e20350ff 	and	r5, r3, #255	; 0xff
    4f94:	e3550002 	cmp	r5, #2	; 0x2
    4f98:	8affff0a 	bhi	4bc8 <aciRxHandleMessage+0x164>
    4f9c:	e59fcab4 	ldr	ip, [pc, #2740]	; 5a58 <.text+0x5a58>
    4fa0:	e59f3adc 	ldr	r3, [pc, #2780]	; 5a84 <.text+0x5a84>
    4fa4:	e5dc2000 	ldrb	r2, [ip]
    4fa8:	e7d31005 	ldrb	r1, [r3, r5]
    4fac:	e1510002 	cmp	r1, r2
    4fb0:	0a0000c3 	beq	52c4 <aciRxHandleMessage+0x860>
    4fb4:	e59f2ae4 	ldr	r2, [pc, #2788]	; 5aa0 <.text+0x5aa0>
    4fb8:	e7d23005 	ldrb	r3, [r2, r5]
    4fbc:	e2833001 	add	r3, r3, #1	; 0x1
    4fc0:	e7c23005 	strb	r3, [r2, r5]
    4fc4:	e59f3ad8 	ldr	r3, [pc, #2776]	; 5aa4 <.text+0x5aa4>
    4fc8:	e3a01000 	mov	r1, #0	; 0x0
    4fcc:	e7c31005 	strb	r1, [r3, r5]
    4fd0:	eafffefc 	b	4bc8 <aciRxHandleMessage+0x164>
    4fd4:	e0844001 	add	r4, r4, r1
    4fd8:	e0814084 	add	r4, r1, r4, lsl #1
    4fdc:	e0844008 	add	r4, r4, r8
    4fe0:	e284300c 	add	r3, r4, #12	; 0xc
    4fe4:	e5d32004 	ldrb	r2, [r3, #4]
    4fe8:	e5d31003 	ldrb	r1, [r3, #3]
    4fec:	e5d3c005 	ldrb	ip, [r3, #5]
    4ff0:	e5d3e006 	ldrb	lr, [r3, #6]
    4ff4:	e1811402 	orr	r1, r1, r2, lsl #8
    4ff8:	e1a00806 	mov	r0, r6, lsl #16
    4ffc:	e5d4200e 	ldrb	r2, [r4, #14]
    5000:	e181180c 	orr	r1, r1, ip, lsl #16
    5004:	e0890840 	add	r0, r9, r0, asr #16
    5008:	e1811c0e 	orr	r1, r1, lr, lsl #24
    500c:	e2800002 	add	r0, r0, #2	; 0x2
    5010:	e1a02122 	mov	r2, r2, lsr #2
    5014:	eb00609b 	bl	1d288 <__memcpy_from_arm>
    5018:	e5d4300e 	ldrb	r3, [r4, #14]
    501c:	e0863123 	add	r3, r6, r3, lsr #2
    5020:	e1a03803 	mov	r3, r3, lsl #16
    5024:	e1a06823 	mov	r6, r3, lsr #16
    5028:	eaffff5b 	b	4d9c <aciRxHandleMessage+0x338>
    502c:	e3550089 	cmp	r5, #137	; 0x89
    5030:	0a000080 	beq	5238 <aciRxHandleMessage+0x7d4>
    5034:	8a000024 	bhi	50cc <aciRxHandleMessage+0x668>
    5038:	e3550040 	cmp	r5, #64	; 0x40
    503c:	0affffbc 	beq	4f34 <aciRxHandleMessage+0x4d0>
    5040:	8affffcd 	bhi	4f7c <aciRxHandleMessage+0x518>
    5044:	e3550025 	cmp	r5, #37	; 0x25
    5048:	0a000337 	beq	5d2c <.text+0x5d2c>
    504c:	e3550030 	cmp	r5, #48	; 0x30
    5050:	1afffedc 	bne	4bc8 <aciRxHandleMessage+0x164>
    5054:	eafffe90 	b	4a9c <aciRxHandleMessage+0x38>
    5058:	e3a000a2 	mov	r0, #162	; 0xa2
    505c:	e59f1a44 	ldr	r1, [pc, #2628]	; 5aa8 <.text+0x5aa8>
    5060:	e3a02002 	mov	r2, #2	; 0x2
    5064:	ebfffc55 	bl	41c0 <aciTxSendPacket>
    5068:	eafffed6 	b	4bc8 <aciRxHandleMessage+0x164>
    506c:	e59f3a38 	ldr	r3, [pc, #2616]	; 5aac <.text+0x5aac>
    5070:	e0850105 	add	r0, r5, r5, lsl #2
    5074:	e0800100 	add	r0, r0, r0, lsl #2
    5078:	e0830200 	add	r0, r3, r0, lsl #4
    507c:	e59f1a2c 	ldr	r1, [pc, #2604]	; 5ab0 <.text+0x5ab0>
    5080:	eb006080 	bl	1d288 <__memcpy_from_arm>
    5084:	e59f39d4 	ldr	r3, [pc, #2516]	; 5a60 <.text+0x5a60>
    5088:	e7d32005 	ldrb	r2, [r3, r5]
    508c:	e59f3a20 	ldr	r3, [pc, #2592]	; 5ab4 <.text+0x5ab4>
    5090:	e3a04001 	mov	r4, #1	; 0x1
    5094:	e3520000 	cmp	r2, #0	; 0x0
    5098:	e7c34005 	strb	r4, [r3, r5]
    509c:	1a0000c2 	bne	53ac <aciRxHandleMessage+0x948>
    50a0:	e59f29f0 	ldr	r2, [pc, #2544]	; 5a98 <.text+0x5a98>
    50a4:	e59f19f0 	ldr	r1, [pc, #2544]	; 5a9c <.text+0x5a9c>
    50a8:	e3a03000 	mov	r3, #0	; 0x0
    50ac:	e7c23005 	strb	r3, [r2, r5]
    50b0:	e7c14005 	strb	r4, [r1, r5]
    50b4:	eafffec3 	b	4bc8 <aciRxHandleMessage+0x164>
    50b8:	e24b9e6f 	sub	r9, fp, #1776	; 0x6f0
    50bc:	e3a04000 	mov	r4, #0	; 0x0
    50c0:	e3a03002 	mov	r3, #2	; 0x2
    50c4:	e2499008 	sub	r9, r9, #8	; 0x8
    50c8:	eaffff3b 	b	4dbc <aciRxHandleMessage+0x358>
    50cc:	e35500a5 	cmp	r5, #165	; 0xa5
    50d0:	0a0000ec 	beq	5488 <aciRxHandleMessage+0xa24>
    50d4:	8a0000cb 	bhi	5408 <aciRxHandleMessage+0x9a4>
    50d8:	e35500a3 	cmp	r5, #163	; 0xa3
    50dc:	0a0002eb 	beq	5c90 <.text+0x5c90>
    50e0:	e35500a4 	cmp	r5, #164	; 0xa4
    50e4:	1afffeb7 	bne	4bc8 <aciRxHandleMessage+0x164>
    50e8:	e3540001 	cmp	r4, #1	; 0x1
    50ec:	9afffeb5 	bls	4bc8 <aciRxHandleMessage+0x164>
    50f0:	e59f39c0 	ldr	r3, [pc, #2496]	; 5ab8 <.text+0x5ab8>
    50f4:	e593e000 	ldr	lr, [r3]
    50f8:	e59f2958 	ldr	r2, [pc, #2392]	; 5a58 <.text+0x5a58>
    50fc:	e35e0000 	cmp	lr, #0	; 0x0
    5100:	e5d21000 	ldrb	r1, [r2]
    5104:	e5d23001 	ldrb	r3, [r2, #1]
    5108:	dafffeae 	ble	4bc8 <aciRxHandleMessage+0x164>
    510c:	e59f99a8 	ldr	r9, [pc, #2472]	; 5abc <.text+0x5abc>
    5110:	e1813403 	orr	r3, r1, r3, lsl #8
    5114:	e5d92000 	ldrb	r2, [r9]
    5118:	e5d91001 	ldrb	r1, [r9, #1]
    511c:	e1a03803 	mov	r3, r3, lsl #16
    5120:	e1822401 	orr	r2, r2, r1, lsl #8
    5124:	e1a0c843 	mov	ip, r3, asr #16
    5128:	e152000c 	cmp	r2, ip
    512c:	13a01000 	movne	r1, #0	; 0x0
    5130:	11a00001 	movne	r0, r1
    5134:	0a0002d2 	beq	5c84 <.text+0x5c84>
    5138:	e2811001 	add	r1, r1, #1	; 0x1
    513c:	e2800013 	add	r0, r0, #19	; 0x13
    5140:	e15e0001 	cmp	lr, r1
    5144:	e1a04181 	mov	r4, r1, lsl #3
    5148:	e0803009 	add	r3, r0, r9
    514c:	0afffe9d 	beq	4bc8 <aciRxHandleMessage+0x164>
    5150:	e5d32001 	ldrb	r2, [r3, #1]
    5154:	e7d03009 	ldrb	r3, [r0, r9]
    5158:	e1833402 	orr	r3, r3, r2, lsl #8
    515c:	e15c0003 	cmp	ip, r3
    5160:	1afffff4 	bne	5138 <aciRxHandleMessage+0x6d4>
    5164:	e0844001 	add	r4, r4, r1
    5168:	e0814084 	add	r4, r1, r4, lsl #1
    516c:	e0845009 	add	r5, r4, r9
    5170:	e24b6fbe 	sub	r6, fp, #760	; 0x2f8
    5174:	e1a01005 	mov	r1, r5
    5178:	e1a00006 	mov	r0, r6
    517c:	e3a02002 	mov	r2, #2	; 0x2
    5180:	eb006040 	bl	1d288 <__memcpy_from_arm>
    5184:	e285300c 	add	r3, r5, #12	; 0xc
    5188:	e5d32004 	ldrb	r2, [r3, #4]
    518c:	e5d31003 	ldrb	r1, [r3, #3]
    5190:	e5d30005 	ldrb	r0, [r3, #5]
    5194:	e5d3c006 	ldrb	ip, [r3, #6]
    5198:	e1811402 	orr	r1, r1, r2, lsl #8
    519c:	e5d5200e 	ldrb	r2, [r5, #14]
    51a0:	e1811800 	orr	r1, r1, r0, lsl #16
    51a4:	e1a03002 	mov	r3, r2
    51a8:	e1811c0c 	orr	r1, r1, ip, lsl #24
    51ac:	e1a02122 	mov	r2, r2, lsr #2
    51b0:	e2860003 	add	r0, r6, #3	; 0x3
    51b4:	e54b32f6 	strb	r3, [fp, #-758]
    51b8:	eb006032 	bl	1d288 <__memcpy_from_arm>
    51bc:	e5d5200e 	ldrb	r2, [r5, #14]
    51c0:	e1a02122 	mov	r2, r2, lsr #2
    51c4:	e1a01006 	mov	r1, r6
    51c8:	e2822003 	add	r2, r2, #3	; 0x3
    51cc:	e3a000a4 	mov	r0, #164	; 0xa4
    51d0:	e0844009 	add	r4, r4, r9
    51d4:	ebfffbf9 	bl	41c0 <aciTxSendPacket>
    51d8:	eafffe7a 	b	4bc8 <aciRxHandleMessage+0x164>
    51dc:	e3550021 	cmp	r5, #33	; 0x21
    51e0:	0a000083 	beq	53f4 <aciRxHandleMessage+0x990>
    51e4:	8a000077 	bhi	53c8 <aciRxHandleMessage+0x964>
    51e8:	e3550010 	cmp	r5, #16	; 0x10
    51ec:	0afffe78 	beq	4bd4 <aciRxHandleMessage+0x170>
    51f0:	e3550020 	cmp	r5, #32	; 0x20
    51f4:	1afffe73 	bne	4bc8 <aciRxHandleMessage+0x164>
    51f8:	e59f3900 	ldr	r3, [pc, #2304]	; 5b00 <.text+0x5b00>
    51fc:	e3a02000 	mov	r2, #0	; 0x0
    5200:	e3540006 	cmp	r4, #6	; 0x6
    5204:	e5c32000 	strb	r2, [r3]
    5208:	1afffe6e 	bne	4bc8 <aciRxHandleMessage+0x164>
    520c:	e59f189c 	ldr	r1, [pc, #2204]	; 5ab0 <.text+0x5ab0>
    5210:	e59f08a8 	ldr	r0, [pc, #2216]	; 5ac0 <.text+0x5ac0>
    5214:	e281c006 	add	ip, r1, #6	; 0x6
    5218:	e5d12000 	ldrb	r2, [r1]
    521c:	e5513001 	ldrb	r3, [r1, #-1]
    5220:	e2811002 	add	r1, r1, #2	; 0x2
    5224:	e1833402 	orr	r3, r3, r2, lsl #8
    5228:	e151000c 	cmp	r1, ip
    522c:	e0c030b2 	strh	r3, [r0], #2
    5230:	1afffff8 	bne	5218 <aciRxHandleMessage+0x7b4>
    5234:	eafffe63 	b	4bc8 <aciRxHandleMessage+0x164>
    5238:	e3540002 	cmp	r4, #2	; 0x2
    523c:	1afffe61 	bne	4bc8 <aciRxHandleMessage+0x164>
    5240:	e59f1810 	ldr	r1, [pc, #2064]	; 5a58 <.text+0x5a58>
    5244:	e59f383c 	ldr	r3, [pc, #2108]	; 5a88 <.text+0x5a88>
    5248:	e5d10000 	ldrb	r0, [r1]
    524c:	e593c000 	ldr	ip, [r3]
    5250:	e5d12001 	ldrb	r2, [r1, #1]
    5254:	e35c0000 	cmp	ip, #0	; 0x0
    5258:	e1800402 	orr	r0, r0, r2, lsl #8
    525c:	e14b02be 	strh	r0, [fp, #-46]
    5260:	da000015 	ble	52bc <aciRxHandleMessage+0x858>
    5264:	e59f8820 	ldr	r8, [pc, #2080]	; 5a8c <.text+0x5a8c>
    5268:	e5d83000 	ldrb	r3, [r8]
    526c:	e5d82001 	ldrb	r2, [r8, #1]
    5270:	e1833402 	orr	r3, r3, r2, lsl #8
    5274:	e1530000 	cmp	r3, r0
    5278:	03a01000 	moveq	r1, #0	; 0x0
    527c:	01a04001 	moveq	r4, r1
    5280:	0a0002c6 	beq	5da0 <.text+0x5da0>
    5284:	e3a01000 	mov	r1, #0	; 0x0
    5288:	ea000004 	b	52a0 <aciRxHandleMessage+0x83c>
    528c:	e7d33008 	ldrb	r3, [r3, r8]
    5290:	e5d22001 	ldrb	r2, [r2, #1]
    5294:	e1833402 	orr	r3, r3, r2, lsl #8
    5298:	e1500003 	cmp	r0, r3
    529c:	0a0002bf 	beq	5da0 <.text+0x5da0>
    52a0:	e2811001 	add	r1, r1, #1	; 0x1
    52a4:	e1a04181 	mov	r4, r1, lsl #3
    52a8:	e0843001 	add	r3, r4, r1
    52ac:	e0813083 	add	r3, r1, r3, lsl #1
    52b0:	e15c0001 	cmp	ip, r1
    52b4:	e0832008 	add	r2, r3, r8
    52b8:	1afffff3 	bne	528c <aciRxHandleMessage+0x828>
    52bc:	e24b6071 	sub	r6, fp, #113	; 0x71
    52c0:	ea0002ce 	b	5e00 <.text+0x5e00>
    52c4:	e59f37f8 	ldr	r3, [pc, #2040]	; 5ac4 <.text+0x5ac4>
    52c8:	e0850105 	add	r0, r5, r5, lsl #2
    52cc:	e0800100 	add	r0, r0, r0, lsl #2
    52d0:	e28c1001 	add	r1, ip, #1	; 0x1
    52d4:	e2442001 	sub	r2, r4, #1	; 0x1
    52d8:	e0830200 	add	r0, r3, r0, lsl #4
    52dc:	eb005fe9 	bl	1d288 <__memcpy_from_arm>
    52e0:	e59f37e0 	ldr	r3, [pc, #2016]	; 5ac8 <.text+0x5ac8>
    52e4:	e3a04001 	mov	r4, #1	; 0x1
    52e8:	e285c070 	add	ip, r5, #112	; 0x70
    52ec:	e24b102a 	sub	r1, fp, #42	; 0x2a
    52f0:	e1a02004 	mov	r2, r4
    52f4:	e7c34005 	strb	r4, [r3, r5]
    52f8:	e3a000a0 	mov	r0, #160	; 0xa0
    52fc:	e54bc02a 	strb	ip, [fp, #-42]
    5300:	ebfffbae 	bl	41c0 <aciTxSendPacket>
    5304:	e59f3794 	ldr	r3, [pc, #1940]	; 5aa0 <.text+0x5aa0>
    5308:	e59f2794 	ldr	r2, [pc, #1940]	; 5aa4 <.text+0x5aa4>
    530c:	e3a01000 	mov	r1, #0	; 0x0
    5310:	e7c31005 	strb	r1, [r3, r5]
    5314:	e7c24005 	strb	r4, [r2, r5]
    5318:	eafffe2a 	b	4bc8 <aciRxHandleMessage+0x164>
    531c:	e59f3764 	ldr	r3, [pc, #1892]	; 5a88 <.text+0x5a88>
    5320:	e5930000 	ldr	r0, [r3]
    5324:	e1a06080 	mov	r6, r0, lsl #1
    5328:	e1a03086 	mov	r3, r6, lsl #1
    532c:	e2833008 	add	r3, r3, #8	; 0x8
    5330:	e1a0700d 	mov	r7, sp
    5334:	e063d00d 	rsb	sp, r3, sp
    5338:	e1a0212d 	mov	r2, sp, lsr #2
    533c:	e1a0c102 	mov	ip, r2, lsl #2
    5340:	e3500000 	cmp	r0, #0	; 0x0
    5344:	e1cc00b0 	strh	r0, [ip]
    5348:	da00000f 	ble	538c <aciRxHandleMessage+0x928>
    534c:	e3a04000 	mov	r4, #0	; 0x0
    5350:	e59f8734 	ldr	r8, [pc, #1844]	; 5a8c <.text+0x5a8c>
    5354:	e3a05001 	mov	r5, #1	; 0x1
    5358:	e1a0e004 	mov	lr, r4
    535c:	e08e3008 	add	r3, lr, r8
    5360:	e5d31001 	ldrb	r1, [r3, #1]
    5364:	e7de2008 	ldrb	r2, [lr, r8]
    5368:	e1a03805 	mov	r3, r5, lsl #16
    536c:	e2844001 	add	r4, r4, #1	; 0x1
    5370:	e1822401 	orr	r2, r2, r1, lsl #8
    5374:	e1a037a3 	mov	r3, r3, lsr #15
    5378:	e1500004 	cmp	r0, r4
    537c:	e18320bc 	strh	r2, [r3, ip]
    5380:	e28ee013 	add	lr, lr, #19	; 0x13
    5384:	e2855001 	add	r5, r5, #1	; 0x1
    5388:	1afffff3 	bne	535c <aciRxHandleMessage+0x8f8>
    538c:	e2862002 	add	r2, r6, #2	; 0x2
    5390:	e1a02802 	mov	r2, r2, lsl #16
    5394:	e1a0100c 	mov	r1, ip
    5398:	e1a02822 	mov	r2, r2, lsr #16
    539c:	e3a00086 	mov	r0, #134	; 0x86
    53a0:	ebfffb86 	bl	41c0 <aciTxSendPacket>
    53a4:	e1a0d007 	mov	sp, r7
    53a8:	eafffe06 	b	4bc8 <aciRxHandleMessage+0x164>
    53ac:	e2853050 	add	r3, r5, #80	; 0x50
    53b0:	e3a000a0 	mov	r0, #160	; 0xa0
    53b4:	e24b102a 	sub	r1, fp, #42	; 0x2a
    53b8:	e1a02004 	mov	r2, r4
    53bc:	e54b302a 	strb	r3, [fp, #-42]
    53c0:	ebfffb7e 	bl	41c0 <aciTxSendPacket>
    53c4:	eaffff35 	b	50a0 <aciRxHandleMessage+0x63c>
    53c8:	e3550022 	cmp	r5, #34	; 0x22
    53cc:	0a00023a 	beq	5cbc <.text+0x5cbc>
    53d0:	e3550023 	cmp	r5, #35	; 0x23
    53d4:	1afffdfb 	bne	4bc8 <aciRxHandleMessage+0x164>
    53d8:	e3540002 	cmp	r4, #2	; 0x2
    53dc:	1afffdf9 	bne	4bc8 <aciRxHandleMessage+0x164>
    53e0:	e1a02004 	mov	r2, r4
    53e4:	e59f166c 	ldr	r1, [pc, #1644]	; 5a58 <.text+0x5a58>
    53e8:	e59f06b8 	ldr	r0, [pc, #1720]	; 5aa8 <.text+0x5aa8>
    53ec:	eb005fa5 	bl	1d288 <__memcpy_from_arm>
    53f0:	eafffdf4 	b	4bc8 <aciRxHandleMessage+0x164>
    53f4:	e3a000a1 	mov	r0, #161	; 0xa1
    53f8:	e59f16c0 	ldr	r1, [pc, #1728]	; 5ac0 <.text+0x5ac0>
    53fc:	e3a02006 	mov	r2, #6	; 0x6
    5400:	ebfffb6e 	bl	41c0 <aciTxSendPacket>
    5404:	eafffdef 	b	4bc8 <aciRxHandleMessage+0x164>
    5408:	e35500f2 	cmp	r5, #242	; 0xf2
    540c:	0a00023c 	beq	5d04 <.text+0x5d04>
    5410:	e35500f3 	cmp	r5, #243	; 0xf3
    5414:	0a00022e 	beq	5cd4 <.text+0x5cd4>
    5418:	e35500f0 	cmp	r5, #240	; 0xf0
    541c:	1afffde9 	bne	4bc8 <aciRxHandleMessage+0x164>
    5420:	e3a02000 	mov	r2, #0	; 0x0
    5424:	e3a01040 	mov	r1, #64	; 0x40
    5428:	e3a00020 	mov	r0, #32	; 0x20
    542c:	e3a03001 	mov	r3, #1	; 0x1
    5430:	e54b3053 	strb	r3, [fp, #-83]
    5434:	e54b004f 	strb	r0, [fp, #-79]
    5438:	e2833002 	add	r3, r3, #2	; 0x2
    543c:	e54b104d 	strb	r1, [fp, #-77]
    5440:	e54b2052 	strb	r2, [fp, #-82]
    5444:	e54b1050 	strb	r1, [fp, #-80]
    5448:	e54b0051 	strb	r0, [fp, #-81]
    544c:	e54b204c 	strb	r2, [fp, #-76]
    5450:	e54b204b 	strb	r2, [fp, #-75]
    5454:	e54b304e 	strb	r3, [fp, #-78]
    5458:	e1a0c002 	mov	ip, r2
    545c:	e24b304b 	sub	r3, fp, #75	; 0x4b
    5460:	e28cc001 	add	ip, ip, #1	; 0x1
    5464:	e35c0008 	cmp	ip, #8	; 0x8
    5468:	e5c32001 	strb	r2, [r3, #1]
    546c:	e5e32002 	strb	r2, [r3, #2]!
    5470:	1afffffa 	bne	5460 <aciRxHandleMessage+0x9fc>
    5474:	e3a000f1 	mov	r0, #241	; 0xf1
    5478:	e24b1053 	sub	r1, fp, #83	; 0x53
    547c:	e3a02019 	mov	r2, #25	; 0x19
    5480:	ebfffb4e 	bl	41c0 <aciTxSendPacket>
    5484:	eafffdcf 	b	4bc8 <aciRxHandleMessage+0x164>
    5488:	e59f363c 	ldr	r3, [pc, #1596]	; 5acc <.text+0x5acc>
    548c:	e1d330b0 	ldrh	r3, [r3]
    5490:	e24b0038 	sub	r0, fp, #56	; 0x38
    5494:	e59f1634 	ldr	r1, [pc, #1588]	; 5ad0 <.text+0x5ad0>
    5498:	e3a02002 	mov	r2, #2	; 0x2
    549c:	e14b33ba 	strh	r3, [fp, #-58]
    54a0:	eb005f78 	bl	1d288 <__memcpy_from_arm>
    54a4:	e24b0036 	sub	r0, fp, #54	; 0x36
    54a8:	e59f1624 	ldr	r1, [pc, #1572]	; 5ad4 <.text+0x5ad4>
    54ac:	e3a02002 	mov	r2, #2	; 0x2
    54b0:	eb005f74 	bl	1d288 <__memcpy_from_arm>
    54b4:	e24b0034 	sub	r0, fp, #52	; 0x34
    54b8:	e59f15f8 	ldr	r1, [pc, #1528]	; 5ab8 <.text+0x5ab8>
    54bc:	e3a02002 	mov	r2, #2	; 0x2
    54c0:	eb005f70 	bl	1d288 <__memcpy_from_arm>
    54c4:	e24b0032 	sub	r0, fp, #50	; 0x32
    54c8:	e59f159c 	ldr	r1, [pc, #1436]	; 5a6c <.text+0x5a6c>
    54cc:	e3a02002 	mov	r2, #2	; 0x2
    54d0:	eb005f6c 	bl	1d288 <__memcpy_from_arm>
    54d4:	e24b0030 	sub	r0, fp, #48	; 0x30
    54d8:	e3a02002 	mov	r2, #2	; 0x2
    54dc:	e59f15a4 	ldr	r1, [pc, #1444]	; 5a88 <.text+0x5a88>
    54e0:	eb005f68 	bl	1d288 <__memcpy_from_arm>
    54e4:	e1a00005 	mov	r0, r5
    54e8:	e24b103a 	sub	r1, fp, #58	; 0x3a
    54ec:	e3a0200c 	mov	r2, #12	; 0xc
    54f0:	ebfffb32 	bl	41c0 <aciTxSendPacket>
    54f4:	eafffdb3 	b	4bc8 <aciRxHandleMessage+0x164>
    54f8:	e3a06000 	mov	r6, #0	; 0x0
    54fc:	e1a07006 	mov	r7, r6
    5500:	e0873006 	add	r3, r7, r6
    5504:	e0863083 	add	r3, r6, r3, lsl #1
    5508:	e0833004 	add	r3, r3, r4
    550c:	e5d32002 	ldrb	r2, [r3, #2]
    5510:	e5d31003 	ldrb	r1, [r3, #3]
    5514:	e5d3c004 	ldrb	ip, [r3, #4]
    5518:	e5d30005 	ldrb	r0, [r3, #5]
    551c:	e1822401 	orr	r2, r2, r1, lsl #8
    5520:	e182280c 	orr	r2, r2, ip, lsl #16
    5524:	e1825c00 	orr	r5, r2, r0, lsl #24
    5528:	e1a00005 	mov	r0, r5
    552c:	eb005f64 	bl	1d2c4 <__strlen_from_arm>
    5530:	e3500020 	cmp	r0, #32	; 0x20
    5534:	9a000113 	bls	5988 <aciRxHandleMessage+0xf24>
    5538:	e1a01005 	mov	r1, r5
    553c:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    5540:	e3a02020 	mov	r2, #32	; 0x20
    5544:	eb005f4f 	bl	1d288 <__memcpy_from_arm>
    5548:	e3a03000 	mov	r3, #0	; 0x0
    554c:	e54b30d7 	strb	r3, [fp, #-215]
    5550:	e0873006 	add	r3, r7, r6
    5554:	e0863083 	add	r3, r6, r3, lsl #1
    5558:	e0833004 	add	r3, r3, r4
    555c:	e2833004 	add	r3, r3, #4	; 0x4
    5560:	e5d32002 	ldrb	r2, [r3, #2]
    5564:	e5d31003 	ldrb	r1, [r3, #3]
    5568:	e5d3c004 	ldrb	ip, [r3, #4]
    556c:	e5d30005 	ldrb	r0, [r3, #5]
    5570:	e1822401 	orr	r2, r2, r1, lsl #8
    5574:	e182280c 	orr	r2, r2, ip, lsl #16
    5578:	e1825c00 	orr	r5, r2, r0, lsl #24
    557c:	e1a00005 	mov	r0, r5
    5580:	eb005f4f 	bl	1d2c4 <__strlen_from_arm>
    5584:	e3500040 	cmp	r0, #64	; 0x40
    5588:	9a0000fa 	bls	5978 <aciRxHandleMessage+0xf14>
    558c:	e1a01005 	mov	r1, r5
    5590:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    5594:	e3a02020 	mov	r2, #32	; 0x20
    5598:	eb005f3a 	bl	1d288 <__memcpy_from_arm>
    559c:	e3a03000 	mov	r3, #0	; 0x0
    55a0:	e54b3097 	strb	r3, [fp, #-151]
    55a4:	e0873006 	add	r3, r7, r6
    55a8:	e0863083 	add	r3, r6, r3, lsl #1
    55ac:	e0833004 	add	r3, r3, r4
    55b0:	e2833008 	add	r3, r3, #8	; 0x8
    55b4:	e5d32002 	ldrb	r2, [r3, #2]
    55b8:	e5d31003 	ldrb	r1, [r3, #3]
    55bc:	e5d3c004 	ldrb	ip, [r3, #4]
    55c0:	e5d30005 	ldrb	r0, [r3, #5]
    55c4:	e1822401 	orr	r2, r2, r1, lsl #8
    55c8:	e182280c 	orr	r2, r2, ip, lsl #16
    55cc:	e1825c00 	orr	r5, r2, r0, lsl #24
    55d0:	e1a00005 	mov	r0, r5
    55d4:	eb005f3a 	bl	1d2c4 <__strlen_from_arm>
    55d8:	e3500020 	cmp	r0, #32	; 0x20
    55dc:	9a000213 	bls	5e30 <.text+0x5e30>
    55e0:	e1a01005 	mov	r1, r5
    55e4:	e24b0096 	sub	r0, fp, #150	; 0x96
    55e8:	e3a02020 	mov	r2, #32	; 0x20
    55ec:	eb005f25 	bl	1d288 <__memcpy_from_arm>
    55f0:	e3a03000 	mov	r3, #0	; 0x0
    55f4:	e54b3077 	strb	r3, [fp, #-119]
    55f8:	e0873006 	add	r3, r7, r6
    55fc:	e0863083 	add	r3, r6, r3, lsl #1
    5600:	e0832004 	add	r2, r3, r4
    5604:	e7d3c004 	ldrb	ip, [r3, r4]
    5608:	e5d21001 	ldrb	r1, [r2, #1]
    560c:	e51b4074 	ldr	r4, [fp, #-116]
    5610:	e5d2e00e 	ldrb	lr, [r2, #14]
    5614:	e18cc401 	orr	ip, ip, r1, lsl #8
    5618:	e20444ff 	and	r4, r4, #-16777216	; 0xff000000
    561c:	e3a03000 	mov	r3, #0	; 0x0
    5620:	e3a00084 	mov	r0, #132	; 0x84
    5624:	e24b10f8 	sub	r1, fp, #248	; 0xf8
    5628:	e3a02083 	mov	r2, #131	; 0x83
    562c:	e14bcfb8 	strh	ip, [fp, #-248]
    5630:	e54be076 	strb	lr, [fp, #-118]
    5634:	e54b3075 	strb	r3, [fp, #-117]
    5638:	e50b4074 	str	r4, [fp, #-116]
    563c:	ebfffadf 	bl	41c0 <aciTxSendPacket>
    5640:	eafffe24 	b	4ed8 <aciRxHandleMessage+0x474>
    5644:	e3550004 	cmp	r5, #4	; 0x4
    5648:	0a0000a6 	beq	58e8 <aciRxHandleMessage+0xe84>
    564c:	e3550005 	cmp	r5, #5	; 0x5
    5650:	1afffd5c 	bne	4bc8 <aciRxHandleMessage+0x164>
    5654:	e1a018a1 	mov	r1, r1, lsr #17
    5658:	e3510000 	cmp	r1, #0	; 0x0
    565c:	c59fa3f4 	ldrgt	sl, [pc, #1012]	; 5a58 <.text+0x5a58>
    5660:	c2819001 	addgt	r9, r1, #1	; 0x1
    5664:	c3a02000 	movgt	r2, #0	; 0x0
    5668:	c3a07001 	movgt	r7, #1	; 0x1
    566c:	dafffd55 	ble	4bc8 <aciRxHandleMessage+0x164>
    5670:	e1a02082 	mov	r2, r2, lsl #1
    5674:	e082300a 	add	r3, r2, sl
    5678:	e7da1002 	ldrb	r1, [sl, r2]
    567c:	e59f2404 	ldr	r2, [pc, #1028]	; 5a88 <.text+0x5a88>
    5680:	e5d30001 	ldrb	r0, [r3, #1]
    5684:	e592c000 	ldr	ip, [r2]
    5688:	e1811400 	orr	r1, r1, r0, lsl #8
    568c:	e35c0000 	cmp	ip, #0	; 0x0
    5690:	e14b12be 	strh	r1, [fp, #-46]
    5694:	da000013 	ble	56e8 <aciRxHandleMessage+0xc84>
    5698:	e59f83ec 	ldr	r8, [pc, #1004]	; 5a8c <.text+0x5a8c>
    569c:	e5d83000 	ldrb	r3, [r8]
    56a0:	e5d82001 	ldrb	r2, [r8, #1]
    56a4:	e1833402 	orr	r3, r3, r2, lsl #8
    56a8:	e1530001 	cmp	r3, r1
    56ac:	13a05000 	movne	r5, #0	; 0x0
    56b0:	11a00005 	movne	r0, r5
    56b4:	1a000005 	bne	56d0 <aciRxHandleMessage+0xc6c>
    56b8:	ea000013 	b	570c <aciRxHandleMessage+0xca8>
    56bc:	e5d32001 	ldrb	r2, [r3, #1]
    56c0:	e7d03008 	ldrb	r3, [r0, r8]
    56c4:	e1833402 	orr	r3, r3, r2, lsl #8
    56c8:	e1510003 	cmp	r1, r3
    56cc:	0a000010 	beq	5714 <aciRxHandleMessage+0xcb0>
    56d0:	e2855001 	add	r5, r5, #1	; 0x1
    56d4:	e2800013 	add	r0, r0, #19	; 0x13
    56d8:	e15c0005 	cmp	ip, r5
    56dc:	e1a06185 	mov	r6, r5, lsl #3
    56e0:	e0803008 	add	r3, r0, r8
    56e4:	1afffff4 	bne	56bc <aciRxHandleMessage+0xc58>
    56e8:	e3a00088 	mov	r0, #136	; 0x88
    56ec:	e24b102e 	sub	r1, fp, #46	; 0x2e
    56f0:	e3a02002 	mov	r2, #2	; 0x2
    56f4:	ebfffab1 	bl	41c0 <aciTxSendPacket>
    56f8:	e1a02007 	mov	r2, r7
    56fc:	e2877001 	add	r7, r7, #1	; 0x1
    5700:	e1590007 	cmp	r9, r7
    5704:	1affffd9 	bne	5670 <aciRxHandleMessage+0xc0c>
    5708:	eafffd2e 	b	4bc8 <aciRxHandleMessage+0x164>
    570c:	e3a05000 	mov	r5, #0	; 0x0
    5710:	e1a06005 	mov	r6, r5
    5714:	e0863005 	add	r3, r6, r5
    5718:	e0853083 	add	r3, r5, r3, lsl #1
    571c:	e0833008 	add	r3, r3, r8
    5720:	e5d32002 	ldrb	r2, [r3, #2]
    5724:	e5d31003 	ldrb	r1, [r3, #3]
    5728:	e5d3c004 	ldrb	ip, [r3, #4]
    572c:	e5d30005 	ldrb	r0, [r3, #5]
    5730:	e1822401 	orr	r2, r2, r1, lsl #8
    5734:	e182280c 	orr	r2, r2, ip, lsl #16
    5738:	e1824c00 	orr	r4, r2, r0, lsl #24
    573c:	e1a00004 	mov	r0, r4
    5740:	eb005edf 	bl	1d2c4 <__strlen_from_arm>
    5744:	e3500020 	cmp	r0, #32	; 0x20
    5748:	9a0001c4 	bls	5e60 <.text+0x5e60>
    574c:	e1a01004 	mov	r1, r4
    5750:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    5754:	e3a02020 	mov	r2, #32	; 0x20
    5758:	eb005eca 	bl	1d288 <__memcpy_from_arm>
    575c:	e3a03000 	mov	r3, #0	; 0x0
    5760:	e54b30d7 	strb	r3, [fp, #-215]
    5764:	e0863005 	add	r3, r6, r5
    5768:	e0853083 	add	r3, r5, r3, lsl #1
    576c:	e0833008 	add	r3, r3, r8
    5770:	e2833004 	add	r3, r3, #4	; 0x4
    5774:	e5d32002 	ldrb	r2, [r3, #2]
    5778:	e5d31003 	ldrb	r1, [r3, #3]
    577c:	e5d3c004 	ldrb	ip, [r3, #4]
    5780:	e5d30005 	ldrb	r0, [r3, #5]
    5784:	e1822401 	orr	r2, r2, r1, lsl #8
    5788:	e182280c 	orr	r2, r2, ip, lsl #16
    578c:	e1824c00 	orr	r4, r2, r0, lsl #24
    5790:	e1a00004 	mov	r0, r4
    5794:	eb005eca 	bl	1d2c4 <__strlen_from_arm>
    5798:	e3500040 	cmp	r0, #64	; 0x40
    579c:	9a0001ab 	bls	5e50 <.text+0x5e50>
    57a0:	e1a01004 	mov	r1, r4
    57a4:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    57a8:	e3a02020 	mov	r2, #32	; 0x20
    57ac:	eb005eb5 	bl	1d288 <__memcpy_from_arm>
    57b0:	e3a03000 	mov	r3, #0	; 0x0
    57b4:	e54b3097 	strb	r3, [fp, #-151]
    57b8:	e0863005 	add	r3, r6, r5
    57bc:	e0853083 	add	r3, r5, r3, lsl #1
    57c0:	e0833008 	add	r3, r3, r8
    57c4:	e2833008 	add	r3, r3, #8	; 0x8
    57c8:	e5d32002 	ldrb	r2, [r3, #2]
    57cc:	e5d31003 	ldrb	r1, [r3, #3]
    57d0:	e5d3c004 	ldrb	ip, [r3, #4]
    57d4:	e5d30005 	ldrb	r0, [r3, #5]
    57d8:	e1822401 	orr	r2, r2, r1, lsl #8
    57dc:	e182280c 	orr	r2, r2, ip, lsl #16
    57e0:	e1824c00 	orr	r4, r2, r0, lsl #24
    57e4:	e1a00004 	mov	r0, r4
    57e8:	eb005eb5 	bl	1d2c4 <__strlen_from_arm>
    57ec:	e3500020 	cmp	r0, #32	; 0x20
    57f0:	9a000192 	bls	5e40 <.text+0x5e40>
    57f4:	e1a01004 	mov	r1, r4
    57f8:	e24b0096 	sub	r0, fp, #150	; 0x96
    57fc:	e3a02020 	mov	r2, #32	; 0x20
    5800:	eb005ea0 	bl	1d288 <__memcpy_from_arm>
    5804:	e3a03000 	mov	r3, #0	; 0x0
    5808:	e54b3077 	strb	r3, [fp, #-119]
    580c:	e0863005 	add	r3, r6, r5
    5810:	e0853083 	add	r3, r5, r3, lsl #1
    5814:	e0832008 	add	r2, r3, r8
    5818:	e7d3c008 	ldrb	ip, [r3, r8]
    581c:	e5d21001 	ldrb	r1, [r2, #1]
    5820:	e51b4074 	ldr	r4, [fp, #-116]
    5824:	e5d2e00e 	ldrb	lr, [r2, #14]
    5828:	e18cc401 	orr	ip, ip, r1, lsl #8
    582c:	e20444ff 	and	r4, r4, #-16777216	; 0xff000000
    5830:	e3a03000 	mov	r3, #0	; 0x0
    5834:	e3a00087 	mov	r0, #135	; 0x87
    5838:	e24b10f8 	sub	r1, fp, #248	; 0xf8
    583c:	e3a02083 	mov	r2, #131	; 0x83
    5840:	e14bcfb8 	strh	ip, [fp, #-248]
    5844:	e54be076 	strb	lr, [fp, #-118]
    5848:	e54b3075 	strb	r3, [fp, #-117]
    584c:	e50b4074 	str	r4, [fp, #-116]
    5850:	ebfffa5a 	bl	41c0 <aciTxSendPacket>
    5854:	eaffffa7 	b	56f8 <aciRxHandleMessage+0xc94>
    5858:	e59f3258 	ldr	r3, [pc, #600]	; 5ab8 <.text+0x5ab8>
    585c:	e5930000 	ldr	r0, [r3]
    5860:	e1a06080 	mov	r6, r0, lsl #1
    5864:	e1a03086 	mov	r3, r6, lsl #1
    5868:	e2833008 	add	r3, r3, #8	; 0x8
    586c:	e1a0700d 	mov	r7, sp
    5870:	e063d00d 	rsb	sp, r3, sp
    5874:	e1a0212d 	mov	r2, sp, lsr #2
    5878:	e1a0c102 	mov	ip, r2, lsl #2
    587c:	e3500000 	cmp	r0, #0	; 0x0
    5880:	e1cc00b0 	strh	r0, [ip]
    5884:	da00000f 	ble	58c8 <aciRxHandleMessage+0xe64>
    5888:	e3a04000 	mov	r4, #0	; 0x0
    588c:	e59f9228 	ldr	r9, [pc, #552]	; 5abc <.text+0x5abc>
    5890:	e3a05001 	mov	r5, #1	; 0x1
    5894:	e1a0e004 	mov	lr, r4
    5898:	e08e3009 	add	r3, lr, r9
    589c:	e5d31001 	ldrb	r1, [r3, #1]
    58a0:	e7de2009 	ldrb	r2, [lr, r9]
    58a4:	e1a03805 	mov	r3, r5, lsl #16
    58a8:	e2844001 	add	r4, r4, #1	; 0x1
    58ac:	e1822401 	orr	r2, r2, r1, lsl #8
    58b0:	e1a037a3 	mov	r3, r3, lsr #15
    58b4:	e1500004 	cmp	r0, r4
    58b8:	e18320bc 	strh	r2, [r3, ip]
    58bc:	e28ee013 	add	lr, lr, #19	; 0x13
    58c0:	e2855001 	add	r5, r5, #1	; 0x1
    58c4:	1afffff3 	bne	5898 <aciRxHandleMessage+0xe34>
    58c8:	e2862002 	add	r2, r6, #2	; 0x2
    58cc:	e1a02802 	mov	r2, r2, lsl #16
    58d0:	e1a0100c 	mov	r1, ip
    58d4:	e1a02822 	mov	r2, r2, lsr #16
    58d8:	e3a00080 	mov	r0, #128	; 0x80
    58dc:	ebfffa37 	bl	41c0 <aciTxSendPacket>
    58e0:	e1a0d007 	mov	sp, r7
    58e4:	eafffcb7 	b	4bc8 <aciRxHandleMessage+0x164>
    58e8:	e59f317c 	ldr	r3, [pc, #380]	; 5a6c <.text+0x5a6c>
    58ec:	e5930000 	ldr	r0, [r3]
    58f0:	e1a07080 	mov	r7, r0, lsl #1
    58f4:	e1a03087 	mov	r3, r7, lsl #1
    58f8:	e2833008 	add	r3, r3, #8	; 0x8
    58fc:	e1a0800d 	mov	r8, sp
    5900:	e063d00d 	rsb	sp, r3, sp
    5904:	e1a0212d 	mov	r2, sp, lsr #2
    5908:	e1a0c102 	mov	ip, r2, lsl #2
    590c:	e3500000 	cmp	r0, #0	; 0x0
    5910:	e1cc00b0 	strh	r0, [ip]
    5914:	da00000f 	ble	5958 <aciRxHandleMessage+0xef4>
    5918:	e3a05000 	mov	r5, #0	; 0x0
    591c:	e59f4144 	ldr	r4, [pc, #324]	; 5a68 <.text+0x5a68>
    5920:	e3a06001 	mov	r6, #1	; 0x1
    5924:	e1a0e005 	mov	lr, r5
    5928:	e08e3004 	add	r3, lr, r4
    592c:	e5d31001 	ldrb	r1, [r3, #1]
    5930:	e7de2004 	ldrb	r2, [lr, r4]
    5934:	e1a03806 	mov	r3, r6, lsl #16
    5938:	e2855001 	add	r5, r5, #1	; 0x1
    593c:	e1822401 	orr	r2, r2, r1, lsl #8
    5940:	e1a037a3 	mov	r3, r3, lsr #15
    5944:	e1500005 	cmp	r0, r5
    5948:	e18320bc 	strh	r2, [r3, ip]
    594c:	e28ee013 	add	lr, lr, #19	; 0x13
    5950:	e2866001 	add	r6, r6, #1	; 0x1
    5954:	1afffff3 	bne	5928 <aciRxHandleMessage+0xec4>
    5958:	e2872002 	add	r2, r7, #2	; 0x2
    595c:	e1a02802 	mov	r2, r2, lsl #16
    5960:	e1a0100c 	mov	r1, ip
    5964:	e1a02822 	mov	r2, r2, lsr #16
    5968:	e3a00083 	mov	r0, #131	; 0x83
    596c:	ebfffa13 	bl	41c0 <aciTxSendPacket>
    5970:	e1a0d008 	mov	sp, r8
    5974:	eafffc93 	b	4bc8 <aciRxHandleMessage+0x164>
    5978:	e1a01005 	mov	r1, r5
    597c:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    5980:	eb005e52 	bl	1d2d0 <__strcpy_from_arm>
    5984:	eaffff06 	b	55a4 <aciRxHandleMessage+0xb40>
    5988:	e1a01005 	mov	r1, r5
    598c:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    5990:	eb005e4e 	bl	1d2d0 <__strcpy_from_arm>
    5994:	eafffeed 	b	5550 <aciRxHandleMessage+0xaec>
    5998:	e1a018a1 	mov	r1, r1, lsr #17
    599c:	e3510000 	cmp	r1, #0	; 0x0
    59a0:	dafffc88 	ble	4bc8 <aciRxHandleMessage+0x164>
    59a4:	e2811001 	add	r1, r1, #1	; 0x1
    59a8:	e59fa0a8 	ldr	sl, [pc, #168]	; 5a58 <.text+0x5a58>
    59ac:	e59f8104 	ldr	r8, [pc, #260]	; 5ab8 <.text+0x5ab8>
    59b0:	e50b16fc 	str	r1, [fp, #-1788]
    59b4:	e1a07005 	mov	r7, r5
    59b8:	e3a02000 	mov	r2, #0	; 0x0
    59bc:	e1a02082 	mov	r2, r2, lsl #1
    59c0:	e082300a 	add	r3, r2, sl
    59c4:	e5d30001 	ldrb	r0, [r3, #1]
    59c8:	e7da1002 	ldrb	r1, [sl, r2]
    59cc:	e598c000 	ldr	ip, [r8]
    59d0:	e1810400 	orr	r0, r1, r0, lsl #8
    59d4:	e35c0000 	cmp	ip, #0	; 0x0
    59d8:	e14b02be 	strh	r0, [fp, #-46]
    59dc:	da000013 	ble	5a30 <aciRxHandleMessage+0xfcc>
    59e0:	e59f90d4 	ldr	r9, [pc, #212]	; 5abc <.text+0x5abc>
    59e4:	e5d93000 	ldrb	r3, [r9]
    59e8:	e5d92001 	ldrb	r2, [r9, #1]
    59ec:	e1833402 	orr	r3, r3, r2, lsl #8
    59f0:	e1500003 	cmp	r0, r3
    59f4:	13a05000 	movne	r5, #0	; 0x0
    59f8:	11a01005 	movne	r1, r5
    59fc:	1a000005 	bne	5a18 <aciRxHandleMessage+0xfb4>
    5a00:	ea000040 	b	5b08 <.text+0x5b08>
    5a04:	e5d32001 	ldrb	r2, [r3, #1]
    5a08:	e7d13009 	ldrb	r3, [r1, r9]
    5a0c:	e1833402 	orr	r3, r3, r2, lsl #8
    5a10:	e1500003 	cmp	r0, r3
    5a14:	0a00003d 	beq	5b10 <.text+0x5b10>
    5a18:	e2855001 	add	r5, r5, #1	; 0x1
    5a1c:	e2811013 	add	r1, r1, #19	; 0x13
    5a20:	e155000c 	cmp	r5, ip
    5a24:	e1a06185 	mov	r6, r5, lsl #3
    5a28:	e0813009 	add	r3, r1, r9
    5a2c:	1afffff4 	bne	5a04 <aciRxHandleMessage+0xfa0>
    5a30:	e3a00082 	mov	r0, #130	; 0x82
    5a34:	e24b102e 	sub	r1, fp, #46	; 0x2e
    5a38:	e3a02002 	mov	r2, #2	; 0x2
    5a3c:	ebfff9df 	bl	41c0 <aciTxSendPacket>
    5a40:	e51b16fc 	ldr	r1, [fp, #-1788]
    5a44:	e1a02007 	mov	r2, r7
    5a48:	e2877001 	add	r7, r7, #1	; 0x1
    5a4c:	e1570001 	cmp	r7, r1
    5a50:	1affffd9 	bne	59bc <aciRxHandleMessage+0xf58>
    5a54:	eafffc5b 	b	4bc8 <aciRxHandleMessage+0x164>
    5a58:	40004be8 	andmi	r4, r0, r8, ror #23
    5a5c:	40000ea6 	andmi	r0, r0, r6, lsr #29
    5a60:	40000ea9 	andmi	r0, r0, r9, lsr #29
    5a64:	40003c30 	andmi	r3, r0, r0, lsr ip
    5a68:	400047e4 	andmi	r4, r0, r4, ror #15
    5a6c:	40000e88 	andmi	r0, r0, r8, lsl #29
    5a70:	40004d74 	andmi	r4, r0, r4, ror sp
    5a74:	400030ed 	andmi	r3, r0, sp, ror #1
    5a78:	400047de 	ldrmid	r4, [r0], -lr
    5a7c:	40000ea0 	andmi	r0, r0, r0, lsr #29
    5a80:	40002d3a 	andmi	r2, r0, sl, lsr sp
    5a84:	40000eb2 	strmih	r0, [r0], -r2
    5a88:	40000e8c 	andmi	r0, r0, ip, lsl #29
    5a8c:	40002984 	andmi	r2, r0, r4, lsl #19
    5a90:	400047d4 	ldrmid	r4, [r0], -r4
    5a94:	400030ea 	andmi	r3, r0, sl, ror #1
    5a98:	400047da 	ldrmid	r4, [r0], -sl
    5a9c:	40004d6b 	andmi	r4, r0, fp, ror #26
    5aa0:	40004d68 	andmi	r4, r0, r8, ror #26
    5aa4:	40004442 	andmi	r4, r0, r2, asr #8
    5aa8:	40000024 	andmi	r0, r0, r4, lsr #32
    5aac:	400030f0 	strmid	r3, [r0], -r0
    5ab0:	40004be9 	andmi	r4, r0, r9, ror #23
    5ab4:	40000eaf 	andmi	r0, r0, pc, lsr #29
    5ab8:	40000e84 	andmi	r0, r0, r4, lsl #29
    5abc:	40003f10 	andmi	r3, r0, r0, lsl pc
    5ac0:	40000018 	andmi	r0, r0, r8, lsl r0
    5ac4:	40002448 	andmi	r2, r0, r8, asr #8
    5ac8:	40000eb8 	strmih	r0, [r0], -r8
    5acc:	40000026 	andmi	r0, r0, r6, lsr #32
    5ad0:	40000028 	andmi	r0, r0, r8, lsr #32
    5ad4:	4000002a 	andmi	r0, r0, sl, lsr #32
    5ad8:	40004be8 	andmi	r4, r0, r8, ror #23
    5adc:	40004446 	andmi	r4, r0, r6, asr #8
    5ae0:	40000ee0 	andmi	r0, r0, r0, ror #29
    5ae4:	40000ee4 	andmi	r0, r0, r4, ror #29
    5ae8:	40000ebe 	strmih	r0, [r0], -lr
    5aec:	40004d7e 	andmi	r4, r0, lr, ror sp
    5af0:	400044d4 	ldrmid	r4, [r0], -r4
    5af4:	40004d7a 	andmi	r4, r0, sl, ror sp
    5af8:	40000e90 	mulmi	r0, r0, lr
    5afc:	40003e50 	andmi	r3, r0, r0, asr lr
    5b00:	40000ed2 	ldrmid	r0, [r0], -r2
    5b04:	40000ed0 	ldrmid	r0, [r0], -r0
    5b08:	e3a05000 	mov	r5, #0	; 0x0
    5b0c:	e1a06005 	mov	r6, r5
    5b10:	e0863005 	add	r3, r6, r5
    5b14:	e0853083 	add	r3, r5, r3, lsl #1
    5b18:	e0833009 	add	r3, r3, r9
    5b1c:	e5d32002 	ldrb	r2, [r3, #2]
    5b20:	e5d31003 	ldrb	r1, [r3, #3]
    5b24:	e5d3c004 	ldrb	ip, [r3, #4]
    5b28:	e5d30005 	ldrb	r0, [r3, #5]
    5b2c:	e1822401 	orr	r2, r2, r1, lsl #8
    5b30:	e182280c 	orr	r2, r2, ip, lsl #16
    5b34:	e1824c00 	orr	r4, r2, r0, lsl #24
    5b38:	e1a00004 	mov	r0, r4
    5b3c:	eb005de0 	bl	1d2c4 <__strlen_from_arm>
    5b40:	e3500020 	cmp	r0, #32	; 0x20
    5b44:	9a000042 	bls	5c54 <.text+0x5c54>
    5b48:	e1a01004 	mov	r1, r4
    5b4c:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    5b50:	e3a02020 	mov	r2, #32	; 0x20
    5b54:	eb005dcb 	bl	1d288 <__memcpy_from_arm>
    5b58:	e3a03000 	mov	r3, #0	; 0x0
    5b5c:	e54b30d7 	strb	r3, [fp, #-215]
    5b60:	e0863005 	add	r3, r6, r5
    5b64:	e0853083 	add	r3, r5, r3, lsl #1
    5b68:	e0833009 	add	r3, r3, r9
    5b6c:	e2833004 	add	r3, r3, #4	; 0x4
    5b70:	e5d32002 	ldrb	r2, [r3, #2]
    5b74:	e5d31003 	ldrb	r1, [r3, #3]
    5b78:	e5d3c004 	ldrb	ip, [r3, #4]
    5b7c:	e5d30005 	ldrb	r0, [r3, #5]
    5b80:	e1822401 	orr	r2, r2, r1, lsl #8
    5b84:	e182280c 	orr	r2, r2, ip, lsl #16
    5b88:	e1824c00 	orr	r4, r2, r0, lsl #24
    5b8c:	e1a00004 	mov	r0, r4
    5b90:	eb005dcb 	bl	1d2c4 <__strlen_from_arm>
    5b94:	e3500040 	cmp	r0, #64	; 0x40
    5b98:	9a000035 	bls	5c74 <.text+0x5c74>
    5b9c:	e1a01004 	mov	r1, r4
    5ba0:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    5ba4:	e3a02020 	mov	r2, #32	; 0x20
    5ba8:	eb005db6 	bl	1d288 <__memcpy_from_arm>
    5bac:	e3a03000 	mov	r3, #0	; 0x0
    5bb0:	e54b3097 	strb	r3, [fp, #-151]
    5bb4:	e0863005 	add	r3, r6, r5
    5bb8:	e0853083 	add	r3, r5, r3, lsl #1
    5bbc:	e0833009 	add	r3, r3, r9
    5bc0:	e2833008 	add	r3, r3, #8	; 0x8
    5bc4:	e5d32002 	ldrb	r2, [r3, #2]
    5bc8:	e5d31003 	ldrb	r1, [r3, #3]
    5bcc:	e5d3c004 	ldrb	ip, [r3, #4]
    5bd0:	e5d30005 	ldrb	r0, [r3, #5]
    5bd4:	e1822401 	orr	r2, r2, r1, lsl #8
    5bd8:	e182280c 	orr	r2, r2, ip, lsl #16
    5bdc:	e1824c00 	orr	r4, r2, r0, lsl #24
    5be0:	e1a00004 	mov	r0, r4
    5be4:	eb005db6 	bl	1d2c4 <__strlen_from_arm>
    5be8:	e3500020 	cmp	r0, #32	; 0x20
    5bec:	9a00001c 	bls	5c64 <.text+0x5c64>
    5bf0:	e1a01004 	mov	r1, r4
    5bf4:	e24b0096 	sub	r0, fp, #150	; 0x96
    5bf8:	e3a02020 	mov	r2, #32	; 0x20
    5bfc:	eb005da1 	bl	1d288 <__memcpy_from_arm>
    5c00:	e3a03000 	mov	r3, #0	; 0x0
    5c04:	e54b3077 	strb	r3, [fp, #-119]
    5c08:	e0863005 	add	r3, r6, r5
    5c0c:	e0853083 	add	r3, r5, r3, lsl #1
    5c10:	e0832009 	add	r2, r3, r9
    5c14:	e7d3c009 	ldrb	ip, [r3, r9]
    5c18:	e5d21001 	ldrb	r1, [r2, #1]
    5c1c:	e51b4074 	ldr	r4, [fp, #-116]
    5c20:	e5d2e00e 	ldrb	lr, [r2, #14]
    5c24:	e18cc401 	orr	ip, ip, r1, lsl #8
    5c28:	e20444ff 	and	r4, r4, #-16777216	; 0xff000000
    5c2c:	e3a03000 	mov	r3, #0	; 0x0
    5c30:	e3a00081 	mov	r0, #129	; 0x81
    5c34:	e24b10f8 	sub	r1, fp, #248	; 0xf8
    5c38:	e3a02083 	mov	r2, #131	; 0x83
    5c3c:	e14bcfb8 	strh	ip, [fp, #-248]
    5c40:	e54be076 	strb	lr, [fp, #-118]
    5c44:	e54b3075 	strb	r3, [fp, #-117]
    5c48:	e50b4074 	str	r4, [fp, #-116]
    5c4c:	ebfff95b 	bl	41c0 <aciTxSendPacket>
    5c50:	eaffff7a 	b	5a40 <aciRxHandleMessage+0xfdc>
    5c54:	e1a01004 	mov	r1, r4
    5c58:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    5c5c:	eb005d9b 	bl	1d2d0 <__strcpy_from_arm>
    5c60:	eaffffbe 	b	5b60 <.text+0x5b60>
    5c64:	e1a01004 	mov	r1, r4
    5c68:	e24b0096 	sub	r0, fp, #150	; 0x96
    5c6c:	eb005d97 	bl	1d2d0 <__strcpy_from_arm>
    5c70:	eaffffe4 	b	5c08 <.text+0x5c08>
    5c74:	e1a01004 	mov	r1, r4
    5c78:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    5c7c:	eb005d93 	bl	1d2d0 <__strcpy_from_arm>
    5c80:	eaffffcb 	b	5bb4 <.text+0x5bb4>
    5c84:	e3a01000 	mov	r1, #0	; 0x0
    5c88:	e1a04001 	mov	r4, r1
    5c8c:	eafffd34 	b	5164 <aciRxHandleMessage+0x700>
    5c90:	e51f11c0 	ldr	r1, [pc, #-448]	; 5ad8 <.text+0x5ad8>
    5c94:	e5d12001 	ldrb	r2, [r1, #1]
    5c98:	e5d13000 	ldrb	r3, [r1]
    5c9c:	e1833402 	orr	r3, r3, r2, lsl #8
    5ca0:	e2433001 	sub	r3, r3, #1	; 0x1
    5ca4:	e1a03803 	mov	r3, r3, lsl #16
    5ca8:	e51f21d4 	ldr	r2, [pc, #-468]	; 5adc <.text+0x5adc>
    5cac:	e1a037c3 	mov	r3, r3, asr #15
    5cb0:	e3a08000 	mov	r8, #0	; 0x0
    5cb4:	e18380b2 	strh	r8, [r3, r2]
    5cb8:	eafffbc2 	b	4bc8 <aciRxHandleMessage+0x164>
    5cbc:	e51f21c0 	ldr	r2, [pc, #-448]	; 5b04 <.text+0x5b04>
    5cc0:	e51f11c8 	ldr	r1, [pc, #-456]	; 5b00 <.text+0x5b00>
    5cc4:	e3a03000 	mov	r3, #0	; 0x0
    5cc8:	e1c230b0 	strh	r3, [r2]
    5ccc:	e5c13000 	strb	r3, [r1]
    5cd0:	eafffbbc 	b	4bc8 <aciRxHandleMessage+0x164>
    5cd4:	e51f31fc 	ldr	r3, [pc, #-508]	; 5ae0 <.text+0x5ae0>
    5cd8:	e5933000 	ldr	r3, [r3]
    5cdc:	e3530000 	cmp	r3, #0	; 0x0
    5ce0:	0afffbb8 	beq	4bc8 <aciRxHandleMessage+0x164>
    5ce4:	e1a0e00f 	mov	lr, pc
    5ce8:	e12fff13 	bx	r3
    5cec:	e24b102c 	sub	r1, fp, #44	; 0x2c
    5cf0:	e14b02bc 	strh	r0, [fp, #-44]
    5cf4:	e3a02002 	mov	r2, #2	; 0x2
    5cf8:	e1a00005 	mov	r0, r5
    5cfc:	ebfff92f 	bl	41c0 <aciTxSendPacket>
    5d00:	eafffbb0 	b	4bc8 <aciRxHandleMessage+0x164>
    5d04:	e51f3228 	ldr	r3, [pc, #-552]	; 5ae4 <.text+0x5ae4>
    5d08:	e5933000 	ldr	r3, [r3]
    5d0c:	e3530000 	cmp	r3, #0	; 0x0
    5d10:	0afffbac 	beq	4bc8 <aciRxHandleMessage+0x164>
    5d14:	e1a0e00f 	mov	lr, pc
    5d18:	e12fff13 	bx	r3
    5d1c:	e51f323c 	ldr	r3, [pc, #-572]	; 5ae8 <.text+0x5ae8>
    5d20:	e3a02001 	mov	r2, #1	; 0x1
    5d24:	e5c32000 	strb	r2, [r3]
    5d28:	eafffba6 	b	4bc8 <aciRxHandleMessage+0x164>
    5d2c:	e51f6248 	ldr	r6, [pc, #-584]	; 5aec <.text+0x5aec>
    5d30:	e51fa248 	ldr	sl, [pc, #-584]	; 5af0 <.text+0x5af0>
    5d34:	e51f5240 	ldr	r5, [pc, #-576]	; 5afc <.text+0x5afc>
    5d38:	e51f8248 	ldr	r8, [pc, #-584]	; 5af8 <.text+0x5af8>
    5d3c:	e51f7250 	ldr	r7, [pc, #-592]	; 5af4 <.text+0x5af4>
    5d40:	e3a02000 	mov	r2, #0	; 0x0
    5d44:	e0864382 	add	r4, r6, r2, lsl #7
    5d48:	e08ae402 	add	lr, sl, r2, lsl #8
    5d4c:	e085c302 	add	ip, r5, r2, lsl #6
    5d50:	e3a03000 	mov	r3, #0	; 0x0
    5d54:	e2833001 	add	r3, r3, #1	; 0x1
    5d58:	e1a03803 	mov	r3, r3, lsl #16
    5d5c:	e3a01000 	mov	r1, #0	; 0x0
    5d60:	e3530501 	cmp	r3, #4194304	; 0x400000
    5d64:	e0c410b2 	strh	r1, [r4], #2
    5d68:	e48e1004 	str	r1, [lr], #4
    5d6c:	e4cc1001 	strb	r1, [ip], #1
    5d70:	e1a03823 	mov	r3, r3, lsr #16
    5d74:	1afffff6 	bne	5d54 <.text+0x5d54>
    5d78:	e7c21008 	strb	r1, [r2, r8]
    5d7c:	e7c21007 	strb	r1, [r2, r7]
    5d80:	e2822001 	add	r2, r2, #1	; 0x1
    5d84:	e3520003 	cmp	r2, #3	; 0x3
    5d88:	1affffed 	bne	5d44 <.text+0x5d44>
    5d8c:	e51f3294 	ldr	r3, [pc, #-660]	; 5b00 <.text+0x5b00>
    5d90:	e51f2294 	ldr	r2, [pc, #-660]	; 5b04 <.text+0x5b04>
    5d94:	e5c31000 	strb	r1, [r3]
    5d98:	e1c210b0 	strh	r1, [r2]
    5d9c:	eafffb89 	b	4bc8 <aciRxHandleMessage+0x164>
    5da0:	e0844001 	add	r4, r4, r1
    5da4:	e0814084 	add	r4, r1, r4, lsl #1
    5da8:	e0844008 	add	r4, r4, r8
    5dac:	e5d4300e 	ldrb	r3, [r4, #14]
    5db0:	e24b6071 	sub	r6, fp, #113	; 0x71
    5db4:	e284400c 	add	r4, r4, #12	; 0xc
    5db8:	e1a03123 	mov	r3, r3, lsr #2
    5dbc:	e3a02002 	mov	r2, #2	; 0x2
    5dc0:	e24b102e 	sub	r1, fp, #46	; 0x2e
    5dc4:	e1a00006 	mov	r0, r6
    5dc8:	e0835002 	add	r5, r3, r2
    5dcc:	eb005d2d 	bl	1d288 <__memcpy_from_arm>
    5dd0:	e5d41003 	ldrb	r1, [r4, #3]
    5dd4:	e5d43004 	ldrb	r3, [r4, #4]
    5dd8:	e5d40005 	ldrb	r0, [r4, #5]
    5ddc:	e5d42006 	ldrb	r2, [r4, #6]
    5de0:	e1811403 	orr	r1, r1, r3, lsl #8
    5de4:	e1811800 	orr	r1, r1, r0, lsl #16
    5de8:	e1811c02 	orr	r1, r1, r2, lsl #24
    5dec:	e24b006f 	sub	r0, fp, #111	; 0x6f
    5df0:	e2452002 	sub	r2, r5, #2	; 0x2
    5df4:	eb005d23 	bl	1d288 <__memcpy_from_arm>
    5df8:	e3550000 	cmp	r5, #0	; 0x0
    5dfc:	1a000006 	bne	5e1c <.text+0x5e1c>
    5e00:	e3a03000 	mov	r3, #0	; 0x0
    5e04:	e1a01006 	mov	r1, r6
    5e08:	e3a00089 	mov	r0, #137	; 0x89
    5e0c:	e3a02001 	mov	r2, #1	; 0x1
    5e10:	e54b3071 	strb	r3, [fp, #-113]
    5e14:	ebfff8e9 	bl	41c0 <aciTxSendPacket>
    5e18:	eafffb6a 	b	4bc8 <aciRxHandleMessage+0x164>
    5e1c:	e1a01006 	mov	r1, r6
    5e20:	e1a02005 	mov	r2, r5
    5e24:	e3a00089 	mov	r0, #137	; 0x89
    5e28:	ebfff8e4 	bl	41c0 <aciTxSendPacket>
    5e2c:	eafffb65 	b	4bc8 <aciRxHandleMessage+0x164>
    5e30:	e1a01005 	mov	r1, r5
    5e34:	e24b0096 	sub	r0, fp, #150	; 0x96
    5e38:	eb005d24 	bl	1d2d0 <__strcpy_from_arm>
    5e3c:	eafffded 	b	55f8 <aciRxHandleMessage+0xb94>
    5e40:	e1a01004 	mov	r1, r4
    5e44:	e24b0096 	sub	r0, fp, #150	; 0x96
    5e48:	eb005d20 	bl	1d2d0 <__strcpy_from_arm>
    5e4c:	eafffe6e 	b	580c <aciRxHandleMessage+0xda8>
    5e50:	e1a01004 	mov	r1, r4
    5e54:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    5e58:	eb005d1c 	bl	1d2d0 <__strcpy_from_arm>
    5e5c:	eafffe55 	b	57b8 <aciRxHandleMessage+0xd54>
    5e60:	e1a01004 	mov	r1, r4
    5e64:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    5e68:	eb005d18 	bl	1d2d0 <__strcpy_from_arm>
    5e6c:	eafffe3c 	b	5764 <aciRxHandleMessage+0xd00>

00005e70 <aciReceiveHandler>:
    5e70:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    5e74:	e59f71b8 	ldr	r7, [pc, #440]	; 6034 <.text+0x6034>
    5e78:	e5d73000 	ldrb	r3, [r7]
    5e7c:	e20060ff 	and	r6, r0, #255	; 0xff
    5e80:	e3530008 	cmp	r3, #8	; 0x8
    5e84:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    5e88:	ea000012 	b	5ed8 <.text+0x5ed8>
    5e8c:	00005ee0 	andeq	r5, r0, r0, ror #29
    5e90:	00006008 	andeq	r6, r0, r8
    5e94:	00005ff4 	streqd	r5, [r0], -r4
    5e98:	00005fcc 	andeq	r5, r0, ip, asr #31
    5e9c:	00005fa4 	andeq	r5, r0, r4, lsr #31
    5ea0:	00005f54 	andeq	r5, r0, r4, asr pc
    5ea4:	00005f04 	andeq	r5, r0, r4, lsl #30
    5ea8:	00005ef0 	streqd	r5, [r0], -r0
    5eac:	00005eb0 	streqh	r5, [r0], -r0
    5eb0:	e59f0180 	ldr	r0, [pc, #384]	; 6038 <.text+0x6038>
    5eb4:	e59f2180 	ldr	r2, [pc, #384]	; 603c <.text+0x603c>
    5eb8:	e1d030b0 	ldrh	r3, [r0]
    5ebc:	e1d210b0 	ldrh	r1, [r2]
    5ec0:	e1833406 	orr	r3, r3, r6, lsl #8
    5ec4:	e1510003 	cmp	r1, r3
    5ec8:	e1c030b0 	strh	r3, [r0]
    5ecc:	0a000052 	beq	601c <.text+0x601c>
    5ed0:	e3a03000 	mov	r3, #0	; 0x0
    5ed4:	e5c73000 	strb	r3, [r7]
    5ed8:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    5edc:	e12fff1e 	bx	lr
    5ee0:	e3560021 	cmp	r6, #33	; 0x21
    5ee4:	03a03001 	moveq	r3, #1	; 0x1
    5ee8:	05c73000 	streqb	r3, [r7]
    5eec:	eafffff9 	b	5ed8 <.text+0x5ed8>
    5ef0:	e59f3140 	ldr	r3, [pc, #320]	; 6038 <.text+0x6038>
    5ef4:	e3a02008 	mov	r2, #8	; 0x8
    5ef8:	e1c360b0 	strh	r6, [r3]
    5efc:	e5c72000 	strb	r2, [r7]
    5f00:	eafffff4 	b	5ed8 <.text+0x5ed8>
    5f04:	e59f5130 	ldr	r5, [pc, #304]	; 603c <.text+0x603c>
    5f08:	e1a01006 	mov	r1, r6
    5f0c:	e1d500b0 	ldrh	r0, [r5]
    5f10:	ebfff705 	bl	3b2c <aciCrcUpdate>
    5f14:	e59f4124 	ldr	r4, [pc, #292]	; 6040 <.text+0x6040>
    5f18:	e1d4c0b0 	ldrh	ip, [r4]
    5f1c:	e59f3120 	ldr	r3, [pc, #288]	; 6044 <.text+0x6044>
    5f20:	e28c2001 	add	r2, ip, #1	; 0x1
    5f24:	e1d310b0 	ldrh	r1, [r3]
    5f28:	e1a02802 	mov	r2, r2, lsl #16
    5f2c:	e1a02822 	mov	r2, r2, lsr #16
    5f30:	e59f3110 	ldr	r3, [pc, #272]	; 6048 <.text+0x6048>
    5f34:	e1510002 	cmp	r1, r2
    5f38:	e1c500b0 	strh	r0, [r5]
    5f3c:	e7c3600c 	strb	r6, [r3, ip]
    5f40:	e1c420b0 	strh	r2, [r4]
    5f44:	1affffe3 	bne	5ed8 <.text+0x5ed8>
    5f48:	e3a03007 	mov	r3, #7	; 0x7
    5f4c:	e5c73000 	strb	r3, [r7]
    5f50:	eaffffe0 	b	5ed8 <.text+0x5ed8>
    5f54:	e59f30e8 	ldr	r3, [pc, #232]	; 6044 <.text+0x6044>
    5f58:	e1d310b0 	ldrh	r1, [r3]
    5f5c:	e1812406 	orr	r2, r1, r6, lsl #8
    5f60:	e3520d06 	cmp	r2, #384	; 0x180
    5f64:	e1c320b0 	strh	r2, [r3]
    5f68:	e1815406 	orr	r5, r1, r6, lsl #8
    5f6c:	8affffd7 	bhi	5ed0 <.text+0x5ed0>
    5f70:	e59f40c4 	ldr	r4, [pc, #196]	; 603c <.text+0x603c>
    5f74:	e1a01006 	mov	r1, r6
    5f78:	e1d400b0 	ldrh	r0, [r4]
    5f7c:	ebfff6ea 	bl	3b2c <aciCrcUpdate>
    5f80:	e59f30b8 	ldr	r3, [pc, #184]	; 6040 <.text+0x6040>
    5f84:	e3550000 	cmp	r5, #0	; 0x0
    5f88:	e3a02000 	mov	r2, #0	; 0x0
    5f8c:	e1c320b0 	strh	r2, [r3]
    5f90:	13a03006 	movne	r3, #6	; 0x6
    5f94:	e1c400b0 	strh	r0, [r4]
    5f98:	15c73000 	strneb	r3, [r7]
    5f9c:	1affffcd 	bne	5ed8 <.text+0x5ed8>
    5fa0:	eaffffe8 	b	5f48 <.text+0x5f48>
    5fa4:	e59f3098 	ldr	r3, [pc, #152]	; 6044 <.text+0x6044>
    5fa8:	e59f408c 	ldr	r4, [pc, #140]	; 603c <.text+0x603c>
    5fac:	e1c360b0 	strh	r6, [r3]
    5fb0:	e1d400b0 	ldrh	r0, [r4]
    5fb4:	e1a01006 	mov	r1, r6
    5fb8:	ebfff6db 	bl	3b2c <aciCrcUpdate>
    5fbc:	e3a03005 	mov	r3, #5	; 0x5
    5fc0:	e1c400b0 	strh	r0, [r4]
    5fc4:	e5c73000 	strb	r3, [r7]
    5fc8:	eaffffc2 	b	5ed8 <.text+0x5ed8>
    5fcc:	e59f3078 	ldr	r3, [pc, #120]	; 604c <.text+0x604c>
    5fd0:	e1a01006 	mov	r1, r6
    5fd4:	e5c36000 	strb	r6, [r3]
    5fd8:	e3a000ff 	mov	r0, #255	; 0xff
    5fdc:	ebfff6d2 	bl	3b2c <aciCrcUpdate>
    5fe0:	e59f3054 	ldr	r3, [pc, #84]	; 603c <.text+0x603c>
    5fe4:	e3a02004 	mov	r2, #4	; 0x4
    5fe8:	e1c300b0 	strh	r0, [r3]
    5fec:	e5c72000 	strb	r2, [r7]
    5ff0:	eaffffb8 	b	5ed8 <.text+0x5ed8>
    5ff4:	e3560021 	cmp	r6, #33	; 0x21
    5ff8:	03a03003 	moveq	r3, #3	; 0x3
    5ffc:	05c73000 	streqb	r3, [r7]
    6000:	1affffb2 	bne	5ed0 <.text+0x5ed0>
    6004:	eaffffb3 	b	5ed8 <.text+0x5ed8>
    6008:	e3560023 	cmp	r6, #35	; 0x23
    600c:	03a03002 	moveq	r3, #2	; 0x2
    6010:	05c73000 	streqb	r3, [r7]
    6014:	1affffad 	bne	5ed0 <.text+0x5ed0>
    6018:	eaffffae 	b	5ed8 <.text+0x5ed8>
    601c:	e59f3028 	ldr	r3, [pc, #40]	; 604c <.text+0x604c>
    6020:	e59f201c 	ldr	r2, [pc, #28]	; 6044 <.text+0x6044>
    6024:	e5d30000 	ldrb	r0, [r3]
    6028:	e1d210b0 	ldrh	r1, [r2]
    602c:	ebfffa8c 	bl	4a64 <aciRxHandleMessage>
    6030:	eaffffa6 	b	5ed0 <.text+0x5ed0>
    6034:	40000ef7 	strmid	r0, [r0], -r7
    6038:	40000ef0 	strmid	r0, [r0], -r0
    603c:	40000ef2 	strmid	r0, [r0], -r2
    6040:	40004be0 	andmi	r4, r0, r0, ror #23
    6044:	40000ef4 	strmid	r0, [r0], -r4
    6048:	40004be8 	andmi	r4, r0, r8, ror #23
    604c:	40000ef6 	strmid	r0, [r0], -r6

00006050 <aciSingleSend>:
    6050:	e1a0c00d 	mov	ip, sp
    6054:	e92dddf0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    6058:	e24cb004 	sub	fp, ip, #4	; 0x4
    605c:	e24dd00c 	sub	sp, sp, #12	; 0xc
    6060:	e54b102c 	strb	r1, [fp, #-44]
    6064:	e14b23b0 	strh	r2, [fp, #-48]
    6068:	e55b502c 	ldrb	r5, [fp, #-44]
    606c:	e15bc3b0 	ldrh	ip, [fp, #-48]
    6070:	e35c0000 	cmp	ip, #0	; 0x0
    6074:	13550000 	cmpne	r5, #0	; 0x0
    6078:	13a0e000 	movne	lr, #0	; 0x0
    607c:	03a0e001 	moveq	lr, #1	; 0x1
    6080:	e1a08000 	mov	r8, r0
    6084:	e20310ff 	and	r1, r3, #255	; 0xff
    6088:	e1a0700d 	mov	r7, sp
    608c:	0a000005 	beq	60a8 <aciSingleSend+0x58>
    6090:	e59f613c 	ldr	r6, [pc, #316]	; 61d4 <.text+0x61d4>
    6094:	e1d630b0 	ldrh	r3, [r6]
    6098:	e1a02125 	mov	r2, r5, lsr #2
    609c:	e0833002 	add	r3, r3, r2
    60a0:	e3530e23 	cmp	r3, #560	; 0x230
    60a4:	da000003 	ble	60b8 <aciSingleSend+0x68>
    60a8:	e1a0d007 	mov	sp, r7
    60ac:	e24bd024 	sub	sp, fp, #36	; 0x24
    60b0:	e89d6df0 	ldmia	sp, {r4, r5, r6, r7, r8, sl, fp, sp, lr}
    60b4:	e12fff1e 	bx	lr
    60b8:	e282300b 	add	r3, r2, #11	; 0xb
    60bc:	e203307c 	and	r3, r3, #124	; 0x7c
    60c0:	e063d00d 	rsb	sp, r3, sp
    60c4:	e3510000 	cmp	r1, #0	; 0x0
    60c8:	e1a0312d 	mov	r3, sp, lsr #2
    60cc:	e1a04103 	mov	r4, r3, lsl #2
    60d0:	e14be2b6 	strh	lr, [fp, #-38]
    60d4:	159fa0fc 	ldrne	sl, [pc, #252]	; 61d8 <.text+0x61d8>
    60d8:	11a0100e 	movne	r1, lr
    60dc:	0a000026 	beq	617c <aciSingleSend+0x12c>
    60e0:	e1a03081 	mov	r3, r1, lsl #1
    60e4:	e19320ba 	ldrh	r2, [r3, sl]
    60e8:	e3520000 	cmp	r2, #0	; 0x0
    60ec:	01a0e001 	moveq	lr, r1
    60f0:	13e0e000 	mvnne	lr, #0	; 0x0
    60f4:	e2811001 	add	r1, r1, #1	; 0x1
    60f8:	e3510045 	cmp	r1, #69	; 0x45
    60fc:	ca000004 	bgt	6114 <aciSingleSend+0xc4>
    6100:	e37e0001 	cmn	lr, #1	; 0x1
    6104:	0afffff5 	beq	60e0 <aciSingleSend+0x90>
    6108:	e2811001 	add	r1, r1, #1	; 0x1
    610c:	e3510045 	cmp	r1, #69	; 0x45
    6110:	dafffffa 	ble	6100 <aciSingleSend+0xb0>
    6114:	e37e0001 	cmn	lr, #1	; 0x1
    6118:	0affffe2 	beq	60a8 <aciSingleSend+0x58>
    611c:	e1d630b0 	ldrh	r3, [r6]
    6120:	e59f00b4 	ldr	r0, [pc, #180]	; 61dc <.text+0x61dc>
    6124:	e0830000 	add	r0, r3, r0
    6128:	e59f30b0 	ldr	r3, [pc, #176]	; 61e0 <.text+0x61e0>
    612c:	e1a0408e 	mov	r4, lr, lsl #1
    6130:	e184c0b3 	strh	ip, [r4, r3]
    6134:	e59fc0a8 	ldr	ip, [pc, #168]	; 61e4 <.text+0x61e4>
    6138:	e3a03001 	mov	r3, #1	; 0x1
    613c:	e1a01008 	mov	r1, r8
    6140:	e1a02125 	mov	r2, r5, lsr #2
    6144:	e7cc500e 	strb	r5, [ip, lr]
    6148:	e18430ba 	strh	r3, [r4, sl]
    614c:	eb005c4d 	bl	1d288 <__memcpy_from_arm>
    6150:	e59fc090 	ldr	ip, [pc, #144]	; 61e8 <.text+0x61e8>
    6154:	e1d600b0 	ldrh	r0, [r6]
    6158:	e1dc10b0 	ldrh	r1, [ip]
    615c:	e55b202c 	ldrb	r2, [fp, #-44]
    6160:	e59f3084 	ldr	r3, [pc, #132]	; 61ec <.text+0x61ec>
    6164:	e0802122 	add	r2, r0, r2, lsr #2
    6168:	e2811001 	add	r1, r1, #1	; 0x1
    616c:	e18400b3 	strh	r0, [r4, r3]
    6170:	e1c620b0 	strh	r2, [r6]
    6174:	e1cc10b0 	strh	r1, [ip]
    6178:	eaffffca 	b	60a8 <aciSingleSend+0x58>
    617c:	e24b1026 	sub	r1, fp, #38	; 0x26
    6180:	e3a02002 	mov	r2, #2	; 0x2
    6184:	e1a00004 	mov	r0, r4
    6188:	eb005c3e 	bl	1d288 <__memcpy_from_arm>
    618c:	e3a02002 	mov	r2, #2	; 0x2
    6190:	e24b1030 	sub	r1, fp, #48	; 0x30
    6194:	e0840002 	add	r0, r4, r2
    6198:	eb005c3a 	bl	1d288 <__memcpy_from_arm>
    619c:	e55b302c 	ldrb	r3, [fp, #-44]
    61a0:	e5c43004 	strb	r3, [r4, #4]
    61a4:	e55b202c 	ldrb	r2, [fp, #-44]
    61a8:	e1a01008 	mov	r1, r8
    61ac:	e1a02122 	mov	r2, r2, lsr #2
    61b0:	e2840005 	add	r0, r4, #5	; 0x5
    61b4:	eb005c33 	bl	1d288 <__memcpy_from_arm>
    61b8:	e55b202c 	ldrb	r2, [fp, #-44]
    61bc:	e1a02122 	mov	r2, r2, lsr #2
    61c0:	e1a01004 	mov	r1, r4
    61c4:	e2822005 	add	r2, r2, #5	; 0x5
    61c8:	e3a000a3 	mov	r0, #163	; 0xa3
    61cc:	ebfff7fb 	bl	41c0 <aciTxSendPacket>
    61d0:	eaffffb4 	b	60a8 <aciSingleSend+0x58>
    61d4:	40000eee 	andmi	r0, r0, lr, ror #29
    61d8:	40004446 	andmi	r4, r0, r6, asr #8
    61dc:	40002eba 	strmih	r2, [r0], -sl
    61e0:	400023bc 	strmih	r2, [r0], -ip
    61e4:	40004b9a 	mulmi	r0, sl, fp
    61e8:	40000eec 	andmi	r0, r0, ip, ror #29
    61ec:	400028f8 	strmid	r2, [r0], -r8

000061f0 <aciSendSingleWithAck>:
    61f0:	e1a0c00d 	mov	ip, sp
    61f4:	e92dd9f0 	stmdb	sp!, {r4, r5, r6, r7, r8, fp, ip, lr, pc}
    61f8:	e24cb004 	sub	fp, ip, #4	; 0x4
    61fc:	e1a0c800 	mov	ip, r0, lsl #16
    6200:	e1a0c82c 	mov	ip, ip, lsr #16
    6204:	e24dd004 	sub	sp, sp, #4	; 0x4
    6208:	e1a0580c 	mov	r5, ip, lsl #16
    620c:	e59f20b8 	ldr	r2, [pc, #184]	; 62cc <.text+0x62cc>
    6210:	e1a05845 	mov	r5, r5, asr #16
    6214:	e7d27005 	ldrb	r7, [r2, r5]
    6218:	e1a03127 	mov	r3, r7, lsr #2
    621c:	e283300b 	add	r3, r3, #11	; 0xb
    6220:	e203307c 	and	r3, r3, #124	; 0x7c
    6224:	e1a0800d 	mov	r8, sp
    6228:	e063d00d 	rsb	sp, r3, sp
    622c:	e1a0412d 	mov	r4, sp, lsr #2
    6230:	e1a04104 	mov	r4, r4, lsl #2
    6234:	e3a06002 	mov	r6, #2	; 0x2
    6238:	e28cc001 	add	ip, ip, #1	; 0x1
    623c:	e24b1024 	sub	r1, fp, #36	; 0x24
    6240:	e1a02006 	mov	r2, r6
    6244:	e1a00004 	mov	r0, r4
    6248:	e14bc2b4 	strh	ip, [fp, #-36]
    624c:	e54b7021 	strb	r7, [fp, #-33]
    6250:	eb005c0c 	bl	1d288 <__memcpy_from_arm>
    6254:	e59f1074 	ldr	r1, [pc, #116]	; 62d0 <.text+0x62d0>
    6258:	e1a05085 	mov	r5, r5, lsl #1
    625c:	e0851001 	add	r1, r5, r1
    6260:	e1a02006 	mov	r2, r6
    6264:	e0840006 	add	r0, r4, r6
    6268:	eb005c06 	bl	1d288 <__memcpy_from_arm>
    626c:	e55b3021 	ldrb	r3, [fp, #-33]
    6270:	e59f205c 	ldr	r2, [pc, #92]	; 62d4 <.text+0x62d4>
    6274:	e5c43004 	strb	r3, [r4, #4]
    6278:	e59f1058 	ldr	r1, [pc, #88]	; 62d8 <.text+0x62d8>
    627c:	e19530b2 	ldrh	r3, [r5, r2]
    6280:	e55b2021 	ldrb	r2, [fp, #-33]
    6284:	e0831001 	add	r1, r3, r1
    6288:	e1a02632 	mov	r2, r2, lsr r6
    628c:	e2840005 	add	r0, r4, #5	; 0x5
    6290:	eb005bfc 	bl	1d288 <__memcpy_from_arm>
    6294:	e55b2021 	ldrb	r2, [fp, #-33]
    6298:	e1a02632 	mov	r2, r2, lsr r6
    629c:	e59fc038 	ldr	ip, [pc, #56]	; 62dc <.text+0x62dc>
    62a0:	e19530bc 	ldrh	r3, [r5, ip]
    62a4:	e2833001 	add	r3, r3, #1	; 0x1
    62a8:	e1a01004 	mov	r1, r4
    62ac:	e2822005 	add	r2, r2, #5	; 0x5
    62b0:	e3a000a3 	mov	r0, #163	; 0xa3
    62b4:	e18530bc 	strh	r3, [r5, ip]
    62b8:	ebfff7c0 	bl	41c0 <aciTxSendPacket>
    62bc:	e1a0d008 	mov	sp, r8
    62c0:	e24bd020 	sub	sp, fp, #32	; 0x20
    62c4:	e89d69f0 	ldmia	sp, {r4, r5, r6, r7, r8, fp, sp, lr}
    62c8:	e12fff1e 	bx	lr
    62cc:	40004b9a 	mulmi	r0, sl, fp
    62d0:	400023bc 	strmih	r2, [r0], -ip
    62d4:	400028f8 	strmid	r2, [r0], -r8
    62d8:	40002eba 	strmih	r2, [r0], -sl
    62dc:	40004446 	andmi	r4, r0, r6, asr #8

000062e0 <aciEngine>:
    62e0:	e59f0150 	ldr	r0, [pc, #336]	; 6438 <.text+0x6438>
    62e4:	e1d030b0 	ldrh	r3, [r0]
    62e8:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    62ec:	e59f2148 	ldr	r2, [pc, #328]	; 643c <.text+0x643c>
    62f0:	e2833001 	add	r3, r3, #1	; 0x1
    62f4:	e1a03803 	mov	r3, r3, lsl #16
    62f8:	e1d210b0 	ldrh	r1, [r2]
    62fc:	e1a03823 	mov	r3, r3, lsr #16
    6300:	e1510003 	cmp	r1, r3
    6304:	e24dd004 	sub	sp, sp, #4	; 0x4
    6308:	e1c030b0 	strh	r3, [r0]
    630c:	8a000043 	bhi	6420 <aciEngine+0x140>
    6310:	e59f3128 	ldr	r3, [pc, #296]	; 6440 <.text+0x6440>
    6314:	e3a02001 	mov	r2, #1	; 0x1
    6318:	e5c32000 	strb	r2, [r3]
    631c:	e3a03000 	mov	r3, #0	; 0x0
    6320:	e1c030b0 	strh	r3, [r0]
    6324:	e59f6118 	ldr	r6, [pc, #280]	; 6444 <.text+0x6444>
    6328:	e59f2118 	ldr	r2, [pc, #280]	; 6448 <.text+0x6448>
    632c:	e5963000 	ldr	r3, [r6]
    6330:	e282000c 	add	r0, r2, #12	; 0xc
    6334:	e0831103 	add	r1, r3, r3, lsl #2
    6338:	e5923000 	ldr	r3, [r2]
    633c:	e2833001 	add	r3, r3, #1	; 0x1
    6340:	e1530001 	cmp	r3, r1
    6344:	83a03000 	movhi	r3, #0	; 0x0
    6348:	e4823004 	str	r3, [r2], #4
    634c:	e1520000 	cmp	r2, r0
    6350:	1afffff8 	bne	6338 <aciEngine+0x58>
    6354:	e59f40f0 	ldr	r4, [pc, #240]	; 644c <.text+0x644c>
    6358:	e5d43000 	ldrb	r3, [r4]
    635c:	e3530000 	cmp	r3, #0	; 0x0
    6360:	0a00000c 	beq	6398 <aciEngine+0xb8>
    6364:	e59f30e4 	ldr	r3, [pc, #228]	; 6450 <.text+0x6450>
    6368:	e5933000 	ldr	r3, [r3]
    636c:	e3530000 	cmp	r3, #0	; 0x0
    6370:	0a000008 	beq	6398 <aciEngine+0xb8>
    6374:	e1a0e00f 	mov	lr, pc
    6378:	e12fff13 	bx	r3
    637c:	e28d1004 	add	r1, sp, #4	; 0x4
    6380:	e3a03000 	mov	r3, #0	; 0x0
    6384:	e16100b2 	strh	r0, [r1, #-2]!
    6388:	e3a02002 	mov	r2, #2	; 0x2
    638c:	e3a000f2 	mov	r0, #242	; 0xf2
    6390:	e5c43000 	strb	r3, [r4]
    6394:	ebfff789 	bl	41c0 <aciTxSendPacket>
    6398:	e59f30b4 	ldr	r3, [pc, #180]	; 6454 <.text+0x6454>
    639c:	e1d320b0 	ldrh	r2, [r3]
    63a0:	e3520000 	cmp	r2, #0	; 0x0
    63a4:	059f30ac 	ldreq	r3, [pc, #172]	; 6458 <.text+0x6458>
    63a8:	01c320b0 	streqh	r2, [r3]
    63ac:	0a000018 	beq	6414 <aciEngine+0x134>
    63b0:	e59f50a4 	ldr	r5, [pc, #164]	; 645c <.text+0x645c>
    63b4:	e3a04000 	mov	r4, #0	; 0x0
    63b8:	ea00000a 	b	63e8 <aciEngine+0x108>
    63bc:	e5963000 	ldr	r3, [r6]
    63c0:	e2833002 	add	r3, r3, #2	; 0x2
    63c4:	e1520003 	cmp	r2, r3
    63c8:	e2823001 	add	r3, r2, #1	; 0x1
    63cc:	03a03001 	moveq	r3, #1	; 0x1
    63d0:	01c530b0 	streqh	r3, [r5]
    63d4:	11c530b0 	strneh	r3, [r5]
    63d8:	e2844001 	add	r4, r4, #1	; 0x1
    63dc:	e3540046 	cmp	r4, #70	; 0x46
    63e0:	e2855002 	add	r5, r5, #2	; 0x2
    63e4:	0a00000a 	beq	6414 <aciEngine+0x134>
    63e8:	e1d520b0 	ldrh	r2, [r5]
    63ec:	e3520000 	cmp	r2, #0	; 0x0
    63f0:	0afffff8 	beq	63d8 <aciEngine+0xf8>
    63f4:	e3520001 	cmp	r2, #1	; 0x1
    63f8:	e1a00004 	mov	r0, r4
    63fc:	1affffee 	bne	63bc <aciEngine+0xdc>
    6400:	e2844001 	add	r4, r4, #1	; 0x1
    6404:	ebffff79 	bl	61f0 <aciSendSingleWithAck>
    6408:	e3540046 	cmp	r4, #70	; 0x46
    640c:	e2855002 	add	r5, r5, #2	; 0x2
    6410:	1afffff4 	bne	63e8 <aciEngine+0x108>
    6414:	e28dd004 	add	sp, sp, #4	; 0x4
    6418:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    641c:	e12fff1e 	bx	lr
    6420:	e59f3018 	ldr	r3, [pc, #24]	; 6440 <.text+0x6440>
    6424:	e5d32000 	ldrb	r2, [r3]
    6428:	e3520000 	cmp	r2, #0	; 0x0
    642c:	1affffbc 	bne	6324 <aciEngine+0x44>
    6430:	ebfff798 	bl	4298 <aciSendVar>
    6434:	eaffffba 	b	6324 <aciEngine+0x44>
    6438:	40000ed0 	ldrmid	r0, [r0], -r0
    643c:	40000024 	andmi	r0, r0, r4, lsr #32
    6440:	40000ed2 	ldrmid	r0, [r0], -r2
    6444:	40000020 	andmi	r0, r0, r0, lsr #32
    6448:	40000ec0 	andmi	r0, r0, r0, asr #29
    644c:	40000ebe 	strmih	r0, [r0], -lr
    6450:	40000ee8 	andmi	r0, r0, r8, ror #29
    6454:	40000eec 	andmi	r0, r0, ip, ror #29
    6458:	40000eee 	andmi	r0, r0, lr, ror #29
    645c:	40004446 	andmi	r4, r0, r6, asr #8

00006460 <generateBuildInfo>:
 *  MODIFY THIS FUNCTION TO INCLUDE ALL IMPORTANT DEFINES OF A PROJECT
 */

void generateBuildInfo()
{
    6460:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6464:	e24dd030 	sub	sp, sp, #48	; 0x30
	char months[12][3]={"Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dez"};
    6468:	e28d4001 	add	r4, sp, #1	; 0x1
    646c:	e59f119c 	ldr	r1, [pc, #412]	; 6610 <.text+0x6610>
    6470:	e3a02024 	mov	r2, #36	; 0x24
    6474:	e1a00004 	mov	r0, r4
	    char dateStr[11]=__DATE__;
    6478:	e28d6025 	add	r6, sp, #37	; 0x25
    647c:	eb005b81 	bl	1d288 <__memcpy_from_arm>
    6480:	e1a00006 	mov	r0, r6
    6484:	e59f1188 	ldr	r1, [pc, #392]	; 6614 <.text+0x6614>
    6488:	e3a0200b 	mov	r2, #11	; 0xb
    648c:	eb005b7d 	bl	1d288 <__memcpy_from_arm>
    6490:	e59f5180 	ldr	r5, [pc, #384]	; 6618 <.text+0x6618>
    6494:	e3a00000 	mov	r0, #0	; 0x0
    6498:	e5dd7025 	ldrb	r7, [sp, #37]
    649c:	e5dde026 	ldrb	lr, [sp, #38]
    64a0:	e5ddc027 	ldrb	ip, [sp, #39]
    64a4:	e1a0a000 	mov	sl, r0
    64a8:	e1a09000 	mov	r9, r0
    64ac:	e1a0b000 	mov	fp, r0
    64b0:	e1a08000 	mov	r8, r0
    64b4:	ea000005 	b	64d0 <generateBuildInfo+0x70>
	    int m,d,y;
	    int i,z;


	    m=1;

	    for (z=0;z<11;z++)
	    {
	            int cnt=0;
	            for (i=0;i<3;i++)
	                    if (months[z][i]==dateStr[i])
	                            cnt++;
	            if (cnt==3)
    64b8:	e3510003 	cmp	r1, #3	; 0x3
    64bc:	e2844003 	add	r4, r4, #3	; 0x3
    64c0:	0a000010 	beq	6508 <generateBuildInfo+0xa8>
    64c4:	e2800001 	add	r0, r0, #1	; 0x1
    64c8:	e350000b 	cmp	r0, #11	; 0xb
    64cc:	0a00000f 	beq	6510 <generateBuildInfo+0xb0>
    64d0:	e5d43000 	ldrb	r3, [r4]
    64d4:	e5d42001 	ldrb	r2, [r4, #1]
    64d8:	e1530007 	cmp	r3, r7
    64dc:	13a01000 	movne	r1, #0	; 0x0
    64e0:	03a01001 	moveq	r1, #1	; 0x1
    64e4:	e5d43002 	ldrb	r3, [r4, #2]
    64e8:	e152000e 	cmp	r2, lr
    64ec:	02811001 	addeq	r1, r1, #1	; 0x1
    64f0:	e153000c 	cmp	r3, ip
    64f4:	1affffef 	bne	64b8 <generateBuildInfo+0x58>
    64f8:	e2811001 	add	r1, r1, #1	; 0x1
    64fc:	e3510003 	cmp	r1, #3	; 0x3
    6500:	e2844003 	add	r4, r4, #3	; 0x3
    6504:	1affffee 	bne	64c4 <generateBuildInfo+0x64>
	            {
	                    m=z+1;
    6508:	e2804001 	add	r4, r0, #1	; 0x1
    650c:	ea000000 	b	6514 <generateBuildInfo+0xb4>
    6510:	e3a04001 	mov	r4, #1	; 0x1
    6514:	e3a02000 	mov	r2, #0	; 0x0
    6518:	e3a01030 	mov	r1, #48	; 0x30
	                    break;
	            }
	    }
	    for (z=0;z<11;z++)
	            if (dateStr[z]<48)
    651c:	e7d23006 	ldrb	r3, [r2, r6]
    6520:	e353002f 	cmp	r3, #47	; 0x2f
	                    dateStr[z]=48;
    6524:	97c21006 	strlsb	r1, [r2, r6]
    6528:	e2822001 	add	r2, r2, #1	; 0x1
    652c:	e352000b 	cmp	r2, #11	; 0xb
    6530:	1afffff9 	bne	651c <generateBuildInfo+0xbc>



	    d=(dateStr[4]-48)*10+(dateStr[5]-48);
	    y=(dateStr[7]-48)*1000+(dateStr[8]-48)*100+(dateStr[9]-48)*10+(dateStr[10]-48);


	 buildInfo.build_date=y+m*10000+d*1000000;
    6534:	e5dd302d 	ldrb	r3, [sp, #45]
    6538:	e5dd102c 	ldrb	r1, [sp, #44]
    653c:	e0833103 	add	r3, r3, r3, lsl #2
    6540:	e5ddc029 	ldrb	ip, [sp, #41]
    6544:	e0612281 	rsb	r2, r1, r1, lsl #5
    6548:	e0833103 	add	r3, r3, r3, lsl #2
    654c:	e5dd002a 	ldrb	r0, [sp, #42]
    6550:	e0811102 	add	r1, r1, r2, lsl #2
    6554:	e08cc10c 	add	ip, ip, ip, lsl #2
    6558:	e5dde02f 	ldrb	lr, [sp, #47]
    655c:	e1a03103 	mov	r3, r3, lsl #2
    6560:	e5dd202e 	ldrb	r2, [sp, #46]
    6564:	e0833181 	add	r3, r3, r1, lsl #3
    6568:	e080008c 	add	r0, r0, ip, lsl #1
    656c:	e083300e 	add	r3, r3, lr
    6570:	e2400e21 	sub	r0, r0, #528	; 0x210
    6574:	e0822102 	add	r2, r2, r2, lsl #2
    6578:	e0833082 	add	r3, r3, r2, lsl #1
    657c:	e0601280 	rsb	r1, r0, r0, lsl #5
    6580:	e0611301 	rsb	r1, r1, r1, lsl #6
    6584:	e2433a0d 	sub	r3, r3, #53248	; 0xd000
    6588:	e0642284 	rsb	r2, r4, r4, lsl #5
    658c:	e0800181 	add	r0, r0, r1, lsl #3
    6590:	e0842102 	add	r2, r4, r2, lsl #2
    6594:	e2433050 	sub	r3, r3, #80	; 0x50
    6598:	e0833300 	add	r3, r3, r0, lsl #6
    659c:	e0822102 	add	r2, r2, r2, lsl #2
    65a0:	e0833202 	add	r3, r3, r2, lsl #4
	 buildInfo.configuration=__BUILD_CONFIG;
	 buildInfo.build_number=0;
	 buildInfo.svn_modified=0;
	 buildInfo.svn_revision=0;
    65a4:	e3a01000 	mov	r1, #0	; 0x0
    65a8:	e1a0e423 	mov	lr, r3, lsr #8
    65ac:	e1a0c823 	mov	ip, r3, lsr #16
    65b0:	e1a00c23 	mov	r0, r3, lsr #24
    65b4:	e3a02003 	mov	r2, #3	; 0x3
    65b8:	e5c53004 	strb	r3, [r5, #4]
    65bc:	e5c52000 	strb	r2, [r5]
    65c0:	e5c51011 	strb	r1, [r5, #17]
    65c4:	e5c58010 	strb	r8, [r5, #16]
    65c8:	e5c5b012 	strb	fp, [r5, #18]
    65cc:	e5c5900b 	strb	r9, [r5, #11]
    65d0:	e5c5a00a 	strb	sl, [r5, #10]
    65d4:	e5c51009 	strb	r1, [r5, #9]
    65d8:	e5c51008 	strb	r1, [r5, #8]
    65dc:	e5c5100f 	strb	r1, [r5, #15]
    65e0:	e5c5100e 	strb	r1, [r5, #14]
    65e4:	e5c5100d 	strb	r1, [r5, #13]
    65e8:	e5c5100c 	strb	r1, [r5, #12]
    65ec:	e5c50007 	strb	r0, [r5, #7]
    65f0:	e5c5c006 	strb	ip, [r5, #6]
    65f4:	e5c5e005 	strb	lr, [r5, #5]
    65f8:	e5c51003 	strb	r1, [r5, #3]
    65fc:	e5c51002 	strb	r1, [r5, #2]
    6600:	e5c51001 	strb	r1, [r5, #1]
	 buildInfo.version_major=__VERSION_MAJOR;
	 buildInfo.version_minor=__VERSION_MINOR;

}
    6604:	e28dd030 	add	sp, sp, #48	; 0x30
    6608:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    660c:	e12fff1e 	bx	lr
    6610:	0001d41a 	andeq	sp, r1, sl, lsl r4
    6614:	0001de68 	andeq	sp, r1, r8, ror #28
    6618:	40004efe 	strmid	r4, [r0], -lr

0000661c <timer0ISR>:
extern short landing_flag;
//End Ben Kuo Add

void timer0ISR(void) __irq
{
    661c:	e1a0c00d 	mov	ip, sp
    6620:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6624:	e24cb004 	sub	fp, ip, #4	; 0x4
  T0IR = 0x01;      //Clear the timer 0 interrupt
    6628:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    662c:	e2833901 	add	r3, r3, #16384	; 0x4000
    6630:	e3a02001 	mov	r2, #1	; 0x1
    6634:	e5832000 	str	r2, [r3]
  IENABLE;
  trigger_cnt++;
    6638:	e59f30b4 	ldr	r3, [pc, #180]	; 66f4 <.text+0x66f4>
    663c:	e5933000 	ldr	r3, [r3]
    6640:	e2832001 	add	r2, r3, #1	; 0x1
    6644:	e59f30a8 	ldr	r3, [pc, #168]	; 66f4 <.text+0x66f4>
    6648:	e5832000 	str	r2, [r3]
  if(trigger_cnt==ControllerCyclesPerSecond)
    664c:	e59f30a0 	ldr	r3, [pc, #160]	; 66f4 <.text+0x66f4>
    6650:	e5933000 	ldr	r3, [r3]
    6654:	e3530ffa 	cmp	r3, #1000	; 0x3e8
    6658:	1a000012 	bne	66a8 <timer0ISR+0x8c>
  {
  	trigger_cnt=0;
    665c:	e59f2090 	ldr	r2, [pc, #144]	; 66f4 <.text+0x66f4>
    6660:	e3a03000 	mov	r3, #0	; 0x0
    6664:	e5823000 	str	r3, [r2]
  	HL_Status.up_time++;
    6668:	e59f3088 	ldr	r3, [pc, #136]	; 66f8 <.text+0x66f8>
    666c:	e1d330b4 	ldrh	r3, [r3, #4]
    6670:	e2833001 	add	r3, r3, #1	; 0x1
    6674:	e1a03803 	mov	r3, r3, lsl #16
    6678:	e1a02823 	mov	r2, r3, lsr #16
    667c:	e59f3074 	ldr	r3, [pc, #116]	; 66f8 <.text+0x66f8>
    6680:	e1c320b4 	strh	r2, [r3, #4]
  	HL_Status.cpu_load=mainloop_cnt;
    6684:	e59f3070 	ldr	r3, [pc, #112]	; 66fc <.text+0x66fc>
    6688:	e5933000 	ldr	r3, [r3]
    668c:	e1a03803 	mov	r3, r3, lsl #16
    6690:	e1a02823 	mov	r2, r3, lsr #16
    6694:	e59f305c 	ldr	r3, [pc, #92]	; 66f8 <.text+0x66f8>
    6698:	e1c321b2 	strh	r2, [r3, #18]

  	mainloop_cnt=0;
    669c:	e59f2058 	ldr	r2, [pc, #88]	; 66fc <.text+0x66fc>
    66a0:	e3a03000 	mov	r3, #0	; 0x0
    66a4:	e5823000 	str	r3, [r2]
  }

  if(mainloop_trigger<10) mainloop_trigger++;
    66a8:	e59f3050 	ldr	r3, [pc, #80]	; 6700 <.text+0x6700>
    66ac:	e5d33000 	ldrb	r3, [r3]
    66b0:	e20330ff 	and	r3, r3, #255	; 0xff
    66b4:	e3530009 	cmp	r3, #9	; 0x9
    66b8:	8a000006 	bhi	66d8 <timer0ISR+0xbc>
    66bc:	e59f303c 	ldr	r3, [pc, #60]	; 6700 <.text+0x6700>
    66c0:	e5d33000 	ldrb	r3, [r3]
    66c4:	e20330ff 	and	r3, r3, #255	; 0xff
    66c8:	e2833001 	add	r3, r3, #1	; 0x1
    66cc:	e20330ff 	and	r3, r3, #255	; 0xff
    66d0:	e59f2028 	ldr	r2, [pc, #40]	; 6700 <.text+0x6700>
    66d4:	e5c23000 	strb	r3, [r2]

  IDISABLE;
  VICVectAddr = 0;		// Acknowledge Interrupt
    66d8:	e3a03000 	mov	r3, #0	; 0x0
    66dc:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    66e0:	e3a02000 	mov	r2, #0	; 0x0
    66e4:	e5832000 	str	r2, [r3]
}
    66e8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    66ec:	e89d6800 	ldmia	sp, {fp, sp, lr}
    66f0:	e12fff1e 	bx	lr
    66f4:	40000f0c 	andmi	r0, r0, ip, lsl #30
    66f8:	40004fb8 	strmih	r4, [r0], -r8
    66fc:	40000f00 	andmi	r0, r0, r0, lsl #30
    6700:	40000f04 	andmi	r0, r0, r4, lsl #30

00006704 <main>:

/**********************************************************
                       MAIN
**********************************************************/
int	main (void) {
    6704:	e1a0c00d 	mov	ip, sp
    6708:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    670c:	e24cb004 	sub	fp, ip, #4	; 0x4
    6710:	e24dd00c 	sub	sp, sp, #12	; 0xc

  static int vbat1; //battery_voltage (lowpass-filtered)
  unsigned int TimerT1, TimerT2;

  // Initialization Routine for Flight Code
  SDK_Init();
    6714:	ebffecbb 	bl	1a08 <SDK_Init>

  init();
    6718:	eb00028c 	bl	7150 <init>
  buzzer(OFF);
    671c:	e3a00000 	mov	r0, #0	; 0x0
    6720:	ebfff216 	bl	2f80 <buzzer>
  LL_write_init();
    6724:	eb00105e 	bl	a8a4 <LL_write_init>

  //initialize AscTec Firefly LED fin on I2C1 (not necessary on AscTec Hummingbird or Pelican)
  I2C1Init();
    6728:	eb000df1 	bl	9ef4 <I2C1Init>
  I2C1_setRGBLed(255,0,0);
    672c:	e3a000ff 	mov	r0, #255	; 0xff
    6730:	e3a01000 	mov	r1, #0	; 0x0
    6734:	e3a02000 	mov	r2, #0	; 0x0
    6738:	eb000dac 	bl	9df0 <I2C1_setRGBLed>

  ADC0triggerSampling(1<<VOLTAGE_1); //activate ADC sampling
    673c:	e3a00004 	mov	r0, #4	; 0x4
    6740:	eb000f99 	bl	a5ac <ADC0triggerSampling>

  generateBuildInfo();
    6744:	ebffff45 	bl	6460 <generateBuildInfo>

  HL_Status.up_time=0;
    6748:	e59f3314 	ldr	r3, [pc, #788]	; 6a64 <.text+0x6a64>
    674c:	e3a02000 	mov	r2, #0	; 0x0
    6750:	e1c320b4 	strh	r2, [r3, #4]

  LED(1,ON);
    6754:	e3a00001 	mov	r0, #1	; 0x1
    6758:	e3a01001 	mov	r1, #1	; 0x1
    675c:	eb000258 	bl	70c4 <LED>

  ACISDK();	//AscTec Communication Interface: publish variables, set callbacks, etc.
    6760:	eb0001cc 	bl	6e98 <ACISDK>
    6764:	eaffffff 	b	6768 <main+0x64>

  //update parameters stored by ACI:
  //...

  // Dan Block Change   Commented out
  //PTU_init();	//initialize camera PanTiltUnit
  // End Dan Block Change
#ifdef MATLAB
  //ee_read((unsigned int*)&matlab_params); //read params from eeprom
  onboard_matlab_initialize(); //initialize matlab code
#endif

  while(1)
  {
      if(mainloop_trigger)
    6768:	e59f32f8 	ldr	r3, [pc, #760]	; 6a68 <.text+0x6a68>
    676c:	e5d33000 	ldrb	r3, [r3]
    6770:	e20330ff 	and	r3, r3, #255	; 0xff
    6774:	e3530000 	cmp	r3, #0	; 0x0
    6778:	0afffffa 	beq	6768 <main+0x64>
      {
      	TimerT1 =  T0TC;
    677c:	e3a03901 	mov	r3, #16384	; 0x4000
    6780:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    6784:	e5933000 	ldr	r3, [r3]
    6788:	e50b3014 	str	r3, [fp, #-20]
     	if(GPS_timeout<ControllerCyclesPerSecond) GPS_timeout++;
    678c:	e59f32d8 	ldr	r3, [pc, #728]	; 6a6c <.text+0x6a6c>
    6790:	e5932000 	ldr	r2, [r3]
    6794:	e3a03ff9 	mov	r3, #996	; 0x3e4
    6798:	e2833003 	add	r3, r3, #3	; 0x3
    679c:	e1520003 	cmp	r2, r3
    67a0:	8a000005 	bhi	67bc <main+0xb8>
    67a4:	e59f32c0 	ldr	r3, [pc, #704]	; 6a6c <.text+0x6a6c>
    67a8:	e5933000 	ldr	r3, [r3]
    67ac:	e2832001 	add	r2, r3, #1	; 0x1
    67b0:	e59f32b4 	ldr	r3, [pc, #692]	; 6a6c <.text+0x6a6c>
    67b4:	e5832000 	str	r2, [r3]
    67b8:	ea00000d 	b	67f4 <main+0xf0>
	  	else if(GPS_timeout==ControllerCyclesPerSecond)
    67bc:	e59f32a8 	ldr	r3, [pc, #680]	; 6a6c <.text+0x6a6c>
    67c0:	e5933000 	ldr	r3, [r3]
    67c4:	e3530ffa 	cmp	r3, #1000	; 0x3e8
    67c8:	1a000009 	bne	67f4 <main+0xf0>
	  	{
  	 		GPS_timeout=ControllerCyclesPerSecond+1;
    67cc:	e59f2298 	ldr	r2, [pc, #664]	; 6a6c <.text+0x6a6c>
    67d0:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    67d4:	e2833001 	add	r3, r3, #1	; 0x1
    67d8:	e5823000 	str	r3, [r2]
	  		GPS_Data.status=0;
    67dc:	e59f228c 	ldr	r2, [pc, #652]	; 6a70 <.text+0x6a70>
    67e0:	e3a03000 	mov	r3, #0	; 0x0
    67e4:	e5823028 	str	r3, [r2, #40]
	  		GPS_Data.numSV=0;
    67e8:	e59f2280 	ldr	r2, [pc, #640]	; 6a70 <.text+0x6a70>
    67ec:	e3a03000 	mov	r3, #0	; 0x0
    67f0:	e5823024 	str	r3, [r2, #36]
	  	}

        //battery monitoring
        ADC0getSamplingResults(0xFF,adcChannelValues);
    67f4:	e3a000ff 	mov	r0, #255	; 0xff
    67f8:	e59f1274 	ldr	r1, [pc, #628]	; 6a74 <.text+0x6a74>
    67fc:	eb000f7b 	bl	a5f0 <ADC0getSamplingResults>
        vbat1=(vbat1*14+(adcChannelValues[VOLTAGE_1]*9872/579))/15;	//voltage in mV
    6800:	e59f3270 	ldr	r3, [pc, #624]	; 6a78 <.text+0x6a78>
    6804:	e5932000 	ldr	r2, [r3]
    6808:	e1a03002 	mov	r3, r2
    680c:	e1a03183 	mov	r3, r3, lsl #3
    6810:	e0623003 	rsb	r3, r2, r3
    6814:	e1a03083 	mov	r3, r3, lsl #1
    6818:	e1a00003 	mov	r0, r3
    681c:	e59f3250 	ldr	r3, [pc, #592]	; 6a74 <.text+0x6a74>
    6820:	e5931008 	ldr	r1, [r3, #8]
    6824:	e1a02001 	mov	r2, r1
    6828:	e1a02102 	mov	r2, r2, lsl #2
    682c:	e0822001 	add	r2, r2, r1
    6830:	e1a02082 	mov	r2, r2, lsl #1
    6834:	e0822001 	add	r2, r2, r1
    6838:	e1a03182 	mov	r3, r2, lsl #3
    683c:	e0623003 	rsb	r3, r2, r3
    6840:	e1a03183 	mov	r3, r3, lsl #3
    6844:	e0833001 	add	r3, r3, r1
    6848:	e1a03203 	mov	r3, r3, lsl #4
    684c:	e1a02003 	mov	r2, r3
    6850:	e3a032be 	mov	r3, #-536870901	; 0xe000000b
    6854:	e2833626 	add	r3, r3, #39845888	; 0x2600000
    6858:	e2833c63 	add	r3, r3, #25344	; 0x6300
    685c:	e0831392 	umull	r1, r3, r2, r3
    6860:	e1a034a3 	mov	r3, r3, lsr #9
    6864:	e0802003 	add	r2, r0, r3
    6868:	e59f320c 	ldr	r3, [pc, #524]	; 6a7c <.text+0x6a7c>
    686c:	e0831392 	umull	r1, r3, r2, r3
    6870:	e1a031a3 	mov	r3, r3, lsr #3
    6874:	e1a02003 	mov	r2, r3
    6878:	e59f31f8 	ldr	r3, [pc, #504]	; 6a78 <.text+0x6a78>
    687c:	e5832000 	str	r2, [r3]

		HL_Status.battery_voltage_1=vbat1;
    6880:	e59f31f0 	ldr	r3, [pc, #496]	; 6a78 <.text+0x6a78>
    6884:	e5933000 	ldr	r3, [r3]
    6888:	e1a03803 	mov	r3, r3, lsl #16
    688c:	e1a02823 	mov	r2, r3, lsr #16
    6890:	e59f31cc 	ldr	r3, [pc, #460]	; 6a64 <.text+0x6a64>
    6894:	e1c320b0 	strh	r2, [r3]
        mainloop_cnt++;
    6898:	e59f31e0 	ldr	r3, [pc, #480]	; 6a80 <.text+0x6a80>
    689c:	e5933000 	ldr	r3, [r3]
    68a0:	e2832001 	add	r2, r3, #1	; 0x1
    68a4:	e59f31d4 	ldr	r3, [pc, #468]	; 6a80 <.text+0x6a80>
    68a8:	e5832000 	str	r2, [r3]
		if(!(mainloop_cnt%10)) buzzer_handler(HL_Status.battery_voltage_1);
    68ac:	e59f31cc 	ldr	r3, [pc, #460]	; 6a80 <.text+0x6a80>
    68b0:	e5932000 	ldr	r2, [r3]
    68b4:	e59f31c8 	ldr	r3, [pc, #456]	; 6a84 <.text+0x6a84>
    68b8:	e0831392 	umull	r1, r3, r2, r3
    68bc:	e1a031a3 	mov	r3, r3, lsr #3
    68c0:	e50b3018 	str	r3, [fp, #-24]
    68c4:	e51b3018 	ldr	r3, [fp, #-24]
    68c8:	e1a03103 	mov	r3, r3, lsl #2
    68cc:	e51b1018 	ldr	r1, [fp, #-24]
    68d0:	e0833001 	add	r3, r3, r1
    68d4:	e1a03083 	mov	r3, r3, lsl #1
    68d8:	e0632002 	rsb	r2, r3, r2
    68dc:	e50b2018 	str	r2, [fp, #-24]
    68e0:	e51b3018 	ldr	r3, [fp, #-24]
    68e4:	e3530000 	cmp	r3, #0	; 0x0
    68e8:	1a000005 	bne	6904 <main+0x200>
    68ec:	e59f3170 	ldr	r3, [pc, #368]	; 6a64 <.text+0x6a64>
    68f0:	e1d330b0 	ldrh	r3, [r3]
    68f4:	e1a03803 	mov	r3, r3, lsl #16
    68f8:	e1a03843 	mov	r3, r3, asr #16
    68fc:	e1a00003 	mov	r0, r3
    6900:	ebfff1a8 	bl	2fa8 <buzzer_handler>

	    if(mainloop_trigger) mainloop_trigger--;
    6904:	e59f315c 	ldr	r3, [pc, #348]	; 6a68 <.text+0x6a68>
    6908:	e5d33000 	ldrb	r3, [r3]
    690c:	e20330ff 	and	r3, r3, #255	; 0xff
    6910:	e3530000 	cmp	r3, #0	; 0x0
    6914:	0a000006 	beq	6934 <main+0x230>
    6918:	e59f3148 	ldr	r3, [pc, #328]	; 6a68 <.text+0x6a68>
    691c:	e5d33000 	ldrb	r3, [r3]
    6920:	e20330ff 	and	r3, r3, #255	; 0xff
    6924:	e2433001 	sub	r3, r3, #1	; 0x1
    6928:	e20330ff 	and	r3, r3, #255	; 0xff
    692c:	e59f2134 	ldr	r2, [pc, #308]	; 6a68 <.text+0x6a68>
    6930:	e5c23000 	strb	r3, [r2]
        mainloop();
    6934:	eb000054 	bl	6a8c <mainloop>
        // CPU Usage calculation
        TimerT2 = T0TC;
    6938:	e3a03901 	mov	r3, #16384	; 0x4000
    693c:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    6940:	e5933000 	ldr	r3, [r3]
    6944:	e50b3010 	str	r3, [fp, #-16]
        if (mainloop_trigger)
    6948:	e59f3118 	ldr	r3, [pc, #280]	; 6a68 <.text+0x6a68>
    694c:	e5d33000 	ldrb	r3, [r3]
    6950:	e20330ff 	and	r3, r3, #255	; 0xff
    6954:	e3530000 	cmp	r3, #0	; 0x0
    6958:	0a00000a 	beq	6988 <main+0x284>
        {
        	HL_Status.cpu_load = 1000;
    695c:	e59f2100 	ldr	r2, [pc, #256]	; 6a64 <.text+0x6a64>
    6960:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    6964:	e1c231b2 	strh	r3, [r2, #18]
        	mainloop_overflows++;
    6968:	e59f3118 	ldr	r3, [pc, #280]	; 6a88 <.text+0x6a88>
    696c:	e1d330b0 	ldrh	r3, [r3]
    6970:	e2833001 	add	r3, r3, #1	; 0x1
    6974:	e1a03803 	mov	r3, r3, lsl #16
    6978:	e1a02823 	mov	r2, r3, lsr #16
    697c:	e59f3104 	ldr	r3, [pc, #260]	; 6a88 <.text+0x6a88>
    6980:	e1c320b0 	strh	r2, [r3]
    6984:	eaffff77 	b	6768 <main+0x64>
        }
        else if (TimerT2 < TimerT1)
    6988:	e51b2010 	ldr	r2, [fp, #-16]
    698c:	e51b3014 	ldr	r3, [fp, #-20]
    6990:	e1520003 	cmp	r2, r3
    6994:	2a00001b 	bcs	6a08 <main+0x304>
        	HL_Status.cpu_load = (T0MR0 - TimerT1 + TimerT2)*1000/T0MR0; // load = "timer cycles" / "timer cycles per controller cycle" * 1000
    6998:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    699c:	e2833901 	add	r3, r3, #16384	; 0x4000
    69a0:	e2833018 	add	r3, r3, #24	; 0x18
    69a4:	e5932000 	ldr	r2, [r3]
    69a8:	e51b3014 	ldr	r3, [fp, #-20]
    69ac:	e0632002 	rsb	r2, r3, r2
    69b0:	e51b3010 	ldr	r3, [fp, #-16]
    69b4:	e0822003 	add	r2, r2, r3
    69b8:	e1a03002 	mov	r3, r2
    69bc:	e1a03283 	mov	r3, r3, lsl #5
    69c0:	e0623003 	rsb	r3, r2, r3
    69c4:	e1a03103 	mov	r3, r3, lsl #2
    69c8:	e0833002 	add	r3, r3, r2
    69cc:	e1a03183 	mov	r3, r3, lsl #3
    69d0:	e1a02003 	mov	r2, r3
    69d4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    69d8:	e2833901 	add	r3, r3, #16384	; 0x4000
    69dc:	e2833018 	add	r3, r3, #24	; 0x18
    69e0:	e5933000 	ldr	r3, [r3]
    69e4:	e1a00002 	mov	r0, r2
    69e8:	e1a01003 	mov	r1, r3
    69ec:	eb005a31 	bl	1d2b8 <____udivsi3_from_arm>
    69f0:	e1a03000 	mov	r3, r0
    69f4:	e1a03803 	mov	r3, r3, lsl #16
    69f8:	e1a02823 	mov	r2, r3, lsr #16
    69fc:	e59f3060 	ldr	r3, [pc, #96]	; 6a64 <.text+0x6a64>
    6a00:	e1c321b2 	strh	r2, [r3, #18]
    6a04:	eaffff57 	b	6768 <main+0x64>
        else
        	HL_Status.cpu_load = (TimerT2 - TimerT1)*1000/T0MR0; // load = "timer cycles" / "timer cycles per controller cycle" * 1000
    6a08:	e51b2010 	ldr	r2, [fp, #-16]
    6a0c:	e51b3014 	ldr	r3, [fp, #-20]
    6a10:	e0632002 	rsb	r2, r3, r2
    6a14:	e1a03002 	mov	r3, r2
    6a18:	e1a03283 	mov	r3, r3, lsl #5
    6a1c:	e0623003 	rsb	r3, r2, r3
    6a20:	e1a03103 	mov	r3, r3, lsl #2
    6a24:	e0833002 	add	r3, r3, r2
    6a28:	e1a03183 	mov	r3, r3, lsl #3
    6a2c:	e1a02003 	mov	r2, r3
    6a30:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6a34:	e2833901 	add	r3, r3, #16384	; 0x4000
    6a38:	e2833018 	add	r3, r3, #24	; 0x18
    6a3c:	e5933000 	ldr	r3, [r3]
    6a40:	e1a00002 	mov	r0, r2
    6a44:	e1a01003 	mov	r1, r3
    6a48:	eb005a1a 	bl	1d2b8 <____udivsi3_from_arm>
    6a4c:	e1a03000 	mov	r3, r0
    6a50:	e1a03803 	mov	r3, r3, lsl #16
    6a54:	e1a02823 	mov	r2, r3, lsr #16
    6a58:	e59f3004 	ldr	r3, [pc, #4]	; 6a64 <.text+0x6a64>
    6a5c:	e1c321b2 	strh	r2, [r3, #18]
      }

  }
    6a60:	eaffff40 	b	6768 <main+0x64>
    6a64:	40004fb8 	strmih	r4, [r0], -r8
    6a68:	40000f04 	andmi	r0, r0, r4, lsl #30
    6a6c:	40000f08 	andmi	r0, r0, r8, lsl #30
    6a70:	400020a4 	andmi	r2, r0, r4, lsr #1
    6a74:	40005104 	andmi	r5, r0, r4, lsl #2
    6a78:	40000f14 	andmi	r0, r0, r4, lsl pc
    6a7c:	88888889 	stmhiia	r8, {r0, r3, r7, fp, pc}
    6a80:	40000f00 	andmi	r0, r0, r0, lsl #30
    6a84:	cccccccd 	stcgtl	12, cr12, [ip], {205}
    6a88:	40000f12 	andmi	r0, r0, r2, lsl pc

00006a8c <mainloop>:
  return 0;
}


void mainloop(void) //mainloop is triggered at 1 kHz
{
    6a8c:	e1a0c00d 	mov	ip, sp
    6a90:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6a94:	e24cb004 	sub	fp, ip, #4	; 0x4
    6a98:	e24dd00c 	sub	sp, sp, #12	; 0xc
    static unsigned char led_cnt=0, led_state=1;
    static int Firefly_led_fin_cnt=0;
	unsigned char t;

	//blink red led if no GPS lock available
	led_cnt++;
    6a9c:	e59f33b8 	ldr	r3, [pc, #952]	; 6e5c <.text+0x6e5c>
    6aa0:	e5d33000 	ldrb	r3, [r3]
    6aa4:	e2833001 	add	r3, r3, #1	; 0x1
    6aa8:	e20330ff 	and	r3, r3, #255	; 0xff
    6aac:	e59f23a8 	ldr	r2, [pc, #936]	; 6e5c <.text+0x6e5c>
    6ab0:	e5c23000 	strb	r3, [r2]
	if((GPS_Data.status&0xFF)==0x03)
    6ab4:	e59f33a4 	ldr	r3, [pc, #932]	; 6e60 <.text+0x6e60>
    6ab8:	e5933028 	ldr	r3, [r3, #40]
    6abc:	e20330ff 	and	r3, r3, #255	; 0xff
    6ac0:	e3530003 	cmp	r3, #3	; 0x3
    6ac4:	1a000003 	bne	6ad8 <mainloop+0x4c>
	{
		LED(0,OFF);
    6ac8:	e3a00000 	mov	r0, #0	; 0x0
    6acc:	e3a01000 	mov	r1, #0	; 0x0
    6ad0:	eb00017b 	bl	70c4 <LED>
    6ad4:	ea000011 	b	6b20 <mainloop+0x94>
	}
	else
	{
	    if(led_cnt==150)
    6ad8:	e59f337c 	ldr	r3, [pc, #892]	; 6e5c <.text+0x6e5c>
    6adc:	e5d33000 	ldrb	r3, [r3]
    6ae0:	e3530096 	cmp	r3, #150	; 0x96
    6ae4:	1a000003 	bne	6af8 <mainloop+0x6c>
	    {
	      LED(0,ON);
    6ae8:	e3a00000 	mov	r0, #0	; 0x0
    6aec:	e3a01001 	mov	r1, #1	; 0x1
    6af0:	eb000173 	bl	70c4 <LED>
    6af4:	ea000009 	b	6b20 <mainloop+0x94>
	    }
	    else if(led_cnt==200)
    6af8:	e59f335c 	ldr	r3, [pc, #860]	; 6e5c <.text+0x6e5c>
    6afc:	e5d33000 	ldrb	r3, [r3]
    6b00:	e35300c8 	cmp	r3, #200	; 0xc8
    6b04:	1a000005 	bne	6b20 <mainloop+0x94>
	    {
	      led_cnt=0;
    6b08:	e59f334c 	ldr	r3, [pc, #844]	; 6e5c <.text+0x6e5c>
    6b0c:	e3a02000 	mov	r2, #0	; 0x0
    6b10:	e5c32000 	strb	r2, [r3]
	      LED(0,OFF);
    6b14:	e3a00000 	mov	r0, #0	; 0x0
    6b18:	e3a01000 	mov	r1, #0	; 0x0
    6b1c:	eb000168 	bl	70c4 <LED>
	    }
	}


	//after first lock, determine magnetic inclination and declination
	if (SYSTEM_initialized)
    6b20:	e59f333c 	ldr	r3, [pc, #828]	; 6e64 <.text+0x6e64>
    6b24:	e5d33000 	ldrb	r3, [r3]
    6b28:	e20330ff 	and	r3, r3, #255	; 0xff
    6b2c:	e3530000 	cmp	r3, #0	; 0x0
    6b30:	0a000035 	beq	6c0c <mainloop+0x180>
	{
		if ((!declinationAvailable) && (GPS_Data.horizontal_accuracy<10000) && ((GPS_Data.status&0x03)==0x03)) //make sure GPS lock is valid
    6b34:	e59f332c 	ldr	r3, [pc, #812]	; 6e68 <.text+0x6e68>
    6b38:	e5d33000 	ldrb	r3, [r3]
    6b3c:	e20330ff 	and	r3, r3, #255	; 0xff
    6b40:	e3530000 	cmp	r3, #0	; 0x0
    6b44:	1a000030 	bne	6c0c <mainloop+0x180>
    6b48:	e59f3310 	ldr	r3, [pc, #784]	; 6e60 <.text+0x6e60>
    6b4c:	e5932018 	ldr	r2, [r3, #24]
    6b50:	e3a03c27 	mov	r3, #9984	; 0x2700
    6b54:	e283300f 	add	r3, r3, #15	; 0xf
    6b58:	e1520003 	cmp	r2, r3
    6b5c:	8a00002a 	bhi	6c0c <mainloop+0x180>
    6b60:	e59f32f8 	ldr	r3, [pc, #760]	; 6e60 <.text+0x6e60>
    6b64:	e5933028 	ldr	r3, [r3, #40]
    6b68:	e2033003 	and	r3, r3, #3	; 0x3
    6b6c:	e3530003 	cmp	r3, #3	; 0x3
    6b70:	1a000025 	bne	6c0c <mainloop+0x180>
		{
			int status;
			estimatedDeclination=getDeclination(GPS_Data.latitude,GPS_Data.longitude,GPS_Data.height/1000,2012,&status);
    6b74:	e59f32e4 	ldr	r3, [pc, #740]	; 6e60 <.text+0x6e60>
    6b78:	e5930000 	ldr	r0, [r3]
    6b7c:	e59f32dc 	ldr	r3, [pc, #732]	; 6e60 <.text+0x6e60>
    6b80:	e593c004 	ldr	ip, [r3, #4]
    6b84:	e59f32d4 	ldr	r3, [pc, #724]	; 6e60 <.text+0x6e60>
    6b88:	e5931008 	ldr	r1, [r3, #8]
    6b8c:	e59f32d8 	ldr	r3, [pc, #728]	; 6e6c <.text+0x6e6c>
    6b90:	e0c32391 	smull	r2, r3, r1, r3
    6b94:	e1a02343 	mov	r2, r3, asr #6
    6b98:	e1a03fc1 	mov	r3, r1, asr #31
    6b9c:	e0632002 	rsb	r2, r3, r2
    6ba0:	e24b3014 	sub	r3, fp, #20	; 0x14
    6ba4:	e58d3000 	str	r3, [sp]
    6ba8:	e1a0100c 	mov	r1, ip
    6bac:	e3a03e7d 	mov	r3, #2000	; 0x7d0
    6bb0:	e283300c 	add	r3, r3, #12	; 0xc
    6bb4:	eb004206 	bl	173d4 <getDeclination>
    6bb8:	e1a02000 	mov	r2, r0
    6bbc:	e59f32ac 	ldr	r3, [pc, #684]	; 6e70 <.text+0x6e70>
    6bc0:	e5832000 	str	r2, [r3]
			if (estimatedDeclination<-32000) estimatedDeclination=-32000;
    6bc4:	e59f32a4 	ldr	r3, [pc, #676]	; 6e70 <.text+0x6e70>
    6bc8:	e5933000 	ldr	r3, [r3]
    6bcc:	e3730c7d 	cmn	r3, #32000	; 0x7d00
    6bd0:	aa000003 	bge	6be4 <mainloop+0x158>
    6bd4:	e59f2294 	ldr	r2, [pc, #660]	; 6e70 <.text+0x6e70>
    6bd8:	e3a03483 	mov	r3, #-2097152000	; 0x83000000
    6bdc:	e1a03843 	mov	r3, r3, asr #16
    6be0:	e5823000 	str	r3, [r2]
			if (estimatedDeclination>32000) estimatedDeclination=32000;
    6be4:	e59f3284 	ldr	r3, [pc, #644]	; 6e70 <.text+0x6e70>
    6be8:	e5933000 	ldr	r3, [r3]
    6bec:	e3530c7d 	cmp	r3, #32000	; 0x7d00
    6bf0:	da000002 	ble	6c00 <mainloop+0x174>
    6bf4:	e59f2274 	ldr	r2, [pc, #628]	; 6e70 <.text+0x6e70>
    6bf8:	e3a03c7d 	mov	r3, #32000	; 0x7d00
    6bfc:	e5823000 	str	r3, [r2]
			declinationAvailable=1;
    6c00:	e59f3260 	ldr	r3, [pc, #608]	; 6e68 <.text+0x6e68>
    6c04:	e3a02001 	mov	r2, #1	; 0x1
    6c08:	e5c32000 	strb	r2, [r3]
		}
	}

	//toggle green LED and update SDK input struct when GPS data packet is received
    if (gpsLEDTrigger)
    6c0c:	e59f3260 	ldr	r3, [pc, #608]	; 6e74 <.text+0x6e74>
    6c10:	e5d33000 	ldrb	r3, [r3]
    6c14:	e3530000 	cmp	r3, #0	; 0x0
    6c18:	0a000047 	beq	6d3c <mainloop+0x2b0>
    {
		if(led_state)
    6c1c:	e59f3254 	ldr	r3, [pc, #596]	; 6e78 <.text+0x6e78>
    6c20:	e5d33000 	ldrb	r3, [r3]
    6c24:	e3530000 	cmp	r3, #0	; 0x0
    6c28:	0a000006 	beq	6c48 <mainloop+0x1bc>
		{
			led_state=0;
    6c2c:	e59f3244 	ldr	r3, [pc, #580]	; 6e78 <.text+0x6e78>
    6c30:	e3a02000 	mov	r2, #0	; 0x0
    6c34:	e5c32000 	strb	r2, [r3]
			LED(1,OFF);
    6c38:	e3a00001 	mov	r0, #1	; 0x1
    6c3c:	e3a01000 	mov	r1, #0	; 0x0
    6c40:	eb00011f 	bl	70c4 <LED>
    6c44:	ea000005 	b	6c60 <mainloop+0x1d4>
		}
		else
		{
			LED(1,ON);
    6c48:	e3a00001 	mov	r0, #1	; 0x1
    6c4c:	e3a01001 	mov	r1, #1	; 0x1
    6c50:	eb00011b 	bl	70c4 <LED>
			led_state=1;
    6c54:	e59f321c 	ldr	r3, [pc, #540]	; 6e78 <.text+0x6e78>
    6c58:	e3a02001 	mov	r2, #1	; 0x1
    6c5c:	e5c32000 	strb	r2, [r3]
		}

		RO_ALL_Data.GPS_height=GPS_Data.height;
    6c60:	e59f31f8 	ldr	r3, [pc, #504]	; 6e60 <.text+0x6e60>
    6c64:	e5932008 	ldr	r2, [r3, #8]
    6c68:	e59f320c 	ldr	r3, [pc, #524]	; 6e7c <.text+0x6e7c>
    6c6c:	e5832058 	str	r2, [r3, #88]
		RO_ALL_Data.GPS_latitude=GPS_Data.latitude;
    6c70:	e59f31e8 	ldr	r3, [pc, #488]	; 6e60 <.text+0x6e60>
    6c74:	e5932000 	ldr	r2, [r3]
    6c78:	e59f31fc 	ldr	r3, [pc, #508]	; 6e7c <.text+0x6e7c>
    6c7c:	e5832050 	str	r2, [r3, #80]
		RO_ALL_Data.GPS_longitude=GPS_Data.longitude;
    6c80:	e59f31d8 	ldr	r3, [pc, #472]	; 6e60 <.text+0x6e60>
    6c84:	e5932004 	ldr	r2, [r3, #4]
    6c88:	e59f31ec 	ldr	r3, [pc, #492]	; 6e7c <.text+0x6e7c>
    6c8c:	e5832054 	str	r2, [r3, #84]
		RO_ALL_Data.GPS_speed_x=GPS_Data.speed_x;
    6c90:	e59f31c8 	ldr	r3, [pc, #456]	; 6e60 <.text+0x6e60>
    6c94:	e593200c 	ldr	r2, [r3, #12]
    6c98:	e59f31dc 	ldr	r3, [pc, #476]	; 6e7c <.text+0x6e7c>
    6c9c:	e583205c 	str	r2, [r3, #92]
		RO_ALL_Data.GPS_speed_y=GPS_Data.speed_y;
    6ca0:	e59f31b8 	ldr	r3, [pc, #440]	; 6e60 <.text+0x6e60>
    6ca4:	e5932010 	ldr	r2, [r3, #16]
    6ca8:	e59f31cc 	ldr	r3, [pc, #460]	; 6e7c <.text+0x6e7c>
    6cac:	e5832060 	str	r2, [r3, #96]
		RO_ALL_Data.GPS_status=GPS_Data.status;
    6cb0:	e59f31a8 	ldr	r3, [pc, #424]	; 6e60 <.text+0x6e60>
    6cb4:	e5932028 	ldr	r2, [r3, #40]
    6cb8:	e59f31bc 	ldr	r3, [pc, #444]	; 6e7c <.text+0x6e7c>
    6cbc:	e5832078 	str	r2, [r3, #120]
		RO_ALL_Data.GPS_sat_num=GPS_Data.numSV;
    6cc0:	e59f3198 	ldr	r3, [pc, #408]	; 6e60 <.text+0x6e60>
    6cc4:	e5932024 	ldr	r2, [r3, #36]
    6cc8:	e59f31ac 	ldr	r3, [pc, #428]	; 6e7c <.text+0x6e7c>
    6ccc:	e5832074 	str	r2, [r3, #116]
		RO_ALL_Data.GPS_week=GPS_Time.week;
    6cd0:	e59f31a8 	ldr	r3, [pc, #424]	; 6e80 <.text+0x6e80>
    6cd4:	e1d320b4 	ldrh	r2, [r3, #4]
    6cd8:	e59f319c 	ldr	r3, [pc, #412]	; 6e7c <.text+0x6e7c>
    6cdc:	e1c328b0 	strh	r2, [r3, #128]
		RO_ALL_Data.GPS_time_of_week=GPS_Time.time_of_week;
    6ce0:	e59f3198 	ldr	r3, [pc, #408]	; 6e80 <.text+0x6e80>
    6ce4:	e5932000 	ldr	r2, [r3]
    6ce8:	e59f318c 	ldr	r3, [pc, #396]	; 6e7c <.text+0x6e7c>
    6cec:	e583207c 	str	r2, [r3, #124]
		RO_ALL_Data.GPS_heading=GPS_Data.heading;
    6cf0:	e59f3168 	ldr	r3, [pc, #360]	; 6e60 <.text+0x6e60>
    6cf4:	e5932014 	ldr	r2, [r3, #20]
    6cf8:	e59f317c 	ldr	r3, [pc, #380]	; 6e7c <.text+0x6e7c>
    6cfc:	e5832064 	str	r2, [r3, #100]
		RO_ALL_Data.GPS_position_accuracy=GPS_Data.horizontal_accuracy;
    6d00:	e59f3158 	ldr	r3, [pc, #344]	; 6e60 <.text+0x6e60>
    6d04:	e5932018 	ldr	r2, [r3, #24]
    6d08:	e59f316c 	ldr	r3, [pc, #364]	; 6e7c <.text+0x6e7c>
    6d0c:	e5832068 	str	r2, [r3, #104]
		RO_ALL_Data.GPS_speed_accuracy=GPS_Data.speed_accuracy;
    6d10:	e59f3148 	ldr	r3, [pc, #328]	; 6e60 <.text+0x6e60>
    6d14:	e5932020 	ldr	r2, [r3, #32]
    6d18:	e59f315c 	ldr	r3, [pc, #348]	; 6e7c <.text+0x6e7c>
    6d1c:	e5832070 	str	r2, [r3, #112]
		RO_ALL_Data.GPS_height_accuracy=GPS_Data.vertical_accuracy;
    6d20:	e59f3138 	ldr	r3, [pc, #312]	; 6e60 <.text+0x6e60>
    6d24:	e593201c 	ldr	r2, [r3, #28]
    6d28:	e59f314c 	ldr	r3, [pc, #332]	; 6e7c <.text+0x6e7c>
    6d2c:	e583206c 	str	r2, [r3, #108]

		gpsLEDTrigger=0;
    6d30:	e59f213c 	ldr	r2, [pc, #316]	; 6e74 <.text+0x6e74>
    6d34:	e3a03000 	mov	r3, #0	; 0x0
    6d38:	e5c23000 	strb	r3, [r2]
    }

	//re-trigger UART-transmission if it was paused by modem CTS pin
	if(trigger_transmission)
    6d3c:	e59f3140 	ldr	r3, [pc, #320]	; 6e84 <.text+0x6e84>
    6d40:	e5d33000 	ldrb	r3, [r3]
    6d44:	e3530000 	cmp	r3, #0	; 0x0
    6d48:	0a000016 	beq	6da8 <mainloop+0x31c>
	{
		if(!(IOPIN0&(1<<CTS_RADIO)))
    6d4c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6d50:	e283390a 	add	r3, r3, #163840	; 0x28000
    6d54:	e5933000 	ldr	r3, [r3]
    6d58:	e2033501 	and	r3, r3, #4194304	; 0x400000
    6d5c:	e3530000 	cmp	r3, #0	; 0x0
    6d60:	1a000010 	bne	6da8 <mainloop+0x31c>
	  	{
	  		trigger_transmission=0;
    6d64:	e59f2118 	ldr	r2, [pc, #280]	; 6e84 <.text+0x6e84>
    6d68:	e3a03000 	mov	r3, #0	; 0x0
    6d6c:	e5c23000 	strb	r3, [r2]
		    if(ringbuffer(RBREAD, &t, 1))
    6d70:	e24b300d 	sub	r3, fp, #13	; 0xd
    6d74:	e3a00000 	mov	r0, #0	; 0x0
    6d78:	e1a01003 	mov	r1, r3
    6d7c:	e3a02001 	mov	r2, #1	; 0x1
    6d80:	eb000517 	bl	81e4 <ringbuffer>
    6d84:	e1a03000 	mov	r3, r0
    6d88:	e3530000 	cmp	r3, #0	; 0x0
    6d8c:	0a000005 	beq	6da8 <mainloop+0x31c>
		    {
		      transmission_running=1;
    6d90:	e59f20f0 	ldr	r2, [pc, #240]	; 6e88 <.text+0x6e88>
    6d94:	e3a03001 	mov	r3, #1	; 0x1
    6d98:	e5c23000 	strb	r3, [r2]
		      UARTWriteChar(t);
    6d9c:	e55b300d 	ldrb	r3, [fp, #-13]
    6da0:	e1a00003 	mov	r0, r3
    6da4:	eb00038a 	bl	7bd4 <UARTWriteChar>
		    }
	  	}
	}

#ifdef MATLAB
	//re-trigger UART-transmission if it was paused by modem CTS pin
	if(trigger_transmission)
	{
		if(!(IOPIN0&(1<<CTS_RADIO)))
	  	{
	  		trigger_transmission=0;
		    if(UART_Matlab_fifo(RBREAD, &t, 1))
		    {
		      transmission_running=1;
		      UARTWriteChar(t);
		    }
	  	}
	}
#endif

	//send data packet as an example how to use HL_serial_0 (please refer to uart.c for details)
/*
    if(uart_cnt++==ControllerCyclesPerSecond/DataOutputsPerSecond)
    {
    	uart_cnt=0;
      	if((sizeof(RO_ALL_Data))<ringbuffer(RBFREE, 0, 0))
       	{
       		UART_SendPacket(&RO_ALL_Data, sizeof(RO_ALL_Data), PD_RO_ALL_DATA);
       	}
    }
*/
    //handle gps data reception
    uBloxReceiveEngine();
    6da8:	eb0047d1 	bl	18cf4 <uBloxReceiveEngine>

	//run SDK mainloop. Please put all your data handling / controller code in sdk.c
	SDK_mainloop();
    6dac:	ebffedc6 	bl	24cc <SDK_mainloop>

    //write data to transmit buffer for immediate transfer to LL processor
    HL2LL_write_cycle();
    6db0:	ebffe59b 	bl	424 <HL2LL_write_cycle>

    // Dan Block Change  Commented out PTU
    //control pan-tilt-unit ("cam option 4" @ AscTec Pelican and AscTec Firefly)
    //PTU_update();
    // End Dan Block Change

    //synchronize all variables, commands and parameters with ACI
    aciSyncVar();
    6db4:	ebfff701 	bl	49c0 <aciSyncVar>
    aciSyncCmd();
    6db8:	ebfff69c 	bl	4830 <aciSyncCmd>
    aciSyncPar();
    6dbc:	ebfff637 	bl	46a0 <aciSyncPar>

    //run ACI engine
    aciEngine();
    6dc0:	ebfffd46 	bl	62e0 <aciEngine>

    //send buildinfo
    if ((SYSTEM_initialized) && (!transmitBuildInfoTrigger))
    6dc4:	e59f3098 	ldr	r3, [pc, #152]	; 6e64 <.text+0x6e64>
    6dc8:	e5d33000 	ldrb	r3, [r3]
    6dcc:	e20330ff 	and	r3, r3, #255	; 0xff
    6dd0:	e3530000 	cmp	r3, #0	; 0x0
    6dd4:	0a000007 	beq	6df8 <mainloop+0x36c>
    6dd8:	e59f30ac 	ldr	r3, [pc, #172]	; 6e8c <.text+0x6e8c>
    6ddc:	e5d33000 	ldrb	r3, [r3]
    6de0:	e20330ff 	and	r3, r3, #255	; 0xff
    6de4:	e3530000 	cmp	r3, #0	; 0x0
    6de8:	1a000002 	bne	6df8 <mainloop+0x36c>
		transmitBuildInfoTrigger=1;
    6dec:	e59f3098 	ldr	r3, [pc, #152]	; 6e8c <.text+0x6e8c>
    6df0:	e3a02001 	mov	r2, #1	; 0x1
    6df4:	e5c32000 	strb	r2, [r3]

    //Firefly LED
    if (SYSTEM_initialized&&fireflyLedEnabled)
    6df8:	e59f3064 	ldr	r3, [pc, #100]	; 6e64 <.text+0x6e64>
    6dfc:	e5d33000 	ldrb	r3, [r3]
    6e00:	e20330ff 	and	r3, r3, #255	; 0xff
    6e04:	e3530000 	cmp	r3, #0	; 0x0
    6e08:	0a000010 	beq	6e50 <mainloop+0x3c4>
    6e0c:	e59f307c 	ldr	r3, [pc, #124]	; 6e90 <.text+0x6e90>
    6e10:	e5d33000 	ldrb	r3, [r3]
    6e14:	e3530000 	cmp	r3, #0	; 0x0
    6e18:	0a00000c 	beq	6e50 <mainloop+0x3c4>
    {
    	if(++Firefly_led_fin_cnt==10)
    6e1c:	e59f3070 	ldr	r3, [pc, #112]	; 6e94 <.text+0x6e94>
    6e20:	e5933000 	ldr	r3, [r3]
    6e24:	e2832001 	add	r2, r3, #1	; 0x1
    6e28:	e59f3064 	ldr	r3, [pc, #100]	; 6e94 <.text+0x6e94>
    6e2c:	e5832000 	str	r2, [r3]
    6e30:	e59f305c 	ldr	r3, [pc, #92]	; 6e94 <.text+0x6e94>
    6e34:	e5933000 	ldr	r3, [r3]
    6e38:	e353000a 	cmp	r3, #10	; 0xa
    6e3c:	1a000003 	bne	6e50 <mainloop+0x3c4>
    	{
    		Firefly_led_fin_cnt=0;
    6e40:	e59f204c 	ldr	r2, [pc, #76]	; 6e94 <.text+0x6e94>
    6e44:	e3a03000 	mov	r3, #0	; 0x0
    6e48:	e5823000 	str	r3, [r2]
    		fireFlyLedHandler();
    6e4c:	eb000918 	bl	92b4 <fireFlyLedHandler>
    	}
    }

}
    6e50:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6e54:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6e58:	e12fff1e 	bx	lr
    6e5c:	40000f1c 	andmi	r0, r0, ip, lsl pc
    6e60:	400020a4 	andmi	r2, r0, r4, lsr #1
    6e64:	40000f10 	andmi	r0, r0, r0, lsl pc
    6e68:	40001310 	andmi	r1, r0, r0, lsl r3
    6e6c:	10624dd3 	ldrned	r4, [r2], #-211
    6e70:	40001308 	andmi	r1, r0, r8, lsl #6
    6e74:	40000dd4 	ldrmid	r0, [r0], -r4
    6e78:	4000002e 	andmi	r0, r0, lr, lsr #32
    6e7c:	40002214 	andmi	r2, r0, r4, lsl r2
    6e80:	40004f54 	andmi	r4, r0, r4, asr pc
    6e84:	40000f24 	andmi	r0, r0, r4, lsr #30
    6e88:	40000f22 	andmi	r0, r0, r2, lsr #30
    6e8c:	40000de6 	andmi	r0, r0, r6, ror #27
    6e90:	40000f11 	andmi	r0, r0, r1, lsl pc
    6e94:	40000f18 	andmi	r0, r0, r8, lsl pc

00006e98 <ACISDK>:


void ACISDK(void)
{
    6e98:	e1a0c00d 	mov	ip, sp
    6e9c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6ea0:	e24cb004 	sub	fp, ip, #4	; 0x4
    6ea4:	e24dd008 	sub	sp, sp, #8	; 0x8
	aciInit(1000);
    6ea8:	e3a00ffa 	mov	r0, #1000	; 0x3e8
    6eac:	ebfff294 	bl	3904 <aciInit>
	lpc_aci_init();
    6eb0:	ebfff280 	bl	38b8 <lpc_aci_init>
#ifndef MATLAB
	aciSetStartTxCallback(UARTWriteChar);
    6eb4:	e59f0174 	ldr	r0, [pc, #372]	; 7030 <.text+0x7030>
    6eb8:	ebfff2e3 	bl	3a4c <aciSetStartTxCallback>
	// Variables
	// aciPublishVariable(&(u.u1), VARTYPE_SINGLE, 0x1001, "Torque about x", "Data derived from controller", "N-m");
	// aciPublishVariable(&(u.u2), VARTYPE_SINGLE, 0x1002, "Torque about y", "Data derived from controller", "N-m");
	// aciPublishVariable(&(u.u3), VARTYPE_SINGLE, 0x1003, "Torque about z", "Data derived from controller", "N-m");
	// aciPublishVariable(&(u.u4), VARTYPE_SINGLE, 0x1004, "Thrust", "Data derived from controller", "N");
	aciPublishVariable(&RO_ALL_Data.angle_pitch, VARTYPE_INT32, 0x0300, "angle_pitch", "Pitch angle derived by by data fusion", "degree*1000");
    6ebc:	e59f3170 	ldr	r3, [pc, #368]	; 7034 <.text+0x7034>
    6ec0:	e58d3000 	str	r3, [sp]
    6ec4:	e59f316c 	ldr	r3, [pc, #364]	; 7038 <.text+0x7038>
    6ec8:	e58d3004 	str	r3, [sp, #4]
    6ecc:	e59f0168 	ldr	r0, [pc, #360]	; 703c <.text+0x703c>
    6ed0:	e3a01010 	mov	r1, #16	; 0x10
    6ed4:	e3a02c03 	mov	r2, #768	; 0x300
    6ed8:	e59f3160 	ldr	r3, [pc, #352]	; 7040 <.text+0x7040>
    6edc:	ebfff403 	bl	3ef0 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.angle_roll, VARTYPE_INT32, 0x0301, "angle_roll", "Roll angle derived by data fusion", "degree*1000");
    6ee0:	e59f315c 	ldr	r3, [pc, #348]	; 7044 <.text+0x7044>
    6ee4:	e58d3000 	str	r3, [sp]
    6ee8:	e59f3158 	ldr	r3, [pc, #344]	; 7048 <.text+0x7048>
    6eec:	e58d3004 	str	r3, [sp, #4]
    6ef0:	e59f0154 	ldr	r0, [pc, #340]	; 704c <.text+0x704c>
    6ef4:	e3a01010 	mov	r1, #16	; 0x10
    6ef8:	e3a02c03 	mov	r2, #768	; 0x300
    6efc:	e2822001 	add	r2, r2, #1	; 0x1
    6f00:	e59f3148 	ldr	r3, [pc, #328]	; 7050 <.text+0x7050>
    6f04:	ebfff3f9 	bl	3ef0 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.angle_yaw, VARTYPE_INT32, 0x0302, "angle_yaw", "Yaw angle derived by data fusion", "degree*1000");
    6f08:	e59f3144 	ldr	r3, [pc, #324]	; 7054 <.text+0x7054>
    6f0c:	e58d3000 	str	r3, [sp]
    6f10:	e59f3140 	ldr	r3, [pc, #320]	; 7058 <.text+0x7058>
    6f14:	e58d3004 	str	r3, [sp, #4]
    6f18:	e59f013c 	ldr	r0, [pc, #316]	; 705c <.text+0x705c>
    6f1c:	e3a01010 	mov	r1, #16	; 0x10
    6f20:	e3a02c03 	mov	r2, #768	; 0x300
    6f24:	e2822002 	add	r2, r2, #2	; 0x2
    6f28:	e59f3130 	ldr	r3, [pc, #304]	; 7060 <.text+0x7060>
    6f2c:	ebfff3ef 	bl	3ef0 <aciPublishVariableInt>


	// Commands
	// aciPublishCommand(&(real_mocap.dX), VARTYPE_SINGLE , 0x0512, "Mocap X", "X Position from MOCAP", "m");
	// aciPublishCommand(&(real_mocap.dY), VARTYPE_SINGLE , 0x0513, "Mocap Y", "X Position from MOCAP", "m");
	// aciPublishCommand(&(real_mocap.dZ), VARTYPE_SINGLE , 0x0514, "Mocap Z", "Z Position from MOCAP", "m");
	
	// aciPublishCommand(&(real_mocap.dThetax), VARTYPE_SINGLE , 0x0515, "Mocap Roll", "Roll Euler angle from MOCAP", "rad");
	// aciPublishCommand(&(real_mocap.dThetay), VARTYPE_SINGLE , 0x0516, "Mocap Pitch", "Pitch Euler angle from MOCAP", "rad");
	// aciPublishCommand(&(real_mocap.dThetaz), VARTYPE_SINGLE , 0x0517, "Mocap Yaw", "Yaw Euler angle from MOCAP", "rad");

	// Parameters
	// Start Added Ben Kuo
	//USMaxBot_range1 is the ultra sonic
	aciPublishVariable(&USMaxBot_range1, VARTYPE_INT32, 0x0608, "range_read", "Range Sensor", "inches");
    6f30:	e59f312c 	ldr	r3, [pc, #300]	; 7064 <.text+0x7064>
    6f34:	e58d3000 	str	r3, [sp]
    6f38:	e59f3128 	ldr	r3, [pc, #296]	; 7068 <.text+0x7068>
    6f3c:	e58d3004 	str	r3, [sp, #4]
    6f40:	e59f0124 	ldr	r0, [pc, #292]	; 706c <.text+0x706c>
    6f44:	e3a01010 	mov	r1, #16	; 0x10
    6f48:	e3a02c06 	mov	r2, #1536	; 0x600
    6f4c:	e2822008 	add	r2, r2, #8	; 0x8
    6f50:	e59f3118 	ldr	r3, [pc, #280]	; 7070 <.text+0x7070>
    6f54:	ebfff3e5 	bl	3ef0 <aciPublishVariableInt>
	aciPublishVariable(&Ben_thrust, VARTYPE_INT32, 0x0518, "Ben_thrust", "Thrust output", "not sure yet");
    6f58:	e59f3114 	ldr	r3, [pc, #276]	; 7074 <.text+0x7074>
    6f5c:	e58d3000 	str	r3, [sp]
    6f60:	e59f3110 	ldr	r3, [pc, #272]	; 7078 <.text+0x7078>
    6f64:	e58d3004 	str	r3, [sp, #4]
    6f68:	e59f010c 	ldr	r0, [pc, #268]	; 707c <.text+0x707c>
    6f6c:	e3a01010 	mov	r1, #16	; 0x10
    6f70:	e3a02e51 	mov	r2, #1296	; 0x510
    6f74:	e2822008 	add	r2, r2, #8	; 0x8
    6f78:	e59f3100 	ldr	r3, [pc, #256]	; 7080 <.text+0x7080>
    6f7c:	ebfff3db 	bl	3ef0 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.fusion_dheight, VARTYPE_INT32, 0x0305, "DataFusionHeight", "DataFusionHeight", "mm");
    6f80:	e59f30fc 	ldr	r3, [pc, #252]	; 7084 <.text+0x7084>
    6f84:	e58d3000 	str	r3, [sp]
    6f88:	e59f30f8 	ldr	r3, [pc, #248]	; 7088 <.text+0x7088>
    6f8c:	e58d3004 	str	r3, [sp, #4]
    6f90:	e59f00f4 	ldr	r0, [pc, #244]	; 708c <.text+0x708c>
    6f94:	e3a01010 	mov	r1, #16	; 0x10
    6f98:	e3a02fc1 	mov	r2, #772	; 0x304
    6f9c:	e2822001 	add	r2, r2, #1	; 0x1
    6fa0:	e59f30e8 	ldr	r3, [pc, #232]	; 7090 <.text+0x7090>
    6fa4:	ebfff3d1 	bl	3ef0 <aciPublishVariableInt>
	//aciPublishCommand(&(Ben_thrust), VARTYPE_UINT16 , 0x0518, "Thrust_send", "Thrust Command we send", "UL");
	// aciPublishCommand(&U_Kp_z, VARTYPE_SINGLE , 0x0518, "P Thrust Gain", "For Tuning the Gain for Hovering", "UL");
	// aciPublishCommand(&U_Kd_z, VARTYPE_SINGLE , 0x0519, "D Thrust Gain", "For Tuning the Gain for Hovering", "UL");
	aciPublishParameter(&U_Kp_z, VARTYPE_SINGLE, 0x0609, "P Thrust Gain", "For Tuning the Gain for Hovering", "UL");
    6fa8:	e59f30e4 	ldr	r3, [pc, #228]	; 7094 <.text+0x7094>
    6fac:	e58d3000 	str	r3, [sp]
    6fb0:	e59f30e0 	ldr	r3, [pc, #224]	; 7098 <.text+0x7098>
    6fb4:	e58d3004 	str	r3, [sp, #4]
    6fb8:	e59f00dc 	ldr	r0, [pc, #220]	; 709c <.text+0x709c>
    6fbc:	e3a01012 	mov	r1, #18	; 0x12
    6fc0:	e3a02c06 	mov	r2, #1536	; 0x600
    6fc4:	e2822009 	add	r2, r2, #9	; 0x9
    6fc8:	e59f30d0 	ldr	r3, [pc, #208]	; 70a0 <.text+0x70a0>
    6fcc:	ebfff2f1 	bl	3b98 <aciPublishParameterInt>
	aciPublishParameter(&U_Kd_z, VARTYPE_SINGLE, 0x060A, "D Thrust Gain", "For Tuning the Gain for Hovering", "UL");
    6fd0:	e59f30cc 	ldr	r3, [pc, #204]	; 70a4 <.text+0x70a4>
    6fd4:	e58d3000 	str	r3, [sp]
    6fd8:	e59f30c8 	ldr	r3, [pc, #200]	; 70a8 <.text+0x70a8>
    6fdc:	e58d3004 	str	r3, [sp, #4]
    6fe0:	e59f00c4 	ldr	r0, [pc, #196]	; 70ac <.text+0x70ac>
    6fe4:	e3a01012 	mov	r1, #18	; 0x12
    6fe8:	e3a02c06 	mov	r2, #1536	; 0x600
    6fec:	e282200a 	add	r2, r2, #10	; 0xa
    6ff0:	e59f30b8 	ldr	r3, [pc, #184]	; 70b0 <.text+0x70b0>
    6ff4:	ebfff2e7 	bl	3b98 <aciPublishParameterInt>
	aciPublishParameter(&landing_flag, VARTYPE_UINT16, 0x060B, "Landingflag", "initiate landing sequence", "UL");
    6ff8:	e59f30b4 	ldr	r3, [pc, #180]	; 70b4 <.text+0x70b4>
    6ffc:	e58d3000 	str	r3, [sp]
    7000:	e59f30b0 	ldr	r3, [pc, #176]	; 70b8 <.text+0x70b8>
    7004:	e58d3004 	str	r3, [sp, #4]
    7008:	e59f00ac 	ldr	r0, [pc, #172]	; 70bc <.text+0x70bc>
    700c:	e3a01009 	mov	r1, #9	; 0x9
    7010:	e3a02c06 	mov	r2, #1536	; 0x600
    7014:	e282200b 	add	r2, r2, #11	; 0xb
    7018:	e59f30a0 	ldr	r3, [pc, #160]	; 70c0 <.text+0x70c0>
    701c:	ebfff2dd 	bl	3b98 <aciPublishParameterInt>
	// End Added Ben Kuo
	// Commands
#else
	// Matlab parameters

	aciPublishParameter(&matlab_params.p01,VARTYPE_STRUCT_WITH_SIZE(60),0x0F00,"Matlab Parameter Set 1","Matlab paramters 1..15","");
	aciPublishParameter(&matlab_params.p16,VARTYPE_STRUCT_WITH_SIZE(60),0x0F01,"Matlab Parameter Set 2","Matlab paramters 15..30","");
	aciPublishParameter(&matlab_params.p30,VARTYPE_STRUCT_WITH_SIZE(48),0x0F02,"Matlab Parameter Set 3","Matlab paramters 30..40 and CRC","");
#endif

	//get initial values from flash for all parameters
	lpc_aci_ReadParafromFlash();
    7020:	ebfff1ba 	bl	3710 <lpc_aci_ReadParafromFlash>

}
    7024:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7028:	e89d6800 	ldmia	sp, {fp, sp, lr}
    702c:	e12fff1e 	bx	lr
    7030:	00007bd4 	ldreqd	r7, [r0], -r4
    7034:	0001d5dc 	ldreqd	sp, [r1], -ip
    7038:	0001d5d0 	ldreqd	sp, [r1], -r0
    703c:	40002230 	andmi	r2, r0, r0, lsr r2
    7040:	0001d604 	andeq	sp, r1, r4, lsl #12
    7044:	0001d5a0 	andeq	sp, r1, r0, lsr #11
    7048:	0001d594 	muleq	r1, r4, r5
    704c:	40002234 	andmi	r2, r0, r4, lsr r2
    7050:	0001d5c4 	andeq	sp, r1, r4, asr #11
    7054:	0001d564 	andeq	sp, r1, r4, ror #10
    7058:	0001d558 	andeq	sp, r1, r8, asr r5
    705c:	40002238 	andmi	r2, r0, r8, lsr r2
    7060:	0001d588 	andeq	sp, r1, r8, lsl #11
    7064:	0001d53c 	andeq	sp, r1, ip, lsr r5
    7068:	0001d534 	andeq	sp, r1, r4, lsr r5
    706c:	40000e24 	andmi	r0, r0, r4, lsr #28
    7070:	0001d54c 	andeq	sp, r1, ip, asr #10
    7074:	0001d518 	andeq	sp, r1, r8, lsl r5
    7078:	0001d508 	andeq	sp, r1, r8, lsl #10
    707c:	400012b0 	strmih	r1, [r0], -r0
    7080:	0001d528 	andeq	sp, r1, r8, lsr #10
    7084:	0001d4e0 	andeq	sp, r1, r0, ror #9
    7088:	0001d4dc 	ldreqd	sp, [r1], -ip
    708c:	4000229c 	mulmi	r0, ip, r2
    7090:	0001d4f4 	streqd	sp, [r1], -r4
    7094:	0001d4a8 	andeq	sp, r1, r8, lsr #9
    7098:	0001d4a4 	andeq	sp, r1, r4, lsr #9
    709c:	40000058 	andmi	r0, r0, r8, asr r0
    70a0:	0001d4cc 	andeq	sp, r1, ip, asr #9
    70a4:	0001d470 	andeq	sp, r1, r0, ror r4
    70a8:	0001d46c 	andeq	sp, r1, ip, ror #8
    70ac:	4000005c 	andmi	r0, r0, ip, asr r0
    70b0:	0001d494 	muleq	r1, r4, r4
    70b4:	0001d444 	andeq	sp, r1, r4, asr #8
    70b8:	0001d440 	andeq	sp, r1, r0, asr #8
    70bc:	400012c0 	andmi	r1, r0, r0, asr #5
    70c0:	0001d460 	andeq	sp, r1, r0, ror #8

000070c4 <LED>:
#include "irq.h"


void LED(unsigned char nr, unsigned char onoff) //set or reset LED 0..3
{
    70c4:	e1a0c00d 	mov	ip, sp
    70c8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    70cc:	e24cb004 	sub	fp, ip, #4	; 0x4
    70d0:	e24dd008 	sub	sp, sp, #8	; 0x8
    70d4:	e1a03000 	mov	r3, r0
    70d8:	e1a02001 	mov	r2, r1
    70dc:	e54b3010 	strb	r3, [fp, #-16]
    70e0:	e1a03002 	mov	r3, r2
    70e4:	e54b3014 	strb	r3, [fp, #-20]
  if (nr>=2)
    70e8:	e55b3010 	ldrb	r3, [fp, #-16]
    70ec:	e3530001 	cmp	r3, #1	; 0x1
    70f0:	8a000013 	bhi	7144 <LED+0x80>
  	return;
  if(onoff == OFF)
    70f4:	e55b3014 	ldrb	r3, [fp, #-20]
    70f8:	e3530000 	cmp	r3, #0	; 0x0
    70fc:	1a000008 	bne	7124 <LED+0x60>
  {
    IOSET1 = (1<<(24+nr));
    7100:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    7104:	e282290a 	add	r2, r2, #163840	; 0x28000
    7108:	e2822014 	add	r2, r2, #20	; 0x14
    710c:	e55b3010 	ldrb	r3, [fp, #-16]
    7110:	e2831018 	add	r1, r3, #24	; 0x18
    7114:	e3a03001 	mov	r3, #1	; 0x1
    7118:	e1a03113 	mov	r3, r3, lsl r1
    711c:	e5823000 	str	r3, [r2]
    7120:	ea000007 	b	7144 <LED+0x80>
  }
  else
  {
    IOCLR1 = (1<<(24+nr));
    7124:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    7128:	e282290a 	add	r2, r2, #163840	; 0x28000
    712c:	e282201c 	add	r2, r2, #28	; 0x1c
    7130:	e55b3010 	ldrb	r3, [fp, #-16]
    7134:	e2831018 	add	r1, r3, #24	; 0x18
    7138:	e3a03001 	mov	r3, #1	; 0x1
    713c:	e1a03113 	mov	r3, r3, lsl r1
    7140:	e5823000 	str	r3, [r2]
  }
}
    7144:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7148:	e89d6800 	ldmia	sp, {fp, sp, lr}
    714c:	e12fff1e 	bx	lr

00007150 <init>:
#include "sdk.h"
// End Dan Block Add

void init(void)
{
    7150:	e1a0c00d 	mov	ip, sp
    7154:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7158:	e24cb004 	sub	fp, ip, #4	; 0x4
  MAMCR = 0x02;  //Memory Acceleration enabled
    715c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7160:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    7164:	e3a02002 	mov	r2, #2	; 0x2
    7168:	e5832000 	str	r2, [r3]
  MAMTIM = 0x04;
    716c:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    7170:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    7174:	e3a02004 	mov	r2, #4	; 0x4
    7178:	e5832000 	str	r2, [r3]
  VPBDIV = 0x01;  //0x01: peripheral frequency == cpu frequency, 0x00: per. freq. = crystal freq.
    717c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7180:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    7184:	e2833c01 	add	r3, r3, #256	; 0x100
    7188:	e3a02001 	mov	r2, #1	; 0x1
    718c:	e5832000 	str	r2, [r3]
  pll_init();
    7190:	eb0000fc 	bl	7588 <pll_init>
  pll_feed();
    7194:	eb00010b 	bl	75c8 <pll_feed>
  init_ports();
    7198:	eb000044 	bl	72b0 <init_ports>
#ifdef MATLAB
  UART_Matlab_Initialize(57600);
#else
  UARTInitialize(57600);	//debug / command
    719c:	e3a00ce1 	mov	r0, #57600	; 0xe100
    71a0:	eb000235 	bl	7a7c <UARTInitialize>
#endif
  UART1Initialize(57600);	//57600 Servo / GPS, 38400 "indoor GPS"
    71a4:	e3a00ce1 	mov	r0, #57600	; 0xe100
    71a8:	eb00025e 	bl	7b28 <UART1Initialize>
  init_spi();
    71ac:	eb0000c0 	bl	74b4 <init_spi>
  init_spi1();
    71b0:	eb0000cd 	bl	74ec <init_spi1>
  init_timer0();
    71b4:	eb000067 	bl	7358 <init_timer0>
//  I2CInit(I2CMASTER);
  PWM_Init();
    71b8:	eb000090 	bl	7400 <PWM_Init>
  ADCInit(ADC_CLK);
    71bc:	e3a0093d 	mov	r0, #999424	; 0xf4000
    71c0:	e2800d09 	add	r0, r0, #576	; 0x240
    71c4:	eb000c45 	bl	a2e0 <ADCInit>
  init_interrupts();
    71c8:	eb000002 	bl	71d8 <init_interrupts>
 }
    71cc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    71d0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    71d4:	e12fff1e 	bx	lr

000071d8 <init_interrupts>:

void init_interrupts(void)
{
    71d8:	e1a0c00d 	mov	ip, sp
    71dc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    71e0:	e24cb004 	sub	fp, ip, #4	; 0x4
  init_VIC();
    71e4:	eb000b91 	bl	a030 <init_VIC>

  //Timer0 interrupt
  install_irq( TIMER0_INT, (void *) timer0ISR );
    71e8:	e3a00004 	mov	r0, #4	; 0x4
    71ec:	e59f10a8 	ldr	r1, [pc, #168]	; 729c <.text+0x729c>
    71f0:	eb000bbf 	bl	a0f4 <install_irq>

  //UART1 interrupt
  install_irq( UART1_INT, (void *) uart1ISR );
    71f4:	e3a00007 	mov	r0, #7	; 0x7
    71f8:	e59f10a0 	ldr	r1, [pc, #160]	; 72a0 <.text+0x72a0>
    71fc:	eb000bbc 	bl	a0f4 <install_irq>
  U1IER = 3; //=3; enable THRE and RX interrupt
    7200:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    7204:	e2833801 	add	r3, r3, #65536	; 0x10000
    7208:	e3a02003 	mov	r2, #3	; 0x3
    720c:	e5832000 	str	r2, [r3]

  //UART0 interrupt
  install_irq( UART0_INT, (void *) uart0ISR );
    7210:	e3a00006 	mov	r0, #6	; 0x6
    7214:	e59f1088 	ldr	r1, [pc, #136]	; 72a4 <.text+0x72a4>
    7218:	eb000bb5 	bl	a0f4 <install_irq>
  U0IER = 3; //=3; enable THRE and RX interrupt
    721c:	e3a03903 	mov	r3, #49152	; 0xc000
    7220:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    7224:	e3a02003 	mov	r2, #3	; 0x3
    7228:	e5832000 	str	r2, [r3]

  //I2C0 interrupt
//  install_irq( I2C0_INT, (void *) I2C0MasterHandler );
//  I20CONSET = I2CONSET_I2EN;

// Dan Block Added
    // SPI0 interrupt
    install_irq( SPI0_INT, (void *) SPI0Handler );
    722c:	e3a0000a 	mov	r0, #10	; 0xa
    7230:	e59f1070 	ldr	r1, [pc, #112]	; 72a8 <.text+0x72a8>
    7234:	eb000bae 	bl	a0f4 <install_irq>
    S0SPCR |= 0x80;  // Enable SPI0 interrupts
    7238:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    723c:	e2822802 	add	r2, r2, #131072	; 0x20000
    7240:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7244:	e2833802 	add	r3, r3, #131072	; 0x20000
    7248:	e5933000 	ldr	r3, [r3]
    724c:	e3833080 	orr	r3, r3, #128	; 0x80
    7250:	e5823000 	str	r3, [r2]
// End Dan Block Add

  //SSP interrupt
  install_irq( SPI1_INT, (void *) SSPHandler );
    7254:	e3a0000b 	mov	r0, #11	; 0xb
    7258:	e59f104c 	ldr	r1, [pc, #76]	; 72ac <.text+0x72ac>
    725c:	eb000ba4 	bl	a0f4 <install_irq>
  /* Set SSPINMS registers to enable interrupts */
  /* enable all interrupts, Rx overrun, Rx timeout, RX FIFO half full int,
  TX FIFO half empty int */
  SSPIMSC = SSPIMSC_TXIM | SSPIMSC_RXIM | SSPIMSC_RORIM;// | SSPIMSC_RTIM;
    7260:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7264:	e283391a 	add	r3, r3, #425984	; 0x68000
    7268:	e2833014 	add	r3, r3, #20	; 0x14
    726c:	e3a0200d 	mov	r2, #13	; 0xd
    7270:	e5832000 	str	r2, [r3]
  /* SSP Enabled */
  SSPCR1 |= SSPCR1_SSE;
    7274:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    7278:	e282291a 	add	r2, r2, #425984	; 0x68000
    727c:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    7280:	e283391a 	add	r3, r3, #425984	; 0x68000
    7284:	e5933000 	ldr	r3, [r3]
    7288:	e3833002 	orr	r3, r3, #2	; 0x2
    728c:	e5823000 	str	r3, [r2]
}
    7290:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7294:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7298:	e12fff1e 	bx	lr
    729c:	0000661c 	andeq	r6, r0, ip, lsl r6
    72a0:	00007708 	andeq	r7, r0, r8, lsl #14
    72a4:	000077d8 	ldreqd	r7, [r0], -r8
    72a8:	0000176c 	andeq	r1, r0, ip, ror #14
    72ac:	0000a6cc 	andeq	sl, r0, ip, asr #13

000072b0 <init_ports>:


void init_ports(void)
{
    72b0:	e1a0c00d 	mov	ip, sp
    72b4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    72b8:	e24cb004 	sub	fp, ip, #4	; 0x4
/* PINSEL0
 *
 * PORT0:
 * P0.0: TXD0 -> 01
 * P0.1: RXD0 -> 01
 * P0.2: SCO0 -> 01
 * P0.3: SDA0 -> 01
 * Byte0_sel = 0b01010101 = 0x55
 *
 * P0.4: SCK0 -> 01
 * P0.5: MISO0 -> 01
 * P0.6: MOSI0 -> 01
 * P0.7: LL_NCS/IO_out -> 00
 * or: PWM2 -> 10
 * Byte1_sel = 0x00010101 = 0x15
 * Byte0_io_dir = 0x80
 *
 * P0.8: TXD1 -> 01
 * P0.9: RXD1 -> 01
 * P0.10: IO_in -> 00
 * P0.11: SCL1 -> 11
 * or Falcon8: IO_out -> 00
 * Byte2_sel = 0b11000101 = 0xC5
 *
 * P0.12: IO_in -> 00
 * P0.13: IO_in -> 00
 * P0.14: SDA1 -> 11
 * or IO_out (CS SD-Card) => SD_Logging
 * P0.15: IO_in -> 00
 * Byte3_sel = 0b00110000 = 0x30
 * Byte1_io_dir = 0x00
 * or SD_Logging => Byte1_io_dir=0x40
 */

 	PINSEL0=0x30C51555;
    72bc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    72c0:	e283390b 	add	r3, r3, #180224	; 0x2c000
    72c4:	e59f2084 	ldr	r2, [pc, #132]	; 7350 <.text+0x7350>
    72c8:	e5832000 	str	r2, [r3]

 /* PINSEL1
  *
  * P0.16: IO_in -> 00
  * P0.17: SCK1 -> 10
  * P0.18: MISO1 -> 10
  * P0.19: MOSI1-> 10
  * Byte0: 0b10101000 = 0xA8
  *
  * P0.20: SSEL1 -> 10
  * P0.21: PWM5 -> 01
  * P0.22: IO_in -> 00
  * P0.23: IO_in -> 00
  * Byte1: 0b00000110 = 0x06
  * Byte2_io_dir: 0x30 //0x11
  *
  * P0.24: 00
  * P0.25: VOLTAGE_2: -> 01
  * or IO_in (FALCON) -> 00
  * P0.26: 00
  * P0.27: 00
  * Byte2: 0b00000100 = 0x04
  *
  * P0.28: CURRENT_2: -> 01
  * P0.29: VOLTAGE_1: -> 01
  * P0.30: CURRENT_1: -> 01
  * P0.31: IO_in -> 00
  * Byte3: 0b00010101 = 0x15
  * Byte3_io_dir=0x00
  */
 PINSEL1 = 0x150406A8;
    72cc:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    72d0:	e283390b 	add	r3, r3, #180224	; 0x2c000
    72d4:	e59f2078 	ldr	r2, [pc, #120]	; 7354 <.text+0x7354>
    72d8:	e5832000 	str	r2, [r3]

 PINSEL2 = 0x00000004;
    72dc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    72e0:	e283390b 	add	r3, r3, #180224	; 0x2c000
    72e4:	e2833014 	add	r3, r3, #20	; 0x14
    72e8:	e3a02004 	mov	r2, #4	; 0x4
    72ec:	e5832000 	str	r2, [r3]

 IODIR0 = 0x0030B480;
    72f0:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    72f4:	e282290a 	add	r2, r2, #163840	; 0x28000
    72f8:	e3a039c2 	mov	r3, #3178496	; 0x308000
    72fc:	e2833dd2 	add	r3, r3, #13440	; 0x3480
    7300:	e5823000 	str	r3, [r2]

 IOSET0 = (1<<EXT_NCS)|(1<<11); //all nCS high
    7304:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    7308:	e283390a 	add	r3, r3, #163840	; 0x28000
    730c:	e3a02d22 	mov	r2, #2176	; 0x880
    7310:	e5832000 	str	r2, [r3]
 //IOSET0 = (1<<LL_nCS);	//CS LL_Controller

/* P1.16: IO_1/IO_out	=> FET for camera power supply
 * P1.17: Beeper/IO_out
 * .
 * .
 * P1.24: LED1/IO_out
 * P1.25: LED2/IO_out
 *
 */

 IODIR1 = 0x03030000;
    7314:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    7318:	e282290a 	add	r2, r2, #163840	; 0x28000
    731c:	e2822018 	add	r2, r2, #24	; 0x18
    7320:	e3a03403 	mov	r3, #50331648	; 0x3000000
    7324:	e2833803 	add	r3, r3, #196608	; 0x30000
    7328:	e5823000 	str	r3, [r2]
 IOSET1 = ((1<<24)|(1<<16)); //turn off LED1, turn beeper off
    732c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    7330:	e282290a 	add	r2, r2, #163840	; 0x28000
    7334:	e2822014 	add	r2, r2, #20	; 0x14
    7338:	e3a03401 	mov	r3, #16777216	; 0x1000000
    733c:	e2833801 	add	r3, r3, #65536	; 0x10000
    7340:	e5823000 	str	r3, [r2]

}
    7344:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7348:	e89d6800 	ldmia	sp, {fp, sp, lr}
    734c:	e12fff1e 	bx	lr
    7350:	30c51555 	sbccc	r1, r5, r5, asr r5
    7354:	150406a8 	strne	r0, [r4, #-1704]

00007358 <init_timer0>:

void init_timer0(void)
{
    7358:	e1a0c00d 	mov	ip, sp
    735c:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    7360:	e24cb004 	sub	fp, ip, #4	; 0x4
  T0TC=0;
    7364:	e3a03901 	mov	r3, #16384	; 0x4000
    7368:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    736c:	e3a02000 	mov	r2, #0	; 0x0
    7370:	e5832000 	str	r2, [r3]
  T0TCR=0x0;    //Reset timer0
    7374:	e3a03901 	mov	r3, #16384	; 0x4000
    7378:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    737c:	e3a02000 	mov	r2, #0	; 0x0
    7380:	e5832000 	str	r2, [r3]
  T0MCR=0x3;    //Interrupt on match MR0 and reset counter
    7384:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7388:	e2833901 	add	r3, r3, #16384	; 0x4000
    738c:	e2833014 	add	r3, r3, #20	; 0x14
    7390:	e3a02003 	mov	r2, #3	; 0x3
    7394:	e5832000 	str	r2, [r3]
  T0PR=0;
    7398:	e3a03901 	mov	r3, #16384	; 0x4000
    739c:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    73a0:	e3a02000 	mov	r2, #0	; 0x0
    73a4:	e5832000 	str	r2, [r3]
  T0PC=0;     //Prescale Counter = 0
    73a8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    73ac:	e2833901 	add	r3, r3, #16384	; 0x4000
    73b0:	e2833010 	add	r3, r3, #16	; 0x10
    73b4:	e3a02000 	mov	r2, #0	; 0x0
    73b8:	e5832000 	str	r2, [r3]
  T0MR0=peripheralClockFrequency()/ControllerCyclesPerSecond; // /200 => 200 Hz Period
    73bc:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
    73c0:	e2844901 	add	r4, r4, #16384	; 0x4000
    73c4:	e2844018 	add	r4, r4, #24	; 0x18
    73c8:	eb000096 	bl	7628 <peripheralClockFrequency>
    73cc:	e1a02000 	mov	r2, r0
    73d0:	e59f3024 	ldr	r3, [pc, #36]	; 73fc <.text+0x73fc>
    73d4:	e0831392 	umull	r1, r3, r2, r3
    73d8:	e1a03323 	mov	r3, r3, lsr #6
    73dc:	e5843000 	str	r3, [r4]
  T0TCR=0x1;   //Set timer0
    73e0:	e3a03901 	mov	r3, #16384	; 0x4000
    73e4:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    73e8:	e3a02001 	mov	r2, #1	; 0x1
    73ec:	e5832000 	str	r2, [r3]
}
    73f0:	e24bd010 	sub	sp, fp, #16	; 0x10
    73f4:	e89d6810 	ldmia	sp, {r4, fp, sp, lr}
    73f8:	e12fff1e 	bx	lr
    73fc:	10624dd3 	ldrned	r4, [r2], #-211

00007400 <PWM_Init>:

void PWM_Init( void )
{
    7400:	e1a0c00d 	mov	ip, sp
    7404:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7408:	e24cb004 	sub	fp, ip, #4	; 0x4
  //  match_counter = 0;
  //  PINSEL0 = 0x000A800A;	/* set GPIOs for all PWMs */
  //  PINSEL1 = 0x00000400;
    PWMTCR = TCR_RESET;		/* Counter Reset */
    740c:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    7410:	e2833905 	add	r3, r3, #81920	; 0x14000
    7414:	e3a02002 	mov	r2, #2	; 0x2
    7418:	e5832000 	str	r2, [r3]

    PWMPR = 0x00;		/* count frequency:Fpclk */
    741c:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    7420:	e2833905 	add	r3, r3, #81920	; 0x14000
    7424:	e3a02000 	mov	r2, #0	; 0x0
    7428:	e5832000 	str	r2, [r3]
    PWMMCR = PWMMR0R;	/* interrupt on PWMMR0, reset on PWMMR0, reset
    742c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7430:	e2833905 	add	r3, r3, #81920	; 0x14000
    7434:	e2833014 	add	r3, r3, #20	; 0x14
    7438:	e3a02002 	mov	r2, #2	; 0x2
    743c:	e5832000 	str	r2, [r3]
				TC if PWM0 matches */
    PWMMR0 = 1179648 ;
    7440:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7444:	e2833905 	add	r3, r3, #81920	; 0x14000
    7448:	e2833018 	add	r3, r3, #24	; 0x18
    744c:	e3a02812 	mov	r2, #1179648	; 0x120000
    7450:	e5832000 	str	r2, [r3]
    PWMMR5 = 88470;
    7454:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    7458:	e2822905 	add	r2, r2, #81920	; 0x14000
    745c:	e2822044 	add	r2, r2, #68	; 0x44
    7460:	e3a03b56 	mov	r3, #88064	; 0x15800
    7464:	e2833f65 	add	r3, r3, #404	; 0x194
    7468:	e2833002 	add	r3, r3, #2	; 0x2
    746c:	e5823000 	str	r3, [r2]

    /* all PWM latch enabled */
    PWMLER = LER5_EN;
    7470:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7474:	e2833905 	add	r3, r3, #81920	; 0x14000
    7478:	e2833050 	add	r3, r3, #80	; 0x50
    747c:	e3a02020 	mov	r2, #32	; 0x20
    7480:	e5832000 	str	r2, [r3]

        /* All single edge, all enable */
    PWMPCR = PWMENA1 | PWMENA2 | PWMENA3 | PWMENA4 | PWMENA5 | PWMENA6;
    7484:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7488:	e2833905 	add	r3, r3, #81920	; 0x14000
    748c:	e283304c 	add	r3, r3, #76	; 0x4c
    7490:	e3a02c7e 	mov	r2, #32256	; 0x7e00
    7494:	e5832000 	str	r2, [r3]
    PWMTCR = TCR_CNT_EN | TCR_PWM_EN;	/* counter enable, PWM enable */
    7498:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    749c:	e2833905 	add	r3, r3, #81920	; 0x14000
    74a0:	e3a02009 	mov	r2, #9	; 0x9
    74a4:	e5832000 	str	r2, [r3]
}
    74a8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    74ac:	e89d6800 	ldmia	sp, {fp, sp, lr}
    74b0:	e12fff1e 	bx	lr

000074b4 <init_spi>:


void init_spi(void)
{
    74b4:	e1a0c00d 	mov	ip, sp
    74b8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    74bc:	e24cb004 	sub	fp, ip, #4	; 0x4
// Dan Block Added
  S0SPCCR=0x18; //24 clock-cycles (~60MHz) = 1 SPI cycle => SPI @ 2.5MHz
    74c0:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    74c4:	e2833802 	add	r3, r3, #131072	; 0x20000
    74c8:	e3a02018 	mov	r2, #24	; 0x18
    74cc:	e5832000 	str	r2, [r3]
  //S0SPCCR=0x0C; //12 clock-cycles (~60MHz) = 1 SPI cycle => SPI @ 5MHz
  S0SPCR=0x24;  //LPC is Master  16bit transfer
    74d0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    74d4:	e2833802 	add	r3, r3, #131072	; 0x20000
    74d8:	e3a02024 	mov	r2, #36	; 0x24
    74dc:	e5832000 	str	r2, [r3]


  //  S0SPCCR=0x04; //30 clock-cycles (~60MHz) = 1 SPI cycle => SPI @ 2MHz
  //  S0SPCR=0x20;  //LPC is Master
// End Dan Block Add
}
    74e0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    74e4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    74e8:	e12fff1e 	bx	lr

000074ec <init_spi1>:

void init_spi1(void)
{
    74ec:	e1a0c00d 	mov	ip, sp
    74f0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    74f4:	e24cb004 	sub	fp, ip, #4	; 0x4
    74f8:	e24dd004 	sub	sp, sp, #4	; 0x4
	unsigned char i, Dummy;

    /* Set DSS data to 8-bit, Frame format SPI, CPOL = 0, CPHA = 0, and SCR is 3 */
    SSPCR0 = 0x040F;
    74fc:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    7500:	e282291a 	add	r2, r2, #425984	; 0x68000
    7504:	e3a03b01 	mov	r3, #1024	; 0x400
    7508:	e283300f 	add	r3, r3, #15	; 0xf
    750c:	e5823000 	str	r3, [r2]

    /* SSPCPSR clock prescale register, master mode, minimum divisor is 0x02 */
    SSPCPSR = 0x1B;
    7510:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7514:	e283391a 	add	r3, r3, #425984	; 0x68000
    7518:	e2833010 	add	r3, r3, #16	; 0x10
    751c:	e3a0201b 	mov	r2, #27	; 0x1b
    7520:	e5832000 	str	r2, [r3]

    for ( i = 0; i < FIFOSIZE; i++ )
    7524:	e3a03000 	mov	r3, #0	; 0x0
    7528:	e54b300e 	strb	r3, [fp, #-14]
    752c:	ea000006 	b	754c <init_spi1+0x60>
    {
	Dummy = SSPDR;		/* clear the RxFIFO */
    7530:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    7534:	e283391a 	add	r3, r3, #425984	; 0x68000
    7538:	e5933000 	ldr	r3, [r3]
    753c:	e54b300d 	strb	r3, [fp, #-13]
    7540:	e55b300e 	ldrb	r3, [fp, #-14]
    7544:	e2833001 	add	r3, r3, #1	; 0x1
    7548:	e54b300e 	strb	r3, [fp, #-14]
    754c:	e55b300e 	ldrb	r3, [fp, #-14]
    7550:	e3530007 	cmp	r3, #7	; 0x7
    7554:	9afffff5 	bls	7530 <init_spi1+0x44>
    }

    /*all ints deactivated*/
	SSPIMSC = 0;
    7558:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    755c:	e283391a 	add	r3, r3, #425984	; 0x68000
    7560:	e2833014 	add	r3, r3, #20	; 0x14
    7564:	e3a02000 	mov	r2, #0	; 0x0
    7568:	e5832000 	str	r2, [r3]

    /* Device select as master, SSP Enabled */
    SSPCR1 = 0x00;// | SSPCR1_SSE;
    756c:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    7570:	e283391a 	add	r3, r3, #425984	; 0x68000
    7574:	e3a02000 	mov	r2, #0	; 0x0
    7578:	e5832000 	str	r2, [r3]

    return;


}
    757c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7580:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7584:	e12fff1e 	bx	lr

00007588 <pll_init>:

void pll_init(void)
{
    7588:	e1a0c00d 	mov	ip, sp
    758c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7590:	e24cb004 	sub	fp, ip, #4	; 0x4
  PLLCFG=0x23;    //0b00100011; => M=4,0690; P=2;
    7594:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7598:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    759c:	e2833084 	add	r3, r3, #132	; 0x84
    75a0:	e3a02023 	mov	r2, #35	; 0x23
    75a4:	e5832000 	str	r2, [r3]
  PLLCON=0x03;    //PLLE=1, PLLC=1 => PLL enabled as system clock
    75a8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    75ac:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    75b0:	e2833080 	add	r3, r3, #128	; 0x80
    75b4:	e3a02003 	mov	r2, #3	; 0x3
    75b8:	e5832000 	str	r2, [r3]
}
    75bc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    75c0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    75c4:	e12fff1e 	bx	lr

000075c8 <pll_feed>:

void pll_feed(void)
{
    75c8:	e1a0c00d 	mov	ip, sp
    75cc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    75d0:	e24cb004 	sub	fp, ip, #4	; 0x4
  PLLFEED=0xAA;
    75d4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    75d8:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    75dc:	e283308c 	add	r3, r3, #140	; 0x8c
    75e0:	e3a020aa 	mov	r2, #170	; 0xaa
    75e4:	e5832000 	str	r2, [r3]
  PLLFEED=0x55;
    75e8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    75ec:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    75f0:	e283308c 	add	r3, r3, #140	; 0x8c
    75f4:	e3a02055 	mov	r2, #85	; 0x55
    75f8:	e5832000 	str	r2, [r3]
}
    75fc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7600:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7604:	e12fff1e 	bx	lr

00007608 <processorClockFrequency>:

unsigned int processorClockFrequency(void)
{
    7608:	e1a0c00d 	mov	ip, sp
    760c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7610:	e24cb004 	sub	fp, ip, #4	; 0x4
  return 58982400;
    7614:	e3a037e1 	mov	r3, #58982400	; 0x3840000
}
    7618:	e1a00003 	mov	r0, r3
    761c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7620:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7624:	e12fff1e 	bx	lr

00007628 <peripheralClockFrequency>:

unsigned int peripheralClockFrequency(void)
{
    7628:	e1a0c00d 	mov	ip, sp
    762c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7630:	e24cb004 	sub	fp, ip, #4	; 0x4
    7634:	e24dd008 	sub	sp, sp, #8	; 0x8
  unsigned int divider;
  switch (VPBDIV & 3)
    7638:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    763c:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    7640:	e2833c01 	add	r3, r3, #256	; 0x100
    7644:	e5933000 	ldr	r3, [r3]
    7648:	e2033003 	and	r3, r3, #3	; 0x3
    764c:	e50b3014 	str	r3, [fp, #-20]
    7650:	e51b3014 	ldr	r3, [fp, #-20]
    7654:	e3530001 	cmp	r3, #1	; 0x1
    7658:	0a000009 	beq	7684 <peripheralClockFrequency+0x5c>
    765c:	e51b3014 	ldr	r3, [fp, #-20]
    7660:	e3530001 	cmp	r3, #1	; 0x1
    7664:	3a000003 	bcc	7678 <peripheralClockFrequency+0x50>
    7668:	e51b3014 	ldr	r3, [fp, #-20]
    766c:	e3530002 	cmp	r3, #2	; 0x2
    7670:	0a000006 	beq	7690 <peripheralClockFrequency+0x68>
    7674:	ea000007 	b	7698 <peripheralClockFrequency+0x70>
    {
      case 0:
        divider = 4;
    7678:	e3a03004 	mov	r3, #4	; 0x4
    767c:	e50b3010 	str	r3, [fp, #-16]
        break;
    7680:	ea000004 	b	7698 <peripheralClockFrequency+0x70>
      case 1:
        divider = 1;
    7684:	e3a03001 	mov	r3, #1	; 0x1
    7688:	e50b3010 	str	r3, [fp, #-16]
        break;
    768c:	ea000001 	b	7698 <peripheralClockFrequency+0x70>
      case 2:
        divider = 2;
    7690:	e3a03002 	mov	r3, #2	; 0x2
    7694:	e50b3010 	str	r3, [fp, #-16]
        break;
    }
  return processorClockFrequency() / divider;
    7698:	ebffffda 	bl	7608 <processorClockFrequency>
    769c:	e1a03000 	mov	r3, r0
    76a0:	e1a00003 	mov	r0, r3
    76a4:	e51b1010 	ldr	r1, [fp, #-16]
    76a8:	eb005702 	bl	1d2b8 <____udivsi3_from_arm>
    76ac:	e1a03000 	mov	r3, r0
}
    76b0:	e1a00003 	mov	r0, r3
    76b4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    76b8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    76bc:	e12fff1e 	bx	lr

000076c0 <delay>:

void delay(int n)
{
    76c0:	e1a0c00d 	mov	ip, sp
    76c4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    76c8:	e24cb004 	sub	fp, ip, #4	; 0x4
    76cc:	e24dd008 	sub	sp, sp, #8	; 0x8
    76d0:	e50b0014 	str	r0, [fp, #-20]
  volatile int i;
  for (i = 0; i < n; ++i);
    76d4:	e3a03000 	mov	r3, #0	; 0x0
    76d8:	e50b3010 	str	r3, [fp, #-16]
    76dc:	ea000002 	b	76ec <delay+0x2c>
    76e0:	e51b3010 	ldr	r3, [fp, #-16]
    76e4:	e2833001 	add	r3, r3, #1	; 0x1
    76e8:	e50b3010 	str	r3, [fp, #-16]
    76ec:	e51b2010 	ldr	r2, [fp, #-16]
    76f0:	e51b3014 	ldr	r3, [fp, #-20]
    76f4:	e1520003 	cmp	r2, r3
    76f8:	bafffff8 	blt	76e0 <delay+0x20>
}
    76fc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7700:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7704:	e12fff1e 	bx	lr

00007708 <uart1ISR>:
unsigned char stopstring[]={'<','#','<'};


void uart1ISR(void) __irq
{
    7708:	e1a0c00d 	mov	ip, sp
    770c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7710:	e24cb004 	sub	fp, ip, #4	; 0x4
    7714:	e24dd00c 	sub	sp, sp, #12	; 0xc
  unsigned char t;
  IENABLE;
  unsigned iir = U1IIR;
    7718:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    771c:	e2833801 	add	r3, r3, #65536	; 0x10000
    7720:	e5933000 	ldr	r3, [r3]
    7724:	e50b3010 	str	r3, [fp, #-16]
  // Handle UART interrupt
  switch ((iir >> 1) & 0x7)
    7728:	e51b3010 	ldr	r3, [fp, #-16]
    772c:	e1a030a3 	mov	r3, r3, lsr #1
    7730:	e2033007 	and	r3, r3, #7	; 0x7
    7734:	e50b3018 	str	r3, [fp, #-24]
    7738:	e51b3018 	ldr	r3, [fp, #-24]
    773c:	e3530001 	cmp	r3, #1	; 0x1
    7740:	0a000003 	beq	7754 <uart1ISR+0x4c>
    7744:	e51b3018 	ldr	r3, [fp, #-24]
    7748:	e3530002 	cmp	r3, #2	; 0x2
    774c:	0a000013 	beq	77a0 <uart1ISR+0x98>
    7750:	ea000018 	b	77b8 <uart1ISR+0xb0>
    {
      case 1:
		  // THRE interrupt
		 if (ringbuffer1(RBREAD, &t, 1))
    7754:	e24b3011 	sub	r3, fp, #17	; 0x11
    7758:	e3a00000 	mov	r0, #0	; 0x0
    775c:	e1a01003 	mov	r1, r3
    7760:	e3a02001 	mov	r2, #1	; 0x1
    7764:	eb000319 	bl	83d0 <ringbuffer1>
    7768:	e1a03000 	mov	r3, r0
    776c:	e3530000 	cmp	r3, #0	; 0x0
    7770:	0a000006 	beq	7790 <uart1ISR+0x88>
		 {
		   transmission1_running=1;
    7774:	e59f2058 	ldr	r2, [pc, #88]	; 77d4 <.text+0x77d4>
    7778:	e3a03001 	mov	r3, #1	; 0x1
    777c:	e5c23000 	strb	r3, [r2]
		   UART1WriteChar(t);
    7780:	e55b3011 	ldrb	r3, [fp, #-17]
    7784:	e1a00003 	mov	r0, r3
    7788:	eb000125 	bl	7c24 <UART1WriteChar>
    778c:	ea000009 	b	77b8 <uart1ISR+0xb0>
		 }
		 else
		 {
		   transmission1_running=0;
    7790:	e59f303c 	ldr	r3, [pc, #60]	; 77d4 <.text+0x77d4>
    7794:	e3a02000 	mov	r2, #0	; 0x0
    7798:	e5c32000 	strb	r2, [r3]
		 }
        break;
    779c:	ea000005 	b	77b8 <uart1ISR+0xb0>
      case 2:
    	// RX interrupt
	    uBloxReceiveHandler(U1RBR);
    77a0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    77a4:	e2833801 	add	r3, r3, #65536	; 0x10000
    77a8:	e5933000 	ldr	r3, [r3]
    77ac:	e20330ff 	and	r3, r3, #255	; 0xff
    77b0:	e1a00003 	mov	r0, r3
    77b4:	eb00439d 	bl	18630 <uBloxReceiveHandler>
	    break;
      case 3:
        // RLS interrupt
        break;
      case 6:
        // CTI interrupt
        break;
   }
  IDISABLE;
  VICVectAddr = 0;		/* Acknowledge Interrupt */
    77b8:	e3a03000 	mov	r3, #0	; 0x0
    77bc:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    77c0:	e3a02000 	mov	r2, #0	; 0x0
    77c4:	e5832000 	str	r2, [r3]
}
    77c8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    77cc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    77d0:	e12fff1e 	bx	lr
    77d4:	40000f23 	andmi	r0, r0, r3, lsr #30

000077d8 <uart0ISR>:


void uart0ISR(void) __irq
{
    77d8:	e1a0c00d 	mov	ip, sp
    77dc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    77e0:	e24cb004 	sub	fp, ip, #4	; 0x4
    77e4:	e24dd00c 	sub	sp, sp, #12	; 0xc
  unsigned char UART_rxdata;
#ifdef MATLAB
  unsigned char t;
#endif

  // Read IIR to clear interrupt and find out the cause
  IENABLE;
  unsigned iir = U0IIR;
    77e8:	e3a03903 	mov	r3, #49152	; 0xc000
    77ec:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    77f0:	e5933000 	ldr	r3, [r3]
    77f4:	e50b3010 	str	r3, [fp, #-16]
  // Handle UART interrupt
  switch ((iir >> 1) & 0x7)
    77f8:	e51b3010 	ldr	r3, [fp, #-16]
    77fc:	e1a030a3 	mov	r3, r3, lsr #1
    7800:	e2033007 	and	r3, r3, #7	; 0x7
    7804:	e50b3018 	str	r3, [fp, #-24]
    7808:	e51b3018 	ldr	r3, [fp, #-24]
    780c:	e3530001 	cmp	r3, #1	; 0x1
    7810:	0a000003 	beq	7824 <uart0ISR+0x4c>
    7814:	e51b3018 	ldr	r3, [fp, #-24]
    7818:	e3530002 	cmp	r3, #2	; 0x2
    781c:	0a000009 	beq	7848 <uart0ISR+0x70>
    7820:	ea00008d 	b	7a5c <uart0ISR+0x284>
    {
      case 1:
#ifdef MATLAB
    	  if (UART_Matlab_fifo(RBREAD, &t, 1))
    	 		 {
    	 		   transmission_running=1;
    	 		   UARTWriteChar(t);
    	 		 }
    	 		 else
    	 		 {
    	 		   transmission_running=0;
    	 		 }
#else
    	  if (aciTxRingBufferByteAvailable())
    7824:	ebfff0a4 	bl	3abc <aciTxRingBufferByteAvailable>
    7828:	e1a03000 	mov	r3, r0
    782c:	e3530000 	cmp	r3, #0	; 0x0
    7830:	0a000089 	beq	7a5c <uart0ISR+0x284>
  			UARTWriteChar(aciTxRingBufferGetNextByte());
    7834:	ebfff0a6 	bl	3ad4 <aciTxRingBufferGetNextByte>
    7838:	e1a03000 	mov	r3, r0
    783c:	e1a00003 	mov	r0, r3
    7840:	eb0000e3 	bl	7bd4 <UARTWriteChar>
#endif
		break;
    7844:	ea000084 	b	7a5c <uart0ISR+0x284>

      case 2:
        // RDA interrupt - put your HL_serial_0 receive state machine here!
        UART_rxdata = U0RBR;
    7848:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    784c:	e2833903 	add	r3, r3, #49152	; 0xc000
    7850:	e5933000 	ldr	r3, [r3]
    7854:	e54b3011 	strb	r3, [fp, #-17]
#ifdef MATLAB
        if (UART_syncstate==0)
        		{
        			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
        		}
        		else if (UART_syncstate==1)
        		{
        			if (UART_rxdata=='*') UART_syncstate++; else UART_syncstate=0;
        		}
        		else if (UART_syncstate==2)
        		{
        			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
        		}
        		else if (UART_syncstate==3)
        		{
        			if (UART_rxdata=='p') //data pending p=flight params
        			{
        				UART_syncstate=4;
        				UART_rxcount = sizeof(matlab_params_tmp);
        				UART_rxptr = (unsigned char*) &matlab_params_tmp;

        			}
        			else if (UART_rxdata=='c') //data pending c=uart ctrl
        			{
        				UART_syncstate = 5;
        				UART_rxcount = 24+2;
        				UART_rxptr = (unsigned char*) &matlab_uart_tmp;
        			}
        			else if (UART_rxdata=='s') //data pending s=save to eeprom
        			{
        				UART_syncstate=0;
        				triggerSaveMatlabParams=1;
        			}
        			else if (UART_rxdata=='h') // stop debug transmission
        			{
        				UART_syncstate=0;
        				xbee_send_flag=0;
        			}
                    else
                    	UART_syncstate=0;
                }
          		else if (UART_syncstate==4)
        		{
        			UART_rxcount--;
        			*UART_rxptr=UART_rxdata;
        			UART_rxptr++;
        			if (UART_rxcount==0)
                	{
                     	unsigned short crc_comp=0;
                     	UART_syncstate=0;
                     	crc_comp = crc16(&matlab_params_tmp, sizeof(matlab_params_tmp)-4);
                     	if (crc_comp==matlab_params_tmp.crc)
                     	{
                     		memcpy(&matlab_params, &matlab_params_tmp, sizeof(matlab_params));
                			//parameter_beep=ControllerCyclesPerSecond/10;
                     	}

                	}
        		}
          		else if (UART_syncstate==5)
        		{
        			UART_rxcount--;
        			*UART_rxptr=UART_rxdata;
        			UART_rxptr++;
        			if (UART_rxcount==0)
        			{
        				unsigned short crc_comp=0;
        				UART_syncstate=0;
        				crc_comp = crc16(&matlab_uart_tmp, 24);
        				if (crc_comp == matlab_uart_tmp.crc)
        				{
        					memcpy(&matlab_uart, &matlab_uart_tmp, sizeof(matlab_uart));
        					xbee_send_flag=1;
        				}


        			}
        		}
        		else UART_syncstate=0;
#else
        aciReceiveHandler(UART_rxdata);
    7858:	e55b3011 	ldrb	r3, [fp, #-17]
    785c:	e1a00003 	mov	r0, r3
    7860:	ebfff982 	bl	5e70 <aciReceiveHandler>
        if (UART_syncstate==0)
    7864:	e59f320c 	ldr	r3, [pc, #524]	; 7a78 <.text+0x7a78>
    7868:	e5d33000 	ldrb	r3, [r3]
    786c:	e3530000 	cmp	r3, #0	; 0x0
    7870:	1a00000d 	bne	78ac <uart0ISR+0xd4>
		{
			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
    7874:	e55b3011 	ldrb	r3, [fp, #-17]
    7878:	e353003e 	cmp	r3, #62	; 0x3e
    787c:	1a000006 	bne	789c <uart0ISR+0xc4>
    7880:	e59f31f0 	ldr	r3, [pc, #496]	; 7a78 <.text+0x7a78>
    7884:	e5d33000 	ldrb	r3, [r3]
    7888:	e2833001 	add	r3, r3, #1	; 0x1
    788c:	e20330ff 	and	r3, r3, #255	; 0xff
    7890:	e59f21e0 	ldr	r2, [pc, #480]	; 7a78 <.text+0x7a78>
    7894:	e5c23000 	strb	r3, [r2]
    7898:	ea00006f 	b	7a5c <uart0ISR+0x284>
    789c:	e59f31d4 	ldr	r3, [pc, #468]	; 7a78 <.text+0x7a78>
    78a0:	e3a02000 	mov	r2, #0	; 0x0
    78a4:	e5c32000 	strb	r2, [r3]
    78a8:	ea00006b 	b	7a5c <uart0ISR+0x284>
		}
		else if (UART_syncstate==1)
    78ac:	e59f31c4 	ldr	r3, [pc, #452]	; 7a78 <.text+0x7a78>
    78b0:	e5d33000 	ldrb	r3, [r3]
    78b4:	e3530001 	cmp	r3, #1	; 0x1
    78b8:	1a00000d 	bne	78f4 <uart0ISR+0x11c>
		{
			if (UART_rxdata=='*') UART_syncstate++; else UART_syncstate=0;
    78bc:	e55b3011 	ldrb	r3, [fp, #-17]
    78c0:	e353002a 	cmp	r3, #42	; 0x2a
    78c4:	1a000006 	bne	78e4 <uart0ISR+0x10c>
    78c8:	e59f31a8 	ldr	r3, [pc, #424]	; 7a78 <.text+0x7a78>
    78cc:	e5d33000 	ldrb	r3, [r3]
    78d0:	e2833001 	add	r3, r3, #1	; 0x1
    78d4:	e20330ff 	and	r3, r3, #255	; 0xff
    78d8:	e59f2198 	ldr	r2, [pc, #408]	; 7a78 <.text+0x7a78>
    78dc:	e5c23000 	strb	r3, [r2]
    78e0:	ea00005d 	b	7a5c <uart0ISR+0x284>
    78e4:	e59f318c 	ldr	r3, [pc, #396]	; 7a78 <.text+0x7a78>
    78e8:	e3a02000 	mov	r2, #0	; 0x0
    78ec:	e5c32000 	strb	r2, [r3]
    78f0:	ea000059 	b	7a5c <uart0ISR+0x284>
		}
		else if (UART_syncstate==2)
    78f4:	e59f317c 	ldr	r3, [pc, #380]	; 7a78 <.text+0x7a78>
    78f8:	e5d33000 	ldrb	r3, [r3]
    78fc:	e3530002 	cmp	r3, #2	; 0x2
    7900:	1a00000d 	bne	793c <uart0ISR+0x164>
		{
			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
    7904:	e55b3011 	ldrb	r3, [fp, #-17]
    7908:	e353003e 	cmp	r3, #62	; 0x3e
    790c:	1a000006 	bne	792c <uart0ISR+0x154>
    7910:	e59f3160 	ldr	r3, [pc, #352]	; 7a78 <.text+0x7a78>
    7914:	e5d33000 	ldrb	r3, [r3]
    7918:	e2833001 	add	r3, r3, #1	; 0x1
    791c:	e20330ff 	and	r3, r3, #255	; 0xff
    7920:	e59f2150 	ldr	r2, [pc, #336]	; 7a78 <.text+0x7a78>
    7924:	e5c23000 	strb	r3, [r2]
    7928:	ea00004b 	b	7a5c <uart0ISR+0x284>
    792c:	e59f3144 	ldr	r3, [pc, #324]	; 7a78 <.text+0x7a78>
    7930:	e3a02000 	mov	r2, #0	; 0x0
    7934:	e5c32000 	strb	r2, [r3]
    7938:	ea000047 	b	7a5c <uart0ISR+0x284>
		}
		else if (UART_syncstate==3)
    793c:	e59f3134 	ldr	r3, [pc, #308]	; 7a78 <.text+0x7a78>
    7940:	e5d33000 	ldrb	r3, [r3]
    7944:	e3530003 	cmp	r3, #3	; 0x3
    7948:	1a00000a 	bne	7978 <uart0ISR+0x1a0>
		{
			if (UART_rxdata=='b')
    794c:	e55b3011 	ldrb	r3, [fp, #-17]
    7950:	e3530062 	cmp	r3, #98	; 0x62
    7954:	1a000003 	bne	7968 <uart0ISR+0x190>
			{
				UART_syncstate=4;
    7958:	e59f3118 	ldr	r3, [pc, #280]	; 7a78 <.text+0x7a78>
    795c:	e3a02004 	mov	r2, #4	; 0x4
    7960:	e5c32000 	strb	r2, [r3]
    7964:	ea00003c 	b	7a5c <uart0ISR+0x284>
			}else
				UART_syncstate=0;
    7968:	e59f3108 	ldr	r3, [pc, #264]	; 7a78 <.text+0x7a78>
    796c:	e3a02000 	mov	r2, #0	; 0x0
    7970:	e5c32000 	strb	r2, [r3]
    7974:	ea000038 	b	7a5c <uart0ISR+0x284>

			//synchronized to start string => receive your data from here
        }
		else if (UART_syncstate==4)
    7978:	e59f30f8 	ldr	r3, [pc, #248]	; 7a78 <.text+0x7a78>
    797c:	e5d33000 	ldrb	r3, [r3]
    7980:	e3530004 	cmp	r3, #4	; 0x4
    7984:	1a000013 	bne	79d8 <uart0ISR+0x200>
		{
			if (UART_rxdata=='o')
    7988:	e55b3011 	ldrb	r3, [fp, #-17]
    798c:	e353006f 	cmp	r3, #111	; 0x6f
    7990:	1a000003 	bne	79a4 <uart0ISR+0x1cc>
			{
				UART_syncstate=5;
    7994:	e59f30dc 	ldr	r3, [pc, #220]	; 7a78 <.text+0x7a78>
    7998:	e3a02005 	mov	r2, #5	; 0x5
    799c:	e5c32000 	strb	r2, [r3]
    79a0:	ea00002d 	b	7a5c <uart0ISR+0x284>
			}else if (UART_rxdata=='s')
    79a4:	e55b3011 	ldrb	r3, [fp, #-17]
    79a8:	e3530073 	cmp	r3, #115	; 0x73
    79ac:	1a000005 	bne	79c8 <uart0ISR+0x1f0>
			{
				//send sync
				UARTWriteChar('S');
    79b0:	e3a00053 	mov	r0, #83	; 0x53
    79b4:	eb000086 	bl	7bd4 <UARTWriteChar>
				UART_syncstate=0;
    79b8:	e59f30b8 	ldr	r3, [pc, #184]	; 7a78 <.text+0x7a78>
    79bc:	e3a02000 	mov	r2, #0	; 0x0
    79c0:	e5c32000 	strb	r2, [r3]
    79c4:	ea000024 	b	7a5c <uart0ISR+0x284>
			}
			else
				UART_syncstate=0;
    79c8:	e59f30a8 	ldr	r3, [pc, #168]	; 7a78 <.text+0x7a78>
    79cc:	e3a02000 	mov	r2, #0	; 0x0
    79d0:	e5c32000 	strb	r2, [r3]
    79d4:	ea000020 	b	7a5c <uart0ISR+0x284>

			//synchronized to start string => receive your data from here
        }
		else if (UART_syncstate==5)
    79d8:	e59f3098 	ldr	r3, [pc, #152]	; 7a78 <.text+0x7a78>
    79dc:	e5d33000 	ldrb	r3, [r3]
    79e0:	e3530005 	cmp	r3, #5	; 0x5
    79e4:	1a00000a 	bne	7a14 <uart0ISR+0x23c>
		{
			if (UART_rxdata=='o')
    79e8:	e55b3011 	ldrb	r3, [fp, #-17]
    79ec:	e353006f 	cmp	r3, #111	; 0x6f
    79f0:	1a000003 	bne	7a04 <uart0ISR+0x22c>
			{
				UART_syncstate=6;
    79f4:	e59f307c 	ldr	r3, [pc, #124]	; 7a78 <.text+0x7a78>
    79f8:	e3a02006 	mov	r2, #6	; 0x6
    79fc:	e5c32000 	strb	r2, [r3]
    7a00:	ea000015 	b	7a5c <uart0ISR+0x284>
			}else
				UART_syncstate=0;
    7a04:	e59f306c 	ldr	r3, [pc, #108]	; 7a78 <.text+0x7a78>
    7a08:	e3a02000 	mov	r2, #0	; 0x0
    7a0c:	e5c32000 	strb	r2, [r3]
    7a10:	ea000011 	b	7a5c <uart0ISR+0x284>

			//synchronized to start string => receive your data from here
        }
		else if (UART_syncstate==6)
    7a14:	e59f305c 	ldr	r3, [pc, #92]	; 7a78 <.text+0x7a78>
    7a18:	e5d33000 	ldrb	r3, [r3]
    7a1c:	e3530006 	cmp	r3, #6	; 0x6
    7a20:	1a00000a 	bne	7a50 <uart0ISR+0x278>
		{
			if (UART_rxdata=='t')
    7a24:	e55b3011 	ldrb	r3, [fp, #-17]
    7a28:	e3530074 	cmp	r3, #116	; 0x74
    7a2c:	1a000003 	bne	7a40 <uart0ISR+0x268>
			{
				//start LPC bootloader
				UART_syncstate=0;
    7a30:	e59f3040 	ldr	r3, [pc, #64]	; 7a78 <.text+0x7a78>
    7a34:	e3a02000 	mov	r2, #0	; 0x0
    7a38:	e5c32000 	strb	r2, [r3]
				enter_isp();
    7a3c:	eb00141d 	bl	cab8 <enter_isp>
			}

			UART_syncstate=0;
    7a40:	e59f3030 	ldr	r3, [pc, #48]	; 7a78 <.text+0x7a78>
    7a44:	e3a02000 	mov	r2, #0	; 0x0
    7a48:	e5c32000 	strb	r2, [r3]
    7a4c:	ea000002 	b	7a5c <uart0ISR+0x284>

			//synchronized to start string => receive your data from here
        }
		else UART_syncstate=0;
    7a50:	e59f3020 	ldr	r3, [pc, #32]	; 7a78 <.text+0x7a78>
    7a54:	e3a02000 	mov	r2, #0	; 0x0
    7a58:	e5c32000 	strb	r2, [r3]
#endif

		break;
      case 3:
        // RLS interrupt
        break;
      case 6:
        // CTI interrupt
        break;
  }
  IDISABLE;
  VICVectAddr = 0;		// Acknowledge Interrupt
    7a5c:	e3a03000 	mov	r3, #0	; 0x0
    7a60:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    7a64:	e3a02000 	mov	r2, #0	; 0x0
    7a68:	e5832000 	str	r2, [r3]
 }
    7a6c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7a70:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7a74:	e12fff1e 	bx	lr
    7a78:	40000f26 	andmi	r0, r0, r6, lsr #30

00007a7c <UARTInitialize>:


void UARTInitialize(unsigned int baud)
{
    7a7c:	e1a0c00d 	mov	ip, sp
    7a80:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7a84:	e24cb004 	sub	fp, ip, #4	; 0x4
    7a88:	e24dd008 	sub	sp, sp, #8	; 0x8
    7a8c:	e50b0014 	str	r0, [fp, #-20]
  unsigned int divisor = peripheralClockFrequency() / (16 * baud);
    7a90:	ebfffee4 	bl	7628 <peripheralClockFrequency>
    7a94:	e1a02000 	mov	r2, r0
    7a98:	e51b3014 	ldr	r3, [fp, #-20]
    7a9c:	e1a03203 	mov	r3, r3, lsl #4
    7aa0:	e1a00002 	mov	r0, r2
    7aa4:	e1a01003 	mov	r1, r3
    7aa8:	eb005602 	bl	1d2b8 <____udivsi3_from_arm>
    7aac:	e1a03000 	mov	r3, r0
    7ab0:	e50b3010 	str	r3, [fp, #-16]

  //UART0
  U0LCR = 0x83; /* 8 bit, 1 stop bit, no parity, enable DLAB */
    7ab4:	e3a03903 	mov	r3, #49152	; 0xc000
    7ab8:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    7abc:	e3a02083 	mov	r2, #131	; 0x83
    7ac0:	e5832000 	str	r2, [r3]
  U0DLL = divisor & 0xFF;
    7ac4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7ac8:	e2833903 	add	r3, r3, #49152	; 0xc000
    7acc:	e51b2010 	ldr	r2, [fp, #-16]
    7ad0:	e20220ff 	and	r2, r2, #255	; 0xff
    7ad4:	e5832000 	str	r2, [r3]
  U0DLM = (divisor >> 8) & 0xFF;
    7ad8:	e3a02903 	mov	r2, #49152	; 0xc000
    7adc:	e282224e 	add	r2, r2, #-536870908	; 0xe0000004
    7ae0:	e51b3010 	ldr	r3, [fp, #-16]
    7ae4:	e1a03423 	mov	r3, r3, lsr #8
    7ae8:	e20330ff 	and	r3, r3, #255	; 0xff
    7aec:	e5823000 	str	r3, [r2]
  U0LCR &= ~0x80; /* Disable DLAB */
    7af0:	e3a02903 	mov	r2, #49152	; 0xc000
    7af4:	e28222ce 	add	r2, r2, #-536870900	; 0xe000000c
    7af8:	e3a03903 	mov	r3, #49152	; 0xc000
    7afc:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    7b00:	e5933000 	ldr	r3, [r3]
    7b04:	e3c33080 	bic	r3, r3, #128	; 0x80
    7b08:	e5823000 	str	r3, [r2]
  U0FCR = 1;
    7b0c:	e3a03903 	mov	r3, #49152	; 0xc000
    7b10:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    7b14:	e3a02001 	mov	r2, #1	; 0x1
    7b18:	e5832000 	str	r2, [r3]


}
    7b1c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7b20:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7b24:	e12fff1e 	bx	lr

00007b28 <UART1Initialize>:

void UART1Initialize(unsigned int baud)
{
    7b28:	e1a0c00d 	mov	ip, sp
    7b2c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7b30:	e24cb004 	sub	fp, ip, #4	; 0x4
    7b34:	e24dd008 	sub	sp, sp, #8	; 0x8
    7b38:	e50b0014 	str	r0, [fp, #-20]
  unsigned int divisor = peripheralClockFrequency() / (16 * baud);
    7b3c:	ebfffeb9 	bl	7628 <peripheralClockFrequency>
    7b40:	e1a02000 	mov	r2, r0
    7b44:	e51b3014 	ldr	r3, [fp, #-20]
    7b48:	e1a03203 	mov	r3, r3, lsl #4
    7b4c:	e1a00002 	mov	r0, r2
    7b50:	e1a01003 	mov	r1, r3
    7b54:	eb0055d7 	bl	1d2b8 <____udivsi3_from_arm>
    7b58:	e1a03000 	mov	r3, r0
    7b5c:	e50b3010 	str	r3, [fp, #-16]
//UART1
  U1LCR = 0x83; /* 8 bit, 1 stop bit, no parity, enable DLAB */
    7b60:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    7b64:	e2833801 	add	r3, r3, #65536	; 0x10000
    7b68:	e3a02083 	mov	r2, #131	; 0x83
    7b6c:	e5832000 	str	r2, [r3]
  U1DLL = divisor & 0xFF;
    7b70:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7b74:	e2833801 	add	r3, r3, #65536	; 0x10000
    7b78:	e51b2010 	ldr	r2, [fp, #-16]
    7b7c:	e20220ff 	and	r2, r2, #255	; 0xff
    7b80:	e5832000 	str	r2, [r3]
  U1DLM = (divisor >> 8) & 0xFF;
    7b84:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    7b88:	e2822801 	add	r2, r2, #65536	; 0x10000
    7b8c:	e51b3010 	ldr	r3, [fp, #-16]
    7b90:	e1a03423 	mov	r3, r3, lsr #8
    7b94:	e20330ff 	and	r3, r3, #255	; 0xff
    7b98:	e5823000 	str	r3, [r2]
  U1LCR &= ~0x80; /* Disable DLAB */
    7b9c:	e3a022ce 	mov	r2, #-536870900	; 0xe000000c
    7ba0:	e2822801 	add	r2, r2, #65536	; 0x10000
    7ba4:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    7ba8:	e2833801 	add	r3, r3, #65536	; 0x10000
    7bac:	e5933000 	ldr	r3, [r3]
    7bb0:	e3c33080 	bic	r3, r3, #128	; 0x80
    7bb4:	e5823000 	str	r3, [r2]
  U1FCR = 1;
    7bb8:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    7bbc:	e2833801 	add	r3, r3, #65536	; 0x10000
    7bc0:	e3a02001 	mov	r2, #1	; 0x1
    7bc4:	e5832000 	str	r2, [r3]
}
    7bc8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7bcc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7bd0:	e12fff1e 	bx	lr

00007bd4 <UARTWriteChar>:


//Write to UART0
void UARTWriteChar(unsigned char ch)
{
    7bd4:	e1a0c00d 	mov	ip, sp
    7bd8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7bdc:	e24cb004 	sub	fp, ip, #4	; 0x4
    7be0:	e24dd004 	sub	sp, sp, #4	; 0x4
    7be4:	e1a03000 	mov	r3, r0
    7be8:	e54b3010 	strb	r3, [fp, #-16]
  while ((U0LSR & 0x20) == 0);
    7bec:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7bf0:	e2833903 	add	r3, r3, #49152	; 0xc000
    7bf4:	e2833014 	add	r3, r3, #20	; 0x14
    7bf8:	e5933000 	ldr	r3, [r3]
    7bfc:	e2033020 	and	r3, r3, #32	; 0x20
    7c00:	e3530000 	cmp	r3, #0	; 0x0
    7c04:	0afffff8 	beq	7bec <UARTWriteChar+0x18>
  U0THR = ch;
    7c08:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7c0c:	e2833903 	add	r3, r3, #49152	; 0xc000
    7c10:	e55b2010 	ldrb	r2, [fp, #-16]
    7c14:	e5832000 	str	r2, [r3]
}
    7c18:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7c1c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7c20:	e12fff1e 	bx	lr

00007c24 <UART1WriteChar>:
//Write to UART1
void UART1WriteChar(unsigned char ch)
{
    7c24:	e1a0c00d 	mov	ip, sp
    7c28:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7c2c:	e24cb004 	sub	fp, ip, #4	; 0x4
    7c30:	e24dd004 	sub	sp, sp, #4	; 0x4
    7c34:	e1a03000 	mov	r3, r0
    7c38:	e54b3010 	strb	r3, [fp, #-16]
  while ((U1LSR & 0x20) == 0);
    7c3c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7c40:	e2833801 	add	r3, r3, #65536	; 0x10000
    7c44:	e2833014 	add	r3, r3, #20	; 0x14
    7c48:	e5933000 	ldr	r3, [r3]
    7c4c:	e2033020 	and	r3, r3, #32	; 0x20
    7c50:	e3530000 	cmp	r3, #0	; 0x0
    7c54:	0afffff8 	beq	7c3c <UART1WriteChar+0x18>
  U1THR = ch;
    7c58:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7c5c:	e2833801 	add	r3, r3, #65536	; 0x10000
    7c60:	e55b2010 	ldrb	r2, [fp, #-16]
    7c64:	e5832000 	str	r2, [r3]
}
    7c68:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7c6c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7c70:	e12fff1e 	bx	lr

00007c74 <UARTReadChar>:

unsigned char UARTReadChar(void)
{
    7c74:	e1a0c00d 	mov	ip, sp
    7c78:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7c7c:	e24cb004 	sub	fp, ip, #4	; 0x4
  while ((U0LSR & 0x01) == 0);
    7c80:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7c84:	e2833903 	add	r3, r3, #49152	; 0xc000
    7c88:	e2833014 	add	r3, r3, #20	; 0x14
    7c8c:	e5933000 	ldr	r3, [r3]
    7c90:	e2033001 	and	r3, r3, #1	; 0x1
    7c94:	e3530000 	cmp	r3, #0	; 0x0
    7c98:	0afffff8 	beq	7c80 <UARTReadChar+0xc>
  return U0RBR;
    7c9c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7ca0:	e2833903 	add	r3, r3, #49152	; 0xc000
    7ca4:	e5933000 	ldr	r3, [r3]
    7ca8:	e20330ff 	and	r3, r3, #255	; 0xff
}
    7cac:	e1a00003 	mov	r0, r3
    7cb0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7cb4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7cb8:	e12fff1e 	bx	lr

00007cbc <UART1ReadChar>:

unsigned char UART1ReadChar(void)
{
    7cbc:	e1a0c00d 	mov	ip, sp
    7cc0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7cc4:	e24cb004 	sub	fp, ip, #4	; 0x4
  while ((U1LSR & 0x01) == 0);
    7cc8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7ccc:	e2833801 	add	r3, r3, #65536	; 0x10000
    7cd0:	e2833014 	add	r3, r3, #20	; 0x14
    7cd4:	e5933000 	ldr	r3, [r3]
    7cd8:	e2033001 	and	r3, r3, #1	; 0x1
    7cdc:	e3530000 	cmp	r3, #0	; 0x0
    7ce0:	0afffff8 	beq	7cc8 <UART1ReadChar+0xc>
  return U1RBR;
    7ce4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7ce8:	e2833801 	add	r3, r3, #65536	; 0x10000
    7cec:	e5933000 	ldr	r3, [r3]
    7cf0:	e20330ff 	and	r3, r3, #255	; 0xff
}
    7cf4:	e1a00003 	mov	r0, r3
    7cf8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7cfc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7d00:	e12fff1e 	bx	lr

00007d04 <__putchar>:

void __putchar(int ch)
{
    7d04:	e1a0c00d 	mov	ip, sp
    7d08:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7d0c:	e24cb004 	sub	fp, ip, #4	; 0x4
    7d10:	e24dd004 	sub	sp, sp, #4	; 0x4
    7d14:	e50b0010 	str	r0, [fp, #-16]
  if (ch == '\n')
    7d18:	e51b3010 	ldr	r3, [fp, #-16]
    7d1c:	e353000a 	cmp	r3, #10	; 0xa
    7d20:	1a000001 	bne	7d2c <__putchar+0x28>
    UARTWriteChar('\r');
    7d24:	e3a0000d 	mov	r0, #13	; 0xd
    7d28:	ebffffa9 	bl	7bd4 <UARTWriteChar>
  UARTWriteChar(ch);
    7d2c:	e51b3010 	ldr	r3, [fp, #-16]
    7d30:	e20330ff 	and	r3, r3, #255	; 0xff
    7d34:	e1a00003 	mov	r0, r3
    7d38:	ebffffa5 	bl	7bd4 <UARTWriteChar>
}
    7d3c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7d40:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7d44:	e12fff1e 	bx	lr

00007d48 <UART_send>:

void UART_send(char *buffer, unsigned char length)
{
    7d48:	e1a0c00d 	mov	ip, sp
    7d4c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7d50:	e24cb004 	sub	fp, ip, #4	; 0x4
    7d54:	e24dd00c 	sub	sp, sp, #12	; 0xc
    7d58:	e50b0014 	str	r0, [fp, #-20]
    7d5c:	e1a03001 	mov	r3, r1
    7d60:	e54b3018 	strb	r3, [fp, #-24]
  unsigned char cnt=0;
    7d64:	e3a03000 	mov	r3, #0	; 0x0
    7d68:	e54b300d 	strb	r3, [fp, #-13]
  while (!(U0LSR & 0x20)); //wait until U0THR and U0TSR are both empty
    7d6c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7d70:	e2833903 	add	r3, r3, #49152	; 0xc000
    7d74:	e2833014 	add	r3, r3, #20	; 0x14
    7d78:	e5933000 	ldr	r3, [r3]
    7d7c:	e2033020 	and	r3, r3, #32	; 0x20
    7d80:	e3530000 	cmp	r3, #0	; 0x0
    7d84:	0afffff8 	beq	7d6c <UART_send+0x24>
  while(length--)
    7d88:	ea000014 	b	7de0 <UART_send+0x98>
  {
    U0THR = buffer[cnt++];
    7d8c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    7d90:	e2822903 	add	r2, r2, #49152	; 0xc000
    7d94:	e55b300d 	ldrb	r3, [fp, #-13]
    7d98:	e1a01003 	mov	r1, r3
    7d9c:	e51b3014 	ldr	r3, [fp, #-20]
    7da0:	e0813003 	add	r3, r1, r3
    7da4:	e5d33000 	ldrb	r3, [r3]
    7da8:	e5823000 	str	r3, [r2]
    7dac:	e55b300d 	ldrb	r3, [fp, #-13]
    7db0:	e2833001 	add	r3, r3, #1	; 0x1
    7db4:	e54b300d 	strb	r3, [fp, #-13]
    if(cnt>15)
    7db8:	e55b300d 	ldrb	r3, [fp, #-13]
    7dbc:	e353000f 	cmp	r3, #15	; 0xf
    7dc0:	9a000006 	bls	7de0 <UART_send+0x98>
    {
      while (!(U0LSR & 0x20)); //wait until U0THR is empty
    7dc4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7dc8:	e2833903 	add	r3, r3, #49152	; 0xc000
    7dcc:	e2833014 	add	r3, r3, #20	; 0x14
    7dd0:	e5933000 	ldr	r3, [r3]
    7dd4:	e2033020 	and	r3, r3, #32	; 0x20
    7dd8:	e3530000 	cmp	r3, #0	; 0x0
    7ddc:	0afffff8 	beq	7dc4 <UART_send+0x7c>
    7de0:	e55b3018 	ldrb	r3, [fp, #-24]
    7de4:	e2433001 	sub	r3, r3, #1	; 0x1
    7de8:	e54b3018 	strb	r3, [fp, #-24]
    7dec:	e55b3018 	ldrb	r3, [fp, #-24]
    7df0:	e35300ff 	cmp	r3, #255	; 0xff
    7df4:	1affffe4 	bne	7d8c <UART_send+0x44>
    }
  }
}
    7df8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7dfc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7e00:	e12fff1e 	bx	lr

00007e04 <UART1_send>:

void UART1_send(unsigned char *buffer, unsigned char length)
{
    7e04:	e1a0c00d 	mov	ip, sp
    7e08:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7e0c:	e24cb004 	sub	fp, ip, #4	; 0x4
    7e10:	e24dd00c 	sub	sp, sp, #12	; 0xc
    7e14:	e50b0014 	str	r0, [fp, #-20]
    7e18:	e1a03001 	mov	r3, r1
    7e1c:	e54b3018 	strb	r3, [fp, #-24]
  unsigned char cnt=0;
    7e20:	e3a03000 	mov	r3, #0	; 0x0
    7e24:	e54b300d 	strb	r3, [fp, #-13]
  while(length--)
    7e28:	ea000011 	b	7e74 <UART1_send+0x70>
  {
    while (!(U1LSR & 0x20)); //wait until U1THR is empty
    7e2c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7e30:	e2833801 	add	r3, r3, #65536	; 0x10000
    7e34:	e2833014 	add	r3, r3, #20	; 0x14
    7e38:	e5933000 	ldr	r3, [r3]
    7e3c:	e2033020 	and	r3, r3, #32	; 0x20
    7e40:	e3530000 	cmp	r3, #0	; 0x0
    7e44:	0afffff8 	beq	7e2c <UART1_send+0x28>
    U1THR = buffer[cnt++];
    7e48:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    7e4c:	e2822801 	add	r2, r2, #65536	; 0x10000
    7e50:	e55b300d 	ldrb	r3, [fp, #-13]
    7e54:	e1a01003 	mov	r1, r3
    7e58:	e51b3014 	ldr	r3, [fp, #-20]
    7e5c:	e0813003 	add	r3, r1, r3
    7e60:	e5d33000 	ldrb	r3, [r3]
    7e64:	e5823000 	str	r3, [r2]
    7e68:	e55b300d 	ldrb	r3, [fp, #-13]
    7e6c:	e2833001 	add	r3, r3, #1	; 0x1
    7e70:	e54b300d 	strb	r3, [fp, #-13]
    7e74:	e55b3018 	ldrb	r3, [fp, #-24]
    7e78:	e2433001 	sub	r3, r3, #1	; 0x1
    7e7c:	e54b3018 	strb	r3, [fp, #-24]
    7e80:	e55b3018 	ldrb	r3, [fp, #-24]
    7e84:	e35300ff 	cmp	r3, #255	; 0xff
    7e88:	1affffe7 	bne	7e2c <UART1_send+0x28>
  }
}
    7e8c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7e90:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7e94:	e12fff1e 	bx	lr

00007e98 <UART_send_ringbuffer>:


void UART_send_ringbuffer(void)
{
    7e98:	e1a0c00d 	mov	ip, sp
    7e9c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7ea0:	e24cb004 	sub	fp, ip, #4	; 0x4
    7ea4:	e24dd004 	sub	sp, sp, #4	; 0x4
  unsigned char t;
  if(!transmission_running)
    7ea8:	e59f304c 	ldr	r3, [pc, #76]	; 7efc <.text+0x7efc>
    7eac:	e5d33000 	ldrb	r3, [r3]
    7eb0:	e3530000 	cmp	r3, #0	; 0x0
    7eb4:	1a00000d 	bne	7ef0 <UART_send_ringbuffer+0x58>
  {
    if(ringbuffer(RBREAD, &t, 1))
    7eb8:	e24b300d 	sub	r3, fp, #13	; 0xd
    7ebc:	e3a00000 	mov	r0, #0	; 0x0
    7ec0:	e1a01003 	mov	r1, r3
    7ec4:	e3a02001 	mov	r2, #1	; 0x1
    7ec8:	eb0000c5 	bl	81e4 <ringbuffer>
    7ecc:	e1a03000 	mov	r3, r0
    7ed0:	e3530000 	cmp	r3, #0	; 0x0
    7ed4:	0a000005 	beq	7ef0 <UART_send_ringbuffer+0x58>
    {
      transmission_running=1;
    7ed8:	e59f201c 	ldr	r2, [pc, #28]	; 7efc <.text+0x7efc>
    7edc:	e3a03001 	mov	r3, #1	; 0x1
    7ee0:	e5c23000 	strb	r3, [r2]
      UARTWriteChar(t);
    7ee4:	e55b300d 	ldrb	r3, [fp, #-13]
    7ee8:	e1a00003 	mov	r0, r3
    7eec:	ebffff38 	bl	7bd4 <UARTWriteChar>
    }
  }
}
    7ef0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7ef4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7ef8:	e12fff1e 	bx	lr
    7efc:	40000f22 	andmi	r0, r0, r2, lsr #30

00007f00 <UART1_send_ringbuffer>:

void UART1_send_ringbuffer(void)
{
    7f00:	e1a0c00d 	mov	ip, sp
    7f04:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7f08:	e24cb004 	sub	fp, ip, #4	; 0x4
    7f0c:	e24dd004 	sub	sp, sp, #4	; 0x4
  unsigned char t;
  if(!transmission1_running)
    7f10:	e59f304c 	ldr	r3, [pc, #76]	; 7f64 <.text+0x7f64>
    7f14:	e5d33000 	ldrb	r3, [r3]
    7f18:	e3530000 	cmp	r3, #0	; 0x0
    7f1c:	1a00000d 	bne	7f58 <UART1_send_ringbuffer+0x58>
  {
    if(ringbuffer1(RBREAD, &t, 1))
    7f20:	e24b300d 	sub	r3, fp, #13	; 0xd
    7f24:	e3a00000 	mov	r0, #0	; 0x0
    7f28:	e1a01003 	mov	r1, r3
    7f2c:	e3a02001 	mov	r2, #1	; 0x1
    7f30:	eb000126 	bl	83d0 <ringbuffer1>
    7f34:	e1a03000 	mov	r3, r0
    7f38:	e3530000 	cmp	r3, #0	; 0x0
    7f3c:	0a000005 	beq	7f58 <UART1_send_ringbuffer+0x58>
    {
      transmission1_running=1;
    7f40:	e59f201c 	ldr	r2, [pc, #28]	; 7f64 <.text+0x7f64>
    7f44:	e3a03001 	mov	r3, #1	; 0x1
    7f48:	e5c23000 	strb	r3, [r2]
      UART1WriteChar(t);
    7f4c:	e55b300d 	ldrb	r3, [fp, #-13]
    7f50:	e1a00003 	mov	r0, r3
    7f54:	ebffff32 	bl	7c24 <UART1WriteChar>
    }
  }
}
    7f58:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7f5c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7f60:	e12fff1e 	bx	lr
    7f64:	40000f23 	andmi	r0, r0, r3, lsr #30

00007f68 <UART_SendPacket>:

void UART_SendPacket(void *data, unsigned short count, unsigned char packetdescriptor) //example to send data packets as on LL_serial_0
{
    7f68:	e1a0c00d 	mov	ip, sp
    7f6c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7f70:	e24cb004 	sub	fp, ip, #4	; 0x4
    7f74:	e24dd014 	sub	sp, sp, #20	; 0x14
    7f78:	e50b0018 	str	r0, [fp, #-24]
    7f7c:	e1a03001 	mov	r3, r1
    7f80:	e14b31bc 	strh	r3, [fp, #-28]
    7f84:	e1a03002 	mov	r3, r2
    7f88:	e54b3020 	strb	r3, [fp, #-32]
  unsigned short crc;
  int state;
      state=ringbuffer(RBWRITE, startstring, 3);
    7f8c:	e3a00001 	mov	r0, #1	; 0x1
    7f90:	e59f10c0 	ldr	r1, [pc, #192]	; 8058 <.text+0x8058>
    7f94:	e3a02003 	mov	r2, #3	; 0x3
    7f98:	eb000091 	bl	81e4 <ringbuffer>
    7f9c:	e1a03000 	mov	r3, r0
    7fa0:	e50b3010 	str	r3, [fp, #-16]
      state=ringbuffer(RBWRITE, (unsigned char *) &count, 2);
    7fa4:	e24b301c 	sub	r3, fp, #28	; 0x1c
    7fa8:	e3a00001 	mov	r0, #1	; 0x1
    7fac:	e1a01003 	mov	r1, r3
    7fb0:	e3a02002 	mov	r2, #2	; 0x2
    7fb4:	eb00008a 	bl	81e4 <ringbuffer>
    7fb8:	e1a03000 	mov	r3, r0
    7fbc:	e50b3010 	str	r3, [fp, #-16]
      state=ringbuffer(RBWRITE, &packetdescriptor, 1);
    7fc0:	e24b3020 	sub	r3, fp, #32	; 0x20
    7fc4:	e3a00001 	mov	r0, #1	; 0x1
    7fc8:	e1a01003 	mov	r1, r3
    7fcc:	e3a02001 	mov	r2, #1	; 0x1
    7fd0:	eb000083 	bl	81e4 <ringbuffer>
    7fd4:	e1a03000 	mov	r3, r0
    7fd8:	e50b3010 	str	r3, [fp, #-16]
      state=ringbuffer(RBWRITE, data, count);
    7fdc:	e51b2018 	ldr	r2, [fp, #-24]
    7fe0:	e15b31bc 	ldrh	r3, [fp, #-28]
    7fe4:	e3a00001 	mov	r0, #1	; 0x1
    7fe8:	e1a01002 	mov	r1, r2
    7fec:	e1a02003 	mov	r2, r3
    7ff0:	eb00007b 	bl	81e4 <ringbuffer>
    7ff4:	e1a03000 	mov	r3, r0
    7ff8:	e50b3010 	str	r3, [fp, #-16]
                crc=crc16(data,count);
    7ffc:	e15b31bc 	ldrh	r3, [fp, #-28]
    8000:	e51b0018 	ldr	r0, [fp, #-24]
    8004:	e1a01003 	mov	r1, r3
    8008:	eb000050 	bl	8150 <crc16>
    800c:	e1a03000 	mov	r3, r0
    8010:	e14b31b2 	strh	r3, [fp, #-18]
      state=ringbuffer(RBWRITE, (unsigned char *) &crc, 2);
    8014:	e24b3012 	sub	r3, fp, #18	; 0x12
    8018:	e3a00001 	mov	r0, #1	; 0x1
    801c:	e1a01003 	mov	r1, r3
    8020:	e3a02002 	mov	r2, #2	; 0x2
    8024:	eb00006e 	bl	81e4 <ringbuffer>
    8028:	e1a03000 	mov	r3, r0
    802c:	e50b3010 	str	r3, [fp, #-16]
      state=ringbuffer(RBWRITE, stopstring, 3);
    8030:	e3a00001 	mov	r0, #1	; 0x1
    8034:	e59f1020 	ldr	r1, [pc, #32]	; 805c <.text+0x805c>
    8038:	e3a02003 	mov	r2, #3	; 0x3
    803c:	eb000068 	bl	81e4 <ringbuffer>
    8040:	e1a03000 	mov	r3, r0
    8044:	e50b3010 	str	r3, [fp, #-16]
      UART_send_ringbuffer();
    8048:	ebffff92 	bl	7e98 <UART_send_ringbuffer>
}
    804c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8050:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8054:	e12fff1e 	bx	lr
    8058:	40000030 	andmi	r0, r0, r0, lsr r0
    805c:	40000033 	andmi	r0, r0, r3, lsr r0

00008060 <crc_update>:

//example CRC16 function
unsigned short crc_update (unsigned short crc, unsigned char data)
     {
    8060:	e1a0c00d 	mov	ip, sp
    8064:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8068:	e24cb004 	sub	fp, ip, #4	; 0x4
    806c:	e24dd008 	sub	sp, sp, #8	; 0x8
    8070:	e1a03000 	mov	r3, r0
    8074:	e1a02001 	mov	r2, r1
    8078:	e14b31b0 	strh	r3, [fp, #-16]
    807c:	e1a03002 	mov	r3, r2
    8080:	e54b3014 	strb	r3, [fp, #-20]
         data ^= (crc & 0xff);
    8084:	e15b31b0 	ldrh	r3, [fp, #-16]
    8088:	e20330ff 	and	r3, r3, #255	; 0xff
    808c:	e20330ff 	and	r3, r3, #255	; 0xff
    8090:	e55b2014 	ldrb	r2, [fp, #-20]
    8094:	e1a01003 	mov	r1, r3
    8098:	e1a03002 	mov	r3, r2
    809c:	e0213003 	eor	r3, r1, r3
    80a0:	e20330ff 	and	r3, r3, #255	; 0xff
    80a4:	e54b3014 	strb	r3, [fp, #-20]
         data ^= data << 4;
    80a8:	e55b3014 	ldrb	r3, [fp, #-20]
    80ac:	e1a03203 	mov	r3, r3, lsl #4
    80b0:	e20330ff 	and	r3, r3, #255	; 0xff
    80b4:	e55b2014 	ldrb	r2, [fp, #-20]
    80b8:	e1a01003 	mov	r1, r3
    80bc:	e1a03002 	mov	r3, r2
    80c0:	e0213003 	eor	r3, r1, r3
    80c4:	e20330ff 	and	r3, r3, #255	; 0xff
    80c8:	e54b3014 	strb	r3, [fp, #-20]

         return ((((unsigned short )data << 8) | ((crc>>8)&0xff)) ^ (unsigned char )(data >> 4)
    80cc:	e55b3014 	ldrb	r3, [fp, #-20]
    80d0:	e1a03403 	mov	r3, r3, lsl #8
    80d4:	e1a03803 	mov	r3, r3, lsl #16
    80d8:	e1a02823 	mov	r2, r3, lsr #16
    80dc:	e15b31b0 	ldrh	r3, [fp, #-16]
    80e0:	e1a03423 	mov	r3, r3, lsr #8
    80e4:	e1a03803 	mov	r3, r3, lsl #16
    80e8:	e1a03823 	mov	r3, r3, lsr #16
    80ec:	e1a03803 	mov	r3, r3, lsl #16
    80f0:	e1a03823 	mov	r3, r3, lsr #16
    80f4:	e20330ff 	and	r3, r3, #255	; 0xff
    80f8:	e1823003 	orr	r3, r2, r3
    80fc:	e1a03803 	mov	r3, r3, lsl #16
    8100:	e1a02823 	mov	r2, r3, lsr #16
    8104:	e55b3014 	ldrb	r3, [fp, #-20]
    8108:	e1a03223 	mov	r3, r3, lsr #4
    810c:	e20330ff 	and	r3, r3, #255	; 0xff
    8110:	e0223003 	eor	r3, r2, r3
    8114:	e1a03803 	mov	r3, r3, lsl #16
    8118:	e1a02823 	mov	r2, r3, lsr #16
    811c:	e55b3014 	ldrb	r3, [fp, #-20]
    8120:	e1a03183 	mov	r3, r3, lsl #3
    8124:	e1a03803 	mov	r3, r3, lsl #16
    8128:	e1a03823 	mov	r3, r3, lsr #16
    812c:	e0223003 	eor	r3, r2, r3
    8130:	e1a03803 	mov	r3, r3, lsl #16
    8134:	e1a03823 	mov	r3, r3, lsr #16
    8138:	e1a03803 	mov	r3, r3, lsl #16
    813c:	e1a03823 	mov	r3, r3, lsr #16
                 ^ ((unsigned short )data << 3));
     }
    8140:	e1a00003 	mov	r0, r3
    8144:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8148:	e89d6800 	ldmia	sp, {fp, sp, lr}
    814c:	e12fff1e 	bx	lr

00008150 <crc16>:

 unsigned short crc16(void* data, unsigned short cnt)
 {
    8150:	e1a0c00d 	mov	ip, sp
    8154:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8158:	e24cb004 	sub	fp, ip, #4	; 0x4
    815c:	e24dd014 	sub	sp, sp, #20	; 0x14
    8160:	e50b001c 	str	r0, [fp, #-28]
    8164:	e1a03001 	mov	r3, r1
    8168:	e14b32b0 	strh	r3, [fp, #-32]
   unsigned short crc=0xff;
    816c:	e3a030ff 	mov	r3, #255	; 0xff
    8170:	e14b31b6 	strh	r3, [fp, #-22]
   unsigned char * ptr=(unsigned char *) data;
    8174:	e51b301c 	ldr	r3, [fp, #-28]
    8178:	e50b3014 	str	r3, [fp, #-20]
   int i;

   for (i=0;i<cnt;i++)
    817c:	e3a03000 	mov	r3, #0	; 0x0
    8180:	e50b3010 	str	r3, [fp, #-16]
    8184:	ea00000d 	b	81c0 <crc16+0x70>
     {
       crc=crc_update(crc,*ptr);
    8188:	e15b21b6 	ldrh	r2, [fp, #-22]
    818c:	e51b3014 	ldr	r3, [fp, #-20]
    8190:	e5d33000 	ldrb	r3, [r3]
    8194:	e1a00002 	mov	r0, r2
    8198:	e1a01003 	mov	r1, r3
    819c:	ebffffaf 	bl	8060 <crc_update>
    81a0:	e1a03000 	mov	r3, r0
    81a4:	e14b31b6 	strh	r3, [fp, #-22]
       ptr++;
    81a8:	e51b3014 	ldr	r3, [fp, #-20]
    81ac:	e2833001 	add	r3, r3, #1	; 0x1
    81b0:	e50b3014 	str	r3, [fp, #-20]
    81b4:	e51b3010 	ldr	r3, [fp, #-16]
    81b8:	e2833001 	add	r3, r3, #1	; 0x1
    81bc:	e50b3010 	str	r3, [fp, #-16]
    81c0:	e15b22b0 	ldrh	r2, [fp, #-32]
    81c4:	e51b3010 	ldr	r3, [fp, #-16]
    81c8:	e1520003 	cmp	r2, r3
    81cc:	caffffed 	bgt	8188 <crc16+0x38>
     }
   return crc;
    81d0:	e15b31b6 	ldrh	r3, [fp, #-22]
 }
    81d4:	e1a00003 	mov	r0, r3
    81d8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    81dc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    81e0:	e12fff1e 	bx	lr

000081e4 <ringbuffer>:

// no longer a ringbuffer! - now it's a FIFO
int ringbuffer(unsigned char rw, unsigned char *data, unsigned int count)	//returns 1 when write/read was successful, 0 elsewise
{
    81e4:	e1a0c00d 	mov	ip, sp
    81e8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    81ec:	e24cb004 	sub	fp, ip, #4	; 0x4
    81f0:	e24dd018 	sub	sp, sp, #24	; 0x18
    81f4:	e1a03000 	mov	r3, r0
    81f8:	e50b101c 	str	r1, [fp, #-28]
    81fc:	e50b2020 	str	r2, [fp, #-32]
    8200:	e54b3018 	strb	r3, [fp, #-24]
    static volatile unsigned char buffer[RINGBUFFERSIZE];
//	static volatile unsigned int pfirst=0, plast=0;	//Pointers to first and last to read byte
	static volatile unsigned int read_pointer, write_pointer;
	static volatile unsigned int content=0;
	unsigned int p=0;
    8204:	e3a03000 	mov	r3, #0	; 0x0
    8208:	e50b3014 	str	r3, [fp, #-20]
    unsigned int p2=0;
    820c:	e3a03000 	mov	r3, #0	; 0x0
    8210:	e50b3010 	str	r3, [fp, #-16]

	if(rw==RBWRITE)
    8214:	e55b3018 	ldrb	r3, [fp, #-24]
    8218:	e3530001 	cmp	r3, #1	; 0x1
    821c:	1a000021 	bne	82a8 <ringbuffer+0xc4>
	{
		if(count<RINGBUFFERSIZE-content)	//enough space in buffer?
    8220:	e59f3198 	ldr	r3, [pc, #408]	; 83c0 <.text+0x83c0>
    8224:	e5933000 	ldr	r3, [r3]
    8228:	e2632d06 	rsb	r2, r3, #384	; 0x180
    822c:	e51b3020 	ldr	r3, [fp, #-32]
    8230:	e1520003 	cmp	r2, r3
    8234:	9a00005a 	bls	83a4 <ringbuffer+0x1c0>
		{
			while(p<count)
    8238:	ea00000d 	b	8274 <ringbuffer+0x90>
			{
				buffer[write_pointer++]=data[p++];
    823c:	e59f3180 	ldr	r3, [pc, #384]	; 83c4 <.text+0x83c4>
    8240:	e5931000 	ldr	r1, [r3]
    8244:	e51b2014 	ldr	r2, [fp, #-20]
    8248:	e51b301c 	ldr	r3, [fp, #-28]
    824c:	e0823003 	add	r3, r2, r3
    8250:	e5d33000 	ldrb	r3, [r3]
    8254:	e59f216c 	ldr	r2, [pc, #364]	; 83c8 <.text+0x83c8>
    8258:	e7c23001 	strb	r3, [r2, r1]
    825c:	e2812001 	add	r2, r1, #1	; 0x1
    8260:	e59f315c 	ldr	r3, [pc, #348]	; 83c4 <.text+0x83c4>
    8264:	e5832000 	str	r2, [r3]
    8268:	e51b3014 	ldr	r3, [fp, #-20]
    826c:	e2833001 	add	r3, r3, #1	; 0x1
    8270:	e50b3014 	str	r3, [fp, #-20]
    8274:	e51b2014 	ldr	r2, [fp, #-20]
    8278:	e51b3020 	ldr	r3, [fp, #-32]
    827c:	e1520003 	cmp	r2, r3
    8280:	3affffed 	bcc	823c <ringbuffer+0x58>
			}
            content+=count;
    8284:	e59f3134 	ldr	r3, [pc, #308]	; 83c0 <.text+0x83c0>
    8288:	e5932000 	ldr	r2, [r3]
    828c:	e51b3020 	ldr	r3, [fp, #-32]
    8290:	e0822003 	add	r2, r2, r3
    8294:	e59f3124 	ldr	r3, [pc, #292]	; 83c0 <.text+0x83c0>
    8298:	e5832000 	str	r2, [r3]
            return(1);
    829c:	e3a03001 	mov	r3, #1	; 0x1
    82a0:	e50b3024 	str	r3, [fp, #-36]
    82a4:	ea000040 	b	83ac <ringbuffer+0x1c8>
		}
	}
	else if(rw==RBREAD)
    82a8:	e55b3018 	ldrb	r3, [fp, #-24]
    82ac:	e3530000 	cmp	r3, #0	; 0x0
    82b0:	1a00002b 	bne	8364 <ringbuffer+0x180>
	{
		if(content>=count)
    82b4:	e59f3104 	ldr	r3, [pc, #260]	; 83c0 <.text+0x83c0>
    82b8:	e5932000 	ldr	r2, [r3]
    82bc:	e51b3020 	ldr	r3, [fp, #-32]
    82c0:	e1520003 	cmp	r2, r3
    82c4:	3a000036 	bcc	83a4 <ringbuffer+0x1c0>
		{
			while(p2<count)
    82c8:	ea00000e 	b	8308 <ringbuffer+0x124>
			{
				data[p2++]=buffer[read_pointer++];
    82cc:	e51b2010 	ldr	r2, [fp, #-16]
    82d0:	e51b301c 	ldr	r3, [fp, #-28]
    82d4:	e0822003 	add	r2, r2, r3
    82d8:	e59f30ec 	ldr	r3, [pc, #236]	; 83cc <.text+0x83cc>
    82dc:	e5931000 	ldr	r1, [r3]
    82e0:	e59f30e0 	ldr	r3, [pc, #224]	; 83c8 <.text+0x83c8>
    82e4:	e7d33001 	ldrb	r3, [r3, r1]
    82e8:	e20330ff 	and	r3, r3, #255	; 0xff
    82ec:	e5c23000 	strb	r3, [r2]
    82f0:	e51b3010 	ldr	r3, [fp, #-16]
    82f4:	e2833001 	add	r3, r3, #1	; 0x1
    82f8:	e50b3010 	str	r3, [fp, #-16]
    82fc:	e2812001 	add	r2, r1, #1	; 0x1
    8300:	e59f30c4 	ldr	r3, [pc, #196]	; 83cc <.text+0x83cc>
    8304:	e5832000 	str	r2, [r3]
    8308:	e51b2010 	ldr	r2, [fp, #-16]
    830c:	e51b3020 	ldr	r3, [fp, #-32]
    8310:	e1520003 	cmp	r2, r3
    8314:	3affffec 	bcc	82cc <ringbuffer+0xe8>
			}
            content-=count;
    8318:	e59f30a0 	ldr	r3, [pc, #160]	; 83c0 <.text+0x83c0>
    831c:	e5932000 	ldr	r2, [r3]
    8320:	e51b3020 	ldr	r3, [fp, #-32]
    8324:	e0632002 	rsb	r2, r3, r2
    8328:	e59f3090 	ldr	r3, [pc, #144]	; 83c0 <.text+0x83c0>
    832c:	e5832000 	str	r2, [r3]
            if(!content) //buffer empty
    8330:	e59f3088 	ldr	r3, [pc, #136]	; 83c0 <.text+0x83c0>
    8334:	e5933000 	ldr	r3, [r3]
    8338:	e3530000 	cmp	r3, #0	; 0x0
    833c:	1a000005 	bne	8358 <ringbuffer+0x174>
            {
            	write_pointer=0;
    8340:	e59f207c 	ldr	r2, [pc, #124]	; 83c4 <.text+0x83c4>
    8344:	e3a03000 	mov	r3, #0	; 0x0
    8348:	e5823000 	str	r3, [r2]
            	read_pointer=0;
    834c:	e59f2078 	ldr	r2, [pc, #120]	; 83cc <.text+0x83cc>
    8350:	e3a03000 	mov	r3, #0	; 0x0
    8354:	e5823000 	str	r3, [r2]
            }
			return(1);
    8358:	e3a03001 	mov	r3, #1	; 0x1
    835c:	e50b3024 	str	r3, [fp, #-36]
    8360:	ea000011 	b	83ac <ringbuffer+0x1c8>
		}
	}
        else if(rw==RBFREE)
    8364:	e55b3018 	ldrb	r3, [fp, #-24]
    8368:	e3530002 	cmp	r3, #2	; 0x2
    836c:	1a00000c 	bne	83a4 <ringbuffer+0x1c0>
        {
          if(content) return 0;
    8370:	e59f3048 	ldr	r3, [pc, #72]	; 83c0 <.text+0x83c0>
    8374:	e5933000 	ldr	r3, [r3]
    8378:	e3530000 	cmp	r3, #0	; 0x0
    837c:	0a000002 	beq	838c <ringbuffer+0x1a8>
    8380:	e3a03000 	mov	r3, #0	; 0x0
    8384:	e50b3024 	str	r3, [fp, #-36]
    8388:	ea000007 	b	83ac <ringbuffer+0x1c8>
          else return(RINGBUFFERSIZE-11);
    838c:	e3a03f5d 	mov	r3, #372	; 0x174
    8390:	e50b3024 	str	r3, [fp, #-36]
    8394:	e51b3024 	ldr	r3, [fp, #-36]
    8398:	e2833001 	add	r3, r3, #1	; 0x1
    839c:	e50b3024 	str	r3, [fp, #-36]
    83a0:	ea000001 	b	83ac <ringbuffer+0x1c8>
        }

	return(0);
    83a4:	e3a03000 	mov	r3, #0	; 0x0
    83a8:	e50b3024 	str	r3, [fp, #-36]
    83ac:	e51b3024 	ldr	r3, [fp, #-36]
}
    83b0:	e1a00003 	mov	r0, r3
    83b4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    83b8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    83bc:	e12fff1e 	bx	lr
    83c0:	40000f34 	andmi	r0, r0, r4, lsr pc
    83c4:	40000f38 	andmi	r0, r0, r8, lsr pc
    83c8:	40000f40 	andmi	r0, r0, r0, asr #30
    83cc:	40000f3c 	andmi	r0, r0, ip, lsr pc

000083d0 <ringbuffer1>:

int ringbuffer1(unsigned char rw, unsigned char *data, unsigned int count)	//returns 1 when write/read was successful, 0 elsewise
{
    83d0:	e1a0c00d 	mov	ip, sp
    83d4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    83d8:	e24cb004 	sub	fp, ip, #4	; 0x4
    83dc:	e24dd018 	sub	sp, sp, #24	; 0x18
    83e0:	e1a03000 	mov	r3, r0
    83e4:	e50b101c 	str	r1, [fp, #-28]
    83e8:	e50b2020 	str	r2, [fp, #-32]
    83ec:	e54b3018 	strb	r3, [fp, #-24]
    static volatile unsigned char buffer[RINGBUFFERSIZE];
//	static volatile unsigned int pfirst=0, plast=0;	//Pointers to first and last to read byte
	static volatile unsigned int read_pointer, write_pointer;
	static volatile unsigned int content=0;
	unsigned int p=0;
    83f0:	e3a03000 	mov	r3, #0	; 0x0
    83f4:	e50b3014 	str	r3, [fp, #-20]
    unsigned int p2=0;
    83f8:	e3a03000 	mov	r3, #0	; 0x0
    83fc:	e50b3010 	str	r3, [fp, #-16]

	if(rw==RBWRITE)
    8400:	e55b3018 	ldrb	r3, [fp, #-24]
    8404:	e3530001 	cmp	r3, #1	; 0x1
    8408:	1a000021 	bne	8494 <ringbuffer1+0xc4>
	{
		if(count<RINGBUFFERSIZE-content)	//enough space in buffer?
    840c:	e59f3198 	ldr	r3, [pc, #408]	; 85ac <.text+0x85ac>
    8410:	e5933000 	ldr	r3, [r3]
    8414:	e2632d06 	rsb	r2, r3, #384	; 0x180
    8418:	e51b3020 	ldr	r3, [fp, #-32]
    841c:	e1520003 	cmp	r2, r3
    8420:	9a00005a 	bls	8590 <ringbuffer1+0x1c0>
		{
			while(p<count)
    8424:	ea00000d 	b	8460 <ringbuffer1+0x90>
			{
				buffer[write_pointer++]=data[p++];
    8428:	e59f3180 	ldr	r3, [pc, #384]	; 85b0 <.text+0x85b0>
    842c:	e5931000 	ldr	r1, [r3]
    8430:	e51b2014 	ldr	r2, [fp, #-20]
    8434:	e51b301c 	ldr	r3, [fp, #-28]
    8438:	e0823003 	add	r3, r2, r3
    843c:	e5d33000 	ldrb	r3, [r3]
    8440:	e59f216c 	ldr	r2, [pc, #364]	; 85b4 <.text+0x85b4>
    8444:	e7c23001 	strb	r3, [r2, r1]
    8448:	e2812001 	add	r2, r1, #1	; 0x1
    844c:	e59f315c 	ldr	r3, [pc, #348]	; 85b0 <.text+0x85b0>
    8450:	e5832000 	str	r2, [r3]
    8454:	e51b3014 	ldr	r3, [fp, #-20]
    8458:	e2833001 	add	r3, r3, #1	; 0x1
    845c:	e50b3014 	str	r3, [fp, #-20]
    8460:	e51b2014 	ldr	r2, [fp, #-20]
    8464:	e51b3020 	ldr	r3, [fp, #-32]
    8468:	e1520003 	cmp	r2, r3
    846c:	3affffed 	bcc	8428 <ringbuffer1+0x58>
			}
            content+=count;
    8470:	e59f3134 	ldr	r3, [pc, #308]	; 85ac <.text+0x85ac>
    8474:	e5932000 	ldr	r2, [r3]
    8478:	e51b3020 	ldr	r3, [fp, #-32]
    847c:	e0822003 	add	r2, r2, r3
    8480:	e59f3124 	ldr	r3, [pc, #292]	; 85ac <.text+0x85ac>
    8484:	e5832000 	str	r2, [r3]
            return(1);
    8488:	e3a03001 	mov	r3, #1	; 0x1
    848c:	e50b3024 	str	r3, [fp, #-36]
    8490:	ea000040 	b	8598 <ringbuffer1+0x1c8>
		}
	}
	else if(rw==RBREAD)
    8494:	e55b3018 	ldrb	r3, [fp, #-24]
    8498:	e3530000 	cmp	r3, #0	; 0x0
    849c:	1a00002b 	bne	8550 <ringbuffer1+0x180>
	{
		if(content>=count)
    84a0:	e59f3104 	ldr	r3, [pc, #260]	; 85ac <.text+0x85ac>
    84a4:	e5932000 	ldr	r2, [r3]
    84a8:	e51b3020 	ldr	r3, [fp, #-32]
    84ac:	e1520003 	cmp	r2, r3
    84b0:	3a000036 	bcc	8590 <ringbuffer1+0x1c0>
		{
			while(p2<count)
    84b4:	ea00000e 	b	84f4 <ringbuffer1+0x124>
			{
				data[p2++]=buffer[read_pointer++];
    84b8:	e51b2010 	ldr	r2, [fp, #-16]
    84bc:	e51b301c 	ldr	r3, [fp, #-28]
    84c0:	e0822003 	add	r2, r2, r3
    84c4:	e59f30ec 	ldr	r3, [pc, #236]	; 85b8 <.text+0x85b8>
    84c8:	e5931000 	ldr	r1, [r3]
    84cc:	e59f30e0 	ldr	r3, [pc, #224]	; 85b4 <.text+0x85b4>
    84d0:	e7d33001 	ldrb	r3, [r3, r1]
    84d4:	e20330ff 	and	r3, r3, #255	; 0xff
    84d8:	e5c23000 	strb	r3, [r2]
    84dc:	e51b3010 	ldr	r3, [fp, #-16]
    84e0:	e2833001 	add	r3, r3, #1	; 0x1
    84e4:	e50b3010 	str	r3, [fp, #-16]
    84e8:	e2812001 	add	r2, r1, #1	; 0x1
    84ec:	e59f30c4 	ldr	r3, [pc, #196]	; 85b8 <.text+0x85b8>
    84f0:	e5832000 	str	r2, [r3]
    84f4:	e51b2010 	ldr	r2, [fp, #-16]
    84f8:	e51b3020 	ldr	r3, [fp, #-32]
    84fc:	e1520003 	cmp	r2, r3
    8500:	3affffec 	bcc	84b8 <ringbuffer1+0xe8>
			}
            content-=count;
    8504:	e59f30a0 	ldr	r3, [pc, #160]	; 85ac <.text+0x85ac>
    8508:	e5932000 	ldr	r2, [r3]
    850c:	e51b3020 	ldr	r3, [fp, #-32]
    8510:	e0632002 	rsb	r2, r3, r2
    8514:	e59f3090 	ldr	r3, [pc, #144]	; 85ac <.text+0x85ac>
    8518:	e5832000 	str	r2, [r3]
            if(!content) //buffer empty
    851c:	e59f3088 	ldr	r3, [pc, #136]	; 85ac <.text+0x85ac>
    8520:	e5933000 	ldr	r3, [r3]
    8524:	e3530000 	cmp	r3, #0	; 0x0
    8528:	1a000005 	bne	8544 <ringbuffer1+0x174>
            {
            	write_pointer=0;
    852c:	e59f207c 	ldr	r2, [pc, #124]	; 85b0 <.text+0x85b0>
    8530:	e3a03000 	mov	r3, #0	; 0x0
    8534:	e5823000 	str	r3, [r2]
            	read_pointer=0;
    8538:	e59f2078 	ldr	r2, [pc, #120]	; 85b8 <.text+0x85b8>
    853c:	e3a03000 	mov	r3, #0	; 0x0
    8540:	e5823000 	str	r3, [r2]
            }
			return(1);
    8544:	e3a03001 	mov	r3, #1	; 0x1
    8548:	e50b3024 	str	r3, [fp, #-36]
    854c:	ea000011 	b	8598 <ringbuffer1+0x1c8>
		}
	}
        else if(rw==RBFREE)
    8550:	e55b3018 	ldrb	r3, [fp, #-24]
    8554:	e3530002 	cmp	r3, #2	; 0x2
    8558:	1a00000c 	bne	8590 <ringbuffer1+0x1c0>
        {
          if(content) return 0;
    855c:	e59f3048 	ldr	r3, [pc, #72]	; 85ac <.text+0x85ac>
    8560:	e5933000 	ldr	r3, [r3]
    8564:	e3530000 	cmp	r3, #0	; 0x0
    8568:	0a000002 	beq	8578 <ringbuffer1+0x1a8>
    856c:	e3a03000 	mov	r3, #0	; 0x0
    8570:	e50b3024 	str	r3, [fp, #-36]
    8574:	ea000007 	b	8598 <ringbuffer1+0x1c8>
          else return(RINGBUFFERSIZE-11);
    8578:	e3a03f5d 	mov	r3, #372	; 0x174
    857c:	e50b3024 	str	r3, [fp, #-36]
    8580:	e51b3024 	ldr	r3, [fp, #-36]
    8584:	e2833001 	add	r3, r3, #1	; 0x1
    8588:	e50b3024 	str	r3, [fp, #-36]
    858c:	ea000001 	b	8598 <ringbuffer1+0x1c8>
        }

	return(0);
    8590:	e3a03000 	mov	r3, #0	; 0x0
    8594:	e50b3024 	str	r3, [fp, #-36]
    8598:	e51b3024 	ldr	r3, [fp, #-36]
}
    859c:	e1a00003 	mov	r0, r3
    85a0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    85a4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    85a8:	e12fff1e 	bx	lr
    85ac:	400010c0 	andmi	r1, r0, r0, asr #1
    85b0:	400010c4 	andmi	r1, r0, r4, asr #1
    85b4:	400010cc 	andmi	r1, r0, ip, asr #1
    85b8:	400010c8 	andmi	r1, r0, r8, asr #1

000085bc <_read_r>:
#include "uart.h"

// new code for _read_r provided by Alexey Shusharin - Thanks
_ssize_t _read_r(struct _reent *r, int file, void *ptr, size_t len)
{
    85bc:	e1a0c00d 	mov	ip, sp
    85c0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    85c4:	e24cb004 	sub	fp, ip, #4	; 0x4
    85c8:	e24dd020 	sub	sp, sp, #32	; 0x20
    85cc:	e50b001c 	str	r0, [fp, #-28]
    85d0:	e50b1020 	str	r1, [fp, #-32]
    85d4:	e50b2024 	str	r2, [fp, #-36]
    85d8:	e50b3028 	str	r3, [fp, #-40]
  char c;
  int  i;
  unsigned char *p;

  p = (unsigned char*)ptr;
    85dc:	e51b3024 	ldr	r3, [fp, #-36]
    85e0:	e50b3010 	str	r3, [fp, #-16]

  for (i = 0; i < len; i++)
    85e4:	e3a03000 	mov	r3, #0	; 0x0
    85e8:	e50b3014 	str	r3, [fp, #-20]
    85ec:	ea00001f 	b	8670 <_read_r+0xb4>
  {
    c = UARTReadChar();
    85f0:	ebfffd9f 	bl	7c74 <UARTReadChar>
    85f4:	e1a03000 	mov	r3, r0
    85f8:	e54b3015 	strb	r3, [fp, #-21]

    *p++ = c;
    85fc:	e51b2010 	ldr	r2, [fp, #-16]
    8600:	e55b3015 	ldrb	r3, [fp, #-21]
    8604:	e5c23000 	strb	r3, [r2]
    8608:	e51b3010 	ldr	r3, [fp, #-16]
    860c:	e2833001 	add	r3, r3, #1	; 0x1
    8610:	e50b3010 	str	r3, [fp, #-16]
    UARTWriteChar(c);
    8614:	e55b3015 	ldrb	r3, [fp, #-21]
    8618:	e1a00003 	mov	r0, r3
    861c:	ebfffd6c 	bl	7bd4 <UARTWriteChar>

    if (c == 0x0D && i <= (len - 2))
    8620:	e55b3015 	ldrb	r3, [fp, #-21]
    8624:	e353000d 	cmp	r3, #13	; 0xd
    8628:	1a00000d 	bne	8664 <_read_r+0xa8>
    862c:	e51b3014 	ldr	r3, [fp, #-20]
    8630:	e51b2028 	ldr	r2, [fp, #-40]
    8634:	e2422002 	sub	r2, r2, #2	; 0x2
    8638:	e1530002 	cmp	r3, r2
    863c:	8a000008 	bhi	8664 <_read_r+0xa8>
    {
      *p = 0x0A;
    8640:	e51b2010 	ldr	r2, [fp, #-16]
    8644:	e3a0300a 	mov	r3, #10	; 0xa
    8648:	e5c23000 	strb	r3, [r2]
      UARTWriteChar(0x0A);
    864c:	e3a0000a 	mov	r0, #10	; 0xa
    8650:	ebfffd5f 	bl	7bd4 <UARTWriteChar>
      return i + 2;
    8654:	e51b3014 	ldr	r3, [fp, #-20]
    8658:	e2833002 	add	r3, r3, #2	; 0x2
    865c:	e50b302c 	str	r3, [fp, #-44]
    8660:	ea000008 	b	8688 <_read_r+0xcc>
    8664:	e51b3014 	ldr	r3, [fp, #-20]
    8668:	e2833001 	add	r3, r3, #1	; 0x1
    866c:	e50b3014 	str	r3, [fp, #-20]
    8670:	e51b2014 	ldr	r2, [fp, #-20]
    8674:	e51b3028 	ldr	r3, [fp, #-40]
    8678:	e1520003 	cmp	r2, r3
    867c:	3affffdb 	bcc	85f0 <_read_r+0x34>
    }
  }
  return i;
    8680:	e51b3014 	ldr	r3, [fp, #-20]
    8684:	e50b302c 	str	r3, [fp, #-44]
    8688:	e51b302c 	ldr	r3, [fp, #-44]
}
    868c:	e1a00003 	mov	r0, r3
    8690:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8694:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8698:	e12fff1e 	bx	lr

0000869c <_write_r>:


#if 0
// old version - no longer in use
_ssize_t _read_r(
    struct _reent *r, 
    int file, 
    void *ptr, 
    size_t len)
{
	char c;
	int  i;
	unsigned char *p;
	
	p = (unsigned char*)ptr;
	
	for (i = 0; i < len; i++) {
		// c = uart0Getch();
		c = UARTReadChar();
		if (c == 0x0D) {
			*p='\0';
			break;
		}
		*p++ = c;
		UARTWriteChar(c);
	}
	return len - i;
}
#endif

_ssize_t _write_r (
    struct _reent *r, 
    int file, 
    const void *ptr, 
    size_t len)
{
    869c:	e1a0c00d 	mov	ip, sp
    86a0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    86a4:	e24cb004 	sub	fp, ip, #4	; 0x4
    86a8:	e24dd018 	sub	sp, sp, #24	; 0x18
    86ac:	e50b0018 	str	r0, [fp, #-24]
    86b0:	e50b101c 	str	r1, [fp, #-28]
    86b4:	e50b2020 	str	r2, [fp, #-32]
    86b8:	e50b3024 	str	r3, [fp, #-36]
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
    86bc:	e51b3020 	ldr	r3, [fp, #-32]
    86c0:	e50b3010 	str	r3, [fp, #-16]
	
	for (i = 0; i < len; i++) {
    86c4:	e3a03000 	mov	r3, #0	; 0x0
    86c8:	e50b3014 	str	r3, [fp, #-20]
    86cc:	ea000010 	b	8714 <_write_r+0x78>
		if (*p == '\n' ) UARTWriteChar('\r');
    86d0:	e51b3010 	ldr	r3, [fp, #-16]
    86d4:	e5d33000 	ldrb	r3, [r3]
    86d8:	e353000a 	cmp	r3, #10	; 0xa
    86dc:	1a000001 	bne	86e8 <_write_r+0x4c>
    86e0:	e3a0000d 	mov	r0, #13	; 0xd
    86e4:	ebfffd3a 	bl	7bd4 <UARTWriteChar>
		UARTWriteChar(*p++);
    86e8:	e51b3010 	ldr	r3, [fp, #-16]
    86ec:	e5d33000 	ldrb	r3, [r3]
    86f0:	e1a02003 	mov	r2, r3
    86f4:	e51b3010 	ldr	r3, [fp, #-16]
    86f8:	e2833001 	add	r3, r3, #1	; 0x1
    86fc:	e50b3010 	str	r3, [fp, #-16]
    8700:	e1a00002 	mov	r0, r2
    8704:	ebfffd32 	bl	7bd4 <UARTWriteChar>
    8708:	e51b3014 	ldr	r3, [fp, #-20]
    870c:	e2833001 	add	r3, r3, #1	; 0x1
    8710:	e50b3014 	str	r3, [fp, #-20]
    8714:	e51b2014 	ldr	r2, [fp, #-20]
    8718:	e51b3024 	ldr	r3, [fp, #-36]
    871c:	e1520003 	cmp	r2, r3
    8720:	3affffea 	bcc	86d0 <_write_r+0x34>
	}
	
	return len;
    8724:	e51b3024 	ldr	r3, [fp, #-36]
}
    8728:	e1a00003 	mov	r0, r3
    872c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8730:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8734:	e12fff1e 	bx	lr

00008738 <_close_r>:

int _close_r(
    struct _reent *r, 
    int file)
{
    8738:	e1a0c00d 	mov	ip, sp
    873c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8740:	e24cb004 	sub	fp, ip, #4	; 0x4
    8744:	e24dd008 	sub	sp, sp, #8	; 0x8
    8748:	e50b0010 	str	r0, [fp, #-16]
    874c:	e50b1014 	str	r1, [fp, #-20]
	return 0;
    8750:	e3a03000 	mov	r3, #0	; 0x0
}
    8754:	e1a00003 	mov	r0, r3
    8758:	e24bd00c 	sub	sp, fp, #12	; 0xc
    875c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8760:	e12fff1e 	bx	lr

00008764 <_lseek_r>:

_off_t _lseek_r(
    struct _reent *r, 
    int file, 
    _off_t ptr, 
    int dir)
{
    8764:	e1a0c00d 	mov	ip, sp
    8768:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    876c:	e24cb004 	sub	fp, ip, #4	; 0x4
    8770:	e24dd010 	sub	sp, sp, #16	; 0x10
    8774:	e50b0010 	str	r0, [fp, #-16]
    8778:	e50b1014 	str	r1, [fp, #-20]
    877c:	e50b2018 	str	r2, [fp, #-24]
    8780:	e50b301c 	str	r3, [fp, #-28]
	return (_off_t)0;	/*  Always indicate we are at file beginning.	*/
    8784:	e3a03000 	mov	r3, #0	; 0x0
}
    8788:	e1a00003 	mov	r0, r3
    878c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8790:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8794:	e12fff1e 	bx	lr

00008798 <_fstat_r>:


int _fstat_r(
    struct _reent *r, 
    int file, 
    struct stat *st)
{
    8798:	e1a0c00d 	mov	ip, sp
    879c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    87a0:	e24cb004 	sub	fp, ip, #4	; 0x4
    87a4:	e24dd00c 	sub	sp, sp, #12	; 0xc
    87a8:	e50b0010 	str	r0, [fp, #-16]
    87ac:	e50b1014 	str	r1, [fp, #-20]
    87b0:	e50b2018 	str	r2, [fp, #-24]
	/*  Always set as character device.				*/
	st->st_mode = S_IFCHR;	
    87b4:	e51b2018 	ldr	r2, [fp, #-24]
    87b8:	e3a03a02 	mov	r3, #8192	; 0x2000
    87bc:	e5823004 	str	r3, [r2, #4]
		/* assigned to strong type with implicit 	*/
		/* signed/unsigned conversion.  Required by 	*/
		/* newlib.					*/

	return 0;
    87c0:	e3a03000 	mov	r3, #0	; 0x0
}
    87c4:	e1a00003 	mov	r0, r3
    87c8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    87cc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    87d0:	e12fff1e 	bx	lr

000087d4 <isatty>:

int isatty(int file); /* avoid warning */

int isatty(int file)
{
    87d4:	e1a0c00d 	mov	ip, sp
    87d8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    87dc:	e24cb004 	sub	fp, ip, #4	; 0x4
    87e0:	e24dd004 	sub	sp, sp, #4	; 0x4
    87e4:	e50b0010 	str	r0, [fp, #-16]
	return 1;
    87e8:	e3a03001 	mov	r3, #1	; 0x1
}
    87ec:	e1a00003 	mov	r0, r3
    87f0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    87f4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    87f8:	e12fff1e 	bx	lr

000087fc <_sbrk_r>:

#if 0
static void _exit (int n) {
label:  goto label; /* endless loop */
}
#endif 

/* "malloc clue function" */

	/**** Locally used variables. ****/
extern char _end[];              /*  end is set in the linker command 	*/
				/* file and is the end of statically 	*/
				/* allocated data (thus start of heap).	*/

static char *heap_ptr;		/* Points to current end of the heap.	*/

/************************** _sbrk_r *************************************/
/*  Support function.  Adjusts end of heap to provide more memory to	*/
/* memory allocator. Simple and dumb with no sanity checks.		*/
/*  struct _reent *r	-- re-entrancy structure, used by newlib to 	*/
/*			support multiple threads of operation.		*/
/*  ptrdiff_t nbytes	-- number of bytes to add.			*/
/*  Returns pointer to start of new heap area.				*/
/*  Note:  This implementation is not thread safe (despite taking a	*/
/* _reent structure as a parameter).  					*/
/*  Since _s_r is not used in the current implementation, the following	*/
/* messages must be suppressed.						*/

void * _sbrk_r(
    struct _reent *_s_r, 
    ptrdiff_t nbytes)
{
    87fc:	e1a0c00d 	mov	ip, sp
    8800:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8804:	e24cb004 	sub	fp, ip, #4	; 0x4
    8808:	e24dd00c 	sub	sp, sp, #12	; 0xc
    880c:	e50b0014 	str	r0, [fp, #-20]
    8810:	e50b1018 	str	r1, [fp, #-24]
	char  *base;		/*  errno should be set to  ENOMEM on error	*/

	if (!heap_ptr) {	/*  Initialize if first time through.		*/
    8814:	e59f304c 	ldr	r3, [pc, #76]	; 8868 <.text+0x8868>
    8818:	e5933000 	ldr	r3, [r3]
    881c:	e3530000 	cmp	r3, #0	; 0x0
    8820:	1a000002 	bne	8830 <_sbrk_r+0x34>
		heap_ptr = _end;
    8824:	e59f203c 	ldr	r2, [pc, #60]	; 8868 <.text+0x8868>
    8828:	e59f303c 	ldr	r3, [pc, #60]	; 886c <.text+0x886c>
    882c:	e5823000 	str	r3, [r2]
	}
	base = heap_ptr;	/*  Point to end of heap.			*/
    8830:	e59f3030 	ldr	r3, [pc, #48]	; 8868 <.text+0x8868>
    8834:	e5933000 	ldr	r3, [r3]
    8838:	e50b3010 	str	r3, [fp, #-16]
	heap_ptr += nbytes;	/*  Increase heap.				*/
    883c:	e59f3024 	ldr	r3, [pc, #36]	; 8868 <.text+0x8868>
    8840:	e5932000 	ldr	r2, [r3]
    8844:	e51b3018 	ldr	r3, [fp, #-24]
    8848:	e0822003 	add	r2, r2, r3
    884c:	e59f3014 	ldr	r3, [pc, #20]	; 8868 <.text+0x8868>
    8850:	e5832000 	str	r2, [r3]
	
	return base;		/*  Return pointer to start of new heap area.	*/
    8854:	e51b3010 	ldr	r3, [fp, #-16]
}
    8858:	e1a00003 	mov	r0, r3
    885c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8860:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8864:	e12fff1e 	bx	lr
    8868:	4000124c 	andmi	r1, r0, ip, asr #4
    886c:	40007280 	andmi	r7, r0, r0, lsl #5

00008870 <I2C0MasterHandler>:
** Returned value:		None
** 
*****************************************************************************/
void I2C0MasterHandler (void) __irq 
{
    8870:	e1a0c00d 	mov	ip, sp
    8874:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8878:	e24cb004 	sub	fp, ip, #4	; 0x4
    887c:	e24dd004 	sub	sp, sp, #4	; 0x4
    BYTE StatValue;

    /* this handler deals with master read and master write only */
    StatValue = I20STAT;
    8880:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    8884:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8888:	e5933000 	ldr	r3, [r3]
    888c:	e54b300d 	strb	r3, [fp, #-13]
    
    IENABLE;   
    switch ( StatValue )
    8890:	e55b300d 	ldrb	r3, [fp, #-13]
    8894:	e2433008 	sub	r3, r3, #8	; 0x8
    8898:	e3530050 	cmp	r3, #80	; 0x50
    889c:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    88a0:	ea000106 	b	8cc0 <.text+0x8cc0>
    88a4:	000089e8 	andeq	r8, r0, r8, ror #19
    88a8:	00008cc0 	andeq	r8, r0, r0, asr #25
    88ac:	00008cc0 	andeq	r8, r0, r0, asr #25
    88b0:	00008cc0 	andeq	r8, r0, r0, asr #25
    88b4:	00008cc0 	andeq	r8, r0, r0, asr #25
    88b8:	00008cc0 	andeq	r8, r0, r0, asr #25
    88bc:	00008cc0 	andeq	r8, r0, r0, asr #25
    88c0:	00008cc0 	andeq	r8, r0, r0, asr #25
    88c4:	00008a20 	andeq	r8, r0, r0, lsr #20
    88c8:	00008cc0 	andeq	r8, r0, r0, asr #25
    88cc:	00008cc0 	andeq	r8, r0, r0, asr #25
    88d0:	00008cc0 	andeq	r8, r0, r0, asr #25
    88d4:	00008cc0 	andeq	r8, r0, r0, asr #25
    88d8:	00008cc0 	andeq	r8, r0, r0, asr #25
    88dc:	00008cc0 	andeq	r8, r0, r0, asr #25
    88e0:	00008cc0 	andeq	r8, r0, r0, asr #25
    88e4:	00008a78 	andeq	r8, r0, r8, ror sl
    88e8:	00008cc0 	andeq	r8, r0, r0, asr #25
    88ec:	00008cc0 	andeq	r8, r0, r0, asr #25
    88f0:	00008cc0 	andeq	r8, r0, r0, asr #25
    88f4:	00008cc0 	andeq	r8, r0, r0, asr #25
    88f8:	00008cc0 	andeq	r8, r0, r0, asr #25
    88fc:	00008cc0 	andeq	r8, r0, r0, asr #25
    8900:	00008cc0 	andeq	r8, r0, r0, asr #25
    8904:	00008c9c 	muleq	r0, ip, ip
    8908:	00008cc0 	andeq	r8, r0, r0, asr #25
    890c:	00008cc0 	andeq	r8, r0, r0, asr #25
    8910:	00008cc0 	andeq	r8, r0, r0, asr #25
    8914:	00008cc0 	andeq	r8, r0, r0, asr #25
    8918:	00008cc0 	andeq	r8, r0, r0, asr #25
    891c:	00008cc0 	andeq	r8, r0, r0, asr #25
    8920:	00008cc0 	andeq	r8, r0, r0, asr #25
    8924:	00008ae0 	andeq	r8, r0, r0, ror #21
    8928:	00008cc0 	andeq	r8, r0, r0, asr #25
    892c:	00008cc0 	andeq	r8, r0, r0, asr #25
    8930:	00008cc0 	andeq	r8, r0, r0, asr #25
    8934:	00008cc0 	andeq	r8, r0, r0, asr #25
    8938:	00008cc0 	andeq	r8, r0, r0, asr #25
    893c:	00008cc0 	andeq	r8, r0, r0, asr #25
    8940:	00008cc0 	andeq	r8, r0, r0, asr #25
    8944:	00008ae0 	andeq	r8, r0, r0, ror #21
    8948:	00008cc0 	andeq	r8, r0, r0, asr #25
    894c:	00008cc0 	andeq	r8, r0, r0, asr #25
    8950:	00008cc0 	andeq	r8, r0, r0, asr #25
    8954:	00008cc0 	andeq	r8, r0, r0, asr #25
    8958:	00008cc0 	andeq	r8, r0, r0, asr #25
    895c:	00008cc0 	andeq	r8, r0, r0, asr #25
    8960:	00008cc0 	andeq	r8, r0, r0, asr #25
    8964:	00008cc0 	andeq	r8, r0, r0, asr #25
    8968:	00008cc0 	andeq	r8, r0, r0, asr #25
    896c:	00008cc0 	andeq	r8, r0, r0, asr #25
    8970:	00008cc0 	andeq	r8, r0, r0, asr #25
    8974:	00008cc0 	andeq	r8, r0, r0, asr #25
    8978:	00008cc0 	andeq	r8, r0, r0, asr #25
    897c:	00008cc0 	andeq	r8, r0, r0, asr #25
    8980:	00008cc0 	andeq	r8, r0, r0, asr #25
    8984:	00008be4 	andeq	r8, r0, r4, ror #23
    8988:	00008cc0 	andeq	r8, r0, r0, asr #25
    898c:	00008cc0 	andeq	r8, r0, r0, asr #25
    8990:	00008cc0 	andeq	r8, r0, r0, asr #25
    8994:	00008cc0 	andeq	r8, r0, r0, asr #25
    8998:	00008cc0 	andeq	r8, r0, r0, asr #25
    899c:	00008cc0 	andeq	r8, r0, r0, asr #25
    89a0:	00008cc0 	andeq	r8, r0, r0, asr #25
    89a4:	00008c9c 	muleq	r0, ip, ip
    89a8:	00008cc0 	andeq	r8, r0, r0, asr #25
    89ac:	00008cc0 	andeq	r8, r0, r0, asr #25
    89b0:	00008cc0 	andeq	r8, r0, r0, asr #25
    89b4:	00008cc0 	andeq	r8, r0, r0, asr #25
    89b8:	00008cc0 	andeq	r8, r0, r0, asr #25
    89bc:	00008cc0 	andeq	r8, r0, r0, asr #25
    89c0:	00008cc0 	andeq	r8, r0, r0, asr #25
    89c4:	00008bfc 	streqd	r8, [r0], -ip
    89c8:	00008cc0 	andeq	r8, r0, r0, asr #25
    89cc:	00008cc0 	andeq	r8, r0, r0, asr #25
    89d0:	00008cc0 	andeq	r8, r0, r0, asr #25
    89d4:	00008cc0 	andeq	r8, r0, r0, asr #25
    89d8:	00008cc0 	andeq	r8, r0, r0, asr #25
    89dc:	00008cc0 	andeq	r8, r0, r0, asr #25
    89e0:	00008cc0 	andeq	r8, r0, r0, asr #25
    89e4:	00008bfc 	streqd	r8, [r0], -ip
    {
	case 0x08:			/* A Start condition is issued. */
	I20DAT = I2CMasterBuffer[0];
    89e8:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    89ec:	e2822907 	add	r2, r2, #114688	; 0x1c000
    89f0:	e59f32f8 	ldr	r3, [pc, #760]	; 8cf0 <.text+0x8cf0>
    89f4:	e5d33000 	ldrb	r3, [r3]
    89f8:	e5823000 	str	r3, [r2]
	I20CONCLR = (I2CONCLR_SIC | I2CONCLR_STAC);
    89fc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8a00:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8a04:	e2833018 	add	r3, r3, #24	; 0x18
    8a08:	e3a02028 	mov	r2, #40	; 0x28
    8a0c:	e5832000 	str	r2, [r3]
	I2CMasterState = I2C_STARTED;
    8a10:	e59f22dc 	ldr	r2, [pc, #732]	; 8cf4 <.text+0x8cf4>
    8a14:	e3a03001 	mov	r3, #1	; 0x1
    8a18:	e5823000 	str	r3, [r2]
	break;
    8a1c:	ea0000ac 	b	8cd4 <.text+0x8cd4>
	
	case 0x10:			/* A repeated started is issued */
	if (  I2CCmd == GET_DEVICE_ID || I2CCmd == GET_TEMPERATURE )
    8a20:	e59f32d0 	ldr	r3, [pc, #720]	; 8cf8 <.text+0x8cf8>
    8a24:	e5933000 	ldr	r3, [r3]
    8a28:	e3530001 	cmp	r3, #1	; 0x1
    8a2c:	0a000003 	beq	8a40 <.text+0x8a40>
    8a30:	e59f32c0 	ldr	r3, [pc, #704]	; 8cf8 <.text+0x8cf8>
    8a34:	e5933000 	ldr	r3, [r3]
    8a38:	e3530002 	cmp	r3, #2	; 0x2
    8a3c:	1a000004 	bne	8a54 <.text+0x8a54>
	{
	    I20DAT = I2CMasterBuffer[2];
    8a40:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    8a44:	e2822907 	add	r2, r2, #114688	; 0x1c000
    8a48:	e59f32a0 	ldr	r3, [pc, #672]	; 8cf0 <.text+0x8cf0>
    8a4c:	e5d33002 	ldrb	r3, [r3, #2]
    8a50:	e5823000 	str	r3, [r2]
	}
	I20CONCLR = (I2CONCLR_SIC | I2CONCLR_STAC);
    8a54:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8a58:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8a5c:	e2833018 	add	r3, r3, #24	; 0x18
    8a60:	e3a02028 	mov	r2, #40	; 0x28
    8a64:	e5832000 	str	r2, [r3]
	I2CMasterState = I2C_RESTARTED;
    8a68:	e59f2284 	ldr	r2, [pc, #644]	; 8cf4 <.text+0x8cf4>
    8a6c:	e3a03002 	mov	r3, #2	; 0x2
    8a70:	e5823000 	str	r3, [r2]
	break;
    8a74:	ea000096 	b	8cd4 <.text+0x8cd4>
	
	case 0x18:			/* Regardless, it's a ACK */
	if ( I2CMasterState == I2C_STARTED )
    8a78:	e59f3274 	ldr	r3, [pc, #628]	; 8cf4 <.text+0x8cf4>
    8a7c:	e5933000 	ldr	r3, [r3]
    8a80:	e3530001 	cmp	r3, #1	; 0x1
    8a84:	1a00000f 	bne	8ac8 <.text+0x8ac8>
	{
	    I20DAT = I2CMasterBuffer[1+WrIndex];
    8a88:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    8a8c:	e2822907 	add	r2, r2, #114688	; 0x1c000
    8a90:	e59f3264 	ldr	r3, [pc, #612]	; 8cfc <.text+0x8cfc>
    8a94:	e5933000 	ldr	r3, [r3]
    8a98:	e2831001 	add	r1, r3, #1	; 0x1
    8a9c:	e59f324c 	ldr	r3, [pc, #588]	; 8cf0 <.text+0x8cf0>
    8aa0:	e7d33001 	ldrb	r3, [r3, r1]
    8aa4:	e5823000 	str	r3, [r2]
	    WrIndex++;
    8aa8:	e59f324c 	ldr	r3, [pc, #588]	; 8cfc <.text+0x8cfc>
    8aac:	e5933000 	ldr	r3, [r3]
    8ab0:	e2832001 	add	r2, r3, #1	; 0x1
    8ab4:	e59f3240 	ldr	r3, [pc, #576]	; 8cfc <.text+0x8cfc>
    8ab8:	e5832000 	str	r2, [r3]
	    I2CMasterState = DATA_ACK;
    8abc:	e59f2230 	ldr	r2, [pc, #560]	; 8cf4 <.text+0x8cf4>
    8ac0:	e3a03004 	mov	r3, #4	; 0x4
    8ac4:	e5823000 	str	r3, [r2]
	}
	I20CONCLR = I2CONCLR_SIC;
    8ac8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8acc:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8ad0:	e2833018 	add	r3, r3, #24	; 0x18
    8ad4:	e3a02008 	mov	r2, #8	; 0x8
    8ad8:	e5832000 	str	r2, [r3]
	break;
    8adc:	ea00007c 	b	8cd4 <.text+0x8cd4>
	
	case 0x28:	/* Data byte has been transmitted, regardless ACK or NACK */
	case 0x30:
	if ( WrIndex != I2CWriteLength )
    8ae0:	e59f3214 	ldr	r3, [pc, #532]	; 8cfc <.text+0x8cfc>
    8ae4:	e5932000 	ldr	r2, [r3]
    8ae8:	e59f3210 	ldr	r3, [pc, #528]	; 8d00 <.text+0x8d00>
    8aec:	e5933000 	ldr	r3, [r3]
    8af0:	e1520003 	cmp	r2, r3
    8af4:	0a000025 	beq	8b90 <.text+0x8b90>
	{   
	    I20DAT = I2CMasterBuffer[1+WrIndex]; /* this should be the last one */
    8af8:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    8afc:	e2822907 	add	r2, r2, #114688	; 0x1c000
    8b00:	e59f31f4 	ldr	r3, [pc, #500]	; 8cfc <.text+0x8cfc>
    8b04:	e5933000 	ldr	r3, [r3]
    8b08:	e2831001 	add	r1, r3, #1	; 0x1
    8b0c:	e59f31dc 	ldr	r3, [pc, #476]	; 8cf0 <.text+0x8cf0>
    8b10:	e7d33001 	ldrb	r3, [r3, r1]
    8b14:	e5823000 	str	r3, [r2]
	    WrIndex++;
    8b18:	e59f31dc 	ldr	r3, [pc, #476]	; 8cfc <.text+0x8cfc>
    8b1c:	e5933000 	ldr	r3, [r3]
    8b20:	e2832001 	add	r2, r3, #1	; 0x1
    8b24:	e59f31d0 	ldr	r3, [pc, #464]	; 8cfc <.text+0x8cfc>
    8b28:	e5832000 	str	r2, [r3]
	    if ( WrIndex != I2CWriteLength )
    8b2c:	e59f31c8 	ldr	r3, [pc, #456]	; 8cfc <.text+0x8cfc>
    8b30:	e5932000 	ldr	r2, [r3]
    8b34:	e59f31c4 	ldr	r3, [pc, #452]	; 8d00 <.text+0x8d00>
    8b38:	e5933000 	ldr	r3, [r3]
    8b3c:	e1520003 	cmp	r2, r3
    8b40:	0a000003 	beq	8b54 <.text+0x8b54>
	    {   
		I2CMasterState = DATA_ACK;
    8b44:	e59f21a8 	ldr	r2, [pc, #424]	; 8cf4 <.text+0x8cf4>
    8b48:	e3a03004 	mov	r3, #4	; 0x4
    8b4c:	e5823000 	str	r3, [r2]
    8b50:	ea00001d 	b	8bcc <.text+0x8bcc>
	    }
	    else
	    {
		I2CMasterState = DATA_NACK;
    8b54:	e59f2198 	ldr	r2, [pc, #408]	; 8cf4 <.text+0x8cf4>
    8b58:	e3a03005 	mov	r3, #5	; 0x5
    8b5c:	e5823000 	str	r3, [r2]
		if ( I2CReadLength != 0 )
    8b60:	e59f319c 	ldr	r3, [pc, #412]	; 8d04 <.text+0x8d04>
    8b64:	e5933000 	ldr	r3, [r3]
    8b68:	e3530000 	cmp	r3, #0	; 0x0
    8b6c:	0a000016 	beq	8bcc <.text+0x8bcc>
		{
		    I20CONSET = I2CONSET_STA;	/* Set Repeated-start flag */
    8b70:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8b74:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8b78:	e3a02020 	mov	r2, #32	; 0x20
    8b7c:	e5832000 	str	r2, [r3]
		    I2CMasterState = I2C_REPEATED_START;
    8b80:	e59f216c 	ldr	r2, [pc, #364]	; 8cf4 <.text+0x8cf4>
    8b84:	e3a03003 	mov	r3, #3	; 0x3
    8b88:	e5823000 	str	r3, [r2]
    8b8c:	ea00000e 	b	8bcc <.text+0x8bcc>
		}
	    }
	}
	else
	{
	    if ( I2CReadLength != 0 )
    8b90:	e59f316c 	ldr	r3, [pc, #364]	; 8d04 <.text+0x8d04>
    8b94:	e5933000 	ldr	r3, [r3]
    8b98:	e3530000 	cmp	r3, #0	; 0x0
    8b9c:	0a000007 	beq	8bc0 <.text+0x8bc0>
	    {
		I20CONSET = I2CONSET_STA;	/* Set Repeated-start flag */
    8ba0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8ba4:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8ba8:	e3a02020 	mov	r2, #32	; 0x20
    8bac:	e5832000 	str	r2, [r3]
		I2CMasterState = I2C_REPEATED_START;
    8bb0:	e59f213c 	ldr	r2, [pc, #316]	; 8cf4 <.text+0x8cf4>
    8bb4:	e3a03003 	mov	r3, #3	; 0x3
    8bb8:	e5823000 	str	r3, [r2]
    8bbc:	ea000002 	b	8bcc <.text+0x8bcc>
	    }
	    else
	    {
		I2CMasterState = DATA_NACK;
    8bc0:	e59f212c 	ldr	r2, [pc, #300]	; 8cf4 <.text+0x8cf4>
    8bc4:	e3a03005 	mov	r3, #5	; 0x5
    8bc8:	e5823000 	str	r3, [r2]
	    }
	}
	I20CONCLR = I2CONCLR_SIC;
    8bcc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8bd0:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8bd4:	e2833018 	add	r3, r3, #24	; 0x18
    8bd8:	e3a02008 	mov	r2, #8	; 0x8
    8bdc:	e5832000 	str	r2, [r3]
	break;
    8be0:	ea00003b 	b	8cd4 <.text+0x8cd4>
	
	case 0x40:	/* Master Receive, SLA_R has been sent */
	I20CONCLR = I2CONCLR_SIC;
    8be4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8be8:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8bec:	e2833018 	add	r3, r3, #24	; 0x18
    8bf0:	e3a02008 	mov	r2, #8	; 0x8
    8bf4:	e5832000 	str	r2, [r3]
	break;
    8bf8:	ea000035 	b	8cd4 <.text+0x8cd4>
	
	case 0x50:	/* Data byte has been received, regardless following ACK or NACK */
	case 0x58:
	I2CMasterBuffer[3+RdIndex] = I20DAT;
    8bfc:	e59f3104 	ldr	r3, [pc, #260]	; 8d08 <.text+0x8d08>
    8c00:	e5933000 	ldr	r3, [r3]
    8c04:	e2831003 	add	r1, r3, #3	; 0x3
    8c08:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    8c0c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8c10:	e5933000 	ldr	r3, [r3]
    8c14:	e20330ff 	and	r3, r3, #255	; 0xff
    8c18:	e59f20d0 	ldr	r2, [pc, #208]	; 8cf0 <.text+0x8cf0>
    8c1c:	e7c23001 	strb	r3, [r2, r1]
	RdIndex++;
    8c20:	e59f30e0 	ldr	r3, [pc, #224]	; 8d08 <.text+0x8d08>
    8c24:	e5933000 	ldr	r3, [r3]
    8c28:	e2832001 	add	r2, r3, #1	; 0x1
    8c2c:	e59f30d4 	ldr	r3, [pc, #212]	; 8d08 <.text+0x8d08>
    8c30:	e5832000 	str	r2, [r3]
	if ( RdIndex != I2CReadLength )
    8c34:	e59f30cc 	ldr	r3, [pc, #204]	; 8d08 <.text+0x8d08>
    8c38:	e5932000 	ldr	r2, [r3]
    8c3c:	e59f30c0 	ldr	r3, [pc, #192]	; 8d04 <.text+0x8d04>
    8c40:	e5933000 	ldr	r3, [r3]
    8c44:	e1520003 	cmp	r2, r3
    8c48:	0a000003 	beq	8c5c <.text+0x8c5c>
	{   
	    I2CMasterState = DATA_ACK;
    8c4c:	e59f20a0 	ldr	r2, [pc, #160]	; 8cf4 <.text+0x8cf4>
    8c50:	e3a03004 	mov	r3, #4	; 0x4
    8c54:	e5823000 	str	r3, [r2]
    8c58:	ea000005 	b	8c74 <.text+0x8c74>
	}
	else
	{
	    RdIndex = 0;
    8c5c:	e59f20a4 	ldr	r2, [pc, #164]	; 8d08 <.text+0x8d08>
    8c60:	e3a03000 	mov	r3, #0	; 0x0
    8c64:	e5823000 	str	r3, [r2]
	    I2CMasterState = DATA_NACK;
    8c68:	e59f2084 	ldr	r2, [pc, #132]	; 8cf4 <.text+0x8cf4>
    8c6c:	e3a03005 	mov	r3, #5	; 0x5
    8c70:	e5823000 	str	r3, [r2]
	}
	I20CONSET = I2CONSET_AA;	/* assert ACK after data is received */
    8c74:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8c78:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8c7c:	e3a02004 	mov	r2, #4	; 0x4
    8c80:	e5832000 	str	r2, [r3]
	I20CONCLR = I2CONCLR_SIC;
    8c84:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8c88:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8c8c:	e2833018 	add	r3, r3, #24	; 0x18
    8c90:	e3a02008 	mov	r2, #8	; 0x8
    8c94:	e5832000 	str	r2, [r3]
	break;
    8c98:	ea00000d 	b	8cd4 <.text+0x8cd4>
	
	case 0x20:			/* regardless, it's a NACK */
	case 0x48:
	I20CONCLR = I2CONCLR_SIC;
    8c9c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8ca0:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8ca4:	e2833018 	add	r3, r3, #24	; 0x18
    8ca8:	e3a02008 	mov	r2, #8	; 0x8
    8cac:	e5832000 	str	r2, [r3]
	I2CMasterState = DATA_NACK;
    8cb0:	e59f203c 	ldr	r2, [pc, #60]	; 8cf4 <.text+0x8cf4>
    8cb4:	e3a03005 	mov	r3, #5	; 0x5
    8cb8:	e5823000 	str	r3, [r2]
	break;
    8cbc:	ea000004 	b	8cd4 <.text+0x8cd4>
	
	case 0x38:			/* Arbitration lost, in this example, we don't
					deal with multiple master situation */
	default:
	I20CONCLR = I2CONCLR_SIC;	
    8cc0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8cc4:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8cc8:	e2833018 	add	r3, r3, #24	; 0x18
    8ccc:	e3a02008 	mov	r2, #8	; 0x8
    8cd0:	e5832000 	str	r2, [r3]
	break;
    }
    
    IDISABLE;
    VICVectAddr = 0;		/* Acknowledge Interrupt */
    8cd4:	e3a03000 	mov	r3, #0	; 0x0
    8cd8:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    8cdc:	e3a02000 	mov	r2, #0	; 0x0
    8ce0:	e5832000 	str	r2, [r3]

}
    8ce4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8ce8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8cec:	e12fff1e 	bx	lr
    8cf0:	40005078 	andmi	r5, r0, r8, ror r0
    8cf4:	40001250 	andmi	r1, r0, r0, asr r2
    8cf8:	40005098 	mulmi	r0, r8, r0
    8cfc:	40001260 	andmi	r1, r0, r0, ror #4
    8d00:	4000509c 	mulmi	r0, ip, r0
    8d04:	40005050 	andmi	r5, r0, r0, asr r0
    8d08:	4000125c 	andmi	r1, r0, ip, asr r2

00008d0c <I2C0_send_motordata>:


void I2C0_send_motordata(void)
{
    8d0c:	e1a0c00d 	mov	ip, sp
    8d10:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8d14:	e24cb004 	sub	fp, ip, #4	; 0x4
	WrIndex=0;
    8d18:	e59f2080 	ldr	r2, [pc, #128]	; 8da0 <.text+0x8da0>
    8d1c:	e3a03000 	mov	r3, #0	; 0x0
    8d20:	e5823000 	str	r3, [r2]
	RdIndex=0;
    8d24:	e59f2078 	ldr	r2, [pc, #120]	; 8da4 <.text+0x8da4>
    8d28:	e3a03000 	mov	r3, #0	; 0x0
    8d2c:	e5823000 	str	r3, [r2]
	I2CWriteLength = 5;
    8d30:	e59f2070 	ldr	r2, [pc, #112]	; 8da8 <.text+0x8da8>
    8d34:	e3a03005 	mov	r3, #5	; 0x5
    8d38:	e5823000 	str	r3, [r2]
	I2CReadLength = 0;
    8d3c:	e59f2068 	ldr	r2, [pc, #104]	; 8dac <.text+0x8dac>
    8d40:	e3a03000 	mov	r3, #0	; 0x0
    8d44:	e5823000 	str	r3, [r2]
    I2CMasterBuffer[0] = 0x02;
    8d48:	e59f2060 	ldr	r2, [pc, #96]	; 8db0 <.text+0x8db0>
    8d4c:	e3a03002 	mov	r3, #2	; 0x2
    8d50:	e5c23000 	strb	r3, [r2]
    I2CMasterBuffer[1] = 100;
    8d54:	e59f2054 	ldr	r2, [pc, #84]	; 8db0 <.text+0x8db0>
    8d58:	e3a03064 	mov	r3, #100	; 0x64
    8d5c:	e5c23001 	strb	r3, [r2, #1]
    I2CMasterBuffer[2] = 100;
    8d60:	e59f2048 	ldr	r2, [pc, #72]	; 8db0 <.text+0x8db0>
    8d64:	e3a03064 	mov	r3, #100	; 0x64
    8d68:	e5c23002 	strb	r3, [r2, #2]
    I2CMasterBuffer[3] = 100;
    8d6c:	e59f203c 	ldr	r2, [pc, #60]	; 8db0 <.text+0x8db0>
    8d70:	e3a03064 	mov	r3, #100	; 0x64
    8d74:	e5c23003 	strb	r3, [r2, #3]
    I2CMasterBuffer[4] = 1;
    8d78:	e59f2030 	ldr	r2, [pc, #48]	; 8db0 <.text+0x8db0>
    8d7c:	e3a03001 	mov	r3, #1	; 0x1
    8d80:	e5c23004 	strb	r3, [r2, #4]

    //I20CONSET = I2CONSET_STA;	/* Set Start flag */
    //if ( !I2CStart() ) I2CStop();
    I2CCmd = GET_TEMPERATURE;
    8d84:	e59f2028 	ldr	r2, [pc, #40]	; 8db4 <.text+0x8db4>
    8d88:	e3a03002 	mov	r3, #2	; 0x2
    8d8c:	e5823000 	str	r3, [r2]
	I2CEngine();
    8d90:	eb000066 	bl	8f30 <I2CEngine>
}
    8d94:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8d98:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8d9c:	e12fff1e 	bx	lr
    8da0:	40001260 	andmi	r1, r0, r0, ror #4
    8da4:	4000125c 	andmi	r1, r0, ip, asr r2
    8da8:	4000509c 	mulmi	r0, ip, r0
    8dac:	40005050 	andmi	r5, r0, r0, asr r0
    8db0:	40005078 	andmi	r5, r0, r8, ror r0
    8db4:	40005098 	mulmi	r0, r8, r0

00008db8 <I2CStart>:

/*****************************************************************************
** Function name:		I2CStart
**
** Descriptions:		Create I2C start condition, a timeout
**				value is set if the I2C never gets started,
**				and timed out. It's a fatal error. 
**
** parameters:			None
** Returned value:		true or false, return false if timed out
** 
*****************************************************************************/
unsigned int I2CStart( void )
{
    8db8:	e1a0c00d 	mov	ip, sp
    8dbc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8dc0:	e24cb004 	sub	fp, ip, #4	; 0x4
    8dc4:	e24dd008 	sub	sp, sp, #8	; 0x8
    unsigned int timeout = 0;
    8dc8:	e3a03000 	mov	r3, #0	; 0x0
    8dcc:	e50b3014 	str	r3, [fp, #-20]
    unsigned int returnValue = FALSE;
    8dd0:	e3a03000 	mov	r3, #0	; 0x0
    8dd4:	e50b3010 	str	r3, [fp, #-16]
 
    /*--- Issue a start condition ---*/
    I20CONSET = I2CONSET_STA;	/* Set Start flag */
    8dd8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8ddc:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8de0:	e3a02020 	mov	r2, #32	; 0x20
    8de4:	e5832000 	str	r2, [r3]
    
    /*--- Wait until START transmitted ---*/
    while( 1 )
    {
	if ( I2CMasterState == I2C_STARTED )
    8de8:	e59f3058 	ldr	r3, [pc, #88]	; 8e48 <.text+0x8e48>
    8dec:	e5933000 	ldr	r3, [r3]
    8df0:	e3530001 	cmp	r3, #1	; 0x1
    8df4:	1a000002 	bne	8e04 <I2CStart+0x4c>
	{
	    returnValue = TRUE;
    8df8:	e3a03001 	mov	r3, #1	; 0x1
    8dfc:	e50b3010 	str	r3, [fp, #-16]
	    break;	
    8e00:	ea00000b 	b	8e34 <I2CStart+0x7c>
	}
	if ( timeout >= MAX_TIMEOUT )
    8e04:	e51b2014 	ldr	r2, [fp, #-20]
    8e08:	e3a03401 	mov	r3, #16777216	; 0x1000000
    8e0c:	e2433002 	sub	r3, r3, #2	; 0x2
    8e10:	e1520003 	cmp	r2, r3
    8e14:	9a000002 	bls	8e24 <I2CStart+0x6c>
	{
	    returnValue = FALSE;
    8e18:	e3a03000 	mov	r3, #0	; 0x0
    8e1c:	e50b3010 	str	r3, [fp, #-16]
	    break;
    8e20:	ea000003 	b	8e34 <I2CStart+0x7c>
	}
	timeout++;
    8e24:	e51b3014 	ldr	r3, [fp, #-20]
    8e28:	e2833001 	add	r3, r3, #1	; 0x1
    8e2c:	e50b3014 	str	r3, [fp, #-20]
    }
    8e30:	eaffffec 	b	8de8 <I2CStart+0x30>
    return( returnValue );
    8e34:	e51b3010 	ldr	r3, [fp, #-16]
}
    8e38:	e1a00003 	mov	r0, r3
    8e3c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8e40:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8e44:	e12fff1e 	bx	lr
    8e48:	40001250 	andmi	r1, r0, r0, asr r2

00008e4c <I2CStop>:

/*****************************************************************************
** Function name:		I2CStop
**
** Descriptions:		Set the I2C stop condition, if the routine
**				never exit, it's a fatal bus error.
**
** parameters:			None
** Returned value:		true or never return
** 
*****************************************************************************/
unsigned int I2CStop( void )
{
    8e4c:	e1a0c00d 	mov	ip, sp
    8e50:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8e54:	e24cb004 	sub	fp, ip, #4	; 0x4
    I20CONSET = I2CONSET_STO;      /* Set Stop flag */ 
    8e58:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8e5c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8e60:	e3a02010 	mov	r2, #16	; 0x10
    8e64:	e5832000 	str	r2, [r3]
    I20CONCLR = I2CONCLR_SIC;  /* Clear SI flag */ 
    8e68:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8e6c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8e70:	e2833018 	add	r3, r3, #24	; 0x18
    8e74:	e3a02008 	mov	r2, #8	; 0x8
    8e78:	e5832000 	str	r2, [r3]
            
    /*--- Wait for STOP detected ---*/
    while( I20CONSET & I2CONSET_STO );
    8e7c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8e80:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8e84:	e5933000 	ldr	r3, [r3]
    8e88:	e2033010 	and	r3, r3, #16	; 0x10
    8e8c:	e3530000 	cmp	r3, #0	; 0x0
    8e90:	1afffff9 	bne	8e7c <I2CStop+0x30>
    return TRUE;
    8e94:	e3a03001 	mov	r3, #1	; 0x1
}
    8e98:	e1a00003 	mov	r0, r3
    8e9c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8ea0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8ea4:	e12fff1e 	bx	lr

00008ea8 <I2CInit>:

/*****************************************************************************
** Function name:		I2CInit
**
** Descriptions:		Initialize I2C controller
**
** parameters:			I2c mode is either MASTER or SLAVE
** Returned value:		true or false, return false if the I2C
**				interrupt handler was not installed correctly
** 
*****************************************************************************/
void I2CInit( unsigned int I2cMode ) 
{
    8ea8:	e1a0c00d 	mov	ip, sp
    8eac:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8eb0:	e24cb004 	sub	fp, ip, #4	; 0x4
    8eb4:	e24dd004 	sub	sp, sp, #4	; 0x4
    8eb8:	e50b0010 	str	r0, [fp, #-16]
    IODIR0|= 0x0C;	/* set port 0.2 and port 0.3 to output, high */
    8ebc:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    8ec0:	e282290a 	add	r2, r2, #163840	; 0x28000
    8ec4:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    8ec8:	e283390a 	add	r3, r3, #163840	; 0x28000
    8ecc:	e5933000 	ldr	r3, [r3]
    8ed0:	e383300c 	orr	r3, r3, #12	; 0xc
    8ed4:	e5823000 	str	r3, [r2]
    IOSET0 = 0x0C;
    8ed8:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    8edc:	e283390a 	add	r3, r3, #163840	; 0x28000
    8ee0:	e3a0200c 	mov	r2, #12	; 0xc
    8ee4:	e5832000 	str	r2, [r3]

    /*--- Clear flags ---*/
    I20CONCLR = I2CONCLR_AAC | I2CONCLR_SIC | I2CONCLR_STAC | I2CONCLR_I2ENC;    
    8ee8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8eec:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8ef0:	e2833018 	add	r3, r3, #24	; 0x18
    8ef4:	e3a0206c 	mov	r2, #108	; 0x6c
    8ef8:	e5832000 	str	r2, [r3]

    /*--- Reset registers ---*/
    I20SCLL   = I2SCLL_SCLL;
    8efc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8f00:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8f04:	e2833014 	add	r3, r3, #20	; 0x14
    8f08:	e3a02080 	mov	r2, #128	; 0x80
    8f0c:	e5832000 	str	r2, [r3]
    I20SCLH   = I2SCLH_SCLH;
    8f10:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8f14:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8f18:	e2833010 	add	r3, r3, #16	; 0x10
    8f1c:	e3a02080 	mov	r2, #128	; 0x80
    8f20:	e5832000 	str	r2, [r3]
}
    8f24:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8f28:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8f2c:	e12fff1e 	bx	lr

00008f30 <I2CEngine>:

/*****************************************************************************
** Function name:		I2CEngine
**
** Descriptions:		The routine to complete a I2C transaction
**				from start to stop. All the intermitten
**				steps are handled in the interrupt handler.
**				Before this routine is called, the read
**				length, write length, I2C master buffer,
**				and I2C command fields need to be filled.
**				see i2cmst.c for more details. 
**
** parameters:			None
** Returned value:		true or false, return false only if the
**				start condition can never be generated and
**				timed out. 
** 
*****************************************************************************/
unsigned int I2CEngine( void ) 
{
    8f30:	e1a0c00d 	mov	ip, sp
    8f34:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8f38:	e24cb004 	sub	fp, ip, #4	; 0x4
    8f3c:	e24dd004 	sub	sp, sp, #4	; 0x4
    I2CMasterState = I2C_IDLE;
    8f40:	e59f206c 	ldr	r2, [pc, #108]	; 8fb4 <.text+0x8fb4>
    8f44:	e3a03000 	mov	r3, #0	; 0x0
    8f48:	e5823000 	str	r3, [r2]
    RdIndex = 0;
    8f4c:	e59f2064 	ldr	r2, [pc, #100]	; 8fb8 <.text+0x8fb8>
    8f50:	e3a03000 	mov	r3, #0	; 0x0
    8f54:	e5823000 	str	r3, [r2]
    WrIndex = 0;
    8f58:	e59f205c 	ldr	r2, [pc, #92]	; 8fbc <.text+0x8fbc>
    8f5c:	e3a03000 	mov	r3, #0	; 0x0
    8f60:	e5823000 	str	r3, [r2]
    if ( I2CStart() != TRUE )
    8f64:	ebffff93 	bl	8db8 <I2CStart>
    8f68:	e1a03000 	mov	r3, r0
    8f6c:	e3530001 	cmp	r3, #1	; 0x1
    8f70:	0a000003 	beq	8f84 <I2CEngine+0x54>
    {
		I2CStop();
    8f74:	ebffffb4 	bl	8e4c <I2CStop>
	return ( FALSE );
    8f78:	e3a03000 	mov	r3, #0	; 0x0
    8f7c:	e50b3010 	str	r3, [fp, #-16]
    8f80:	ea000006 	b	8fa0 <I2CEngine+0x70>
    }
    while ( 1 )
    {
	if ( I2CMasterState == DATA_NACK )
    8f84:	e59f3028 	ldr	r3, [pc, #40]	; 8fb4 <.text+0x8fb4>
    8f88:	e5933000 	ldr	r3, [r3]
    8f8c:	e3530005 	cmp	r3, #5	; 0x5
    8f90:	1afffffb 	bne	8f84 <I2CEngine+0x54>
	{
	    I2CStop();
    8f94:	ebffffac 	bl	8e4c <I2CStop>
	    break;
	}
    }    
    return ( TRUE );      
    8f98:	e3a03001 	mov	r3, #1	; 0x1
    8f9c:	e50b3010 	str	r3, [fp, #-16]
    8fa0:	e51b3010 	ldr	r3, [fp, #-16]
}
    8fa4:	e1a00003 	mov	r0, r3
    8fa8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8fac:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8fb0:	e12fff1e 	bx	lr
    8fb4:	40001250 	andmi	r1, r0, r0, asr r2
    8fb8:	4000125c 	andmi	r1, r0, ip, asr r2
    8fbc:	40001260 	andmi	r1, r0, r0, ror #4

00008fc0 <I2C1MasterHandler>:
**
*****************************************************************************/

void I2C1MasterHandler (void) __irq
{
    8fc0:	e1a0c00d 	mov	ip, sp
    8fc4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8fc8:	e24cb004 	sub	fp, ip, #4	; 0x4
    8fcc:	e24dd004 	sub	sp, sp, #4	; 0x4
    BYTE StatValue;

    /* this handler deals with master read and master write only */
    StatValue = I21STAT;
    8fd0:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    8fd4:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8fd8:	e5933000 	ldr	r3, [r3]
    8fdc:	e54b300d 	strb	r3, [fp, #-13]

    IENABLE;
    switch ( StatValue )
    8fe0:	e55b300d 	ldrb	r3, [fp, #-13]
    8fe4:	e2433008 	sub	r3, r3, #8	; 0x8
    8fe8:	e3530028 	cmp	r3, #40	; 0x28
    8fec:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    8ff0:	ea00009e 	b	9270 <.text+0x9270>
    8ff4:	00009098 	muleq	r0, r8, r0
    8ff8:	00009270 	andeq	r9, r0, r0, ror r2
    8ffc:	00009270 	andeq	r9, r0, r0, ror r2
    9000:	00009270 	andeq	r9, r0, r0, ror r2
    9004:	00009270 	andeq	r9, r0, r0, ror r2
    9008:	00009270 	andeq	r9, r0, r0, ror r2
    900c:	00009270 	andeq	r9, r0, r0, ror r2
    9010:	00009270 	andeq	r9, r0, r0, ror r2
    9014:	00009270 	andeq	r9, r0, r0, ror r2
    9018:	00009270 	andeq	r9, r0, r0, ror r2
    901c:	00009270 	andeq	r9, r0, r0, ror r2
    9020:	00009270 	andeq	r9, r0, r0, ror r2
    9024:	00009270 	andeq	r9, r0, r0, ror r2
    9028:	00009270 	andeq	r9, r0, r0, ror r2
    902c:	00009270 	andeq	r9, r0, r0, ror r2
    9030:	00009270 	andeq	r9, r0, r0, ror r2
    9034:	000090d0 	ldreqd	r9, [r0], -r0
    9038:	00009270 	andeq	r9, r0, r0, ror r2
    903c:	00009270 	andeq	r9, r0, r0, ror r2
    9040:	00009270 	andeq	r9, r0, r0, ror r2
    9044:	00009270 	andeq	r9, r0, r0, ror r2
    9048:	00009270 	andeq	r9, r0, r0, ror r2
    904c:	00009270 	andeq	r9, r0, r0, ror r2
    9050:	00009270 	andeq	r9, r0, r0, ror r2
    9054:	0000921c 	andeq	r9, r0, ip, lsl r2
    9058:	00009270 	andeq	r9, r0, r0, ror r2
    905c:	00009270 	andeq	r9, r0, r0, ror r2
    9060:	00009270 	andeq	r9, r0, r0, ror r2
    9064:	00009270 	andeq	r9, r0, r0, ror r2
    9068:	00009270 	andeq	r9, r0, r0, ror r2
    906c:	00009270 	andeq	r9, r0, r0, ror r2
    9070:	00009270 	andeq	r9, r0, r0, ror r2
    9074:	0000912c 	andeq	r9, r0, ip, lsr #2
    9078:	00009270 	andeq	r9, r0, r0, ror r2
    907c:	00009270 	andeq	r9, r0, r0, ror r2
    9080:	00009270 	andeq	r9, r0, r0, ror r2
    9084:	00009270 	andeq	r9, r0, r0, ror r2
    9088:	00009270 	andeq	r9, r0, r0, ror r2
    908c:	00009270 	andeq	r9, r0, r0, ror r2
    9090:	00009270 	andeq	r9, r0, r0, ror r2
    9094:	000091dc 	ldreqd	r9, [r0], -ip
    {
	case 0x08:			/* A Start condition is issued. */
	I21DAT = I2C1MasterBuffer[0];
    9098:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    909c:	e2822917 	add	r2, r2, #376832	; 0x5c000
    90a0:	e59f31f8 	ldr	r3, [pc, #504]	; 92a0 <.text+0x92a0>
    90a4:	e5d33000 	ldrb	r3, [r3]
    90a8:	e5823000 	str	r3, [r2]
	I21CONCLR = (I2CONCLR_SIC | I2CONCLR_STAC);
    90ac:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    90b0:	e2833917 	add	r3, r3, #376832	; 0x5c000
    90b4:	e2833018 	add	r3, r3, #24	; 0x18
    90b8:	e3a02028 	mov	r2, #40	; 0x28
    90bc:	e5832000 	str	r2, [r3]
	I2C1MasterState = I2C_STARTED;
    90c0:	e59f21dc 	ldr	r2, [pc, #476]	; 92a4 <.text+0x92a4>
    90c4:	e3a03001 	mov	r3, #1	; 0x1
    90c8:	e5823000 	str	r3, [r2]
	break;
    90cc:	ea00006c 	b	9284 <.text+0x9284>


	case 0x18:			/* Regardless, it's a ACK */
	if ( I2C1MasterState == I2C_STARTED )
    90d0:	e59f31cc 	ldr	r3, [pc, #460]	; 92a4 <.text+0x92a4>
    90d4:	e5933000 	ldr	r3, [r3]
    90d8:	e3530001 	cmp	r3, #1	; 0x1
    90dc:	1a00000c 	bne	9114 <.text+0x9114>
	{
	    I21DAT = I2C1MasterBuffer[1];
    90e0:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    90e4:	e2822917 	add	r2, r2, #376832	; 0x5c000
    90e8:	e59f31b0 	ldr	r3, [pc, #432]	; 92a0 <.text+0x92a0>
    90ec:	e5d33001 	ldrb	r3, [r3, #1]
    90f0:	e5823000 	str	r3, [r2]
	    WrIndex1++;
    90f4:	e59f31ac 	ldr	r3, [pc, #428]	; 92a8 <.text+0x92a8>
    90f8:	e5933000 	ldr	r3, [r3]
    90fc:	e2832001 	add	r2, r3, #1	; 0x1
    9100:	e59f31a0 	ldr	r3, [pc, #416]	; 92a8 <.text+0x92a8>
    9104:	e5832000 	str	r2, [r3]
	    I2C1MasterState = DATA_ACK;
    9108:	e59f2194 	ldr	r2, [pc, #404]	; 92a4 <.text+0x92a4>
    910c:	e3a03004 	mov	r3, #4	; 0x4
    9110:	e5823000 	str	r3, [r2]
	}
	I21CONCLR = I2CONCLR_SIC;
    9114:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9118:	e2833917 	add	r3, r3, #376832	; 0x5c000
    911c:	e2833018 	add	r3, r3, #24	; 0x18
    9120:	e3a02008 	mov	r2, #8	; 0x8
    9124:	e5832000 	str	r2, [r3]
	break;
    9128:	ea000055 	b	9284 <.text+0x9284>

	case 0x28:	/* Data byte has been transmitted, regardless ACK or NACK */
	if ( WrIndex1 < I2C1WriteLength )
    912c:	e59f3174 	ldr	r3, [pc, #372]	; 92a8 <.text+0x92a8>
    9130:	e5932000 	ldr	r2, [r3]
    9134:	e59f3170 	ldr	r3, [pc, #368]	; 92ac <.text+0x92ac>
    9138:	e5933000 	ldr	r3, [r3]
    913c:	e1520003 	cmp	r2, r3
    9140:	2a000010 	bcs	9188 <.text+0x9188>
	{
	    I21DAT = I2C1MasterBuffer[1+WrIndex1]; /* this should be the last one */
    9144:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    9148:	e2822917 	add	r2, r2, #376832	; 0x5c000
    914c:	e59f3154 	ldr	r3, [pc, #340]	; 92a8 <.text+0x92a8>
    9150:	e5933000 	ldr	r3, [r3]
    9154:	e2831001 	add	r1, r3, #1	; 0x1
    9158:	e59f3140 	ldr	r3, [pc, #320]	; 92a0 <.text+0x92a0>
    915c:	e7d33001 	ldrb	r3, [r3, r1]
    9160:	e5823000 	str	r3, [r2]
	    WrIndex1++;
    9164:	e59f313c 	ldr	r3, [pc, #316]	; 92a8 <.text+0x92a8>
    9168:	e5933000 	ldr	r3, [r3]
    916c:	e2832001 	add	r2, r3, #1	; 0x1
    9170:	e59f3130 	ldr	r3, [pc, #304]	; 92a8 <.text+0x92a8>
    9174:	e5832000 	str	r2, [r3]
	    I2C1MasterState = DATA_ACK;
    9178:	e59f2124 	ldr	r2, [pc, #292]	; 92a4 <.text+0x92a4>
    917c:	e3a03004 	mov	r3, #4	; 0x4
    9180:	e5823000 	str	r3, [r2]
    9184:	ea00000b 	b	91b8 <.text+0x91b8>

	}
	else
	{
		I2C1MasterState = DATA_WRITE_DONE;
    9188:	e59f2114 	ldr	r2, [pc, #276]	; 92a4 <.text+0x92a4>
    918c:	e3a03007 	mov	r3, #7	; 0x7
    9190:	e5823000 	str	r3, [r2]
		  	//I2C Stop
		I21CONSET = I2CONSET_STO;      /* Set Stop flag */
    9194:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9198:	e2833917 	add	r3, r3, #376832	; 0x5c000
    919c:	e3a02010 	mov	r2, #16	; 0x10
    91a0:	e5832000 	str	r2, [r3]
		I21CONCLR = I2CONCLR_SIC;  /* Clear SI flag */
    91a4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    91a8:	e2833917 	add	r3, r3, #376832	; 0x5c000
    91ac:	e2833018 	add	r3, r3, #24	; 0x18
    91b0:	e3a02008 	mov	r2, #8	; 0x8
    91b4:	e5832000 	str	r2, [r3]
	}
	I21CONCLR = I2CONCLR_SIC;
    91b8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    91bc:	e2833917 	add	r3, r3, #376832	; 0x5c000
    91c0:	e2833018 	add	r3, r3, #24	; 0x18
    91c4:	e3a02008 	mov	r2, #8	; 0x8
    91c8:	e5832000 	str	r2, [r3]
	lastI2c1Error=I2C_ERROR_NONE;
    91cc:	e59f20dc 	ldr	r2, [pc, #220]	; 92b0 <.text+0x92b0>
    91d0:	e3a03000 	mov	r3, #0	; 0x0
    91d4:	e5c23000 	strb	r3, [r2]

	break;
    91d8:	ea000029 	b	9284 <.text+0x9284>

	case 0x30: //data has been transmited but NACK was received
		I2C1MasterState = DATA_NACK;
    91dc:	e59f20c0 	ldr	r2, [pc, #192]	; 92a4 <.text+0x92a4>
    91e0:	e3a03005 	mov	r3, #5	; 0x5
    91e4:	e5823000 	str	r3, [r2]
		  	//I2C Stop
		I21CONSET = I2CONSET_STO;      /* Set Stop flag */
    91e8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    91ec:	e2833917 	add	r3, r3, #376832	; 0x5c000
    91f0:	e3a02010 	mov	r2, #16	; 0x10
    91f4:	e5832000 	str	r2, [r3]
		I21CONCLR = I2CONCLR_SIC;  /* Clear SI flag */
    91f8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    91fc:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9200:	e2833018 	add	r3, r3, #24	; 0x18
    9204:	e3a02008 	mov	r2, #8	; 0x8
    9208:	e5832000 	str	r2, [r3]
		lastI2c1Error=I2C_ERROR_NACKAFTERWRITE;
    920c:	e59f209c 	ldr	r2, [pc, #156]	; 92b0 <.text+0x92b0>
    9210:	e3a03002 	mov	r3, #2	; 0x2
    9214:	e5c23000 	strb	r3, [r2]
	break;
    9218:	ea000019 	b	9284 <.text+0x9284>

	case 0x20: //NACK received, receiver not found
				I21CONCLR = I2CONCLR_SIC;
    921c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9220:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9224:	e2833018 	add	r3, r3, #24	; 0x18
    9228:	e3a02008 	mov	r2, #8	; 0x8
    922c:	e5832000 	str	r2, [r3]
				I2C1MasterState = DATA_NACK;
    9230:	e59f206c 	ldr	r2, [pc, #108]	; 92a4 <.text+0x92a4>
    9234:	e3a03005 	mov	r3, #5	; 0x5
    9238:	e5823000 	str	r3, [r2]
				//I2C Stop
				I21CONSET = I2CONSET_STO;      /* Set Stop flag */
    923c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9240:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9244:	e3a02010 	mov	r2, #16	; 0x10
    9248:	e5832000 	str	r2, [r3]
				I21CONCLR = I2CONCLR_SIC;  /* Clear SI flag */
    924c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9250:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9254:	e2833018 	add	r3, r3, #24	; 0x18
    9258:	e3a02008 	mov	r2, #8	; 0x8
    925c:	e5832000 	str	r2, [r3]
				lastI2c1Error=I2C_ERROR_NACKAFTERSTART;
    9260:	e59f2048 	ldr	r2, [pc, #72]	; 92b0 <.text+0x92b0>
    9264:	e3a03001 	mov	r3, #1	; 0x1
    9268:	e5c23000 	strb	r3, [r2]
	break;
    926c:	ea000004 	b	9284 <.text+0x9284>



	default:
	I21CONCLR = I2CONCLR_SIC;
    9270:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9274:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9278:	e2833018 	add	r3, r3, #24	; 0x18
    927c:	e3a02008 	mov	r2, #8	; 0x8
    9280:	e5832000 	str	r2, [r3]
	break;
    }

    IDISABLE;
    VICVectAddr = 0;		/* Acknowledge Interrupt */
    9284:	e3a03000 	mov	r3, #0	; 0x0
    9288:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    928c:	e3a02000 	mov	r2, #0	; 0x0
    9290:	e5832000 	str	r2, [r3]

}
    9294:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9298:	e89d6800 	ldmia	sp, {fp, sp, lr}
    929c:	e12fff1e 	bx	lr
    92a0:	400050a4 	andmi	r5, r0, r4, lsr #1
    92a4:	40001264 	andmi	r1, r0, r4, ror #4
    92a8:	4000126c 	andmi	r1, r0, ip, ror #4
    92ac:	400050a0 	andmi	r5, r0, r0, lsr #1
    92b0:	40001270 	andmi	r1, r0, r0, ror r2

000092b4 <fireFlyLedHandler>:

void fireFlyLedHandler(void) 	//called with 100Hz
{
    92b4:	e1a0c00d 	mov	ip, sp
    92b8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    92bc:	e24cb004 	sub	fp, ip, #4	; 0x4
    92c0:	e24dd00c 	sub	sp, sp, #12	; 0xc
	unsigned char r,g,b;
	unsigned short errorFlags;
	static unsigned short cnt=0;
	static unsigned char mfsCnt=0;
	static unsigned char mincCnt=0;
	static unsigned char ceCnt=0;

	errorFlags=0;
    92c4:	e3a03000 	mov	r3, #0	; 0x0
    92c8:	e14b31b2 	strh	r3, [fp, #-18]


	if (LL_1khz_attitude_data.flightMode&FM_CALIBRATION_ERROR_GYROS)
    92cc:	e59f3af4 	ldr	r3, [pc, #2804]	; 9dc8 <.text+0x9dc8>
    92d0:	e1d335b2 	ldrh	r3, [r3, #82]
    92d4:	e1a03803 	mov	r3, r3, lsl #16
    92d8:	e1a03823 	mov	r3, r3, lsr #16
    92dc:	e2033c02 	and	r3, r3, #512	; 0x200
    92e0:	e3530000 	cmp	r3, #0	; 0x0
    92e4:	0a000002 	beq	92f4 <fireFlyLedHandler+0x40>
	{
		errorFlags|=0x02;
    92e8:	e15b31b2 	ldrh	r3, [fp, #-18]
    92ec:	e3833002 	orr	r3, r3, #2	; 0x2
    92f0:	e14b31b2 	strh	r3, [fp, #-18]
	}

	if (LL_1khz_attitude_data.flightMode&FM_CALIBRATION_ERROR_ACC)
    92f4:	e59f3acc 	ldr	r3, [pc, #2764]	; 9dc8 <.text+0x9dc8>
    92f8:	e1d335b2 	ldrh	r3, [r3, #82]
    92fc:	e1a03803 	mov	r3, r3, lsl #16
    9300:	e1a03823 	mov	r3, r3, lsr #16
    9304:	e2033b01 	and	r3, r3, #1024	; 0x400
    9308:	e3530000 	cmp	r3, #0	; 0x0
    930c:	0a000002 	beq	931c <fireFlyLedHandler+0x68>
	{
		errorFlags|=0x04;
    9310:	e15b31b2 	ldrh	r3, [fp, #-18]
    9314:	e3833004 	orr	r3, r3, #4	; 0x4
    9318:	e14b31b2 	strh	r3, [fp, #-18]
	}

	if ((LL_1khz_attitude_data.flightMode&FM_COMPASS_FAILURE) && (ceCnt<5))
    931c:	e59f3aa4 	ldr	r3, [pc, #2724]	; 9dc8 <.text+0x9dc8>
    9320:	e1d335b2 	ldrh	r3, [r3, #82]
    9324:	e1a03803 	mov	r3, r3, lsl #16
    9328:	e1a03823 	mov	r3, r3, lsr #16
    932c:	e2033010 	and	r3, r3, #16	; 0x10
    9330:	e3530000 	cmp	r3, #0	; 0x0
    9334:	0a000006 	beq	9354 <fireFlyLedHandler+0xa0>
    9338:	e59f3a8c 	ldr	r3, [pc, #2700]	; 9dcc <.text+0x9dcc>
    933c:	e5d33000 	ldrb	r3, [r3]
    9340:	e3530004 	cmp	r3, #4	; 0x4
    9344:	8a000002 	bhi	9354 <fireFlyLedHandler+0xa0>
	{
		errorFlags|=0x08;
    9348:	e15b31b2 	ldrh	r3, [fp, #-18]
    934c:	e3833008 	orr	r3, r3, #8	; 0x8
    9350:	e14b31b2 	strh	r3, [fp, #-18]
	}

	if ((LL_1khz_attitude_data.flightMode&FM_MAG_INCLINATION_ERROR) && (mincCnt<5) && ((LL_1khz_attitude_data.flightMode&FM_COMPASS_FAILURE)==0))
    9354:	e59f3a6c 	ldr	r3, [pc, #2668]	; 9dc8 <.text+0x9dc8>
    9358:	e1d335b2 	ldrh	r3, [r3, #82]
    935c:	e1a03803 	mov	r3, r3, lsl #16
    9360:	e1a03843 	mov	r3, r3, asr #16
    9364:	e3530000 	cmp	r3, #0	; 0x0
    9368:	aa00000d 	bge	93a4 <fireFlyLedHandler+0xf0>
    936c:	e59f3a5c 	ldr	r3, [pc, #2652]	; 9dd0 <.text+0x9dd0>
    9370:	e5d33000 	ldrb	r3, [r3]
    9374:	e3530004 	cmp	r3, #4	; 0x4
    9378:	8a000009 	bhi	93a4 <fireFlyLedHandler+0xf0>
    937c:	e59f3a44 	ldr	r3, [pc, #2628]	; 9dc8 <.text+0x9dc8>
    9380:	e1d335b2 	ldrh	r3, [r3, #82]
    9384:	e1a03803 	mov	r3, r3, lsl #16
    9388:	e1a03823 	mov	r3, r3, lsr #16
    938c:	e2033010 	and	r3, r3, #16	; 0x10
    9390:	e3530000 	cmp	r3, #0	; 0x0
    9394:	1a000002 	bne	93a4 <fireFlyLedHandler+0xf0>
	{
		errorFlags|=0x10;
    9398:	e15b31b2 	ldrh	r3, [fp, #-18]
    939c:	e3833010 	orr	r3, r3, #16	; 0x10
    93a0:	e14b31b2 	strh	r3, [fp, #-18]
	}

	if ((LL_1khz_attitude_data.flightMode&FM_MAG_FIELD_STRENGTH_ERROR) && (mfsCnt<5) && ((LL_1khz_attitude_data.flightMode&FM_COMPASS_FAILURE)==0))
    93a4:	e59f3a1c 	ldr	r3, [pc, #2588]	; 9dc8 <.text+0x9dc8>
    93a8:	e1d335b2 	ldrh	r3, [r3, #82]
    93ac:	e1a03803 	mov	r3, r3, lsl #16
    93b0:	e1a03823 	mov	r3, r3, lsr #16
    93b4:	e2033901 	and	r3, r3, #16384	; 0x4000
    93b8:	e3530000 	cmp	r3, #0	; 0x0
    93bc:	0a00000d 	beq	93f8 <fireFlyLedHandler+0x144>
    93c0:	e59f3a0c 	ldr	r3, [pc, #2572]	; 9dd4 <.text+0x9dd4>
    93c4:	e5d33000 	ldrb	r3, [r3]
    93c8:	e3530004 	cmp	r3, #4	; 0x4
    93cc:	8a000009 	bhi	93f8 <fireFlyLedHandler+0x144>
    93d0:	e59f39f0 	ldr	r3, [pc, #2544]	; 9dc8 <.text+0x9dc8>
    93d4:	e1d335b2 	ldrh	r3, [r3, #82]
    93d8:	e1a03803 	mov	r3, r3, lsl #16
    93dc:	e1a03823 	mov	r3, r3, lsr #16
    93e0:	e2033010 	and	r3, r3, #16	; 0x10
    93e4:	e3530000 	cmp	r3, #0	; 0x0
    93e8:	1a000002 	bne	93f8 <fireFlyLedHandler+0x144>
	{
		errorFlags|=0x20;
    93ec:	e15b31b2 	ldrh	r3, [fp, #-18]
    93f0:	e3833020 	orr	r3, r3, #32	; 0x20
    93f4:	e14b31b2 	strh	r3, [fp, #-18]
	}

	cnt++;
    93f8:	e59f39d8 	ldr	r3, [pc, #2520]	; 9dd8 <.text+0x9dd8>
    93fc:	e1d330b0 	ldrh	r3, [r3]
    9400:	e2833001 	add	r3, r3, #1	; 0x1
    9404:	e1a03803 	mov	r3, r3, lsl #16
    9408:	e1a02823 	mov	r2, r3, lsr #16
    940c:	e59f39c4 	ldr	r3, [pc, #2500]	; 9dd8 <.text+0x9dd8>
    9410:	e1c320b0 	strh	r2, [r3]
	if (cnt==200)
    9414:	e59f39bc 	ldr	r3, [pc, #2492]	; 9dd8 <.text+0x9dd8>
    9418:	e1d330b0 	ldrh	r3, [r3]
    941c:	e35300c8 	cmp	r3, #200	; 0xc8
    9420:	1a000002 	bne	9430 <fireFlyLedHandler+0x17c>
		cnt=0;
    9424:	e59f39ac 	ldr	r3, [pc, #2476]	; 9dd8 <.text+0x9dd8>
    9428:	e3a02000 	mov	r2, #0	; 0x0
    942c:	e1c320b0 	strh	r2, [r3]
	if(!SYSTEM_initialized)
    9430:	e59f39a4 	ldr	r3, [pc, #2468]	; 9ddc <.text+0x9ddc>
    9434:	e5d33000 	ldrb	r3, [r3]
    9438:	e20330ff 	and	r3, r3, #255	; 0xff
    943c:	e3530000 	cmp	r3, #0	; 0x0
    9440:	1a000009 	bne	946c <fireFlyLedHandler+0x1b8>
		{
			errorFlags|=0x01;
    9444:	e15b31b2 	ldrh	r3, [fp, #-18]
    9448:	e3833001 	orr	r3, r3, #1	; 0x1
    944c:	e14b31b2 	strh	r3, [fp, #-18]
			r=0;
    9450:	e3a03000 	mov	r3, #0	; 0x0
    9454:	e54b3015 	strb	r3, [fp, #-21]
			g=0;
    9458:	e3a03000 	mov	r3, #0	; 0x0
    945c:	e54b3014 	strb	r3, [fp, #-20]
			b=255;
    9460:	e3e03000 	mvn	r3, #0	; 0x0
    9464:	e54b3013 	strb	r3, [fp, #-19]
    9468:	ea000080 	b	9670 <fireFlyLedHandler+0x3bc>
		}
	else if (((GPS_Data.status&0xFF)==3) && (HL_Status.battery_voltage_1>11000))
    946c:	e59f396c 	ldr	r3, [pc, #2412]	; 9de0 <.text+0x9de0>
    9470:	e5933028 	ldr	r3, [r3, #40]
    9474:	e20330ff 	and	r3, r3, #255	; 0xff
    9478:	e3530003 	cmp	r3, #3	; 0x3
    947c:	1a00000e 	bne	94bc <fireFlyLedHandler+0x208>
    9480:	e59f395c 	ldr	r3, [pc, #2396]	; 9de4 <.text+0x9de4>
    9484:	e1d330b0 	ldrh	r3, [r3]
    9488:	e1a03803 	mov	r3, r3, lsl #16
    948c:	e1a02843 	mov	r2, r3, asr #16
    9490:	e3a03dab 	mov	r3, #10944	; 0x2ac0
    9494:	e2833038 	add	r3, r3, #56	; 0x38
    9498:	e1520003 	cmp	r2, r3
    949c:	da000006 	ble	94bc <fireFlyLedHandler+0x208>
    {
    	r=0;
    94a0:	e3a03000 	mov	r3, #0	; 0x0
    94a4:	e54b3015 	strb	r3, [fp, #-21]
    	g=255;
    94a8:	e3e03000 	mvn	r3, #0	; 0x0
    94ac:	e54b3014 	strb	r3, [fp, #-20]
    	b=0;
    94b0:	e3a03000 	mov	r3, #0	; 0x0
    94b4:	e54b3013 	strb	r3, [fp, #-19]
    94b8:	ea00006c 	b	9670 <fireFlyLedHandler+0x3bc>
    }else if (HL_Status.battery_voltage_1<11000)
    94bc:	e59f3920 	ldr	r3, [pc, #2336]	; 9de4 <.text+0x9de4>
    94c0:	e1d330b0 	ldrh	r3, [r3]
    94c4:	e1a03803 	mov	r3, r3, lsl #16
    94c8:	e1a02843 	mov	r2, r3, asr #16
    94cc:	e3a03dab 	mov	r3, #10944	; 0x2ac0
    94d0:	e2833037 	add	r3, r3, #55	; 0x37
    94d4:	e1520003 	cmp	r2, r3
    94d8:	ca000059 	bgt	9644 <fireFlyLedHandler+0x390>
    {
    	unsigned int dim=11000-HL_Status.battery_voltage_1;
    94dc:	e59f3900 	ldr	r3, [pc, #2304]	; 9de4 <.text+0x9de4>
    94e0:	e1d330b0 	ldrh	r3, [r3]
    94e4:	e1a03803 	mov	r3, r3, lsl #16
    94e8:	e1a03843 	mov	r3, r3, asr #16
    94ec:	e2633dab 	rsb	r3, r3, #10944	; 0x2ac0
    94f0:	e2833038 	add	r3, r3, #56	; 0x38
    94f4:	e50b3010 	str	r3, [fp, #-16]

    	if (dim>1000)
    94f8:	e51b3010 	ldr	r3, [fp, #-16]
    94fc:	e3530ffa 	cmp	r3, #1000	; 0x3e8
    9500:	9a000001 	bls	950c <fireFlyLedHandler+0x258>
    		dim=1000;
    9504:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    9508:	e50b3010 	str	r3, [fp, #-16]


    	if ((GPS_Data.status&0xFF)!=3)
    950c:	e59f38cc 	ldr	r3, [pc, #2252]	; 9de0 <.text+0x9de0>
    9510:	e5933028 	ldr	r3, [r3, #40]
    9514:	e20330ff 	and	r3, r3, #255	; 0xff
    9518:	e3530003 	cmp	r3, #3	; 0x3
    951c:	0a000018 	beq	9584 <fireFlyLedHandler+0x2d0>
    	{
        	dim/=6;
    9520:	e51b2010 	ldr	r2, [fp, #-16]
    9524:	e59f38bc 	ldr	r3, [pc, #2236]	; 9de8 <.text+0x9de8>
    9528:	e0831392 	umull	r1, r3, r2, r3
    952c:	e1a03123 	mov	r3, r3, lsr #2
    9530:	e50b3010 	str	r3, [fp, #-16]
        	dim+=10;
    9534:	e51b3010 	ldr	r3, [fp, #-16]
    9538:	e283300a 	add	r3, r3, #10	; 0xa
    953c:	e50b3010 	str	r3, [fp, #-16]
        	if (dim>165)
    9540:	e51b3010 	ldr	r3, [fp, #-16]
    9544:	e35300a5 	cmp	r3, #165	; 0xa5
    9548:	9a000001 	bls	9554 <fireFlyLedHandler+0x2a0>
        		dim=165;
    954c:	e3a030a5 	mov	r3, #165	; 0xa5
    9550:	e50b3010 	str	r3, [fp, #-16]
    		r=255;
    9554:	e3e03000 	mvn	r3, #0	; 0x0
    9558:	e54b3015 	strb	r3, [fp, #-21]
    		g=165-dim;
    955c:	e51b3010 	ldr	r3, [fp, #-16]
    9560:	e20330ff 	and	r3, r3, #255	; 0xff
    9564:	e26334ff 	rsb	r3, r3, #-16777216	; 0xff000000
    9568:	e28338ff 	add	r3, r3, #16711680	; 0xff0000
    956c:	e2833cff 	add	r3, r3, #65280	; 0xff00
    9570:	e28330a5 	add	r3, r3, #165	; 0xa5
    9574:	e54b3014 	strb	r3, [fp, #-20]
    		b=0;
    9578:	e3a03000 	mov	r3, #0	; 0x0
    957c:	e54b3013 	strb	r3, [fp, #-19]
    9580:	ea000012 	b	95d0 <fireFlyLedHandler+0x31c>
    	}else
    	{
        	dim/=4;
    9584:	e51b3010 	ldr	r3, [fp, #-16]
    9588:	e1a03123 	mov	r3, r3, lsr #2
    958c:	e50b3010 	str	r3, [fp, #-16]
        	dim+=5;
    9590:	e51b3010 	ldr	r3, [fp, #-16]
    9594:	e2833005 	add	r3, r3, #5	; 0x5
    9598:	e50b3010 	str	r3, [fp, #-16]
        	if (dim>255)
    959c:	e51b3010 	ldr	r3, [fp, #-16]
    95a0:	e35300ff 	cmp	r3, #255	; 0xff
    95a4:	9a000001 	bls	95b0 <fireFlyLedHandler+0x2fc>
        		dim=255;
    95a8:	e3a030ff 	mov	r3, #255	; 0xff
    95ac:	e50b3010 	str	r3, [fp, #-16]
    		r=dim;
    95b0:	e51b3010 	ldr	r3, [fp, #-16]
    95b4:	e54b3015 	strb	r3, [fp, #-21]
    		g=255-dim;
    95b8:	e51b3010 	ldr	r3, [fp, #-16]
    95bc:	e20330ff 	and	r3, r3, #255	; 0xff
    95c0:	e1e03003 	mvn	r3, r3
    95c4:	e54b3014 	strb	r3, [fp, #-20]
    		b=0;
    95c8:	e3a03000 	mov	r3, #0	; 0x0
    95cc:	e54b3013 	strb	r3, [fp, #-19]
    	}
    	if(HL_Status.battery_voltage_1<10300) //blink LED @ very low voltage
    95d0:	e59f380c 	ldr	r3, [pc, #2060]	; 9de4 <.text+0x9de4>
    95d4:	e1d330b0 	ldrh	r3, [r3]
    95d8:	e1a03803 	mov	r3, r3, lsl #16
    95dc:	e1a02843 	mov	r2, r3, asr #16
    95e0:	e3a03b0a 	mov	r3, #10240	; 0x2800
    95e4:	e283303b 	add	r3, r3, #59	; 0x3b
    95e8:	e1520003 	cmp	r2, r3
    95ec:	ca00001f 	bgt	9670 <fireFlyLedHandler+0x3bc>
    	{
    		if((cnt%20)<10) {r=0;g=0;b=0;};
    95f0:	e59f37e0 	ldr	r3, [pc, #2016]	; 9dd8 <.text+0x9dd8>
    95f4:	e1d310b0 	ldrh	r1, [r3]
    95f8:	e59f37ec 	ldr	r3, [pc, #2028]	; 9dec <.text+0x9dec>
    95fc:	e0832391 	umull	r2, r3, r1, r3
    9600:	e1a02223 	mov	r2, r3, lsr #4
    9604:	e1a03002 	mov	r3, r2
    9608:	e1a03103 	mov	r3, r3, lsl #2
    960c:	e0833002 	add	r3, r3, r2
    9610:	e1a03103 	mov	r3, r3, lsl #2
    9614:	e0633001 	rsb	r3, r3, r1
    9618:	e1a03803 	mov	r3, r3, lsl #16
    961c:	e1a03823 	mov	r3, r3, lsr #16
    9620:	e3530009 	cmp	r3, #9	; 0x9
    9624:	8a000011 	bhi	9670 <fireFlyLedHandler+0x3bc>
    9628:	e3a03000 	mov	r3, #0	; 0x0
    962c:	e54b3015 	strb	r3, [fp, #-21]
    9630:	e3a03000 	mov	r3, #0	; 0x0
    9634:	e54b3014 	strb	r3, [fp, #-20]
    9638:	e3a03000 	mov	r3, #0	; 0x0
    963c:	e54b3013 	strb	r3, [fp, #-19]
    9640:	ea00000a 	b	9670 <fireFlyLedHandler+0x3bc>
    	}
    }else if ((GPS_Data.status&0xFF)!=3)
    9644:	e59f3794 	ldr	r3, [pc, #1940]	; 9de0 <.text+0x9de0>
    9648:	e5933028 	ldr	r3, [r3, #40]
    964c:	e20330ff 	and	r3, r3, #255	; 0xff
    9650:	e3530003 	cmp	r3, #3	; 0x3
    9654:	0a000005 	beq	9670 <fireFlyLedHandler+0x3bc>
    {
    	r=255;
    9658:	e3e03000 	mvn	r3, #0	; 0x0
    965c:	e54b3015 	strb	r3, [fp, #-21]
    	g=165;
    9660:	e3e0305a 	mvn	r3, #90	; 0x5a
    9664:	e54b3014 	strb	r3, [fp, #-20]
    	b=0;
    9668:	e3a03000 	mov	r3, #0	; 0x0
    966c:	e54b3013 	strb	r3, [fp, #-19]
    }

	if ((cnt<=100) && (errorFlags))
    9670:	e59f3760 	ldr	r3, [pc, #1888]	; 9dd8 <.text+0x9dd8>
    9674:	e1d330b0 	ldrh	r3, [r3]
    9678:	e3530064 	cmp	r3, #100	; 0x64
    967c:	8a000008 	bhi	96a4 <fireFlyLedHandler+0x3f0>
    9680:	e15b31b2 	ldrh	r3, [fp, #-18]
    9684:	e3530000 	cmp	r3, #0	; 0x0
    9688:	0a000005 	beq	96a4 <fireFlyLedHandler+0x3f0>
	{
		r=g=b=0;
    968c:	e3a03000 	mov	r3, #0	; 0x0
    9690:	e54b3013 	strb	r3, [fp, #-19]
    9694:	e55b3013 	ldrb	r3, [fp, #-19]
    9698:	e54b3014 	strb	r3, [fp, #-20]
    969c:	e55b3014 	ldrb	r3, [fp, #-20]
    96a0:	e54b3015 	strb	r3, [fp, #-21]
	}

	if ((cnt>100) && (cnt<200) && (errorFlags)) //always signal errors for 1 second.
    96a4:	e59f372c 	ldr	r3, [pc, #1836]	; 9dd8 <.text+0x9dd8>
    96a8:	e1d330b0 	ldrh	r3, [r3]
    96ac:	e3530064 	cmp	r3, #100	; 0x64
    96b0:	9a0001ba 	bls	9da0 <fireFlyLedHandler+0xaec>
    96b4:	e59f371c 	ldr	r3, [pc, #1820]	; 9dd8 <.text+0x9dd8>
    96b8:	e1d330b0 	ldrh	r3, [r3]
    96bc:	e35300c7 	cmp	r3, #199	; 0xc7
    96c0:	8a0001b6 	bhi	9da0 <fireFlyLedHandler+0xaec>
    96c4:	e15b31b2 	ldrh	r3, [fp, #-18]
    96c8:	e3530000 	cmp	r3, #0	; 0x0
    96cc:	0a0001b3 	beq	9da0 <fireFlyLedHandler+0xaec>
	{
		//overwrite rgb with error signaling
		if (errorFlags & 0x02) //gyros
    96d0:	e15b31b2 	ldrh	r3, [fp, #-18]
    96d4:	e2033002 	and	r3, r3, #2	; 0x2
    96d8:	e3530000 	cmp	r3, #0	; 0x0
    96dc:	0a000027 	beq	9780 <fireFlyLedHandler+0x4cc>
		{
			if (cnt < 125) {
    96e0:	e59f36f0 	ldr	r3, [pc, #1776]	; 9dd8 <.text+0x9dd8>
    96e4:	e1d330b0 	ldrh	r3, [r3]
    96e8:	e353007c 	cmp	r3, #124	; 0x7c
    96ec:	8a000006 	bhi	970c <fireFlyLedHandler+0x458>
				r = 0;
    96f0:	e3a03000 	mov	r3, #0	; 0x0
    96f4:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    96f8:	e3a03000 	mov	r3, #0	; 0x0
    96fc:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9700:	e3a03000 	mov	r3, #0	; 0x0
    9704:	e54b3013 	strb	r3, [fp, #-19]
    9708:	ea0001a4 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 150) {
    970c:	e59f36c4 	ldr	r3, [pc, #1732]	; 9dd8 <.text+0x9dd8>
    9710:	e1d330b0 	ldrh	r3, [r3]
    9714:	e3530095 	cmp	r3, #149	; 0x95
    9718:	8a000006 	bhi	9738 <fireFlyLedHandler+0x484>
				r = 255;
    971c:	e3e03000 	mvn	r3, #0	; 0x0
    9720:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9724:	e3a03000 	mov	r3, #0	; 0x0
    9728:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    972c:	e3a03000 	mov	r3, #0	; 0x0
    9730:	e54b3013 	strb	r3, [fp, #-19]
    9734:	ea000199 	b	9da0 <fireFlyLedHandler+0xaec>

			} else if (cnt < 175) {
    9738:	e59f3698 	ldr	r3, [pc, #1688]	; 9dd8 <.text+0x9dd8>
    973c:	e1d330b0 	ldrh	r3, [r3]
    9740:	e35300ae 	cmp	r3, #174	; 0xae
    9744:	8a000006 	bhi	9764 <fireFlyLedHandler+0x4b0>
				r = 0;
    9748:	e3a03000 	mov	r3, #0	; 0x0
    974c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9750:	e3a03000 	mov	r3, #0	; 0x0
    9754:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9758:	e3a03000 	mov	r3, #0	; 0x0
    975c:	e54b3013 	strb	r3, [fp, #-19]
    9760:	ea00018e 	b	9da0 <fireFlyLedHandler+0xaec>
			} else {
				r = 255;
    9764:	e3e03000 	mvn	r3, #0	; 0x0
    9768:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    976c:	e3a03000 	mov	r3, #0	; 0x0
    9770:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9774:	e3a03000 	mov	r3, #0	; 0x0
    9778:	e54b3013 	strb	r3, [fp, #-19]
    977c:	ea000187 	b	9da0 <fireFlyLedHandler+0xaec>
			}
		} else if (errorFlags & 0x04) {
    9780:	e15b31b2 	ldrh	r3, [fp, #-18]
    9784:	e2033004 	and	r3, r3, #4	; 0x4
    9788:	e3530000 	cmp	r3, #0	; 0x0
    978c:	0a000031 	beq	9858 <fireFlyLedHandler+0x5a4>
			//blink 3x
			if (cnt < 125) {
    9790:	e59f3640 	ldr	r3, [pc, #1600]	; 9dd8 <.text+0x9dd8>
    9794:	e1d330b0 	ldrh	r3, [r3]
    9798:	e353007c 	cmp	r3, #124	; 0x7c
    979c:	8a000005 	bhi	97b8 <fireFlyLedHandler+0x504>
				r = 255;
    97a0:	e3e03000 	mvn	r3, #0	; 0x0
    97a4:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    97a8:	e3a03000 	mov	r3, #0	; 0x0
    97ac:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    97b0:	e3a03000 	mov	r3, #0	; 0x0
    97b4:	e54b3013 	strb	r3, [fp, #-19]
			}
			if (cnt < 140) {
    97b8:	e59f3618 	ldr	r3, [pc, #1560]	; 9dd8 <.text+0x9dd8>
    97bc:	e1d330b0 	ldrh	r3, [r3]
    97c0:	e353008b 	cmp	r3, #139	; 0x8b
    97c4:	8a000006 	bhi	97e4 <fireFlyLedHandler+0x530>
				r = 0;
    97c8:	e3a03000 	mov	r3, #0	; 0x0
    97cc:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    97d0:	e3a03000 	mov	r3, #0	; 0x0
    97d4:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    97d8:	e3a03000 	mov	r3, #0	; 0x0
    97dc:	e54b3013 	strb	r3, [fp, #-19]
    97e0:	ea00016e 	b	9da0 <fireFlyLedHandler+0xaec>

			} else if (cnt < 175) {
    97e4:	e59f35ec 	ldr	r3, [pc, #1516]	; 9dd8 <.text+0x9dd8>
    97e8:	e1d330b0 	ldrh	r3, [r3]
    97ec:	e35300ae 	cmp	r3, #174	; 0xae
    97f0:	8a000006 	bhi	9810 <fireFlyLedHandler+0x55c>
				r = 255;
    97f4:	e3e03000 	mvn	r3, #0	; 0x0
    97f8:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    97fc:	e3a03000 	mov	r3, #0	; 0x0
    9800:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9804:	e3a03000 	mov	r3, #0	; 0x0
    9808:	e54b3013 	strb	r3, [fp, #-19]
    980c:	ea000163 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 190) {
    9810:	e59f35c0 	ldr	r3, [pc, #1472]	; 9dd8 <.text+0x9dd8>
    9814:	e1d330b0 	ldrh	r3, [r3]
    9818:	e35300bd 	cmp	r3, #189	; 0xbd
    981c:	8a000006 	bhi	983c <fireFlyLedHandler+0x588>
				r = 0;
    9820:	e3a03000 	mov	r3, #0	; 0x0
    9824:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9828:	e3a03000 	mov	r3, #0	; 0x0
    982c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9830:	e3a03000 	mov	r3, #0	; 0x0
    9834:	e54b3013 	strb	r3, [fp, #-19]
    9838:	ea000158 	b	9da0 <fireFlyLedHandler+0xaec>
			} else {
				r = 255;
    983c:	e3e03000 	mvn	r3, #0	; 0x0
    9840:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9844:	e3a03000 	mov	r3, #0	; 0x0
    9848:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    984c:	e3a03000 	mov	r3, #0	; 0x0
    9850:	e54b3013 	strb	r3, [fp, #-19]
    9854:	ea000151 	b	9da0 <fireFlyLedHandler+0xaec>
			}
		} else if (errorFlags & 0x08) {
    9858:	e15b31b2 	ldrh	r3, [fp, #-18]
    985c:	e2033008 	and	r3, r3, #8	; 0x8
    9860:	e3530000 	cmp	r3, #0	; 0x0
    9864:	0a000082 	beq	9a74 <fireFlyLedHandler+0x7c0>
			if ((ceCnt < 5) && (cnt == 195))
    9868:	e59f355c 	ldr	r3, [pc, #1372]	; 9dcc <.text+0x9dcc>
    986c:	e5d33000 	ldrb	r3, [r3]
    9870:	e3530004 	cmp	r3, #4	; 0x4
    9874:	8a000009 	bhi	98a0 <fireFlyLedHandler+0x5ec>
    9878:	e59f3558 	ldr	r3, [pc, #1368]	; 9dd8 <.text+0x9dd8>
    987c:	e1d330b0 	ldrh	r3, [r3]
    9880:	e35300c3 	cmp	r3, #195	; 0xc3
    9884:	1a000005 	bne	98a0 <fireFlyLedHandler+0x5ec>
				ceCnt++;
    9888:	e59f353c 	ldr	r3, [pc, #1340]	; 9dcc <.text+0x9dcc>
    988c:	e5d33000 	ldrb	r3, [r3]
    9890:	e2833001 	add	r3, r3, #1	; 0x1
    9894:	e20330ff 	and	r3, r3, #255	; 0xff
    9898:	e59f252c 	ldr	r2, [pc, #1324]	; 9dcc <.text+0x9dcc>
    989c:	e5c23000 	strb	r3, [r2]
			//blink 5x
			if (cnt < 105) {
    98a0:	e59f3530 	ldr	r3, [pc, #1328]	; 9dd8 <.text+0x9dd8>
    98a4:	e1d330b0 	ldrh	r3, [r3]
    98a8:	e3530068 	cmp	r3, #104	; 0x68
    98ac:	8a000006 	bhi	98cc <fireFlyLedHandler+0x618>
				r = 0;
    98b0:	e3a03000 	mov	r3, #0	; 0x0
    98b4:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    98b8:	e3a03000 	mov	r3, #0	; 0x0
    98bc:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    98c0:	e3a03000 	mov	r3, #0	; 0x0
    98c4:	e54b3013 	strb	r3, [fp, #-19]
    98c8:	ea000134 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 115) {
    98cc:	e59f3504 	ldr	r3, [pc, #1284]	; 9dd8 <.text+0x9dd8>
    98d0:	e1d330b0 	ldrh	r3, [r3]
    98d4:	e3530072 	cmp	r3, #114	; 0x72
    98d8:	8a000006 	bhi	98f8 <fireFlyLedHandler+0x644>
				r = 255;
    98dc:	e3e03000 	mvn	r3, #0	; 0x0
    98e0:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    98e4:	e3a03000 	mov	r3, #0	; 0x0
    98e8:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    98ec:	e3a03000 	mov	r3, #0	; 0x0
    98f0:	e54b3013 	strb	r3, [fp, #-19]
    98f4:	ea000129 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 125) {
    98f8:	e59f34d8 	ldr	r3, [pc, #1240]	; 9dd8 <.text+0x9dd8>
    98fc:	e1d330b0 	ldrh	r3, [r3]
    9900:	e353007c 	cmp	r3, #124	; 0x7c
    9904:	8a000006 	bhi	9924 <fireFlyLedHandler+0x670>
				r = 0;
    9908:	e3a03000 	mov	r3, #0	; 0x0
    990c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9910:	e3a03000 	mov	r3, #0	; 0x0
    9914:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9918:	e3a03000 	mov	r3, #0	; 0x0
    991c:	e54b3013 	strb	r3, [fp, #-19]
    9920:	ea00011e 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 135) {
    9924:	e59f34ac 	ldr	r3, [pc, #1196]	; 9dd8 <.text+0x9dd8>
    9928:	e1d330b0 	ldrh	r3, [r3]
    992c:	e3530086 	cmp	r3, #134	; 0x86
    9930:	8a000006 	bhi	9950 <fireFlyLedHandler+0x69c>
				r = 255;
    9934:	e3e03000 	mvn	r3, #0	; 0x0
    9938:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    993c:	e3a03000 	mov	r3, #0	; 0x0
    9940:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9944:	e3a03000 	mov	r3, #0	; 0x0
    9948:	e54b3013 	strb	r3, [fp, #-19]
    994c:	ea000113 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 145) {
    9950:	e59f3480 	ldr	r3, [pc, #1152]	; 9dd8 <.text+0x9dd8>
    9954:	e1d330b0 	ldrh	r3, [r3]
    9958:	e3530090 	cmp	r3, #144	; 0x90
    995c:	8a000006 	bhi	997c <fireFlyLedHandler+0x6c8>
				r = 0;
    9960:	e3a03000 	mov	r3, #0	; 0x0
    9964:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9968:	e3a03000 	mov	r3, #0	; 0x0
    996c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9970:	e3a03000 	mov	r3, #0	; 0x0
    9974:	e54b3013 	strb	r3, [fp, #-19]
    9978:	ea000108 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 155) {
    997c:	e59f3454 	ldr	r3, [pc, #1108]	; 9dd8 <.text+0x9dd8>
    9980:	e1d330b0 	ldrh	r3, [r3]
    9984:	e353009a 	cmp	r3, #154	; 0x9a
    9988:	8a000006 	bhi	99a8 <fireFlyLedHandler+0x6f4>
				r = 255;
    998c:	e3e03000 	mvn	r3, #0	; 0x0
    9990:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9994:	e3a03000 	mov	r3, #0	; 0x0
    9998:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    999c:	e3a03000 	mov	r3, #0	; 0x0
    99a0:	e54b3013 	strb	r3, [fp, #-19]
    99a4:	ea0000fd 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 165) {
    99a8:	e59f3428 	ldr	r3, [pc, #1064]	; 9dd8 <.text+0x9dd8>
    99ac:	e1d330b0 	ldrh	r3, [r3]
    99b0:	e35300a4 	cmp	r3, #164	; 0xa4
    99b4:	8a000006 	bhi	99d4 <fireFlyLedHandler+0x720>
				r = 0;
    99b8:	e3a03000 	mov	r3, #0	; 0x0
    99bc:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    99c0:	e3a03000 	mov	r3, #0	; 0x0
    99c4:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    99c8:	e3a03000 	mov	r3, #0	; 0x0
    99cc:	e54b3013 	strb	r3, [fp, #-19]
    99d0:	ea0000f2 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 175) {
    99d4:	e59f33fc 	ldr	r3, [pc, #1020]	; 9dd8 <.text+0x9dd8>
    99d8:	e1d330b0 	ldrh	r3, [r3]
    99dc:	e35300ae 	cmp	r3, #174	; 0xae
    99e0:	8a000006 	bhi	9a00 <fireFlyLedHandler+0x74c>
				r = 255;
    99e4:	e3e03000 	mvn	r3, #0	; 0x0
    99e8:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    99ec:	e3a03000 	mov	r3, #0	; 0x0
    99f0:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    99f4:	e3a03000 	mov	r3, #0	; 0x0
    99f8:	e54b3013 	strb	r3, [fp, #-19]
    99fc:	ea0000e7 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 185) {
    9a00:	e59f33d0 	ldr	r3, [pc, #976]	; 9dd8 <.text+0x9dd8>
    9a04:	e1d330b0 	ldrh	r3, [r3]
    9a08:	e35300b8 	cmp	r3, #184	; 0xb8
    9a0c:	8a000006 	bhi	9a2c <fireFlyLedHandler+0x778>
				r = 0;
    9a10:	e3a03000 	mov	r3, #0	; 0x0
    9a14:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9a18:	e3a03000 	mov	r3, #0	; 0x0
    9a1c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9a20:	e3a03000 	mov	r3, #0	; 0x0
    9a24:	e54b3013 	strb	r3, [fp, #-19]
    9a28:	ea0000dc 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 195) {
    9a2c:	e59f33a4 	ldr	r3, [pc, #932]	; 9dd8 <.text+0x9dd8>
    9a30:	e1d330b0 	ldrh	r3, [r3]
    9a34:	e35300c2 	cmp	r3, #194	; 0xc2
    9a38:	8a000006 	bhi	9a58 <fireFlyLedHandler+0x7a4>
				r = 255;
    9a3c:	e3e03000 	mvn	r3, #0	; 0x0
    9a40:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9a44:	e3a03000 	mov	r3, #0	; 0x0
    9a48:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9a4c:	e3a03000 	mov	r3, #0	; 0x0
    9a50:	e54b3013 	strb	r3, [fp, #-19]
    9a54:	ea0000d1 	b	9da0 <fireFlyLedHandler+0xaec>
			} else {
				r = 0;
    9a58:	e3a03000 	mov	r3, #0	; 0x0
    9a5c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9a60:	e3a03000 	mov	r3, #0	; 0x0
    9a64:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9a68:	e3a03000 	mov	r3, #0	; 0x0
    9a6c:	e54b3013 	strb	r3, [fp, #-19]
    9a70:	ea0000ca 	b	9da0 <fireFlyLedHandler+0xaec>
			}
		} else if (errorFlags & 0x10) {
    9a74:	e15b31b2 	ldrh	r3, [fp, #-18]
    9a78:	e2033010 	and	r3, r3, #16	; 0x10
    9a7c:	e3530000 	cmp	r3, #0	; 0x0
    9a80:	0a00006c 	beq	9c38 <fireFlyLedHandler+0x984>
			if ((mincCnt < 5) && (cnt == 195))
    9a84:	e59f3344 	ldr	r3, [pc, #836]	; 9dd0 <.text+0x9dd0>
    9a88:	e5d33000 	ldrb	r3, [r3]
    9a8c:	e3530004 	cmp	r3, #4	; 0x4
    9a90:	8a000009 	bhi	9abc <fireFlyLedHandler+0x808>
    9a94:	e59f333c 	ldr	r3, [pc, #828]	; 9dd8 <.text+0x9dd8>
    9a98:	e1d330b0 	ldrh	r3, [r3]
    9a9c:	e35300c3 	cmp	r3, #195	; 0xc3
    9aa0:	1a000005 	bne	9abc <fireFlyLedHandler+0x808>
				mincCnt++;
    9aa4:	e59f3324 	ldr	r3, [pc, #804]	; 9dd0 <.text+0x9dd0>
    9aa8:	e5d33000 	ldrb	r3, [r3]
    9aac:	e2833001 	add	r3, r3, #1	; 0x1
    9ab0:	e20330ff 	and	r3, r3, #255	; 0xff
    9ab4:	e59f2314 	ldr	r2, [pc, #788]	; 9dd0 <.text+0x9dd0>
    9ab8:	e5c23000 	strb	r3, [r2]
			//blink 4x
			if (cnt < 105) {
    9abc:	e59f3314 	ldr	r3, [pc, #788]	; 9dd8 <.text+0x9dd8>
    9ac0:	e1d330b0 	ldrh	r3, [r3]
    9ac4:	e3530068 	cmp	r3, #104	; 0x68
    9ac8:	8a000006 	bhi	9ae8 <fireFlyLedHandler+0x834>
				r = 0;
    9acc:	e3a03000 	mov	r3, #0	; 0x0
    9ad0:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9ad4:	e3a03000 	mov	r3, #0	; 0x0
    9ad8:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9adc:	e3a03000 	mov	r3, #0	; 0x0
    9ae0:	e54b3013 	strb	r3, [fp, #-19]
    9ae4:	ea0000ad 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 115) {
    9ae8:	e59f32e8 	ldr	r3, [pc, #744]	; 9dd8 <.text+0x9dd8>
    9aec:	e1d330b0 	ldrh	r3, [r3]
    9af0:	e3530072 	cmp	r3, #114	; 0x72
    9af4:	8a000006 	bhi	9b14 <fireFlyLedHandler+0x860>
				r = 0;
    9af8:	e3a03000 	mov	r3, #0	; 0x0
    9afc:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9b00:	e3a03000 	mov	r3, #0	; 0x0
    9b04:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    9b08:	e3e03000 	mvn	r3, #0	; 0x0
    9b0c:	e54b3013 	strb	r3, [fp, #-19]
    9b10:	ea0000a2 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 125) {
    9b14:	e59f32bc 	ldr	r3, [pc, #700]	; 9dd8 <.text+0x9dd8>
    9b18:	e1d330b0 	ldrh	r3, [r3]
    9b1c:	e353007c 	cmp	r3, #124	; 0x7c
    9b20:	8a000006 	bhi	9b40 <fireFlyLedHandler+0x88c>
				r = 0;
    9b24:	e3a03000 	mov	r3, #0	; 0x0
    9b28:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9b2c:	e3a03000 	mov	r3, #0	; 0x0
    9b30:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9b34:	e3a03000 	mov	r3, #0	; 0x0
    9b38:	e54b3013 	strb	r3, [fp, #-19]
    9b3c:	ea000097 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 135) {
    9b40:	e59f3290 	ldr	r3, [pc, #656]	; 9dd8 <.text+0x9dd8>
    9b44:	e1d330b0 	ldrh	r3, [r3]
    9b48:	e3530086 	cmp	r3, #134	; 0x86
    9b4c:	8a000006 	bhi	9b6c <fireFlyLedHandler+0x8b8>
				r = 0;
    9b50:	e3a03000 	mov	r3, #0	; 0x0
    9b54:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9b58:	e3a03000 	mov	r3, #0	; 0x0
    9b5c:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    9b60:	e3e03000 	mvn	r3, #0	; 0x0
    9b64:	e54b3013 	strb	r3, [fp, #-19]
    9b68:	ea00008c 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 145) {
    9b6c:	e59f3264 	ldr	r3, [pc, #612]	; 9dd8 <.text+0x9dd8>
    9b70:	e1d330b0 	ldrh	r3, [r3]
    9b74:	e3530090 	cmp	r3, #144	; 0x90
    9b78:	8a000006 	bhi	9b98 <fireFlyLedHandler+0x8e4>
				r = 0;
    9b7c:	e3a03000 	mov	r3, #0	; 0x0
    9b80:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9b84:	e3a03000 	mov	r3, #0	; 0x0
    9b88:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9b8c:	e3a03000 	mov	r3, #0	; 0x0
    9b90:	e54b3013 	strb	r3, [fp, #-19]
    9b94:	ea000081 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 155) {
    9b98:	e59f3238 	ldr	r3, [pc, #568]	; 9dd8 <.text+0x9dd8>
    9b9c:	e1d330b0 	ldrh	r3, [r3]
    9ba0:	e353009a 	cmp	r3, #154	; 0x9a
    9ba4:	8a000006 	bhi	9bc4 <fireFlyLedHandler+0x910>
				r = 0;
    9ba8:	e3a03000 	mov	r3, #0	; 0x0
    9bac:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9bb0:	e3a03000 	mov	r3, #0	; 0x0
    9bb4:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    9bb8:	e3e03000 	mvn	r3, #0	; 0x0
    9bbc:	e54b3013 	strb	r3, [fp, #-19]
    9bc0:	ea000076 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 165) {
    9bc4:	e59f320c 	ldr	r3, [pc, #524]	; 9dd8 <.text+0x9dd8>
    9bc8:	e1d330b0 	ldrh	r3, [r3]
    9bcc:	e35300a4 	cmp	r3, #164	; 0xa4
    9bd0:	8a000006 	bhi	9bf0 <fireFlyLedHandler+0x93c>
				r = 0;
    9bd4:	e3a03000 	mov	r3, #0	; 0x0
    9bd8:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9bdc:	e3a03000 	mov	r3, #0	; 0x0
    9be0:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9be4:	e3a03000 	mov	r3, #0	; 0x0
    9be8:	e54b3013 	strb	r3, [fp, #-19]
    9bec:	ea00006b 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 175) {
    9bf0:	e59f31e0 	ldr	r3, [pc, #480]	; 9dd8 <.text+0x9dd8>
    9bf4:	e1d330b0 	ldrh	r3, [r3]
    9bf8:	e35300ae 	cmp	r3, #174	; 0xae
    9bfc:	8a000006 	bhi	9c1c <fireFlyLedHandler+0x968>
				r = 0;
    9c00:	e3a03000 	mov	r3, #0	; 0x0
    9c04:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9c08:	e3a03000 	mov	r3, #0	; 0x0
    9c0c:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    9c10:	e3e03000 	mvn	r3, #0	; 0x0
    9c14:	e54b3013 	strb	r3, [fp, #-19]
    9c18:	ea000060 	b	9da0 <fireFlyLedHandler+0xaec>
			} else {
				r = 0;
    9c1c:	e3a03000 	mov	r3, #0	; 0x0
    9c20:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9c24:	e3a03000 	mov	r3, #0	; 0x0
    9c28:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9c2c:	e3a03000 	mov	r3, #0	; 0x0
    9c30:	e54b3013 	strb	r3, [fp, #-19]
    9c34:	ea000059 	b	9da0 <fireFlyLedHandler+0xaec>
			}
		} else if (errorFlags & 0x20) {
    9c38:	e15b31b2 	ldrh	r3, [fp, #-18]
    9c3c:	e2033020 	and	r3, r3, #32	; 0x20
    9c40:	e3530000 	cmp	r3, #0	; 0x0
    9c44:	0a000055 	beq	9da0 <fireFlyLedHandler+0xaec>
			if ((mfsCnt < 5) && (cnt == 195))
    9c48:	e59f3184 	ldr	r3, [pc, #388]	; 9dd4 <.text+0x9dd4>
    9c4c:	e5d33000 	ldrb	r3, [r3]
    9c50:	e3530004 	cmp	r3, #4	; 0x4
    9c54:	8a000009 	bhi	9c80 <fireFlyLedHandler+0x9cc>
    9c58:	e59f3178 	ldr	r3, [pc, #376]	; 9dd8 <.text+0x9dd8>
    9c5c:	e1d330b0 	ldrh	r3, [r3]
    9c60:	e35300c3 	cmp	r3, #195	; 0xc3
    9c64:	1a000005 	bne	9c80 <fireFlyLedHandler+0x9cc>
				mfsCnt++;
    9c68:	e59f3164 	ldr	r3, [pc, #356]	; 9dd4 <.text+0x9dd4>
    9c6c:	e5d33000 	ldrb	r3, [r3]
    9c70:	e2833001 	add	r3, r3, #1	; 0x1
    9c74:	e20330ff 	and	r3, r3, #255	; 0xff
    9c78:	e59f2154 	ldr	r2, [pc, #340]	; 9dd4 <.text+0x9dd4>
    9c7c:	e5c23000 	strb	r3, [r2]
			//blink 3x !
			if (cnt < 105) {
    9c80:	e59f3150 	ldr	r3, [pc, #336]	; 9dd8 <.text+0x9dd8>
    9c84:	e1d330b0 	ldrh	r3, [r3]
    9c88:	e3530068 	cmp	r3, #104	; 0x68
    9c8c:	8a000006 	bhi	9cac <fireFlyLedHandler+0x9f8>
				r = 0;
    9c90:	e3a03000 	mov	r3, #0	; 0x0
    9c94:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9c98:	e3a03000 	mov	r3, #0	; 0x0
    9c9c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9ca0:	e3a03000 	mov	r3, #0	; 0x0
    9ca4:	e54b3013 	strb	r3, [fp, #-19]
    9ca8:	ea00003c 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 115) {
    9cac:	e59f3124 	ldr	r3, [pc, #292]	; 9dd8 <.text+0x9dd8>
    9cb0:	e1d330b0 	ldrh	r3, [r3]
    9cb4:	e3530072 	cmp	r3, #114	; 0x72
    9cb8:	8a000006 	bhi	9cd8 <fireFlyLedHandler+0xa24>
				r = 0;
    9cbc:	e3a03000 	mov	r3, #0	; 0x0
    9cc0:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9cc4:	e3a03000 	mov	r3, #0	; 0x0
    9cc8:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    9ccc:	e3e03000 	mvn	r3, #0	; 0x0
    9cd0:	e54b3013 	strb	r3, [fp, #-19]
    9cd4:	ea000031 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 125) {
    9cd8:	e59f30f8 	ldr	r3, [pc, #248]	; 9dd8 <.text+0x9dd8>
    9cdc:	e1d330b0 	ldrh	r3, [r3]
    9ce0:	e353007c 	cmp	r3, #124	; 0x7c
    9ce4:	8a000006 	bhi	9d04 <fireFlyLedHandler+0xa50>
				r = 0;
    9ce8:	e3a03000 	mov	r3, #0	; 0x0
    9cec:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9cf0:	e3a03000 	mov	r3, #0	; 0x0
    9cf4:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9cf8:	e3a03000 	mov	r3, #0	; 0x0
    9cfc:	e54b3013 	strb	r3, [fp, #-19]
    9d00:	ea000026 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 135) {
    9d04:	e59f30cc 	ldr	r3, [pc, #204]	; 9dd8 <.text+0x9dd8>
    9d08:	e1d330b0 	ldrh	r3, [r3]
    9d0c:	e3530086 	cmp	r3, #134	; 0x86
    9d10:	8a000006 	bhi	9d30 <fireFlyLedHandler+0xa7c>
				r = 0;
    9d14:	e3a03000 	mov	r3, #0	; 0x0
    9d18:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9d1c:	e3a03000 	mov	r3, #0	; 0x0
    9d20:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    9d24:	e3e03000 	mvn	r3, #0	; 0x0
    9d28:	e54b3013 	strb	r3, [fp, #-19]
    9d2c:	ea00001b 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 145) {
    9d30:	e59f30a0 	ldr	r3, [pc, #160]	; 9dd8 <.text+0x9dd8>
    9d34:	e1d330b0 	ldrh	r3, [r3]
    9d38:	e3530090 	cmp	r3, #144	; 0x90
    9d3c:	8a000006 	bhi	9d5c <fireFlyLedHandler+0xaa8>
				r = 0;
    9d40:	e3a03000 	mov	r3, #0	; 0x0
    9d44:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9d48:	e3a03000 	mov	r3, #0	; 0x0
    9d4c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9d50:	e3a03000 	mov	r3, #0	; 0x0
    9d54:	e54b3013 	strb	r3, [fp, #-19]
    9d58:	ea000010 	b	9da0 <fireFlyLedHandler+0xaec>
			} else if (cnt < 155) {
    9d5c:	e59f3074 	ldr	r3, [pc, #116]	; 9dd8 <.text+0x9dd8>
    9d60:	e1d330b0 	ldrh	r3, [r3]
    9d64:	e353009a 	cmp	r3, #154	; 0x9a
    9d68:	8a000006 	bhi	9d88 <fireFlyLedHandler+0xad4>
				r = 0;
    9d6c:	e3a03000 	mov	r3, #0	; 0x0
    9d70:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9d74:	e3a03000 	mov	r3, #0	; 0x0
    9d78:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    9d7c:	e3e03000 	mvn	r3, #0	; 0x0
    9d80:	e54b3013 	strb	r3, [fp, #-19]
    9d84:	ea000005 	b	9da0 <fireFlyLedHandler+0xaec>
			} else {
				r = 0;
    9d88:	e3a03000 	mov	r3, #0	; 0x0
    9d8c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9d90:	e3a03000 	mov	r3, #0	; 0x0
    9d94:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9d98:	e3a03000 	mov	r3, #0	; 0x0
    9d9c:	e54b3013 	strb	r3, [fp, #-19]
			}
		}
	}
	I2C1_setRGBLed(r, g, b);
    9da0:	e55b3015 	ldrb	r3, [fp, #-21]
    9da4:	e55b2014 	ldrb	r2, [fp, #-20]
    9da8:	e55bc013 	ldrb	ip, [fp, #-19]
    9dac:	e1a00003 	mov	r0, r3
    9db0:	e1a01002 	mov	r1, r2
    9db4:	e1a0200c 	mov	r2, ip
    9db8:	eb00000c 	bl	9df0 <I2C1_setRGBLed>
}
    9dbc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9dc0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9dc4:	e12fff1e 	bx	lr
    9dc8:	40001ff4 	strmid	r1, [r0], -r4
    9dcc:	40001271 	andmi	r1, r0, r1, ror r2
    9dd0:	40001272 	andmi	r1, r0, r2, ror r2
    9dd4:	40001273 	andmi	r1, r0, r3, ror r2
    9dd8:	40001274 	andmi	r1, r0, r4, ror r2
    9ddc:	40000f10 	andmi	r0, r0, r0, lsl pc
    9de0:	400020a4 	andmi	r2, r0, r4, lsr #1
    9de4:	40004fb8 	strmih	r4, [r0], -r8
    9de8:	aaaaaaab 	bge	feab489c <VPBDIV+0x1e8b879c>
    9dec:	cccccccd 	stcgtl	12, cr12, [ip], {205}

00009df0 <I2C1_setRGBLed>:


char I2C1_setRGBLed(unsigned char r,unsigned char g,unsigned char b)
{
    9df0:	e1a0c00d 	mov	ip, sp
    9df4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9df8:	e24cb004 	sub	fp, ip, #4	; 0x4
    9dfc:	e24dd010 	sub	sp, sp, #16	; 0x10
    9e00:	e1a03000 	mov	r3, r0
    9e04:	e54b3010 	strb	r3, [fp, #-16]
    9e08:	e1a03001 	mov	r3, r1
    9e0c:	e54b3014 	strb	r3, [fp, #-20]
    9e10:	e1a03002 	mov	r3, r2
    9e14:	e54b3018 	strb	r3, [fp, #-24]
	if ((I2C1MasterState == I2C_STARTED) || (I2C1MasterState == DATA_ACK))
    9e18:	e59f30c4 	ldr	r3, [pc, #196]	; 9ee4 <.text+0x9ee4>
    9e1c:	e5933000 	ldr	r3, [r3]
    9e20:	e3530001 	cmp	r3, #1	; 0x1
    9e24:	0a000003 	beq	9e38 <I2C1_setRGBLed+0x48>
    9e28:	e59f30b4 	ldr	r3, [pc, #180]	; 9ee4 <.text+0x9ee4>
    9e2c:	e5933000 	ldr	r3, [r3]
    9e30:	e3530004 	cmp	r3, #4	; 0x4
    9e34:	1a000002 	bne	9e44 <I2C1_setRGBLed+0x54>
			return I2C_ERROR_BUSBUSY;
    9e38:	e3a03005 	mov	r3, #5	; 0x5
    9e3c:	e50b301c 	str	r3, [fp, #-28]
    9e40:	ea000022 	b	9ed0 <I2C1_setRGBLed+0xe0>
	WrIndex1=0;
    9e44:	e59f209c 	ldr	r2, [pc, #156]	; 9ee8 <.text+0x9ee8>
    9e48:	e3a03000 	mov	r3, #0	; 0x0
    9e4c:	e5823000 	str	r3, [r2]
	I2C1WriteLength = 5;
    9e50:	e59f2094 	ldr	r2, [pc, #148]	; 9eec <.text+0x9eec>
    9e54:	e3a03005 	mov	r3, #5	; 0x5
    9e58:	e5823000 	str	r3, [r2]
	I2C1MasterBuffer[0] = 0x30;	//address
    9e5c:	e59f208c 	ldr	r2, [pc, #140]	; 9ef0 <.text+0x9ef0>
    9e60:	e3a03030 	mov	r3, #48	; 0x30
    9e64:	e5c23000 	strb	r3, [r2]
    I2C1MasterBuffer[1] = r;
    9e68:	e59f2080 	ldr	r2, [pc, #128]	; 9ef0 <.text+0x9ef0>
    9e6c:	e55b3010 	ldrb	r3, [fp, #-16]
    9e70:	e5c23001 	strb	r3, [r2, #1]
    I2C1MasterBuffer[2] = g;
    9e74:	e59f2074 	ldr	r2, [pc, #116]	; 9ef0 <.text+0x9ef0>
    9e78:	e55b3014 	ldrb	r3, [fp, #-20]
    9e7c:	e5c23002 	strb	r3, [r2, #2]
    I2C1MasterBuffer[3] = b;
    9e80:	e59f2068 	ldr	r2, [pc, #104]	; 9ef0 <.text+0x9ef0>
    9e84:	e55b3018 	ldrb	r3, [fp, #-24]
    9e88:	e5c23003 	strb	r3, [r2, #3]
    I2C1MasterBuffer[4] = 255-(unsigned char)(r+g+b);
    9e8c:	e55b2010 	ldrb	r2, [fp, #-16]
    9e90:	e55b3014 	ldrb	r3, [fp, #-20]
    9e94:	e0823003 	add	r3, r2, r3
    9e98:	e20320ff 	and	r2, r3, #255	; 0xff
    9e9c:	e55b3018 	ldrb	r3, [fp, #-24]
    9ea0:	e0823003 	add	r3, r2, r3
    9ea4:	e20330ff 	and	r3, r3, #255	; 0xff
    9ea8:	e1e03003 	mvn	r3, r3
    9eac:	e20330ff 	and	r3, r3, #255	; 0xff
    9eb0:	e59f2038 	ldr	r2, [pc, #56]	; 9ef0 <.text+0x9ef0>
    9eb4:	e5c23004 	strb	r3, [r2, #4]

    I2C1MasterState = I2C_STARTED;
    9eb8:	e59f2024 	ldr	r2, [pc, #36]	; 9ee4 <.text+0x9ee4>
    9ebc:	e3a03001 	mov	r3, #1	; 0x1
    9ec0:	e5823000 	str	r3, [r2]
    I2C1Engine();
    9ec4:	eb000027 	bl	9f68 <I2C1Engine>

    return 0;
    9ec8:	e3a03000 	mov	r3, #0	; 0x0
    9ecc:	e50b301c 	str	r3, [fp, #-28]
    9ed0:	e51b301c 	ldr	r3, [fp, #-28]
}
    9ed4:	e1a00003 	mov	r0, r3
    9ed8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9edc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9ee0:	e12fff1e 	bx	lr
    9ee4:	40001264 	andmi	r1, r0, r4, ror #4
    9ee8:	4000126c 	andmi	r1, r0, ip, ror #4
    9eec:	400050a0 	andmi	r5, r0, r0, lsr #1
    9ef0:	400050a4 	andmi	r5, r0, r4, lsr #1

00009ef4 <I2C1Init>:



void I2C1Init(void)
{
    9ef4:	e1a0c00d 	mov	ip, sp
    9ef8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9efc:	e24cb004 	sub	fp, ip, #4	; 0x4
    /*--- Clear flags ---*/
    I21CONCLR = I2CONCLR_AAC | I2CONCLR_SIC | I2CONCLR_STAC | I2CONCLR_I2ENC;
    9f00:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9f04:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9f08:	e2833018 	add	r3, r3, #24	; 0x18
    9f0c:	e3a0206c 	mov	r2, #108	; 0x6c
    9f10:	e5832000 	str	r2, [r3]

    /*--- Reset registers ---*/
    I21SCLL   = I21SCLL_SCLL;
    9f14:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9f18:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9f1c:	e2833014 	add	r3, r3, #20	; 0x14
    9f20:	e3a02c02 	mov	r2, #512	; 0x200
    9f24:	e5832000 	str	r2, [r3]
    I21SCLH   = I21SCLH_SCLH;
    9f28:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9f2c:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9f30:	e2833010 	add	r3, r3, #16	; 0x10
    9f34:	e3a02c02 	mov	r2, #512	; 0x200
    9f38:	e5832000 	str	r2, [r3]

    install_irq( I2C1_INT, (void *) I2C1MasterHandler );
    9f3c:	e3a00013 	mov	r0, #19	; 0x13
    9f40:	e59f101c 	ldr	r1, [pc, #28]	; 9f64 <.text+0x9f64>
    9f44:	eb00006a 	bl	a0f4 <install_irq>
    I21CONSET = I2CONSET_I2EN;
    9f48:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9f4c:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9f50:	e3a02040 	mov	r2, #64	; 0x40
    9f54:	e5832000 	str	r2, [r3]
}
    9f58:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9f5c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9f60:	e12fff1e 	bx	lr
    9f64:	00008fc0 	andeq	r8, r0, r0, asr #31

00009f68 <I2C1Engine>:

unsigned int I2C1Engine( void )
{
    9f68:	e1a0c00d 	mov	ip, sp
    9f6c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9f70:	e24cb004 	sub	fp, ip, #4	; 0x4
	I21CONSET = I2CONSET_STO;      /* Set Stop flag */
    9f74:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9f78:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9f7c:	e3a02010 	mov	r2, #16	; 0x10
    9f80:	e5832000 	str	r2, [r3]
	I21CONCLR = I2CONCLR_SIC;  /* Clear SI flag */
    9f84:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9f88:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9f8c:	e2833018 	add	r3, r3, #24	; 0x18
    9f90:	e3a02008 	mov	r2, #8	; 0x8
    9f94:	e5832000 	str	r2, [r3]
	I2C1MasterState = I2C_IDLE;
    9f98:	e59f2034 	ldr	r2, [pc, #52]	; 9fd4 <.text+0x9fd4>
    9f9c:	e3a03000 	mov	r3, #0	; 0x0
    9fa0:	e5823000 	str	r3, [r2]
    WrIndex1 = 0;
    9fa4:	e59f202c 	ldr	r2, [pc, #44]	; 9fd8 <.text+0x9fd8>
    9fa8:	e3a03000 	mov	r3, #0	; 0x0
    9fac:	e5823000 	str	r3, [r2]
    I21CONSET = I2CONSET_STA;	/* Set Start flag */
    9fb0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9fb4:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9fb8:	e3a02020 	mov	r2, #32	; 0x20
    9fbc:	e5832000 	str	r2, [r3]
    return ( TRUE );
    9fc0:	e3a03001 	mov	r3, #1	; 0x1
}
    9fc4:	e1a00003 	mov	r0, r3
    9fc8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9fcc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9fd0:	e12fff1e 	bx	lr
    9fd4:	40001264 	andmi	r1, r0, r4, ror #4
    9fd8:	4000126c 	andmi	r1, r0, ip, ror #4

00009fdc <I2C1State>:

unsigned char I2C1State(void)
{
    9fdc:	e1a0c00d 	mov	ip, sp
    9fe0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9fe4:	e24cb004 	sub	fp, ip, #4	; 0x4
	return I2C1MasterState;
    9fe8:	e59f3014 	ldr	r3, [pc, #20]	; a004 <.text+0xa004>
    9fec:	e5933000 	ldr	r3, [r3]
    9ff0:	e20330ff 	and	r3, r3, #255	; 0xff
}
    9ff4:	e1a00003 	mov	r0, r3
    9ff8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9ffc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a000:	e12fff1e 	bx	lr
    a004:	40001264 	andmi	r1, r0, r4, ror #4

0000a008 <DefaultVICHandler>:
** 
******************************************************************************/
// mthomas: inserted static to avoid gcc-warning
static void DefaultVICHandler (void) __irq 
{
    a008:	e1a0c00d 	mov	ip, sp
    a00c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a010:	e24cb004 	sub	fp, ip, #4	; 0x4
    /* if the IRQ is not installed into the VIC, and interrupt occurs, the
    default interrupt VIC address will be used. This could happen in a race 
    condition. For debugging, use this endless loop to trace back. */
    /* For more details, see Philips appnote AN10414 */
    VICVectAddr = 0;		/* Acknowledge Interrupt */ 
    a014:	e3a03000 	mov	r3, #0	; 0x0
    a018:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    a01c:	e3a02000 	mov	r2, #0	; 0x0
    a020:	e5832000 	str	r2, [r3]
    // while ( 1 ); to find unknown interrupts while debugging
}
    a024:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a028:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a02c:	e12fff1e 	bx	lr

0000a030 <init_VIC>:

/* Initialize the interrupt controller */
/******************************************************************************
** Function name:		init_VIC
**
** Descriptions:		Initialize VIC interrupt controller.
** parameters:			None
** Returned value:		None
** 
******************************************************************************/
void init_VIC(void) 
{
    a030:	e1a0c00d 	mov	ip, sp
    a034:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a038:	e24cb004 	sub	fp, ip, #4	; 0x4
    a03c:	e24dd00c 	sub	sp, sp, #12	; 0xc
    unsigned long i = 0;
    a040:	e3a03000 	mov	r3, #0	; 0x0
    a044:	e50b3018 	str	r3, [fp, #-24]
    unsigned long *vect_addr, *vect_cntl;
   	
    /* initialize VIC*/
    VICIntEnClr = 0xffffffff;
    a048:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    a04c:	e243300b 	sub	r3, r3, #11	; 0xb
    a050:	e3e02000 	mvn	r2, #0	; 0x0
    a054:	e5832000 	str	r2, [r3]
    VICVectAddr = 0;
    a058:	e3a03000 	mov	r3, #0	; 0x0
    a05c:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    a060:	e3a02000 	mov	r2, #0	; 0x0
    a064:	e5832000 	str	r2, [r3]
    VICIntSelect = 0;
    a068:	e3e03eff 	mvn	r3, #4080	; 0xff0
    a06c:	e2433003 	sub	r3, r3, #3	; 0x3
    a070:	e3a02000 	mov	r2, #0	; 0x0
    a074:	e5832000 	str	r2, [r3]

    /* set all the vector and vector control register to 0 */
    for ( i = 0; i < VIC_SIZE; i++ )
    a078:	e3a03000 	mov	r3, #0	; 0x0
    a07c:	e50b3018 	str	r3, [fp, #-24]
    a080:	ea000010 	b	a0c8 <init_VIC+0x98>
    {
	vect_addr = (unsigned long *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
    a084:	e51b3018 	ldr	r3, [fp, #-24]
    a088:	e1a03103 	mov	r3, r3, lsl #2
    a08c:	e2433c0f 	sub	r3, r3, #3840	; 0xf00
    a090:	e50b3014 	str	r3, [fp, #-20]
	vect_cntl = (unsigned long *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
    a094:	e51b3018 	ldr	r3, [fp, #-24]
    a098:	e1a03103 	mov	r3, r3, lsl #2
    a09c:	e2433c0e 	sub	r3, r3, #3584	; 0xe00
    a0a0:	e50b3010 	str	r3, [fp, #-16]
	*vect_addr = 0;	
    a0a4:	e51b2014 	ldr	r2, [fp, #-20]
    a0a8:	e3a03000 	mov	r3, #0	; 0x0
    a0ac:	e5823000 	str	r3, [r2]
	*vect_cntl = 0;
    a0b0:	e51b2010 	ldr	r2, [fp, #-16]
    a0b4:	e3a03000 	mov	r3, #0	; 0x0
    a0b8:	e5823000 	str	r3, [r2]
    a0bc:	e51b3018 	ldr	r3, [fp, #-24]
    a0c0:	e2833001 	add	r3, r3, #1	; 0x1
    a0c4:	e50b3018 	str	r3, [fp, #-24]
    a0c8:	e51b3018 	ldr	r3, [fp, #-24]
    a0cc:	e353000f 	cmp	r3, #15	; 0xf
    a0d0:	9affffeb 	bls	a084 <init_VIC+0x54>
    }

    /* Install the default VIC handler here */
    VICDefVectAddr = (unsigned long)DefaultVICHandler;   
    a0d4:	e3e03d3f 	mvn	r3, #4032	; 0xfc0
    a0d8:	e243300b 	sub	r3, r3, #11	; 0xb
    a0dc:	e59f200c 	ldr	r2, [pc, #12]	; a0f0 <.text+0xa0f0>
    a0e0:	e5832000 	str	r2, [r3]
    return;
}
    a0e4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a0e8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a0ec:	e12fff1e 	bx	lr
    a0f0:	0000a008 	andeq	sl, r0, r8

0000a0f4 <install_irq>:

/******************************************************************************
** Function name:		install_irq
**
** Descriptions:		Install interrupt handler
**				The max VIC size is 16, but, there are 32 interrupt
**				request inputs. Not all of them can be installed into
**				VIC table at the same time.
**				The order of the interrupt request installation is
**				first come first serve.
** parameters:			Interrupt number and interrupt handler address
** Returned value:		true or false, when the table is full, return false
** 
******************************************************************************/
unsigned long install_irq( unsigned long IntNumber, void *HandlerAddr )
{
    a0f4:	e1a0c00d 	mov	ip, sp
    a0f8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a0fc:	e24cb004 	sub	fp, ip, #4	; 0x4
    a100:	e24dd018 	sub	sp, sp, #24	; 0x18
    a104:	e50b001c 	str	r0, [fp, #-28]
    a108:	e50b1020 	str	r1, [fp, #-32]
    unsigned long i;
    unsigned long *vect_addr;
    unsigned long *vect_cntl;
      
    VICIntEnClr = 1 << IntNumber;	/* Disable Interrupt */
    a10c:	e3e02efe 	mvn	r2, #4064	; 0xfe0
    a110:	e242200b 	sub	r2, r2, #11	; 0xb
    a114:	e51b101c 	ldr	r1, [fp, #-28]
    a118:	e3a03001 	mov	r3, #1	; 0x1
    a11c:	e1a03113 	mov	r3, r3, lsl r1
    a120:	e5823000 	str	r3, [r2]
    
    for ( i = 0; i < VIC_SIZE; i++ )
    a124:	e3a03000 	mov	r3, #0	; 0x0
    a128:	e50b3018 	str	r3, [fp, #-24]
    a12c:	ea000017 	b	a190 <install_irq+0x9c>
    {
	/* find first un-assigned VIC address for the handler */

	vect_addr = (unsigned long *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
    a130:	e51b3018 	ldr	r3, [fp, #-24]
    a134:	e1a03103 	mov	r3, r3, lsl #2
    a138:	e2433c0f 	sub	r3, r3, #3840	; 0xf00
    a13c:	e50b3014 	str	r3, [fp, #-20]
	vect_cntl = (unsigned long *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
    a140:	e51b3018 	ldr	r3, [fp, #-24]
    a144:	e1a03103 	mov	r3, r3, lsl #2
    a148:	e2433c0e 	sub	r3, r3, #3584	; 0xe00
    a14c:	e50b3010 	str	r3, [fp, #-16]
	if ( *vect_addr == (unsigned long)NULL )
    a150:	e51b3014 	ldr	r3, [fp, #-20]
    a154:	e5933000 	ldr	r3, [r3]
    a158:	e3530000 	cmp	r3, #0	; 0x0
    a15c:	1a000008 	bne	a184 <install_irq+0x90>
	{
	    *vect_addr = (unsigned long)HandlerAddr;	/* set interrupt vector */
    a160:	e51b3020 	ldr	r3, [fp, #-32]
    a164:	e1a02003 	mov	r2, r3
    a168:	e51b3014 	ldr	r3, [fp, #-20]
    a16c:	e5832000 	str	r2, [r3]
	    *vect_cntl = (unsigned long)(IRQ_SLOT_EN | IntNumber);
    a170:	e51b301c 	ldr	r3, [fp, #-28]
    a174:	e3832020 	orr	r2, r3, #32	; 0x20
    a178:	e51b3010 	ldr	r3, [fp, #-16]
    a17c:	e5832000 	str	r2, [r3]
	    break;
    a180:	ea000005 	b	a19c <install_irq+0xa8>
    a184:	e51b3018 	ldr	r3, [fp, #-24]
    a188:	e2833001 	add	r3, r3, #1	; 0x1
    a18c:	e50b3018 	str	r3, [fp, #-24]
    a190:	e51b3018 	ldr	r3, [fp, #-24]
    a194:	e353000f 	cmp	r3, #15	; 0xf
    a198:	9affffe4 	bls	a130 <install_irq+0x3c>
	}
    }
    if ( i == VIC_SIZE )
    a19c:	e51b3018 	ldr	r3, [fp, #-24]
    a1a0:	e3530010 	cmp	r3, #16	; 0x10
    a1a4:	1a000002 	bne	a1b4 <install_irq+0xc0>
    {
	return( FALSE );		/* fatal error, can't find empty vector slot */
    a1a8:	e3a03000 	mov	r3, #0	; 0x0
    a1ac:	e50b3024 	str	r3, [fp, #-36]
    a1b0:	ea000007 	b	a1d4 <install_irq+0xe0>
    }
    VICIntEnable = 1 << IntNumber;	/* Enable Interrupt */
    a1b4:	e3a02000 	mov	r2, #0	; 0x0
    a1b8:	e2422eff 	sub	r2, r2, #4080	; 0xff0
    a1bc:	e51b101c 	ldr	r1, [fp, #-28]
    a1c0:	e3a03001 	mov	r3, #1	; 0x1
    a1c4:	e1a03113 	mov	r3, r3, lsl r1
    a1c8:	e5823000 	str	r3, [r2]
    return( TRUE );
    a1cc:	e3a03001 	mov	r3, #1	; 0x1
    a1d0:	e50b3024 	str	r3, [fp, #-36]
    a1d4:	e51b3024 	ldr	r3, [fp, #-36]
}
    a1d8:	e1a00003 	mov	r0, r3
    a1dc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a1e0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a1e4:	e12fff1e 	bx	lr

0000a1e8 <uninstall_irq>:

/******************************************************************************
** Function name:		uninstall_irq
**
** Descriptions:		Uninstall interrupt handler
**				Find the interrupt handler installed in the VIC
**				based on the interrupt number, set the location
**				back to NULL to uninstall it.
** parameters:			Interrupt number
** Returned value:		true or false, when the interrupt number is not found, 
**				return false
** 
******************************************************************************/
unsigned long uninstall_irq( unsigned long IntNumber )
{
    a1e8:	e1a0c00d 	mov	ip, sp
    a1ec:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a1f0:	e24cb004 	sub	fp, ip, #4	; 0x4
    a1f4:	e24dd014 	sub	sp, sp, #20	; 0x14
    a1f8:	e50b001c 	str	r0, [fp, #-28]
    unsigned long i;
    unsigned long *vect_addr;
    unsigned long *vect_cntl;
      
    VICIntEnClr = 1 << IntNumber;	/* Disable Interrupt */
    a1fc:	e3e02efe 	mvn	r2, #4064	; 0xfe0
    a200:	e242200b 	sub	r2, r2, #11	; 0xb
    a204:	e51b101c 	ldr	r1, [fp, #-28]
    a208:	e3a03001 	mov	r3, #1	; 0x1
    a20c:	e1a03113 	mov	r3, r3, lsl r1
    a210:	e5823000 	str	r3, [r2]
    
    for ( i = 0; i < VIC_SIZE; i++ )
    a214:	e3a03000 	mov	r3, #0	; 0x0
    a218:	e50b3018 	str	r3, [fp, #-24]
    a21c:	ea000019 	b	a288 <uninstall_irq+0xa0>
    {
	/* find first un-assigned VIC address for the handler */
	vect_addr = (unsigned long *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
    a220:	e51b3018 	ldr	r3, [fp, #-24]
    a224:	e1a03103 	mov	r3, r3, lsl #2
    a228:	e2433c0f 	sub	r3, r3, #3840	; 0xf00
    a22c:	e50b3014 	str	r3, [fp, #-20]
	vect_cntl = (unsigned long *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
    a230:	e51b3018 	ldr	r3, [fp, #-24]
    a234:	e1a03103 	mov	r3, r3, lsl #2
    a238:	e2433c0e 	sub	r3, r3, #3584	; 0xe00
    a23c:	e50b3010 	str	r3, [fp, #-16]
	if ( (*vect_cntl & ~IRQ_SLOT_EN ) == IntNumber )
    a240:	e51b3010 	ldr	r3, [fp, #-16]
    a244:	e5933000 	ldr	r3, [r3]
    a248:	e3c32020 	bic	r2, r3, #32	; 0x20
    a24c:	e51b301c 	ldr	r3, [fp, #-28]
    a250:	e1520003 	cmp	r2, r3
    a254:	1a000008 	bne	a27c <uninstall_irq+0x94>
	{
	    *vect_addr = (unsigned long)NULL;	/* clear the VIC entry in the VIC table */
    a258:	e51b2014 	ldr	r2, [fp, #-20]
    a25c:	e3a03000 	mov	r3, #0	; 0x0
    a260:	e5823000 	str	r3, [r2]
	    *vect_cntl &= ~IRQ_SLOT_EN;	/* disable SLOT_EN bit */	
    a264:	e51b3010 	ldr	r3, [fp, #-16]
    a268:	e5933000 	ldr	r3, [r3]
    a26c:	e3c32020 	bic	r2, r3, #32	; 0x20
    a270:	e51b3010 	ldr	r3, [fp, #-16]
    a274:	e5832000 	str	r2, [r3]
	    break;
    a278:	ea000005 	b	a294 <uninstall_irq+0xac>
    a27c:	e51b3018 	ldr	r3, [fp, #-24]
    a280:	e2833001 	add	r3, r3, #1	; 0x1
    a284:	e50b3018 	str	r3, [fp, #-24]
    a288:	e51b3018 	ldr	r3, [fp, #-24]
    a28c:	e353000f 	cmp	r3, #15	; 0xf
    a290:	9affffe2 	bls	a220 <uninstall_irq+0x38>
	}
    }
    if ( i == VIC_SIZE )
    a294:	e51b3018 	ldr	r3, [fp, #-24]
    a298:	e3530010 	cmp	r3, #16	; 0x10
    a29c:	1a000002 	bne	a2ac <uninstall_irq+0xc4>
    {
	return( FALSE );		/* fatal error, can't find interrupt number 
    a2a0:	e3a03000 	mov	r3, #0	; 0x0
    a2a4:	e50b3020 	str	r3, [fp, #-32]
    a2a8:	ea000007 	b	a2cc <uninstall_irq+0xe4>
					in vector slot */
    }
    VICIntEnable = 1 << IntNumber;	/* Enable Interrupt */
    a2ac:	e3a02000 	mov	r2, #0	; 0x0
    a2b0:	e2422eff 	sub	r2, r2, #4080	; 0xff0
    a2b4:	e51b101c 	ldr	r1, [fp, #-28]
    a2b8:	e3a03001 	mov	r3, #1	; 0x1
    a2bc:	e1a03113 	mov	r3, r3, lsl r1
    a2c0:	e5823000 	str	r3, [r2]
    return( TRUE );
    a2c4:	e3a03001 	mov	r3, #1	; 0x1
    a2c8:	e50b3020 	str	r3, [fp, #-32]
    a2cc:	e51b3020 	ldr	r3, [fp, #-32]
}
    a2d0:	e1a00003 	mov	r0, r3
    a2d4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a2d8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a2dc:	e12fff1e 	bx	lr

0000a2e0 <ADCInit>:
** Returned value:		true or false
**
*****************************************************************************/
unsigned int ADCInit( unsigned int ADC_Clk )
{
    a2e0:	e1a0c00d 	mov	ip, sp
    a2e4:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    a2e8:	e24cb004 	sub	fp, ip, #4	; 0x4
    a2ec:	e24dd004 	sub	sp, sp, #4	; 0x4
    a2f0:	e50b0014 	str	r0, [fp, #-20]
	   AD0CR = ( 0x01 ) | 	// SEL=1,select channel 0, 1 to 4 on ADC0
    a2f4:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
    a2f8:	e284490d 	add	r4, r4, #212992	; 0x34000
    a2fc:	e3a008e5 	mov	r0, #15007744	; 0xe50000
    a300:	e2400d79 	sub	r0, r0, #7744	; 0x1e40
    a304:	e51b1014 	ldr	r1, [fp, #-20]
    a308:	eb004bea 	bl	1d2b8 <____udivsi3_from_arm>
    a30c:	e1a03000 	mov	r3, r0
    a310:	e2433001 	sub	r3, r3, #1	; 0x1
    a314:	e1a03403 	mov	r3, r3, lsl #8
    a318:	e3833821 	orr	r3, r3, #2162688	; 0x210000
    a31c:	e3833001 	orr	r3, r3, #1	; 0x1
    a320:	e5843000 	str	r3, [r4]
		( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1
		( 1 << 16 ) | 		// BURST = 0, no BURST, software controlled
		( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits
		( 1 << 21 ) |  		// PDN = 1, normal operation
		( 0 << 22 ) |  		// TEST1:0 = 00
		( 0 << 24 ) |  		// START = 0 A/D conversion stops
		( 0 << 27 );		/* EDGE = 0 (CAP/MAT singal falling,trigger A/D
					conversion) */


      /*
	AD0CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 1 to 4 on ADC0
	( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1
	( 0 << 16 ) | 		// BURST = 0, no BURST, software controlled
	( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits
	( 1 << 21 ) |  		// PDN = 1, normal operation
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
	( 0 << 27 );		// EDGE = 0 (CAP/MAT singal falling,trigger A/D
				conversion) */

    AD1CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 0 to 7 on ADC1
    a324:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
    a328:	e2844806 	add	r4, r4, #393216	; 0x60000
    a32c:	e3a008e5 	mov	r0, #15007744	; 0xe50000
    a330:	e2400d79 	sub	r0, r0, #7744	; 0x1e40
    a334:	e51b1014 	ldr	r1, [fp, #-20]
    a338:	eb004bde 	bl	1d2b8 <____udivsi3_from_arm>
    a33c:	e1a03000 	mov	r3, r0
    a340:	e2433001 	sub	r3, r3, #1	; 0x1
    a344:	e1a03403 	mov	r3, r3, lsl #8
    a348:	e3833602 	orr	r3, r3, #2097152	; 0x200000
    a34c:	e3833001 	orr	r3, r3, #1	; 0x1
    a350:	e5843000 	str	r3, [r4]
	( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1
	( 0 << 16 ) | 		// BURST = 0, no BURST, software controlled
	( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits
	( 1 << 21 ) |  		// PDN = 1, normal operation
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
	( 0 << 27 );		/* EDGE = 0 (CAP/MAT singal falling,trigger A/D
				conversion) */

    /* If POLLING, no need to do the following */
#if ADC_INTERRUPT_FLAG
    AD0INTEN = 0x11E;		// Enable all interrupts
    AD1INTEN = 0x1FF;

    if ( install_irq( ADC0_INT, (void *)ADC0Handler ) == FALSE )
    {
	return (FALSE);
    }
    if ( install_irq( ADC1_INT, (void *)ADC1Handler ) == FALSE )
    {
	return (FALSE);
    }
#endif

    return (TRUE);
    a354:	e3a03001 	mov	r3, #1	; 0x1
}
    a358:	e1a00003 	mov	r0, r3
    a35c:	e24bd010 	sub	sp, fp, #16	; 0x10
    a360:	e89d6810 	ldmia	sp, {r4, fp, sp, lr}
    a364:	e12fff1e 	bx	lr

0000a368 <ADC0Read>:

/*****************************************************************************
** Function name:		ADC0Read
**
** Descriptions:		Read ADC0 channel
**
** parameters:			Channel number
** Returned value:		Value read, if interrupt driven, return channel #
**
*****************************************************************************/
unsigned int ADC0Read( unsigned char channelNum )
{
    a368:	e1a0c00d 	mov	ip, sp
    a36c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a370:	e24cb004 	sub	fp, ip, #4	; 0x4
    a374:	e24dd014 	sub	sp, sp, #20	; 0x14
    a378:	e1a03000 	mov	r3, r0
    a37c:	e54b301c 	strb	r3, [fp, #-28]
#if !ADC_INTERRUPT_FLAG
    unsigned int regVal, ADC_Data;
    volatile unsigned int timeout=0;
    a380:	e3a03000 	mov	r3, #0	; 0x0
    a384:	e50b3018 	str	r3, [fp, #-24]
#endif

    /* channel number is 0 through 7 */
    if ( channelNum >= ADC_NUM )
    a388:	e55b301c 	ldrb	r3, [fp, #-28]
    a38c:	e3530007 	cmp	r3, #7	; 0x7
    a390:	9a000001 	bls	a39c <ADC0Read+0x34>
    {
	channelNum = 0;		/* reset channel number to 0 */
    a394:	e3a03000 	mov	r3, #0	; 0x0
    a398:	e54b301c 	strb	r3, [fp, #-28]
    }
    AD0CR &= 0xFFFFFF00;
    a39c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a3a0:	e282290d 	add	r2, r2, #212992	; 0x34000
    a3a4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a3a8:	e283390d 	add	r3, r3, #212992	; 0x34000
    a3ac:	e5933000 	ldr	r3, [r3]
    a3b0:	e3c330ff 	bic	r3, r3, #255	; 0xff
    a3b4:	e5823000 	str	r3, [r2]
    AD0CR |= (1 << 24) | (1 << channelNum);
    a3b8:	e3a0120e 	mov	r1, #-536870912	; 0xe0000000
    a3bc:	e281190d 	add	r1, r1, #212992	; 0x34000
    a3c0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a3c4:	e283390d 	add	r3, r3, #212992	; 0x34000
    a3c8:	e5930000 	ldr	r0, [r3]
    a3cc:	e55b201c 	ldrb	r2, [fp, #-28]
    a3d0:	e3a03001 	mov	r3, #1	; 0x1
    a3d4:	e1a03213 	mov	r3, r3, lsl r2
    a3d8:	e1803003 	orr	r3, r0, r3
    a3dc:	e3833401 	orr	r3, r3, #16777216	; 0x1000000
    a3e0:	e5813000 	str	r3, [r1]
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( timeout++<5000 )			/* wait until end of A/D convert */
    a3e4:	ea000009 	b	a410 <ADC0Read+0xa8>
    {
	regVal = *(volatile unsigned long *)(AD0_BASE_ADDR
    a3e8:	e55b301c 	ldrb	r3, [fp, #-28]
    a3ec:	e1a03103 	mov	r3, r3, lsl #2
    a3f0:	e283320e 	add	r3, r3, #-536870912	; 0xe0000000
    a3f4:	e283390d 	add	r3, r3, #212992	; 0x34000
    a3f8:	e2833010 	add	r3, r3, #16	; 0x10
    a3fc:	e5933000 	ldr	r3, [r3]
    a400:	e50b3014 	str	r3, [fp, #-20]
			+ ADC_OFFSET + ADC_INDEX * channelNum);
				/* read result of A/D conversion */
	if ( regVal & ADC_DONE )
    a404:	e51b3014 	ldr	r3, [fp, #-20]
    a408:	e3530000 	cmp	r3, #0	; 0x0
    a40c:	ba00000a 	blt	a43c <ADC0Read+0xd4>
    a410:	e51b1018 	ldr	r1, [fp, #-24]
    a414:	e3a03d4e 	mov	r3, #4992	; 0x1380
    a418:	e2833007 	add	r3, r3, #7	; 0x7
    a41c:	e1510003 	cmp	r1, r3
    a420:	83a03000 	movhi	r3, #0	; 0x0
    a424:	93a03001 	movls	r3, #1	; 0x1
    a428:	e20320ff 	and	r2, r3, #255	; 0xff
    a42c:	e2813001 	add	r3, r1, #1	; 0x1
    a430:	e50b3018 	str	r3, [fp, #-24]
    a434:	e3520000 	cmp	r2, #0	; 0x0
    a438:	1affffea 	bne	a3e8 <ADC0Read+0x80>
	{
	    break;
	}
    }

    AD0CR &= 0xF8FFFFFF;	/* stop ADC now */
    a43c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a440:	e282290d 	add	r2, r2, #212992	; 0x34000
    a444:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a448:	e283390d 	add	r3, r3, #212992	; 0x34000
    a44c:	e5933000 	ldr	r3, [r3]
    a450:	e3c33407 	bic	r3, r3, #117440512	; 0x7000000
    a454:	e5823000 	str	r3, [r2]
    if ( regVal & ADC_OVERRUN )	/* save data when it's not overrun
    a458:	e51b3014 	ldr	r3, [fp, #-20]
    a45c:	e2033101 	and	r3, r3, #1073741824	; 0x40000000
    a460:	e3530000 	cmp	r3, #0	; 0x0
    a464:	0a000002 	beq	a474 <ADC0Read+0x10c>
				otherwise, return zero */
    {
	return ( 0 );
    a468:	e3a03000 	mov	r3, #0	; 0x0
    a46c:	e50b3020 	str	r3, [fp, #-32]
    a470:	ea000006 	b	a490 <ADC0Read+0x128>
    }
    ADC_Data = ( regVal >> 6 ) & 0x3FF;
    a474:	e51b3014 	ldr	r3, [fp, #-20]
    a478:	e1a03323 	mov	r3, r3, lsr #6
    a47c:	e1a03b03 	mov	r3, r3, lsl #22
    a480:	e1a03b23 	mov	r3, r3, lsr #22
    a484:	e50b3010 	str	r3, [fp, #-16]
    return ( ADC_Data );	/* return A/D conversion value */
    a488:	e51b3010 	ldr	r3, [fp, #-16]
    a48c:	e50b3020 	str	r3, [fp, #-32]
    a490:	e51b3020 	ldr	r3, [fp, #-32]
#else
    return ( channelNum );	/* if it's interrupt driven, the
				ADC reading is done inside the handler.
				so, return channel number */
#endif
}
    a494:	e1a00003 	mov	r0, r3
    a498:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a49c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a4a0:	e12fff1e 	bx	lr

0000a4a4 <ADC1Read>:

/*****************************************************************************
** Function name:		ADC1Read
**
** Descriptions:		Read ADC1 channel
**
** parameters:			Channel number
** Returned value:		Value read, if interrupt driven, return channel #
**
*****************************************************************************/
unsigned int ADC1Read( unsigned char channelNum )
{
    a4a4:	e1a0c00d 	mov	ip, sp
    a4a8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a4ac:	e24cb004 	sub	fp, ip, #4	; 0x4
    a4b0:	e24dd010 	sub	sp, sp, #16	; 0x10
    a4b4:	e1a03000 	mov	r3, r0
    a4b8:	e54b3018 	strb	r3, [fp, #-24]
#if !ADC_INTERRUPT_FLAG
    unsigned int regVal;
	unsigned int ADC_Data;
#endif

    /* channel number is 0 through 7 */
    if ( channelNum >= ADC_NUM )
    a4bc:	e55b3018 	ldrb	r3, [fp, #-24]
    a4c0:	e3530007 	cmp	r3, #7	; 0x7
    a4c4:	9a000001 	bls	a4d0 <ADC1Read+0x2c>
    {
	channelNum = 0;		/* reset channel number to 0 */
    a4c8:	e3a03000 	mov	r3, #0	; 0x0
    a4cc:	e54b3018 	strb	r3, [fp, #-24]
    }
    AD1CR &= 0xFFFFFF00;
    a4d0:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a4d4:	e2822806 	add	r2, r2, #393216	; 0x60000
    a4d8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a4dc:	e2833806 	add	r3, r3, #393216	; 0x60000
    a4e0:	e5933000 	ldr	r3, [r3]
    a4e4:	e3c330ff 	bic	r3, r3, #255	; 0xff
    a4e8:	e5823000 	str	r3, [r2]
    AD1CR |= (1 << 24) | (1 << channelNum);
    a4ec:	e3a0120e 	mov	r1, #-536870912	; 0xe0000000
    a4f0:	e2811806 	add	r1, r1, #393216	; 0x60000
    a4f4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a4f8:	e2833806 	add	r3, r3, #393216	; 0x60000
    a4fc:	e5930000 	ldr	r0, [r3]
    a500:	e55b2018 	ldrb	r2, [fp, #-24]
    a504:	e3a03001 	mov	r3, #1	; 0x1
    a508:	e1a03213 	mov	r3, r3, lsl r2
    a50c:	e1803003 	orr	r3, r0, r3
    a510:	e3833401 	orr	r3, r3, #16777216	; 0x1000000
    a514:	e5813000 	str	r3, [r1]
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( 1 )			/* wait until end of A/D convert */
    {
	regVal = *(volatile unsigned long *)(AD1_BASE_ADDR
    a518:	e55b3018 	ldrb	r3, [fp, #-24]
    a51c:	e1a03103 	mov	r3, r3, lsl #2
    a520:	e283320e 	add	r3, r3, #-536870912	; 0xe0000000
    a524:	e2833806 	add	r3, r3, #393216	; 0x60000
    a528:	e2833010 	add	r3, r3, #16	; 0x10
    a52c:	e5933000 	ldr	r3, [r3]
    a530:	e50b3014 	str	r3, [fp, #-20]
			+ ADC_OFFSET + ADC_INDEX * channelNum);
				/* read result of A/D conversion */
	if ( regVal & ADC_DONE )
    a534:	e51b3014 	ldr	r3, [fp, #-20]
    a538:	e3530000 	cmp	r3, #0	; 0x0
    a53c:	ba000000 	blt	a544 <ADC1Read+0xa0>
	{
	    break;
	}
    }
    a540:	eafffff4 	b	a518 <ADC1Read+0x74>

    AD1CR &= 0xF8FFFFFF;	/* stop ADC now */
    a544:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a548:	e2822806 	add	r2, r2, #393216	; 0x60000
    a54c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a550:	e2833806 	add	r3, r3, #393216	; 0x60000
    a554:	e5933000 	ldr	r3, [r3]
    a558:	e3c33407 	bic	r3, r3, #117440512	; 0x7000000
    a55c:	e5823000 	str	r3, [r2]
    if ( regVal & ADC_OVERRUN )	/* save data when it's not overrun
    a560:	e51b3014 	ldr	r3, [fp, #-20]
    a564:	e2033101 	and	r3, r3, #1073741824	; 0x40000000
    a568:	e3530000 	cmp	r3, #0	; 0x0
    a56c:	0a000002 	beq	a57c <ADC1Read+0xd8>
				otherwise, return zero */
    {
	return ( 0 );
    a570:	e3a03000 	mov	r3, #0	; 0x0
    a574:	e50b301c 	str	r3, [fp, #-28]
    a578:	ea000006 	b	a598 <ADC1Read+0xf4>
    }

    ADC_Data = ( regVal >> 6 ) & 0x3FF;
    a57c:	e51b3014 	ldr	r3, [fp, #-20]
    a580:	e1a03323 	mov	r3, r3, lsr #6
    a584:	e1a03b03 	mov	r3, r3, lsl #22
    a588:	e1a03b23 	mov	r3, r3, lsr #22
    a58c:	e50b3010 	str	r3, [fp, #-16]
    return ( ADC_Data );	/* return A/D conversion value */
    a590:	e51b3010 	ldr	r3, [fp, #-16]
    a594:	e50b301c 	str	r3, [fp, #-28]
    a598:	e51b301c 	ldr	r3, [fp, #-28]
#else
    return ( channelNum );
#endif
}
    a59c:	e1a00003 	mov	r0, r3
    a5a0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a5a4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a5a8:	e12fff1e 	bx	lr

0000a5ac <ADC0triggerSampling>:

void ADC0triggerSampling(unsigned char selectChannels)
{
    a5ac:	e1a0c00d 	mov	ip, sp
    a5b0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a5b4:	e24cb004 	sub	fp, ip, #4	; 0x4
    a5b8:	e24dd004 	sub	sp, sp, #4	; 0x4
    a5bc:	e1a03000 	mov	r3, r0
    a5c0:	e54b3010 	strb	r3, [fp, #-16]
	AD0CR |= (selectChannels);
    a5c4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a5c8:	e282290d 	add	r2, r2, #212992	; 0x34000
    a5cc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a5d0:	e283390d 	add	r3, r3, #212992	; 0x34000
    a5d4:	e5931000 	ldr	r1, [r3]
    a5d8:	e55b3010 	ldrb	r3, [fp, #-16]
    a5dc:	e1813003 	orr	r3, r1, r3
    a5e0:	e5823000 	str	r3, [r2]

}
    a5e4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a5e8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a5ec:	e12fff1e 	bx	lr

0000a5f0 <ADC0getSamplingResults>:

void ADC0getSamplingResults(unsigned char selectChannels, unsigned int * channelValues)
{
    a5f0:	e1a0c00d 	mov	ip, sp
    a5f4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a5f8:	e24cb004 	sub	fp, ip, #4	; 0x4
    a5fc:	e24dd010 	sub	sp, sp, #16	; 0x10
    a600:	e1a03000 	mov	r3, r0
    a604:	e50b101c 	str	r1, [fp, #-28]
    a608:	e54b3018 	strb	r3, [fp, #-24]
	int i;
	//get last result from all selected channels
	for (i=0;i<8;i++)
    a60c:	e3a03000 	mov	r3, #0	; 0x0
    a610:	e50b3014 	str	r3, [fp, #-20]
    a614:	ea000026 	b	a6b4 <ADC0getSamplingResults+0xc4>
		if (selectChannels&(1<<i))
    a618:	e55b2018 	ldrb	r2, [fp, #-24]
    a61c:	e51b3014 	ldr	r3, [fp, #-20]
    a620:	e1a03352 	mov	r3, r2, asr r3
    a624:	e2033001 	and	r3, r3, #1	; 0x1
    a628:	e20330ff 	and	r3, r3, #255	; 0xff
    a62c:	e3530000 	cmp	r3, #0	; 0x0
    a630:	0a00001c 	beq	a6a8 <ADC0getSamplingResults+0xb8>
		{
		    unsigned int regVal;

			regVal=*(volatile unsigned long *)(AD0_BASE_ADDR
    a634:	e51b3014 	ldr	r3, [fp, #-20]
    a638:	e1a03103 	mov	r3, r3, lsl #2
    a63c:	e283320e 	add	r3, r3, #-536870912	; 0xe0000000
    a640:	e283390d 	add	r3, r3, #212992	; 0x34000
    a644:	e2833010 	add	r3, r3, #16	; 0x10
    a648:	e5933000 	ldr	r3, [r3]
    a64c:	e50b3010 	str	r3, [fp, #-16]
					+ ADC_OFFSET + ADC_INDEX * i);

			if ((regVal&(ADC_OVERRUN|ADC_DONE))==0)
    a650:	e51b3010 	ldr	r3, [fp, #-16]
    a654:	e2033103 	and	r3, r3, #-1073741824	; 0xc0000000
    a658:	e3530000 	cmp	r3, #0	; 0x0
    a65c:	1a000007 	bne	a680 <ADC0getSamplingResults+0x90>
					channelValues[i]=0;
    a660:	e51b3014 	ldr	r3, [fp, #-20]
    a664:	e1a03103 	mov	r3, r3, lsl #2
    a668:	e1a02003 	mov	r2, r3
    a66c:	e51b301c 	ldr	r3, [fp, #-28]
    a670:	e0822003 	add	r2, r2, r3
    a674:	e3a03000 	mov	r3, #0	; 0x0
    a678:	e5823000 	str	r3, [r2]
    a67c:	ea000009 	b	a6a8 <ADC0getSamplingResults+0xb8>
			else
					channelValues[i]=( regVal >> 6 ) & 0x3FF;
    a680:	e51b3014 	ldr	r3, [fp, #-20]
    a684:	e1a03103 	mov	r3, r3, lsl #2
    a688:	e1a02003 	mov	r2, r3
    a68c:	e51b301c 	ldr	r3, [fp, #-28]
    a690:	e0822003 	add	r2, r2, r3
    a694:	e51b3010 	ldr	r3, [fp, #-16]
    a698:	e1a03323 	mov	r3, r3, lsr #6
    a69c:	e1a03b03 	mov	r3, r3, lsl #22
    a6a0:	e1a03b23 	mov	r3, r3, lsr #22
    a6a4:	e5823000 	str	r3, [r2]
    a6a8:	e51b3014 	ldr	r3, [fp, #-20]
    a6ac:	e2833001 	add	r3, r3, #1	; 0x1
    a6b0:	e50b3014 	str	r3, [fp, #-20]
    a6b4:	e51b3014 	ldr	r3, [fp, #-20]
    a6b8:	e3530007 	cmp	r3, #7	; 0x7
    a6bc:	daffffd5 	ble	a618 <ADC0getSamplingResults+0x28>
		}
}
    a6c0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a6c4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a6c8:	e12fff1e 	bx	lr

0000a6cc <SSPHandler>:

inline void SSPReceive(unsigned char);

void SSPHandler (void) __irq
{
    a6cc:	e1a0c00d 	mov	ip, sp
    a6d0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a6d4:	e24cb004 	sub	fp, ip, #4	; 0x4
    a6d8:	e24dd008 	sub	sp, sp, #8	; 0x8
    int regValue;
    unsigned short input_data;
//    unsigned char timeout=0;

    IENABLE;				/* handles nested interrupt */

    regValue = SSPMIS;
    a6dc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a6e0:	e283391a 	add	r3, r3, #425984	; 0x68000
    a6e4:	e283301c 	add	r3, r3, #28	; 0x1c
    a6e8:	e5933000 	ldr	r3, [r3]
    a6ec:	e50b3014 	str	r3, [fp, #-20]
    if ( regValue & SSPMIS_RORMIS )	/* Receive overrun interrupt */
    a6f0:	e51b3014 	ldr	r3, [fp, #-20]
    a6f4:	e2033001 	and	r3, r3, #1	; 0x1
    a6f8:	e20330ff 	and	r3, r3, #255	; 0xff
    a6fc:	e3530000 	cmp	r3, #0	; 0x0
    a700:	0a000004 	beq	a718 <SSPHandler+0x4c>
    {
		SSPICR = SSPICR_RORIC;		/* clear interrupt */
    a704:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a708:	e283391a 	add	r3, r3, #425984	; 0x68000
    a70c:	e2833020 	add	r3, r3, #32	; 0x20
    a710:	e3a02001 	mov	r2, #1	; 0x1
    a714:	e5832000 	str	r2, [r3]
    }
    if ( regValue & SSPMIS_RTMIS )	/* Receive timeout interrupt */
    a718:	e51b3014 	ldr	r3, [fp, #-20]
    a71c:	e2033002 	and	r3, r3, #2	; 0x2
    a720:	e3530000 	cmp	r3, #0	; 0x0
    a724:	0a000004 	beq	a73c <SSPHandler+0x70>
    {
		SSPICR = SSPICR_RTIC;		/* clear interrupt */
    a728:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a72c:	e283391a 	add	r3, r3, #425984	; 0x68000
    a730:	e2833020 	add	r3, r3, #32	; 0x20
    a734:	e3a02002 	mov	r2, #2	; 0x2
    a738:	e5832000 	str	r2, [r3]
    }

    if ( regValue & SSPMIS_RXMIS )	/* Rx at least half full */
    a73c:	e51b3014 	ldr	r3, [fp, #-20]
    a740:	e2033004 	and	r3, r3, #4	; 0x4
    a744:	e3530000 	cmp	r3, #0	; 0x0
    a748:	0a000016 	beq	a7a8 <SSPHandler+0xdc>
    {
    			/* receive until it's empty */
	while ( SSPSR & SSPSR_RNE )
    a74c:	ea00000f 	b	a790 <SSPHandler+0xc4>
	{
		input_data=SSPDR;
    a750:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    a754:	e283391a 	add	r3, r3, #425984	; 0x68000
    a758:	e5933000 	ldr	r3, [r3]
    a75c:	e14b30be 	strh	r3, [fp, #-14]
	    //SSPReceive(input_data&0xFF);
	    //SSPReceive(input_data>>8);

		SSP_rx_handler_HL(input_data&0xFF);
    a760:	e15b30be 	ldrh	r3, [fp, #-14]
    a764:	e20330ff 	and	r3, r3, #255	; 0xff
    a768:	e20330ff 	and	r3, r3, #255	; 0xff
    a76c:	e1a00003 	mov	r0, r3
    a770:	ebffda6d 	bl	112c <SSP_rx_handler_HL>
		SSP_rx_handler_HL(input_data>>8);
    a774:	e15b30be 	ldrh	r3, [fp, #-14]
    a778:	e1a03423 	mov	r3, r3, lsr #8
    a77c:	e1a03803 	mov	r3, r3, lsl #16
    a780:	e1a03823 	mov	r3, r3, lsr #16
    a784:	e20330ff 	and	r3, r3, #255	; 0xff
    a788:	e1a00003 	mov	r0, r3
    a78c:	ebffda66 	bl	112c <SSP_rx_handler_HL>
    a790:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    a794:	e283391a 	add	r3, r3, #425984	; 0x68000
    a798:	e5933000 	ldr	r3, [r3]
    a79c:	e2033004 	and	r3, r3, #4	; 0x4
    a7a0:	e3530000 	cmp	r3, #0	; 0x0
    a7a4:	1affffe9 	bne	a750 <SSPHandler+0x84>

		//SSP_trans_cnt+=2;
	    /* Wait until the Busy bit is cleared */
	//    while ( (!(SSPSR & SSPSR_BSY) )&&(timeout++<50) );
	}				/* interrupt will be cleared when */
					/* data register is read or written */
    }

    if ( regValue & SSPMIS_TXMIS )	/* Tx at least half empty */
    a7a8:	e51b3014 	ldr	r3, [fp, #-20]
    a7ac:	e2033008 	and	r3, r3, #8	; 0x8
    a7b0:	e3530000 	cmp	r3, #0	; 0x0
    a7b4:	0a00002f 	beq	a878 <SSPHandler+0x1ac>
    {
	/* transmit until it's full */
	while ( (SSPSR & SSPSR_TNF) )
    a7b8:	ea000028 	b	a860 <SSPHandler+0x194>
	{
	    if(CurrentTxIndex<SPIWR_num_bytes)
    a7bc:	e59f30d0 	ldr	r3, [pc, #208]	; a894 <.text+0xa894>
    a7c0:	e5933000 	ldr	r3, [r3]
    a7c4:	e1a02003 	mov	r2, r3
    a7c8:	e59f30c8 	ldr	r3, [pc, #200]	; a898 <.text+0xa898>
    a7cc:	e5933000 	ldr	r3, [r3]
    a7d0:	e1520003 	cmp	r2, r3
    a7d4:	2a000014 	bcs	a82c <SSPHandler+0x160>
	    {
	    	SSPDR = SPIWRData[CurrentTxIndex]|(SPIWRData[CurrentTxIndex+1]<<8);
    a7d8:	e3a0128e 	mov	r1, #-536870904	; 0xe0000008
    a7dc:	e281191a 	add	r1, r1, #425984	; 0x68000
    a7e0:	e59f30ac 	ldr	r3, [pc, #172]	; a894 <.text+0xa894>
    a7e4:	e5932000 	ldr	r2, [r3]
    a7e8:	e59f30ac 	ldr	r3, [pc, #172]	; a89c <.text+0xa89c>
    a7ec:	e7d33002 	ldrb	r3, [r3, r2]
    a7f0:	e1a00003 	mov	r0, r3
    a7f4:	e59f3098 	ldr	r3, [pc, #152]	; a894 <.text+0xa894>
    a7f8:	e5933000 	ldr	r3, [r3]
    a7fc:	e2832001 	add	r2, r3, #1	; 0x1
    a800:	e59f3094 	ldr	r3, [pc, #148]	; a89c <.text+0xa89c>
    a804:	e7d33002 	ldrb	r3, [r3, r2]
    a808:	e1a03403 	mov	r3, r3, lsl #8
    a80c:	e1803003 	orr	r3, r0, r3
    a810:	e5813000 	str	r3, [r1]
	    	CurrentTxIndex+=2;
    a814:	e59f3078 	ldr	r3, [pc, #120]	; a894 <.text+0xa894>
    a818:	e5933000 	ldr	r3, [r3]
    a81c:	e2832002 	add	r2, r3, #2	; 0x2
    a820:	e59f306c 	ldr	r3, [pc, #108]	; a894 <.text+0xa894>
    a824:	e5832000 	str	r2, [r3]
    a828:	ea00000c 	b	a860 <SSPHandler+0x194>
	    }
	    else
	    {
	    	CurrentTxIndex=0;
    a82c:	e59f2060 	ldr	r2, [pc, #96]	; a894 <.text+0xa894>
    a830:	e3a03000 	mov	r3, #0	; 0x0
    a834:	e5823000 	str	r3, [r2]
	    	SPIWR_num_bytes=0;
    a838:	e59f2058 	ldr	r2, [pc, #88]	; a898 <.text+0xa898>
    a83c:	e3a03000 	mov	r3, #0	; 0x0
    a840:	e5823000 	str	r3, [r2]
	    	data_sent_to_LL=1;
    a844:	e59f2054 	ldr	r2, [pc, #84]	; a8a0 <.text+0xa8a0>
    a848:	e3a03001 	mov	r3, #1	; 0x1
    a84c:	e5c23000 	strb	r3, [r2]
			SSPDR=0;
    a850:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    a854:	e283391a 	add	r3, r3, #425984	; 0x68000
    a858:	e3a02000 	mov	r2, #0	; 0x0
    a85c:	e5832000 	str	r2, [r3]
    a860:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    a864:	e283391a 	add	r3, r3, #425984	; 0x68000
    a868:	e5933000 	ldr	r3, [r3]
    a86c:	e2033002 	and	r3, r3, #2	; 0x2
    a870:	e3530000 	cmp	r3, #0	; 0x0
    a874:	1affffd0 	bne	a7bc <SSPHandler+0xf0>
	    }

	    /* Wait until the Busy bit is cleared */
	//    while ( !(SSPSR & SSPSR_BSY) );
	}				/* interrupt will be cleared when */
					/* data register is read or written */
    }

    IDISABLE;
    VICVectAddr = 0;		/* Acknowledge Interrupt */
    a878:	e3a03000 	mov	r3, #0	; 0x0
    a87c:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    a880:	e3a02000 	mov	r2, #0	; 0x0
    a884:	e5832000 	str	r2, [r3]
}
    a888:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a88c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a890:	e12fff1e 	bx	lr
    a894:	4000512c 	andmi	r5, r0, ip, lsr #2
    a898:	40005128 	andmi	r5, r0, r8, lsr #2
    a89c:	40005130 	andmi	r5, r0, r0, lsr r1
    a8a0:	40000036 	andmi	r0, r0, r6, lsr r0

0000a8a4 <LL_write_init>:

void LL_write_init(void)
{
    a8a4:	e1a0c00d 	mov	ip, sp
    a8a8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a8ac:	e24cb004 	sub	fp, ip, #4	; 0x4
		SPIWRData[0]='>';
    a8b0:	e59f2028 	ldr	r2, [pc, #40]	; a8e0 <.text+0xa8e0>
    a8b4:	e3a0303e 	mov	r3, #62	; 0x3e
    a8b8:	e5c23000 	strb	r3, [r2]
		SPIWRData[1]='*';
    a8bc:	e59f201c 	ldr	r2, [pc, #28]	; a8e0 <.text+0xa8e0>
    a8c0:	e3a0302a 	mov	r3, #42	; 0x2a
    a8c4:	e5c23001 	strb	r3, [r2, #1]
		SPIWRData[2]='>';
    a8c8:	e59f2010 	ldr	r2, [pc, #16]	; a8e0 <.text+0xa8e0>
    a8cc:	e3a0303e 	mov	r3, #62	; 0x3e
    a8d0:	e5c23002 	strb	r3, [r2, #2]
}
    a8d4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a8d8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a8dc:	e12fff1e 	bx	lr
    a8e0:	40005130 	andmi	r5, r0, r0, lsr r1

0000a8e4 <LL_write>:

int LL_write(unsigned char *data, unsigned short cnt, unsigned char PD )	//write data to high-level processor
{
    a8e4:	e1a0c00d 	mov	ip, sp
    a8e8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a8ec:	e24cb004 	sub	fp, ip, #4	; 0x4
    a8f0:	e24dd014 	sub	sp, sp, #20	; 0x14
    a8f4:	e50b0014 	str	r0, [fp, #-20]
    a8f8:	e1a03001 	mov	r3, r1
    a8fc:	e14b31b8 	strh	r3, [fp, #-24]
    a900:	e1a03002 	mov	r3, r2
    a904:	e54b301c 	strb	r3, [fp, #-28]
	unsigned int i;

	if(data_sent_to_LL)
    a908:	e59f31d0 	ldr	r3, [pc, #464]	; aae0 <.text+0xaae0>
    a90c:	e5d33000 	ldrb	r3, [r3]
    a910:	e3530000 	cmp	r3, #0	; 0x0
    a914:	0a00001f 	beq	a998 <LL_write+0xb4>
	{
		SPIWRData[3]=PD;
    a918:	e59f31c4 	ldr	r3, [pc, #452]	; aae4 <.text+0xaae4>
    a91c:	e55b201c 	ldrb	r2, [fp, #-28]
    a920:	e5c32003 	strb	r2, [r3, #3]
		for(i=0; i<cnt; i++)
    a924:	e3a03000 	mov	r3, #0	; 0x0
    a928:	e50b3010 	str	r3, [fp, #-16]
    a92c:	ea00000a 	b	a95c <LL_write+0x78>
		{
			SPIWRData[i+4]=data[i];
    a930:	e51b3010 	ldr	r3, [fp, #-16]
    a934:	e2831004 	add	r1, r3, #4	; 0x4
    a938:	e51b2010 	ldr	r2, [fp, #-16]
    a93c:	e51b3014 	ldr	r3, [fp, #-20]
    a940:	e0823003 	add	r3, r2, r3
    a944:	e5d33000 	ldrb	r3, [r3]
    a948:	e59f2194 	ldr	r2, [pc, #404]	; aae4 <.text+0xaae4>
    a94c:	e7c23001 	strb	r3, [r2, r1]
    a950:	e51b3010 	ldr	r3, [fp, #-16]
    a954:	e2833001 	add	r3, r3, #1	; 0x1
    a958:	e50b3010 	str	r3, [fp, #-16]
    a95c:	e15b21b8 	ldrh	r2, [fp, #-24]
    a960:	e51b3010 	ldr	r3, [fp, #-16]
    a964:	e1520003 	cmp	r2, r3
    a968:	8afffff0 	bhi	a930 <LL_write+0x4c>
		}
		SPIWRData[cnt+4]=0;
    a96c:	e15b31b8 	ldrh	r3, [fp, #-24]
    a970:	e2831004 	add	r1, r3, #4	; 0x4
    a974:	e59f2168 	ldr	r2, [pc, #360]	; aae4 <.text+0xaae4>
    a978:	e3a03000 	mov	r3, #0	; 0x0
    a97c:	e7c23001 	strb	r3, [r2, r1]
		SPIWR_num_bytes=cnt+5;
    a980:	e15b31b8 	ldrh	r3, [fp, #-24]
    a984:	e2833005 	add	r3, r3, #5	; 0x5
    a988:	e1a02003 	mov	r2, r3
    a98c:	e59f3154 	ldr	r3, [pc, #340]	; aae8 <.text+0xaae8>
    a990:	e5832000 	str	r2, [r3]
    a994:	ea000047 	b	aab8 <LL_write+0x1d4>
	}
	else if(SPIWR_num_bytes+cnt<127)
    a998:	e15b21b8 	ldrh	r2, [fp, #-24]
    a99c:	e59f3144 	ldr	r3, [pc, #324]	; aae8 <.text+0xaae8>
    a9a0:	e5933000 	ldr	r3, [r3]
    a9a4:	e0823003 	add	r3, r2, r3
    a9a8:	e353007e 	cmp	r3, #126	; 0x7e
    a9ac:	8a00003e 	bhi	aaac <LL_write+0x1c8>
	{
		SPIWRData[SPIWR_num_bytes-1]='>';
    a9b0:	e59f3130 	ldr	r3, [pc, #304]	; aae8 <.text+0xaae8>
    a9b4:	e5933000 	ldr	r3, [r3]
    a9b8:	e2431001 	sub	r1, r3, #1	; 0x1
    a9bc:	e59f2120 	ldr	r2, [pc, #288]	; aae4 <.text+0xaae4>
    a9c0:	e3a0303e 	mov	r3, #62	; 0x3e
    a9c4:	e7c23001 	strb	r3, [r2, r1]
		SPIWRData[0+SPIWR_num_bytes]='*';
    a9c8:	e59f3118 	ldr	r3, [pc, #280]	; aae8 <.text+0xaae8>
    a9cc:	e5931000 	ldr	r1, [r3]
    a9d0:	e59f210c 	ldr	r2, [pc, #268]	; aae4 <.text+0xaae4>
    a9d4:	e3a0302a 	mov	r3, #42	; 0x2a
    a9d8:	e7c23001 	strb	r3, [r2, r1]
		SPIWRData[1+SPIWR_num_bytes]='>';
    a9dc:	e59f3104 	ldr	r3, [pc, #260]	; aae8 <.text+0xaae8>
    a9e0:	e5933000 	ldr	r3, [r3]
    a9e4:	e2831001 	add	r1, r3, #1	; 0x1
    a9e8:	e59f20f4 	ldr	r2, [pc, #244]	; aae4 <.text+0xaae4>
    a9ec:	e3a0303e 	mov	r3, #62	; 0x3e
    a9f0:	e7c23001 	strb	r3, [r2, r1]
		SPIWRData[2+SPIWR_num_bytes]=PD;
    a9f4:	e59f30ec 	ldr	r3, [pc, #236]	; aae8 <.text+0xaae8>
    a9f8:	e5933000 	ldr	r3, [r3]
    a9fc:	e2831002 	add	r1, r3, #2	; 0x2
    aa00:	e59f20dc 	ldr	r2, [pc, #220]	; aae4 <.text+0xaae4>
    aa04:	e55b301c 	ldrb	r3, [fp, #-28]
    aa08:	e7c23001 	strb	r3, [r2, r1]
		for(i=SPIWR_num_bytes; i<cnt+SPIWR_num_bytes; i++)
    aa0c:	e59f30d4 	ldr	r3, [pc, #212]	; aae8 <.text+0xaae8>
    aa10:	e5933000 	ldr	r3, [r3]
    aa14:	e50b3010 	str	r3, [fp, #-16]
    aa18:	ea00000e 	b	aa58 <LL_write+0x174>
		{
			SPIWRData[i+3]=data[i-SPIWR_num_bytes];
    aa1c:	e51b3010 	ldr	r3, [fp, #-16]
    aa20:	e2831003 	add	r1, r3, #3	; 0x3
    aa24:	e59f30bc 	ldr	r3, [pc, #188]	; aae8 <.text+0xaae8>
    aa28:	e5932000 	ldr	r2, [r3]
    aa2c:	e51b3010 	ldr	r3, [fp, #-16]
    aa30:	e0623003 	rsb	r3, r2, r3
    aa34:	e1a02003 	mov	r2, r3
    aa38:	e51b3014 	ldr	r3, [fp, #-20]
    aa3c:	e0823003 	add	r3, r2, r3
    aa40:	e5d33000 	ldrb	r3, [r3]
    aa44:	e59f2098 	ldr	r2, [pc, #152]	; aae4 <.text+0xaae4>
    aa48:	e7c23001 	strb	r3, [r2, r1]
    aa4c:	e51b3010 	ldr	r3, [fp, #-16]
    aa50:	e2833001 	add	r3, r3, #1	; 0x1
    aa54:	e50b3010 	str	r3, [fp, #-16]
    aa58:	e15b21b8 	ldrh	r2, [fp, #-24]
    aa5c:	e59f3084 	ldr	r3, [pc, #132]	; aae8 <.text+0xaae8>
    aa60:	e5933000 	ldr	r3, [r3]
    aa64:	e0822003 	add	r2, r2, r3
    aa68:	e51b3010 	ldr	r3, [fp, #-16]
    aa6c:	e1520003 	cmp	r2, r3
    aa70:	8affffe9 	bhi	aa1c <LL_write+0x138>
		}
		SPIWR_num_bytes+=cnt+5;
    aa74:	e15b21b8 	ldrh	r2, [fp, #-24]
    aa78:	e59f3068 	ldr	r3, [pc, #104]	; aae8 <.text+0xaae8>
    aa7c:	e5933000 	ldr	r3, [r3]
    aa80:	e0823003 	add	r3, r2, r3
    aa84:	e2832005 	add	r2, r3, #5	; 0x5
    aa88:	e59f3058 	ldr	r3, [pc, #88]	; aae8 <.text+0xaae8>
    aa8c:	e5832000 	str	r2, [r3]
		SPIWRData[SPIWR_num_bytes-1]=0;
    aa90:	e59f3050 	ldr	r3, [pc, #80]	; aae8 <.text+0xaae8>
    aa94:	e5933000 	ldr	r3, [r3]
    aa98:	e2431001 	sub	r1, r3, #1	; 0x1
    aa9c:	e59f2040 	ldr	r2, [pc, #64]	; aae4 <.text+0xaae4>
    aaa0:	e3a03000 	mov	r3, #0	; 0x0
    aaa4:	e7c23001 	strb	r3, [r2, r1]
    aaa8:	ea000002 	b	aab8 <LL_write+0x1d4>
	}
	else return(0);
    aaac:	e3a03000 	mov	r3, #0	; 0x0
    aab0:	e50b3020 	str	r3, [fp, #-32]
    aab4:	ea000004 	b	aacc <LL_write+0x1e8>
	data_sent_to_LL=0;
    aab8:	e59f3020 	ldr	r3, [pc, #32]	; aae0 <.text+0xaae0>
    aabc:	e3a02000 	mov	r2, #0	; 0x0
    aac0:	e5c32000 	strb	r2, [r3]

	return(1);
    aac4:	e3a03001 	mov	r3, #1	; 0x1
    aac8:	e50b3020 	str	r3, [fp, #-32]
    aacc:	e51b3020 	ldr	r3, [fp, #-32]
}
    aad0:	e1a00003 	mov	r0, r3
    aad4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    aad8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    aadc:	e12fff1e 	bx	lr
    aae0:	40000036 	andmi	r0, r0, r6, lsr r0
    aae4:	40005130 	andmi	r5, r0, r0, lsr r1
    aae8:	40005128 	andmi	r5, r0, r8, lsr #2

0000aaec <PTU_init>:

unsigned char PTU_enable_plain_ch7_to_servo=0; // channel 7 is mapped plain to 1-2ms servo output

void PTU_init(void)
{
    aaec:	e1a0c00d 	mov	ip, sp
    aaf0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    aaf4:	e24cb004 	sub	fp, ip, #4	; 0x4
#ifdef HUMMINGBIRD_ROLL_SERVO
#ifndef HUMMINGBIRD_ROLL_SERVO_ON_SSEL0
	PINSEL0&=~0x01;
	PINSEL0|=0x02;
#else
	PINSEL0|=0x8000;
    aaf8:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    aafc:	e282290b 	add	r2, r2, #180224	; 0x2c000
    ab00:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    ab04:	e283390b 	add	r3, r3, #180224	; 0x2c000
    ab08:	e5933000 	ldr	r3, [r3]
    ab0c:	e3833902 	orr	r3, r3, #32768	; 0x8000
    ab10:	e5823000 	str	r3, [r2]
	PINSEL0&=~0x4000;
    ab14:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    ab18:	e282290b 	add	r2, r2, #180224	; 0x2c000
    ab1c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    ab20:	e283390b 	add	r3, r3, #180224	; 0x2c000
    ab24:	e5933000 	ldr	r3, [r3]
    ab28:	e3c33901 	bic	r3, r3, #16384	; 0x4000
    ab2c:	e5823000 	str	r3, [r2]
#endif
#endif

#ifdef PELICAN_PTU

    CAMERA_ptu.servo_pitch_offset=61500;
    ab30:	e59f20cc 	ldr	r2, [pc, #204]	; ac04 <.text+0xac04>
    ab34:	e3a03a0f 	mov	r3, #61440	; 0xf000
    ab38:	e283303c 	add	r3, r3, #60	; 0x3c
    ab3c:	e5823004 	str	r3, [r2, #4]
	CAMERA_ptu.servo_pitch_scale=54853;
    ab40:	e59f20bc 	ldr	r2, [pc, #188]	; ac04 <.text+0xac04>
    ab44:	e3a03cd6 	mov	r3, #54784	; 0xd600
    ab48:	e2833045 	add	r3, r3, #69	; 0x45
    ab4c:	e582300c 	str	r3, [r2, #12]
	CAMERA_ptu.servo_pitch_min=46000;
    ab50:	e59f20ac 	ldr	r2, [pc, #172]	; ac04 <.text+0xac04>
    ab54:	e3a03cb3 	mov	r3, #45824	; 0xb300
    ab58:	e28330b0 	add	r3, r3, #176	; 0xb0
    ab5c:	e5823010 	str	r3, [r2, #16]
	CAMERA_ptu.servo_pitch_max=128000;
    ab60:	e59f209c 	ldr	r2, [pc, #156]	; ac04 <.text+0xac04>
    ab64:	e3a03b7d 	mov	r3, #128000	; 0x1f400
    ab68:	e5823014 	str	r3, [r2, #20]

	if(PTU_cam_option_4_version!=2)
    ab6c:	e59f3094 	ldr	r3, [pc, #148]	; ac08 <.text+0xac08>
    ab70:	e5d33000 	ldrb	r3, [r3]
    ab74:	e3530002 	cmp	r3, #2	; 0x2
    ab78:	0a00000f 	beq	abbc <PTU_init+0xd0>
	{
		CAMERA_ptu.servo_roll_offset=82000;//74000;
    ab7c:	e59f2080 	ldr	r2, [pc, #128]	; ac04 <.text+0xac04>
    ab80:	e3a03905 	mov	r3, #81920	; 0x14000
    ab84:	e2833050 	add	r3, r3, #80	; 0x50
    ab88:	e5823000 	str	r3, [r2]
		CAMERA_ptu.servo_roll_scale=220000;	//=90 110000
    ab8c:	e59f2070 	ldr	r2, [pc, #112]	; ac04 <.text+0xac04>
    ab90:	e3a03bd6 	mov	r3, #219136	; 0x35800
    ab94:	e2833e36 	add	r3, r3, #864	; 0x360
    ab98:	e5823008 	str	r3, [r2, #8]
		CAMERA_ptu.servo_roll_min=46000;//53900;
    ab9c:	e59f2060 	ldr	r2, [pc, #96]	; ac04 <.text+0xac04>
    aba0:	e3a03cb3 	mov	r3, #45824	; 0xb300
    aba4:	e28330b0 	add	r3, r3, #176	; 0xb0
    aba8:	e5823018 	str	r3, [r2, #24]
		CAMERA_ptu.servo_roll_max=128000;//94500;
    abac:	e59f2050 	ldr	r2, [pc, #80]	; ac04 <.text+0xac04>
    abb0:	e3a03b7d 	mov	r3, #128000	; 0x1f400
    abb4:	e582301c 	str	r3, [r2, #28]
    abb8:	ea00000e 	b	abf8 <PTU_init+0x10c>
	}
	else
	{
		CAMERA_ptu.servo_roll_offset=82000;//74000;
    abbc:	e59f2040 	ldr	r2, [pc, #64]	; ac04 <.text+0xac04>
    abc0:	e3a03905 	mov	r3, #81920	; 0x14000
    abc4:	e2833050 	add	r3, r3, #80	; 0x50
    abc8:	e5823000 	str	r3, [r2]
		CAMERA_ptu.servo_roll_scale=115000;	//=90 110000
    abcc:	e59f2030 	ldr	r2, [pc, #48]	; ac04 <.text+0xac04>
    abd0:	e3a03907 	mov	r3, #114688	; 0x1c000
    abd4:	e2833f4e 	add	r3, r3, #312	; 0x138
    abd8:	e5823008 	str	r3, [r2, #8]
		CAMERA_ptu.servo_roll_min=46000;//53900;
    abdc:	e59f2020 	ldr	r2, [pc, #32]	; ac04 <.text+0xac04>
    abe0:	e3a03cb3 	mov	r3, #45824	; 0xb300
    abe4:	e28330b0 	add	r3, r3, #176	; 0xb0
    abe8:	e5823018 	str	r3, [r2, #24]
		CAMERA_ptu.servo_roll_max=128000;//94500;
    abec:	e59f2010 	ldr	r2, [pc, #16]	; ac04 <.text+0xac04>
    abf0:	e3a03b7d 	mov	r3, #128000	; 0x1f400
    abf4:	e582301c 	str	r3, [r2, #28]
	}
#endif
}
    abf8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    abfc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    ac00:	e12fff1e 	bx	lr
    ac04:	4000523c 	andmi	r5, r0, ip, lsr r2
    ac08:	4000002d 	andmi	r0, r0, sp, lsr #32

0000ac0c <PTU_update>:


void PTU_update(void)
{
    ac0c:	e1a0c00d 	mov	ip, sp
    ac10:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    ac14:	e24cb004 	sub	fp, ip, #4	; 0x4
    ac18:	e24dd00c 	sub	sp, sp, #12	; 0xc
	static int ptu_cnt=0;
	if(++ptu_cnt>9)	//generate 100Hz
    ac1c:	e59f32c8 	ldr	r3, [pc, #712]	; aeec <.text+0xaeec>
    ac20:	e5933000 	ldr	r3, [r3]
    ac24:	e2832001 	add	r2, r3, #1	; 0x1
    ac28:	e59f32bc 	ldr	r3, [pc, #700]	; aeec <.text+0xaeec>
    ac2c:	e5832000 	str	r2, [r3]
    ac30:	e59f32b4 	ldr	r3, [pc, #692]	; aeec <.text+0xaeec>
    ac34:	e5933000 	ldr	r3, [r3]
    ac38:	e3530009 	cmp	r3, #9	; 0x9
    ac3c:	da0000a7 	ble	aee0 <PTU_update+0x2d4>
	{
		ptu_cnt=0;
    ac40:	e59f22a4 	ldr	r2, [pc, #676]	; aeec <.text+0xaeec>
    ac44:	e3a03000 	mov	r3, #0	; 0x0
    ac48:	e5823000 	str	r3, [r2]

		if (PTU_enable_plain_ch7_to_servo)
    ac4c:	e59f329c 	ldr	r3, [pc, #668]	; aef0 <.text+0xaef0>
    ac50:	e5d33000 	ldrb	r3, [r3]
    ac54:	e3530000 	cmp	r3, #0	; 0x0
    ac58:	0a000025 	beq	acf4 <PTU_update+0xe8>
		{
			int value;

			value= 88473+(((int)RO_RC_Data.channel[4]-2048)*29491)/2048;
    ac5c:	e59f3290 	ldr	r3, [pc, #656]	; aef4 <.text+0xaef4>
    ac60:	e1d330b8 	ldrh	r3, [r3, #8]
    ac64:	e1a02003 	mov	r2, r3
    ac68:	e1a03002 	mov	r3, r2
    ac6c:	e1a03283 	mov	r3, r3, lsl #5
    ac70:	e0833002 	add	r3, r3, r2
    ac74:	e1a03183 	mov	r3, r3, lsl #3
    ac78:	e0623003 	rsb	r3, r2, r3
    ac7c:	e1a03103 	mov	r3, r3, lsl #2
    ac80:	e0833002 	add	r3, r3, r2
    ac84:	e1a03103 	mov	r3, r3, lsl #2
    ac88:	e0833002 	add	r3, r3, r2
    ac8c:	e1a02183 	mov	r2, r3, lsl #3
    ac90:	e0633002 	rsb	r3, r3, r2
    ac94:	e283333f 	add	r3, r3, #-67108864	; 0xfc000000
    ac98:	e2833866 	add	r3, r3, #6684672	; 0x660000
    ac9c:	e2833b1a 	add	r3, r3, #26624	; 0x6800
    aca0:	e1a02003 	mov	r2, r3
    aca4:	e2823e7f 	add	r3, r2, #2032	; 0x7f0
    aca8:	e283300f 	add	r3, r3, #15	; 0xf
    acac:	e3520000 	cmp	r2, #0	; 0x0
    acb0:	b1a02003 	movlt	r2, r3
    acb4:	e1a035c2 	mov	r3, r2, asr #11
    acb8:	e2833b56 	add	r3, r3, #88064	; 0x15800
    acbc:	e2833f66 	add	r3, r3, #408	; 0x198
    acc0:	e2833001 	add	r3, r3, #1	; 0x1
    acc4:	e50b3010 	str	r3, [fp, #-16]

		    PWMMR5 = value;
    acc8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    accc:	e2833905 	add	r3, r3, #81920	; 0x14000
    acd0:	e2833044 	add	r3, r3, #68	; 0x44
    acd4:	e51b2010 	ldr	r2, [fp, #-16]
    acd8:	e5832000 	str	r2, [r3]
			PWMLER = LER5_EN|LER1_EN|LER2_EN;
    acdc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    ace0:	e2833905 	add	r3, r3, #81920	; 0x14000
    ace4:	e2833050 	add	r3, r3, #80	; 0x50
    ace8:	e3a02026 	mov	r2, #38	; 0x26
    acec:	e5832000 	str	r2, [r3]

			return;
    acf0:	ea00007a 	b	aee0 <PTU_update+0x2d4>
		}
    	int angle_pitch, angle_roll;

    	PTU_update_middle_positions_by_stick();
    acf4:	eb0000f5 	bl	b0d0 <PTU_update_middle_positions_by_stick>

#ifdef CAMMOUNT_XCONFIG	//rotate pitch/roll tiltcompensation for 45
#ifndef CAM_FACING_FRONT_RIGHT
    angle_pitch=IMU_CalcData.angle_nick*707/1000+IMU_CalcData.angle_roll*707/1000;
    angle_roll=IMU_CalcData.angle_roll*707/1000-IMU_CalcData.angle_nick*707/1000;
#else
    angle_roll=IMU_CalcData.angle_nick*707/1000+IMU_CalcData.angle_roll*707/1000;
    acf8:	e59f31f8 	ldr	r3, [pc, #504]	; aef8 <.text+0xaef8>
    acfc:	e5931000 	ldr	r1, [r3]
    ad00:	e1a03001 	mov	r3, r1
    ad04:	e1a03103 	mov	r3, r3, lsl #2
    ad08:	e0833001 	add	r3, r3, r1
    ad0c:	e1a02103 	mov	r2, r3, lsl #2
    ad10:	e0833002 	add	r3, r3, r2
    ad14:	e1a03103 	mov	r3, r3, lsl #2
    ad18:	e0833001 	add	r3, r3, r1
    ad1c:	e1a02183 	mov	r2, r3, lsl #3
    ad20:	e0631002 	rsb	r1, r3, r2
    ad24:	e59f31d0 	ldr	r3, [pc, #464]	; aefc <.text+0xaefc>
    ad28:	e0c32391 	smull	r2, r3, r1, r3
    ad2c:	e1a02343 	mov	r2, r3, asr #6
    ad30:	e1a03fc1 	mov	r3, r1, asr #31
    ad34:	e0630002 	rsb	r0, r3, r2
    ad38:	e59f31b8 	ldr	r3, [pc, #440]	; aef8 <.text+0xaef8>
    ad3c:	e5931004 	ldr	r1, [r3, #4]
    ad40:	e1a03001 	mov	r3, r1
    ad44:	e1a03103 	mov	r3, r3, lsl #2
    ad48:	e0833001 	add	r3, r3, r1
    ad4c:	e1a02103 	mov	r2, r3, lsl #2
    ad50:	e0833002 	add	r3, r3, r2
    ad54:	e1a03103 	mov	r3, r3, lsl #2
    ad58:	e0833001 	add	r3, r3, r1
    ad5c:	e1a02183 	mov	r2, r3, lsl #3
    ad60:	e0631002 	rsb	r1, r3, r2
    ad64:	e59f3190 	ldr	r3, [pc, #400]	; aefc <.text+0xaefc>
    ad68:	e0c32391 	smull	r2, r3, r1, r3
    ad6c:	e1a02343 	mov	r2, r3, asr #6
    ad70:	e1a03fc1 	mov	r3, r1, asr #31
    ad74:	e0633002 	rsb	r3, r3, r2
    ad78:	e0803003 	add	r3, r0, r3
    ad7c:	e50b3014 	str	r3, [fp, #-20]
    angle_pitch=-IMU_CalcData.angle_roll*707/1000+IMU_CalcData.angle_nick*707/1000;
    ad80:	e59f3170 	ldr	r3, [pc, #368]	; aef8 <.text+0xaef8>
    ad84:	e5932004 	ldr	r2, [r3, #4]
    ad88:	e1a03002 	mov	r3, r2
    ad8c:	e1a03b03 	mov	r3, r3, lsl #22
    ad90:	e0623003 	rsb	r3, r2, r3
    ad94:	e1a03103 	mov	r3, r3, lsl #2
    ad98:	e0833002 	add	r3, r3, r2
    ad9c:	e1a03103 	mov	r3, r3, lsl #2
    ada0:	e0833002 	add	r3, r3, r2
    ada4:	e1a03203 	mov	r3, r3, lsl #4
    ada8:	e0623003 	rsb	r3, r2, r3
    adac:	e1a03103 	mov	r3, r3, lsl #2
    adb0:	e0831002 	add	r1, r3, r2
    adb4:	e59f3140 	ldr	r3, [pc, #320]	; aefc <.text+0xaefc>
    adb8:	e0c32391 	smull	r2, r3, r1, r3
    adbc:	e1a02343 	mov	r2, r3, asr #6
    adc0:	e1a03fc1 	mov	r3, r1, asr #31
    adc4:	e0630002 	rsb	r0, r3, r2
    adc8:	e59f3128 	ldr	r3, [pc, #296]	; aef8 <.text+0xaef8>
    adcc:	e5931000 	ldr	r1, [r3]
    add0:	e1a03001 	mov	r3, r1
    add4:	e1a03103 	mov	r3, r3, lsl #2
    add8:	e0833001 	add	r3, r3, r1
    addc:	e1a02103 	mov	r2, r3, lsl #2
    ade0:	e0833002 	add	r3, r3, r2
    ade4:	e1a03103 	mov	r3, r3, lsl #2
    ade8:	e0833001 	add	r3, r3, r1
    adec:	e1a02183 	mov	r2, r3, lsl #3
    adf0:	e0631002 	rsb	r1, r3, r2
    adf4:	e59f3100 	ldr	r3, [pc, #256]	; aefc <.text+0xaefc>
    adf8:	e0c32391 	smull	r2, r3, r1, r3
    adfc:	e1a02343 	mov	r2, r3, asr #6
    ae00:	e1a03fc1 	mov	r3, r1, asr #31
    ae04:	e0633002 	rsb	r3, r3, r2
    ae08:	e0803003 	add	r3, r0, r3
    ae0c:	e50b3018 	str	r3, [fp, #-24]
#endif
#else
    angle_pitch=IMU_CalcData.angle_nick;
    angle_roll=IMU_CalcData.angle_roll;
#endif
		static int cam_angle_pitch=0;
#ifdef SET_CAMERA_ANGLE_INCREMENTAL
		if(LL_1khz_attitude_data.RC_data[4]>192) cam_angle_pitch+=200;
		else if(LL_1khz_attitude_data.RC_data[4]<64) cam_angle_pitch-=200;
		if(cam_angle_pitch>55000) cam_angle_pitch=55000;
		if(cam_angle_pitch<-55000) cam_angle_pitch=-55000;
#else
		cam_angle_pitch=CAMERA_Commands.desired_angle_pitch;
    ae10:	e59f30e8 	ldr	r3, [pc, #232]	; af00 <.text+0xaf00>
    ae14:	e5932004 	ldr	r2, [r3, #4]
    ae18:	e59f30e4 	ldr	r3, [pc, #228]	; af04 <.text+0xaf04>
    ae1c:	e5832000 	str	r2, [r3]
		if(cam_angle_pitch<-90000) cam_angle_pitch=-90000;
    ae20:	e59f30dc 	ldr	r3, [pc, #220]	; af04 <.text+0xaf04>
    ae24:	e5932000 	ldr	r2, [r3]
    ae28:	e3e03b57 	mvn	r3, #89088	; 0x15c00
    ae2c:	e2433fe3 	sub	r3, r3, #908	; 0x38c
    ae30:	e2433003 	sub	r3, r3, #3	; 0x3
    ae34:	e1520003 	cmp	r2, r3
    ae38:	aa000005 	bge	ae54 <PTU_update+0x248>
    ae3c:	e59f20c0 	ldr	r2, [pc, #192]	; af04 <.text+0xaf04>
    ae40:	e3e03b57 	mvn	r3, #89088	; 0x15c00
    ae44:	e2433fe3 	sub	r3, r3, #908	; 0x38c
    ae48:	e2433003 	sub	r3, r3, #3	; 0x3
    ae4c:	e5823000 	str	r3, [r2]
    ae50:	ea000006 	b	ae70 <PTU_update+0x264>
		else if(cam_angle_pitch>0) cam_angle_pitch=0;
    ae54:	e59f30a8 	ldr	r3, [pc, #168]	; af04 <.text+0xaf04>
    ae58:	e5933000 	ldr	r3, [r3]
    ae5c:	e3530000 	cmp	r3, #0	; 0x0
    ae60:	da000002 	ble	ae70 <PTU_update+0x264>
    ae64:	e59f2098 	ldr	r2, [pc, #152]	; af04 <.text+0xaf04>
    ae68:	e3a03000 	mov	r3, #0	; 0x0
    ae6c:	e5823000 	str	r3, [r2]
#endif
		if(CAMERA_Commands.status&0x02)	//no tilt compensation
    ae70:	e59f3088 	ldr	r3, [pc, #136]	; af00 <.text+0xaf00>
    ae74:	e1d330b0 	ldrh	r3, [r3]
    ae78:	e2033002 	and	r3, r3, #2	; 0x2
    ae7c:	e3530000 	cmp	r3, #0	; 0x0
    ae80:	0a000009 	beq	aeac <PTU_update+0x2a0>
		{
			SERVO_pitch_move((CAMERA_OFFSET_HUMMINGBIRD_PITCH+cam_angle_pitch)*HUMMINGBIRD_SERVO_DIRECTION_PITCH);
    ae84:	e59f3078 	ldr	r3, [pc, #120]	; af04 <.text+0xaf04>
    ae88:	e5933000 	ldr	r3, [r3]
    ae8c:	e1a00003 	mov	r0, r3
    ae90:	eb00001c 	bl	af08 <SERVO_pitch_move>
			SERVO_roll_move((CAMERA_OFFSET_HUMMINGBIRD_ROLL+CAMERA_Commands.desired_angle_roll)*HUMMINGBIRD_SERVO_DIRECTION_ROLL);
    ae94:	e59f3064 	ldr	r3, [pc, #100]	; af00 <.text+0xaf00>
    ae98:	e5933008 	ldr	r3, [r3, #8]
    ae9c:	e2633000 	rsb	r3, r3, #0	; 0x0
    aea0:	e1a00003 	mov	r0, r3
    aea4:	eb000051 	bl	aff0 <SERVO_roll_move>
    aea8:	ea00000c 	b	aee0 <PTU_update+0x2d4>
		}
		else
		{
			SERVO_pitch_move((CAMERA_OFFSET_HUMMINGBIRD_PITCH+cam_angle_pitch+angle_pitch)*HUMMINGBIRD_SERVO_DIRECTION_PITCH);
    aeac:	e59f3050 	ldr	r3, [pc, #80]	; af04 <.text+0xaf04>
    aeb0:	e5932000 	ldr	r2, [r3]
    aeb4:	e51b3018 	ldr	r3, [fp, #-24]
    aeb8:	e0823003 	add	r3, r2, r3
    aebc:	e1a00003 	mov	r0, r3
    aec0:	eb000010 	bl	af08 <SERVO_pitch_move>
			SERVO_roll_move((CAMERA_OFFSET_HUMMINGBIRD_ROLL+CAMERA_Commands.desired_angle_roll+angle_roll)*HUMMINGBIRD_SERVO_DIRECTION_ROLL);
    aec4:	e59f3034 	ldr	r3, [pc, #52]	; af00 <.text+0xaf00>
    aec8:	e5932008 	ldr	r2, [r3, #8]
    aecc:	e51b3014 	ldr	r3, [fp, #-20]
    aed0:	e0823003 	add	r3, r2, r3
    aed4:	e2633000 	rsb	r3, r3, #0	; 0x0
    aed8:	e1a00003 	mov	r0, r3
    aedc:	eb000043 	bl	aff0 <SERVO_roll_move>
		}
	}
}
    aee0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    aee4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    aee8:	e12fff1e 	bx	lr
    aeec:	40001294 	mulmi	r0, r4, r2
    aef0:	4000128c 	andmi	r1, r0, ip, lsl #5
    aef4:	400021b0 	strmih	r2, [r0], -r0
    aef8:	40004f5c 	andmi	r4, r0, ip, asr pc
    aefc:	10624dd3 	ldrned	r4, [r2], #-211
    af00:	40005230 	andmi	r5, r0, r0, lsr r2
    af04:	40001290 	mulmi	r0, r0, r2

0000af08 <SERVO_pitch_move>:


void SERVO_pitch_move (int angle)
{
    af08:	e1a0c00d 	mov	ip, sp
    af0c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    af10:	e24cb004 	sub	fp, ip, #4	; 0x4
    af14:	e24dd008 	sub	sp, sp, #8	; 0x8
    af18:	e50b0014 	str	r0, [fp, #-20]
    unsigned int value;
    value=CAMERA_ptu.servo_pitch_offset+(angle/10)*CAMERA_ptu.servo_pitch_scale/9000;	//9000
    af1c:	e59f30c0 	ldr	r3, [pc, #192]	; afe4 <.text+0xafe4>
    af20:	e5930004 	ldr	r0, [r3, #4]
    af24:	e51b1014 	ldr	r1, [fp, #-20]
    af28:	e59f30b8 	ldr	r3, [pc, #184]	; afe8 <.text+0xafe8>
    af2c:	e0c32391 	smull	r2, r3, r1, r3
    af30:	e1a02143 	mov	r2, r3, asr #2
    af34:	e1a03fc1 	mov	r3, r1, asr #31
    af38:	e0632002 	rsb	r2, r3, r2
    af3c:	e59f30a0 	ldr	r3, [pc, #160]	; afe4 <.text+0xafe4>
    af40:	e593300c 	ldr	r3, [r3, #12]
    af44:	e0010293 	mul	r1, r3, r2
    af48:	e59f309c 	ldr	r3, [pc, #156]	; afec <.text+0xafec>
    af4c:	e0c32391 	smull	r2, r3, r1, r3
    af50:	e1a02643 	mov	r2, r3, asr #12
    af54:	e1a03fc1 	mov	r3, r1, asr #31
    af58:	e0633002 	rsb	r3, r3, r2
    af5c:	e0803003 	add	r3, r0, r3
    af60:	e50b3010 	str	r3, [fp, #-16]

    if(value>CAMERA_ptu.servo_pitch_max) value=CAMERA_ptu.servo_pitch_max;
    af64:	e59f3078 	ldr	r3, [pc, #120]	; afe4 <.text+0xafe4>
    af68:	e5933014 	ldr	r3, [r3, #20]
    af6c:	e1a02003 	mov	r2, r3
    af70:	e51b3010 	ldr	r3, [fp, #-16]
    af74:	e1520003 	cmp	r2, r3
    af78:	2a000003 	bcs	af8c <SERVO_pitch_move+0x84>
    af7c:	e59f3060 	ldr	r3, [pc, #96]	; afe4 <.text+0xafe4>
    af80:	e5933014 	ldr	r3, [r3, #20]
    af84:	e50b3010 	str	r3, [fp, #-16]
    af88:	ea000008 	b	afb0 <SERVO_pitch_move+0xa8>
    else if(value<CAMERA_ptu.servo_pitch_min) value=CAMERA_ptu.servo_pitch_min;
    af8c:	e59f3050 	ldr	r3, [pc, #80]	; afe4 <.text+0xafe4>
    af90:	e5933010 	ldr	r3, [r3, #16]
    af94:	e1a02003 	mov	r2, r3
    af98:	e51b3010 	ldr	r3, [fp, #-16]
    af9c:	e1520003 	cmp	r2, r3
    afa0:	9a000002 	bls	afb0 <SERVO_pitch_move+0xa8>
    afa4:	e59f3038 	ldr	r3, [pc, #56]	; afe4 <.text+0xafe4>
    afa8:	e5933010 	ldr	r3, [r3, #16]
    afac:	e50b3010 	str	r3, [fp, #-16]

    PWMMR5 = value;
    afb0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    afb4:	e2833905 	add	r3, r3, #81920	; 0x14000
    afb8:	e2833044 	add	r3, r3, #68	; 0x44
    afbc:	e51b2010 	ldr	r2, [fp, #-16]
    afc0:	e5832000 	str	r2, [r3]
    PWMLER = LER5_EN|LER1_EN|LER2_EN;
    afc4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    afc8:	e2833905 	add	r3, r3, #81920	; 0x14000
    afcc:	e2833050 	add	r3, r3, #80	; 0x50
    afd0:	e3a02026 	mov	r2, #38	; 0x26
    afd4:	e5832000 	str	r2, [r3]
}
    afd8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    afdc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    afe0:	e12fff1e 	bx	lr
    afe4:	4000523c 	andmi	r5, r0, ip, lsr r2
    afe8:	66666667 	strvsbt	r6, [r6], -r7, ror #12
    afec:	7482296b 	strvc	r2, [r2], #2411

0000aff0 <SERVO_roll_move>:

void SERVO_roll_move (int angle)
{
    aff0:	e1a0c00d 	mov	ip, sp
    aff4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    aff8:	e24cb004 	sub	fp, ip, #4	; 0x4
    affc:	e24dd008 	sub	sp, sp, #8	; 0x8
    b000:	e50b0014 	str	r0, [fp, #-20]
    int value;
    value=CAMERA_ptu.servo_roll_offset+(angle/10)*CAMERA_ptu.servo_roll_scale/9000;	//9000
    b004:	e59f30b8 	ldr	r3, [pc, #184]	; b0c4 <.text+0xb0c4>
    b008:	e5930000 	ldr	r0, [r3]
    b00c:	e51b1014 	ldr	r1, [fp, #-20]
    b010:	e59f30b0 	ldr	r3, [pc, #176]	; b0c8 <.text+0xb0c8>
    b014:	e0c32391 	smull	r2, r3, r1, r3
    b018:	e1a02143 	mov	r2, r3, asr #2
    b01c:	e1a03fc1 	mov	r3, r1, asr #31
    b020:	e0632002 	rsb	r2, r3, r2
    b024:	e59f3098 	ldr	r3, [pc, #152]	; b0c4 <.text+0xb0c4>
    b028:	e5933008 	ldr	r3, [r3, #8]
    b02c:	e0010293 	mul	r1, r3, r2
    b030:	e59f3094 	ldr	r3, [pc, #148]	; b0cc <.text+0xb0cc>
    b034:	e0c32391 	smull	r2, r3, r1, r3
    b038:	e1a02643 	mov	r2, r3, asr #12
    b03c:	e1a03fc1 	mov	r3, r1, asr #31
    b040:	e0633002 	rsb	r3, r3, r2
    b044:	e0803003 	add	r3, r0, r3
    b048:	e50b3010 	str	r3, [fp, #-16]

    if(value>CAMERA_ptu.servo_roll_max) value=CAMERA_ptu.servo_roll_max;
    b04c:	e59f3070 	ldr	r3, [pc, #112]	; b0c4 <.text+0xb0c4>
    b050:	e593201c 	ldr	r2, [r3, #28]
    b054:	e51b3010 	ldr	r3, [fp, #-16]
    b058:	e1520003 	cmp	r2, r3
    b05c:	aa000003 	bge	b070 <SERVO_roll_move+0x80>
    b060:	e59f305c 	ldr	r3, [pc, #92]	; b0c4 <.text+0xb0c4>
    b064:	e593301c 	ldr	r3, [r3, #28]
    b068:	e50b3010 	str	r3, [fp, #-16]
    b06c:	ea000007 	b	b090 <SERVO_roll_move+0xa0>
    else if(value<CAMERA_ptu.servo_roll_min) value=CAMERA_ptu.servo_roll_min;
    b070:	e59f304c 	ldr	r3, [pc, #76]	; b0c4 <.text+0xb0c4>
    b074:	e5932018 	ldr	r2, [r3, #24]
    b078:	e51b3010 	ldr	r3, [fp, #-16]
    b07c:	e1520003 	cmp	r2, r3
    b080:	da000002 	ble	b090 <SERVO_roll_move+0xa0>
    b084:	e59f3038 	ldr	r3, [pc, #56]	; b0c4 <.text+0xb0c4>
    b088:	e5933018 	ldr	r3, [r3, #24]
    b08c:	e50b3010 	str	r3, [fp, #-16]

#ifdef HUMMINGBIRD_ROLL_SERVO_ON_SSEL0
    PWMMR2 = value;
    b090:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    b094:	e2833905 	add	r3, r3, #81920	; 0x14000
    b098:	e2833020 	add	r3, r3, #32	; 0x20
    b09c:	e51b2010 	ldr	r2, [fp, #-16]
    b0a0:	e5832000 	str	r2, [r3]
#else
    PWMMR1 = value;
#endif
    PWMLER = LER5_EN|LER1_EN|LER2_EN;
    b0a4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    b0a8:	e2833905 	add	r3, r3, #81920	; 0x14000
    b0ac:	e2833050 	add	r3, r3, #80	; 0x50
    b0b0:	e3a02026 	mov	r2, #38	; 0x26
    b0b4:	e5832000 	str	r2, [r3]
}
    b0b8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b0bc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b0c0:	e12fff1e 	bx	lr
    b0c4:	4000523c 	andmi	r5, r0, ip, lsr r2
    b0c8:	66666667 	strvsbt	r6, [r6], -r7, ror #12
    b0cc:	7482296b 	strvc	r2, [r2], #2411

0000b0d0 <PTU_update_middle_positions_by_stick>:

void PTU_update_middle_positions_by_stick(void)
{
    b0d0:	e1a0c00d 	mov	ip, sp
    b0d4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b0d8:	e24cb004 	sub	fp, ip, #4	; 0x4
    b0dc:	e24dd008 	sub	sp, sp, #8	; 0x8
	#define THRESHOLD 10
	//set roll offset
	int roll_offset_inc=0;
    b0e0:	e3a03000 	mov	r3, #0	; 0x0
    b0e4:	e50b3014 	str	r3, [fp, #-20]
	static unsigned char roll_offset_changed=0;
	static int reset_timeout_roll=0;
	if(!(LL_1khz_attitude_data.status2&0x01)) //flying?
    b0e8:	e59f3304 	ldr	r3, [pc, #772]	; b3f4 <.text+0xb3f4>
    b0ec:	e1d335ba 	ldrh	r3, [r3, #90]
    b0f0:	e1a03803 	mov	r3, r3, lsl #16
    b0f4:	e1a03823 	mov	r3, r3, lsr #16
    b0f8:	e2033001 	and	r3, r3, #1	; 0x1
    b0fc:	e3530000 	cmp	r3, #0	; 0x0
    b100:	1a000057 	bne	b264 <PTU_update_middle_positions_by_stick+0x194>
	{
		if(reset_timeout_roll)
    b104:	e59f32ec 	ldr	r3, [pc, #748]	; b3f8 <.text+0xb3f8>
    b108:	e5933000 	ldr	r3, [r3]
    b10c:	e3530000 	cmp	r3, #0	; 0x0
    b110:	0a000005 	beq	b12c <PTU_update_middle_positions_by_stick+0x5c>
		{
			reset_timeout_roll--;
    b114:	e59f32dc 	ldr	r3, [pc, #732]	; b3f8 <.text+0xb3f8>
    b118:	e5933000 	ldr	r3, [r3]
    b11c:	e2432001 	sub	r2, r3, #1	; 0x1
    b120:	e59f32d0 	ldr	r3, [pc, #720]	; b3f8 <.text+0xb3f8>
    b124:	e5832000 	str	r2, [r3]
    b128:	ea00004d 	b	b264 <PTU_update_middle_positions_by_stick+0x194>
		}
		else
		{
			if(LL_1khz_attitude_data.RC_data[2]>240)	//pitch stick at maximum
    b12c:	e59f32c0 	ldr	r3, [pc, #704]	; b3f4 <.text+0xb3f4>
    b130:	e5d33010 	ldrb	r3, [r3, #16]
    b134:	e35300f0 	cmp	r3, #240	; 0xf0
    b138:	9a000040 	bls	b240 <PTU_update_middle_positions_by_stick+0x170>
			{
				//use roll-stick to change roll servo offset
				if(LL_1khz_attitude_data.RC_data[1]>128+THRESHOLD) roll_offset_inc=(LL_1khz_attitude_data.RC_data[1]-128-THRESHOLD)/6;
    b13c:	e59f32b0 	ldr	r3, [pc, #688]	; b3f4 <.text+0xb3f4>
    b140:	e5d3300f 	ldrb	r3, [r3, #15]
    b144:	e353008a 	cmp	r3, #138	; 0x8a
    b148:	9a000008 	bls	b170 <PTU_update_middle_positions_by_stick+0xa0>
    b14c:	e59f32a0 	ldr	r3, [pc, #672]	; b3f4 <.text+0xb3f4>
    b150:	e5d3300f 	ldrb	r3, [r3, #15]
    b154:	e243208a 	sub	r2, r3, #138	; 0x8a
    b158:	e59f329c 	ldr	r3, [pc, #668]	; b3fc <.text+0xb3fc>
    b15c:	e0c10293 	smull	r0, r1, r3, r2
    b160:	e1a03fc2 	mov	r3, r2, asr #31
    b164:	e0633001 	rsb	r3, r3, r1
    b168:	e50b3014 	str	r3, [fp, #-20]
    b16c:	ea00000e 	b	b1ac <PTU_update_middle_positions_by_stick+0xdc>
				else if(LL_1khz_attitude_data.RC_data[1]<128-THRESHOLD) roll_offset_inc=(LL_1khz_attitude_data.RC_data[1]-128+THRESHOLD)/6;
    b170:	e59f327c 	ldr	r3, [pc, #636]	; b3f4 <.text+0xb3f4>
    b174:	e5d3300f 	ldrb	r3, [r3, #15]
    b178:	e3530075 	cmp	r3, #117	; 0x75
    b17c:	8a000008 	bhi	b1a4 <PTU_update_middle_positions_by_stick+0xd4>
    b180:	e59f326c 	ldr	r3, [pc, #620]	; b3f4 <.text+0xb3f4>
    b184:	e5d3300f 	ldrb	r3, [r3, #15]
    b188:	e2432076 	sub	r2, r3, #118	; 0x76
    b18c:	e59f3268 	ldr	r3, [pc, #616]	; b3fc <.text+0xb3fc>
    b190:	e0c10293 	smull	r0, r1, r3, r2
    b194:	e1a03fc2 	mov	r3, r2, asr #31
    b198:	e0633001 	rsb	r3, r3, r1
    b19c:	e50b3014 	str	r3, [fp, #-20]
    b1a0:	ea000001 	b	b1ac <PTU_update_middle_positions_by_stick+0xdc>
				else roll_offset_inc=0;
    b1a4:	e3a03000 	mov	r3, #0	; 0x0
    b1a8:	e50b3014 	str	r3, [fp, #-20]

				PTU_cam_angle_roll_offset+=roll_offset_inc;//(LL_1khz_attitude_data.RC_data[3]-128)*5;
    b1ac:	e59f324c 	ldr	r3, [pc, #588]	; b400 <.text+0xb400>
    b1b0:	e5932000 	ldr	r2, [r3]
    b1b4:	e51b3014 	ldr	r3, [fp, #-20]
    b1b8:	e0822003 	add	r2, r2, r3
    b1bc:	e59f323c 	ldr	r3, [pc, #572]	; b400 <.text+0xb400>
    b1c0:	e5832000 	str	r2, [r3]
				if (PTU_cam_angle_roll_offset>20000){
    b1c4:	e59f3234 	ldr	r3, [pc, #564]	; b400 <.text+0xb400>
    b1c8:	e5932000 	ldr	r2, [r3]
    b1cc:	e3a03c4e 	mov	r3, #19968	; 0x4e00
    b1d0:	e2833020 	add	r3, r3, #32	; 0x20
    b1d4:	e1520003 	cmp	r2, r3
    b1d8:	da000005 	ble	b1f4 <PTU_update_middle_positions_by_stick+0x124>
					PTU_cam_angle_roll_offset=0;
    b1dc:	e59f221c 	ldr	r2, [pc, #540]	; b400 <.text+0xb400>
    b1e0:	e3a03000 	mov	r3, #0	; 0x0
    b1e4:	e5823000 	str	r3, [r2]
					reset_timeout_roll=1000;
    b1e8:	e59f2208 	ldr	r2, [pc, #520]	; b3f8 <.text+0xb3f8>
    b1ec:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    b1f0:	e5823000 	str	r3, [r2]
				}
				if (PTU_cam_angle_roll_offset<-20000){
    b1f4:	e59f3204 	ldr	r3, [pc, #516]	; b400 <.text+0xb400>
    b1f8:	e5932000 	ldr	r2, [r3]
    b1fc:	e3e03c4e 	mvn	r3, #19968	; 0x4e00
    b200:	e243301f 	sub	r3, r3, #31	; 0x1f
    b204:	e1520003 	cmp	r2, r3
    b208:	aa000005 	bge	b224 <PTU_update_middle_positions_by_stick+0x154>
					PTU_cam_angle_roll_offset=0;
    b20c:	e59f21ec 	ldr	r2, [pc, #492]	; b400 <.text+0xb400>
    b210:	e3a03000 	mov	r3, #0	; 0x0
    b214:	e5823000 	str	r3, [r2]
					reset_timeout_roll=1000;
    b218:	e59f21d8 	ldr	r2, [pc, #472]	; b3f8 <.text+0xb3f8>
    b21c:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    b220:	e5823000 	str	r3, [r2]
				}
				if(roll_offset_inc) roll_offset_changed=1;
    b224:	e51b3014 	ldr	r3, [fp, #-20]
    b228:	e3530000 	cmp	r3, #0	; 0x0
    b22c:	0a00000c 	beq	b264 <PTU_update_middle_positions_by_stick+0x194>
    b230:	e59f31cc 	ldr	r3, [pc, #460]	; b404 <.text+0xb404>
    b234:	e3a02001 	mov	r2, #1	; 0x1
    b238:	e5c32000 	strb	r2, [r3]
    b23c:	ea000008 	b	b264 <PTU_update_middle_positions_by_stick+0x194>
			}else
			{
				if (roll_offset_changed)
    b240:	e59f31bc 	ldr	r3, [pc, #444]	; b404 <.text+0xb404>
    b244:	e5d33000 	ldrb	r3, [r3]
    b248:	e3530000 	cmp	r3, #0	; 0x0
    b24c:	0a000004 	beq	b264 <PTU_update_middle_positions_by_stick+0x194>
				{
					roll_offset_changed=0;
    b250:	e59f31ac 	ldr	r3, [pc, #428]	; b404 <.text+0xb404>
    b254:	e3a02000 	mov	r2, #0	; 0x0
    b258:	e5c32000 	strb	r2, [r3]

					lpc_aci_SavePara();
    b25c:	ebffe0db 	bl	35d0 <lpc_aci_SavePara>
					lpc_aci_WriteParatoFlash();
    b260:	ebffe0bf 	bl	3564 <lpc_aci_WriteParatoFlash>

				}
			}
		}
	}

	//set pitch offset
	int pitch_offset_inc=0;
    b264:	e3a03000 	mov	r3, #0	; 0x0
    b268:	e50b3010 	str	r3, [fp, #-16]
	static unsigned char pitch_offset_changed=0;
	static int reset_timeout_pitch;
	if(!(LL_1khz_attitude_data.status2&0x01)) //flying?
    b26c:	e59f3180 	ldr	r3, [pc, #384]	; b3f4 <.text+0xb3f4>
    b270:	e1d335ba 	ldrh	r3, [r3, #90]
    b274:	e1a03803 	mov	r3, r3, lsl #16
    b278:	e1a03823 	mov	r3, r3, lsr #16
    b27c:	e2033001 	and	r3, r3, #1	; 0x1
    b280:	e3530000 	cmp	r3, #0	; 0x0
    b284:	1a000057 	bne	b3e8 <PTU_update_middle_positions_by_stick+0x318>
	{
		if(reset_timeout_pitch)
    b288:	e59f3178 	ldr	r3, [pc, #376]	; b408 <.text+0xb408>
    b28c:	e5933000 	ldr	r3, [r3]
    b290:	e3530000 	cmp	r3, #0	; 0x0
    b294:	0a000005 	beq	b2b0 <PTU_update_middle_positions_by_stick+0x1e0>
		{
			reset_timeout_pitch--;
    b298:	e59f3168 	ldr	r3, [pc, #360]	; b408 <.text+0xb408>
    b29c:	e5933000 	ldr	r3, [r3]
    b2a0:	e2432001 	sub	r2, r3, #1	; 0x1
    b2a4:	e59f315c 	ldr	r3, [pc, #348]	; b408 <.text+0xb408>
    b2a8:	e5832000 	str	r2, [r3]
    b2ac:	ea00004d 	b	b3e8 <PTU_update_middle_positions_by_stick+0x318>
		}
		else
		{
			if(LL_1khz_attitude_data.RC_data[2]>240)	//pitch stick at maximum
    b2b0:	e59f313c 	ldr	r3, [pc, #316]	; b3f4 <.text+0xb3f4>
    b2b4:	e5d33010 	ldrb	r3, [r3, #16]
    b2b8:	e35300f0 	cmp	r3, #240	; 0xf0
    b2bc:	9a000040 	bls	b3c4 <PTU_update_middle_positions_by_stick+0x2f4>
			{
				//use pitch-stick to change pitch servo offset
				if(LL_1khz_attitude_data.RC_data[0]>128+THRESHOLD) pitch_offset_inc=(LL_1khz_attitude_data.RC_data[0]-128-THRESHOLD)/4;
    b2c0:	e59f312c 	ldr	r3, [pc, #300]	; b3f4 <.text+0xb3f4>
    b2c4:	e5d3300e 	ldrb	r3, [r3, #14]
    b2c8:	e353008a 	cmp	r3, #138	; 0x8a
    b2cc:	9a000008 	bls	b2f4 <PTU_update_middle_positions_by_stick+0x224>
    b2d0:	e59f311c 	ldr	r3, [pc, #284]	; b3f4 <.text+0xb3f4>
    b2d4:	e5d3300e 	ldrb	r3, [r3, #14]
    b2d8:	e243308a 	sub	r3, r3, #138	; 0x8a
    b2dc:	e2832003 	add	r2, r3, #3	; 0x3
    b2e0:	e3530000 	cmp	r3, #0	; 0x0
    b2e4:	b1a03002 	movlt	r3, r2
    b2e8:	e1a03143 	mov	r3, r3, asr #2
    b2ec:	e50b3010 	str	r3, [fp, #-16]
    b2f0:	ea00000e 	b	b330 <PTU_update_middle_positions_by_stick+0x260>
				else if(LL_1khz_attitude_data.RC_data[0]<128-THRESHOLD) pitch_offset_inc=(LL_1khz_attitude_data.RC_data[0]-128+THRESHOLD)/4;
    b2f4:	e59f30f8 	ldr	r3, [pc, #248]	; b3f4 <.text+0xb3f4>
    b2f8:	e5d3300e 	ldrb	r3, [r3, #14]
    b2fc:	e3530075 	cmp	r3, #117	; 0x75
    b300:	8a000008 	bhi	b328 <PTU_update_middle_positions_by_stick+0x258>
    b304:	e59f30e8 	ldr	r3, [pc, #232]	; b3f4 <.text+0xb3f4>
    b308:	e5d3300e 	ldrb	r3, [r3, #14]
    b30c:	e2433076 	sub	r3, r3, #118	; 0x76
    b310:	e2832003 	add	r2, r3, #3	; 0x3
    b314:	e3530000 	cmp	r3, #0	; 0x0
    b318:	b1a03002 	movlt	r3, r2
    b31c:	e1a03143 	mov	r3, r3, asr #2
    b320:	e50b3010 	str	r3, [fp, #-16]
    b324:	ea000001 	b	b330 <PTU_update_middle_positions_by_stick+0x260>
				else pitch_offset_inc=0;
    b328:	e3a03000 	mov	r3, #0	; 0x0
    b32c:	e50b3010 	str	r3, [fp, #-16]

				PTU_cam_angle_pitch_offset+=pitch_offset_inc;//(LL_1khz_attitude_data.RC_data[3]-128)*5;
    b330:	e59f30d4 	ldr	r3, [pc, #212]	; b40c <.text+0xb40c>
    b334:	e5932000 	ldr	r2, [r3]
    b338:	e51b3010 	ldr	r3, [fp, #-16]
    b33c:	e0822003 	add	r2, r2, r3
    b340:	e59f30c4 	ldr	r3, [pc, #196]	; b40c <.text+0xb40c>
    b344:	e5832000 	str	r2, [r3]
				if (PTU_cam_angle_pitch_offset>20000){
    b348:	e59f30bc 	ldr	r3, [pc, #188]	; b40c <.text+0xb40c>
    b34c:	e5932000 	ldr	r2, [r3]
    b350:	e3a03c4e 	mov	r3, #19968	; 0x4e00
    b354:	e2833020 	add	r3, r3, #32	; 0x20
    b358:	e1520003 	cmp	r2, r3
    b35c:	da000005 	ble	b378 <PTU_update_middle_positions_by_stick+0x2a8>
					PTU_cam_angle_pitch_offset=0;
    b360:	e59f20a4 	ldr	r2, [pc, #164]	; b40c <.text+0xb40c>
    b364:	e3a03000 	mov	r3, #0	; 0x0
    b368:	e5823000 	str	r3, [r2]
					reset_timeout_pitch=1000;
    b36c:	e59f2094 	ldr	r2, [pc, #148]	; b408 <.text+0xb408>
    b370:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    b374:	e5823000 	str	r3, [r2]
				}
				if (PTU_cam_angle_pitch_offset<-20000){
    b378:	e59f308c 	ldr	r3, [pc, #140]	; b40c <.text+0xb40c>
    b37c:	e5932000 	ldr	r2, [r3]
    b380:	e3e03c4e 	mvn	r3, #19968	; 0x4e00
    b384:	e243301f 	sub	r3, r3, #31	; 0x1f
    b388:	e1520003 	cmp	r2, r3
    b38c:	aa000005 	bge	b3a8 <PTU_update_middle_positions_by_stick+0x2d8>
					PTU_cam_angle_pitch_offset=0;
    b390:	e59f2074 	ldr	r2, [pc, #116]	; b40c <.text+0xb40c>
    b394:	e3a03000 	mov	r3, #0	; 0x0
    b398:	e5823000 	str	r3, [r2]
					reset_timeout_pitch=1000;
    b39c:	e59f2064 	ldr	r2, [pc, #100]	; b408 <.text+0xb408>
    b3a0:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    b3a4:	e5823000 	str	r3, [r2]
				}
				if(pitch_offset_inc) pitch_offset_changed=1;
    b3a8:	e51b3010 	ldr	r3, [fp, #-16]
    b3ac:	e3530000 	cmp	r3, #0	; 0x0
    b3b0:	0a00000c 	beq	b3e8 <PTU_update_middle_positions_by_stick+0x318>
    b3b4:	e59f3054 	ldr	r3, [pc, #84]	; b410 <.text+0xb410>
    b3b8:	e3a02001 	mov	r2, #1	; 0x1
    b3bc:	e5c32000 	strb	r2, [r3]
    b3c0:	ea000008 	b	b3e8 <PTU_update_middle_positions_by_stick+0x318>
			}else
			{
				if (pitch_offset_changed)
    b3c4:	e59f3044 	ldr	r3, [pc, #68]	; b410 <.text+0xb410>
    b3c8:	e5d33000 	ldrb	r3, [r3]
    b3cc:	e3530000 	cmp	r3, #0	; 0x0
    b3d0:	0a000004 	beq	b3e8 <PTU_update_middle_positions_by_stick+0x318>
				{
					pitch_offset_changed=0;
    b3d4:	e59f3034 	ldr	r3, [pc, #52]	; b410 <.text+0xb410>
    b3d8:	e3a02000 	mov	r2, #0	; 0x0
    b3dc:	e5c32000 	strb	r2, [r3]

					lpc_aci_SavePara();
    b3e0:	ebffe07a 	bl	35d0 <lpc_aci_SavePara>
					lpc_aci_WriteParatoFlash();
    b3e4:	ebffe05e 	bl	3564 <lpc_aci_WriteParatoFlash>

				}
			}
		}
	}
}
    b3e8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b3ec:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b3f0:	e12fff1e 	bx	lr
    b3f4:	40001ff4 	strmid	r1, [r0], -r4
    b3f8:	400012a0 	andmi	r1, r0, r0, lsr #5
    b3fc:	2aaaaaab 	bcs	feab5eb0 <VPBDIV+0x1e8b9db0>
    b400:	40001284 	andmi	r1, r0, r4, lsl #5
    b404:	400012a4 	andmi	r1, r0, r4, lsr #5
    b408:	40001298 	mulmi	r0, r8, r2
    b40c:	40001288 	andmi	r1, r0, r8, lsl #5
    b410:	4000129c 	mulmi	r0, ip, r2

0000b414 <jetiSetKeyChanged>:
unsigned char jetiKey=0;


void jetiSetKeyChanged(unsigned char key)
{
    b414:	e1a0c00d 	mov	ip, sp
    b418:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b41c:	e24cb004 	sub	fp, ip, #4	; 0x4
    b420:	e24dd004 	sub	sp, sp, #4	; 0x4
    b424:	e1a03000 	mov	r3, r0
    b428:	e54b3010 	strb	r3, [fp, #-16]
	jetiKey=key;
    b42c:	e59f201c 	ldr	r2, [pc, #28]	; b450 <.text+0xb450>
    b430:	e55b3010 	ldrb	r3, [fp, #-16]
    b434:	e5c23000 	strb	r3, [r2]
	jetiKeyChanged=1;
    b438:	e59f2014 	ldr	r2, [pc, #20]	; b454 <.text+0xb454>
    b43c:	e3a03001 	mov	r3, #1	; 0x1
    b440:	e5c23000 	strb	r3, [r2]
}
    b444:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b448:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b44c:	e12fff1e 	bx	lr
    b450:	400012ac 	andmi	r1, r0, ip, lsr #5
    b454:	400012ab 	andmi	r1, r0, fp, lsr #5

0000b458 <jetiCheckForKeyChange>:


unsigned char jetiCheckForKeyChange(void)
{
    b458:	e1a0c00d 	mov	ip, sp
    b45c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b460:	e24cb004 	sub	fp, ip, #4	; 0x4
    b464:	e24dd004 	sub	sp, sp, #4	; 0x4
	if (jetiKeyChanged)
    b468:	e59f3040 	ldr	r3, [pc, #64]	; b4b0 <.text+0xb4b0>
    b46c:	e5d33000 	ldrb	r3, [r3]
    b470:	e3530000 	cmp	r3, #0	; 0x0
    b474:	0a000006 	beq	b494 <jetiCheckForKeyChange+0x3c>
	{
		jetiKeyChanged=0;
    b478:	e59f2030 	ldr	r2, [pc, #48]	; b4b0 <.text+0xb4b0>
    b47c:	e3a03000 	mov	r3, #0	; 0x0
    b480:	e5c23000 	strb	r3, [r2]
		return jetiKey;
    b484:	e59f3028 	ldr	r3, [pc, #40]	; b4b4 <.text+0xb4b4>
    b488:	e5d33000 	ldrb	r3, [r3]
    b48c:	e50b3010 	str	r3, [fp, #-16]
    b490:	ea000001 	b	b49c <jetiCheckForKeyChange+0x44>
	}else
		return 0;
    b494:	e3a03000 	mov	r3, #0	; 0x0
    b498:	e50b3010 	str	r3, [fp, #-16]
    b49c:	e51b3010 	ldr	r3, [fp, #-16]
}
    b4a0:	e1a00003 	mov	r0, r3
    b4a4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b4a8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b4ac:	e12fff1e 	bx	lr
    b4b0:	400012ab 	andmi	r1, r0, fp, lsr #5
    b4b4:	400012ac 	andmi	r1, r0, ip, lsr #5

0000b4b8 <jetiSetAlarm>:
unsigned char jetiSetAlarm(unsigned char alarm, unsigned alarmType)
{
    b4b8:	e1a0c00d 	mov	ip, sp
    b4bc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b4c0:	e24cb004 	sub	fp, ip, #4	; 0x4
    b4c4:	e24dd00c 	sub	sp, sp, #12	; 0xc
    b4c8:	e1a03000 	mov	r3, r0
    b4cc:	e50b1014 	str	r1, [fp, #-20]
    b4d0:	e54b3010 	strb	r3, [fp, #-16]
	if (((alarm<'A')||(alarm>'Z')) && (alarm))
    b4d4:	e55b3010 	ldrb	r3, [fp, #-16]
    b4d8:	e3530040 	cmp	r3, #64	; 0x40
    b4dc:	9a000002 	bls	b4ec <jetiSetAlarm+0x34>
    b4e0:	e55b3010 	ldrb	r3, [fp, #-16]
    b4e4:	e353005a 	cmp	r3, #90	; 0x5a
    b4e8:	9a000005 	bls	b504 <jetiSetAlarm+0x4c>
    b4ec:	e55b3010 	ldrb	r3, [fp, #-16]
    b4f0:	e3530000 	cmp	r3, #0	; 0x0
    b4f4:	0a000002 	beq	b504 <jetiSetAlarm+0x4c>
		return JETI_ERROR_ALARM_RANGE;
    b4f8:	e3a03050 	mov	r3, #80	; 0x50
    b4fc:	e50b3018 	str	r3, [fp, #-24]
    b500:	ea00000e 	b	b540 <jetiSetAlarm+0x88>
	if (alarmType>1)
    b504:	e51b3014 	ldr	r3, [fp, #-20]
    b508:	e3530001 	cmp	r3, #1	; 0x1
    b50c:	9a000002 	bls	b51c <jetiSetAlarm+0x64>
		return JETI_ERROR_ALARM_TYPE;
    b510:	e3a03051 	mov	r3, #81	; 0x51
    b514:	e50b3018 	str	r3, [fp, #-24]
    b518:	ea000008 	b	b540 <jetiSetAlarm+0x88>
	jetiAlarm=alarm;
    b51c:	e59f2030 	ldr	r2, [pc, #48]	; b554 <.text+0xb554>
    b520:	e55b3010 	ldrb	r3, [fp, #-16]
    b524:	e5c23000 	strb	r3, [r2]
	jetiAlarmType=alarmType;
    b528:	e51b3014 	ldr	r3, [fp, #-20]
    b52c:	e20330ff 	and	r3, r3, #255	; 0xff
    b530:	e59f2020 	ldr	r2, [pc, #32]	; b558 <.text+0xb558>
    b534:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    b538:	e3a03000 	mov	r3, #0	; 0x0
    b53c:	e50b3018 	str	r3, [fp, #-24]
    b540:	e51b3018 	ldr	r3, [fp, #-24]

}
    b544:	e1a00003 	mov	r0, r3
    b548:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b54c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b550:	e12fff1e 	bx	lr
    b554:	400012a8 	andmi	r1, r0, r8, lsr #5
    b558:	400012a9 	andmi	r1, r0, r9, lsr #5

0000b55c <jetiSetDeviceName>:

unsigned char jetiSetDeviceName(char * name)
{
    b55c:	e1a0c00d 	mov	ip, sp
    b560:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b564:	e24cb004 	sub	fp, ip, #4	; 0x4
    b568:	e24dd010 	sub	sp, sp, #16	; 0x10
    b56c:	e50b001c 	str	r0, [fp, #-28]
	unsigned char nameLength=0;
    b570:	e3a03000 	mov	r3, #0	; 0x0
    b574:	e54b3015 	strb	r3, [fp, #-21]
	int i;
	unsigned char error=JETI_NO_ERROR;
    b578:	e3a03000 	mov	r3, #0	; 0x0
    b57c:	e54b300d 	strb	r3, [fp, #-13]

	for (i=0;i<11;i++)
    b580:	e3a03000 	mov	r3, #0	; 0x0
    b584:	e50b3014 	str	r3, [fp, #-20]
    b588:	ea000009 	b	b5b4 <jetiSetDeviceName+0x58>
		if (name[i]==0)
    b58c:	e51b3014 	ldr	r3, [fp, #-20]
    b590:	e1a02003 	mov	r2, r3
    b594:	e51b301c 	ldr	r3, [fp, #-28]
    b598:	e0823003 	add	r3, r2, r3
    b59c:	e5d33000 	ldrb	r3, [r3]
    b5a0:	e3530000 	cmp	r3, #0	; 0x0
    b5a4:	0a000005 	beq	b5c0 <jetiSetDeviceName+0x64>
    b5a8:	e51b3014 	ldr	r3, [fp, #-20]
    b5ac:	e2833001 	add	r3, r3, #1	; 0x1
    b5b0:	e50b3014 	str	r3, [fp, #-20]
    b5b4:	e51b3014 	ldr	r3, [fp, #-20]
    b5b8:	e353000a 	cmp	r3, #10	; 0xa
    b5bc:	dafffff2 	ble	b58c <jetiSetDeviceName+0x30>
			break;
	if (i==10)
    b5c0:	e51b3014 	ldr	r3, [fp, #-20]
    b5c4:	e353000a 	cmp	r3, #10	; 0xa
    b5c8:	1a000001 	bne	b5d4 <jetiSetDeviceName+0x78>
		error=JETI_ERROR_STRING_NAME;
    b5cc:	e3a03013 	mov	r3, #19	; 0x13
    b5d0:	e54b300d 	strb	r3, [fp, #-13]

	nameLength=i;
    b5d4:	e51b3014 	ldr	r3, [fp, #-20]
    b5d8:	e54b3015 	strb	r3, [fp, #-21]

	memcpy(&jetiName[0],name,nameLength);
    b5dc:	e55b1015 	ldrb	r1, [fp, #-21]
    b5e0:	e59f3028 	ldr	r3, [pc, #40]	; b610 <.text+0xb610>
    b5e4:	e51b201c 	ldr	r2, [fp, #-28]
    b5e8:	e1a0c001 	mov	ip, r1
    b5ec:	e1a00003 	mov	r0, r3
    b5f0:	e1a01002 	mov	r1, r2
    b5f4:	e1a0200c 	mov	r2, ip
    b5f8:	eb004722 	bl	1d288 <__memcpy_from_arm>

	return error;
    b5fc:	e55b300d 	ldrb	r3, [fp, #-13]
}
    b600:	e1a00003 	mov	r0, r3
    b604:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b608:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b60c:	e12fff1e 	bx	lr
    b610:	400053c6 	andmi	r5, r0, r6, asr #7

0000b614 <jetiActivateValue>:

unsigned char jetiActivateValue(unsigned char id)
{
    b614:	e1a0c00d 	mov	ip, sp
    b618:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b61c:	e24cb004 	sub	fp, ip, #4	; 0x4
    b620:	e24dd008 	sub	sp, sp, #8	; 0x8
    b624:	e1a03000 	mov	r3, r0
    b628:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    b62c:	e55b3010 	ldrb	r3, [fp, #-16]
    b630:	e353000e 	cmp	r3, #14	; 0xe
    b634:	9a000002 	bls	b644 <jetiActivateValue+0x30>
		return JETI_ERROR_ID_RANGE;
    b638:	e3a03001 	mov	r3, #1	; 0x1
    b63c:	e50b3014 	str	r3, [fp, #-20]
    b640:	ea00000f 	b	b684 <jetiActivateValue+0x70>
	jetiValues[id].active=id+1;
    b644:	e55b2010 	ldrb	r2, [fp, #-16]
    b648:	e55b3010 	ldrb	r3, [fp, #-16]
    b64c:	e2833001 	add	r3, r3, #1	; 0x1
    b650:	e20310ff 	and	r1, r3, #255	; 0xff
    b654:	e59f003c 	ldr	r0, [pc, #60]	; b698 <.text+0xb698>
    b658:	e1a03002 	mov	r3, r2
    b65c:	e1a03103 	mov	r3, r3, lsl #2
    b660:	e0833002 	add	r3, r3, r2
    b664:	e1a03083 	mov	r3, r3, lsl #1
    b668:	e0833002 	add	r3, r3, r2
    b66c:	e1a03083 	mov	r3, r3, lsl #1
    b670:	e0832000 	add	r2, r3, r0
    b674:	e1a03001 	mov	r3, r1
    b678:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    b67c:	e3a03000 	mov	r3, #0	; 0x0
    b680:	e50b3014 	str	r3, [fp, #-20]
    b684:	e51b3014 	ldr	r3, [fp, #-20]
}
    b688:	e1a00003 	mov	r0, r3
    b68c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b690:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b694:	e12fff1e 	bx	lr
    b698:	4000527c 	andmi	r5, r0, ip, ror r2

0000b69c <jetiDeactivateValue>:

unsigned char jetiDeactivateValue(unsigned char id)
{
    b69c:	e1a0c00d 	mov	ip, sp
    b6a0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b6a4:	e24cb004 	sub	fp, ip, #4	; 0x4
    b6a8:	e24dd008 	sub	sp, sp, #8	; 0x8
    b6ac:	e1a03000 	mov	r3, r0
    b6b0:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    b6b4:	e55b3010 	ldrb	r3, [fp, #-16]
    b6b8:	e353000e 	cmp	r3, #14	; 0xe
    b6bc:	9a000002 	bls	b6cc <jetiDeactivateValue+0x30>
		return JETI_ERROR_ID_RANGE;
    b6c0:	e3a03001 	mov	r3, #1	; 0x1
    b6c4:	e50b3014 	str	r3, [fp, #-20]
    b6c8:	ea00000c 	b	b700 <jetiDeactivateValue+0x64>
	jetiValues[id].active=0;
    b6cc:	e55b2010 	ldrb	r2, [fp, #-16]
    b6d0:	e59f103c 	ldr	r1, [pc, #60]	; b714 <.text+0xb714>
    b6d4:	e1a03002 	mov	r3, r2
    b6d8:	e1a03103 	mov	r3, r3, lsl #2
    b6dc:	e0833002 	add	r3, r3, r2
    b6e0:	e1a03083 	mov	r3, r3, lsl #1
    b6e4:	e0833002 	add	r3, r3, r2
    b6e8:	e1a03083 	mov	r3, r3, lsl #1
    b6ec:	e0832001 	add	r2, r3, r1
    b6f0:	e3a03000 	mov	r3, #0	; 0x0
    b6f4:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    b6f8:	e3a03000 	mov	r3, #0	; 0x0
    b6fc:	e50b3014 	str	r3, [fp, #-20]
    b700:	e51b3014 	ldr	r3, [fp, #-20]
}
    b704:	e1a00003 	mov	r0, r3
    b708:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b70c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b710:	e12fff1e 	bx	lr
    b714:	4000527c 	andmi	r5, r0, ip, ror r2

0000b718 <jetiSetDecimalPoint>:

unsigned char jetiSetDecimalPoint(unsigned char id, unsigned char decimalPoint)
{
    b718:	e1a0c00d 	mov	ip, sp
    b71c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b720:	e24cb004 	sub	fp, ip, #4	; 0x4
    b724:	e24dd00c 	sub	sp, sp, #12	; 0xc
    b728:	e1a03000 	mov	r3, r0
    b72c:	e1a02001 	mov	r2, r1
    b730:	e54b3010 	strb	r3, [fp, #-16]
    b734:	e1a03002 	mov	r3, r2
    b738:	e54b3014 	strb	r3, [fp, #-20]
	if (id>14)
    b73c:	e55b3010 	ldrb	r3, [fp, #-16]
    b740:	e353000e 	cmp	r3, #14	; 0xe
    b744:	9a000002 	bls	b754 <jetiSetDecimalPoint+0x3c>
		return JETI_ERROR_ID_RANGE;
    b748:	e3a03001 	mov	r3, #1	; 0x1
    b74c:	e50b3018 	str	r3, [fp, #-24]
    b750:	ea000014 	b	b7a8 <jetiSetDecimalPoint+0x90>
	if (decimalPoint>3)
    b754:	e55b3014 	ldrb	r3, [fp, #-20]
    b758:	e3530003 	cmp	r3, #3	; 0x3
    b75c:	9a000002 	bls	b76c <jetiSetDecimalPoint+0x54>
		return JETI_ERROR_DECPOINT_RANGE;
    b760:	e3a03030 	mov	r3, #48	; 0x30
    b764:	e50b3018 	str	r3, [fp, #-24]
    b768:	ea00000e 	b	b7a8 <jetiSetDecimalPoint+0x90>
	jetiValues[id].decPoint=decimalPoint;
    b76c:	e55b2010 	ldrb	r2, [fp, #-16]
    b770:	e59f1044 	ldr	r1, [pc, #68]	; b7bc <.text+0xb7bc>
    b774:	e3a00011 	mov	r0, #17	; 0x11
    b778:	e1a03002 	mov	r3, r2
    b77c:	e1a03103 	mov	r3, r3, lsl #2
    b780:	e0833002 	add	r3, r3, r2
    b784:	e1a03083 	mov	r3, r3, lsl #1
    b788:	e0833002 	add	r3, r3, r2
    b78c:	e1a03083 	mov	r3, r3, lsl #1
    b790:	e0833001 	add	r3, r3, r1
    b794:	e0832000 	add	r2, r3, r0
    b798:	e55b3014 	ldrb	r3, [fp, #-20]
    b79c:	e5c23000 	strb	r3, [r2]
	return JETI_NO_ERROR;
    b7a0:	e3a03000 	mov	r3, #0	; 0x0
    b7a4:	e50b3018 	str	r3, [fp, #-24]
    b7a8:	e51b3018 	ldr	r3, [fp, #-24]
}
    b7ac:	e1a00003 	mov	r0, r3
    b7b0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b7b4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b7b8:	e12fff1e 	bx	lr
    b7bc:	4000527c 	andmi	r5, r0, ip, ror r2

0000b7c0 <jetiSetValue30B>:

unsigned char jetiSetValue30B(unsigned char id, int value)
{
    b7c0:	e1a0c00d 	mov	ip, sp
    b7c4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b7c8:	e24cb004 	sub	fp, ip, #4	; 0x4
    b7cc:	e24dd00c 	sub	sp, sp, #12	; 0xc
    b7d0:	e1a03000 	mov	r3, r0
    b7d4:	e50b1014 	str	r1, [fp, #-20]
    b7d8:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    b7dc:	e55b3010 	ldrb	r3, [fp, #-16]
    b7e0:	e353000e 	cmp	r3, #14	; 0xe
    b7e4:	9a000002 	bls	b7f4 <jetiSetValue30B+0x34>
		return JETI_ERROR_ID_RANGE;
    b7e8:	e3a03001 	mov	r3, #1	; 0x1
    b7ec:	e50b3018 	str	r3, [fp, #-24]
    b7f0:	ea000048 	b	b918 <jetiSetValue30B+0x158>

	if ((value>=(1<<30)) || (value<=-(1<<30)))
    b7f4:	e51b3014 	ldr	r3, [fp, #-20]
    b7f8:	e3730107 	cmn	r3, #-1073741823	; 0xc0000001
    b7fc:	ca000002 	bgt	b80c <jetiSetValue30B+0x4c>
    b800:	e51b3014 	ldr	r3, [fp, #-20]
    b804:	e3530103 	cmp	r3, #-1073741824	; 0xc0000000
    b808:	ca000002 	bgt	b818 <jetiSetValue30B+0x58>
		return JETI_ERROR_VALUE_RANGE;
    b80c:	e3a03020 	mov	r3, #32	; 0x20
    b810:	e50b3018 	str	r3, [fp, #-24]
    b814:	ea00003f 	b	b918 <jetiSetValue30B+0x158>

	jetiValues[id].value=value;
    b818:	e55b2010 	ldrb	r2, [fp, #-16]
    b81c:	e59f1108 	ldr	r1, [pc, #264]	; b92c <.text+0xb92c>
    b820:	e3a00010 	mov	r0, #16	; 0x10
    b824:	e1a03002 	mov	r3, r2
    b828:	e1a03103 	mov	r3, r3, lsl #2
    b82c:	e0833002 	add	r3, r3, r2
    b830:	e1a03083 	mov	r3, r3, lsl #1
    b834:	e0833002 	add	r3, r3, r2
    b838:	e1a03083 	mov	r3, r3, lsl #1
    b83c:	e0833001 	add	r3, r3, r1
    b840:	e0830000 	add	r0, r3, r0
    b844:	e55b1014 	ldrb	r1, [fp, #-20]
    b848:	e3a03000 	mov	r3, #0	; 0x0
    b84c:	e1a02003 	mov	r2, r3
    b850:	e1a03001 	mov	r3, r1
    b854:	e1823003 	orr	r3, r2, r3
    b858:	e5c03002 	strb	r3, [r0, #2]
    b85c:	e55b1013 	ldrb	r1, [fp, #-19]
    b860:	e3a03000 	mov	r3, #0	; 0x0
    b864:	e1a02003 	mov	r2, r3
    b868:	e1a03001 	mov	r3, r1
    b86c:	e1823003 	orr	r3, r2, r3
    b870:	e5c03003 	strb	r3, [r0, #3]
    b874:	e55b1012 	ldrb	r1, [fp, #-18]
    b878:	e3a03000 	mov	r3, #0	; 0x0
    b87c:	e1a02003 	mov	r2, r3
    b880:	e1a03001 	mov	r3, r1
    b884:	e1823003 	orr	r3, r2, r3
    b888:	e5c03004 	strb	r3, [r0, #4]
    b88c:	e55b1011 	ldrb	r1, [fp, #-17]
    b890:	e3a03000 	mov	r3, #0	; 0x0
    b894:	e1a02003 	mov	r2, r3
    b898:	e1a03001 	mov	r3, r1
    b89c:	e1823003 	orr	r3, r2, r3
    b8a0:	e5c03005 	strb	r3, [r0, #5]
	if (jetiValues[id].varType!=JETI_VART_30B)
    b8a4:	e55b2010 	ldrb	r2, [fp, #-16]
    b8a8:	e59f107c 	ldr	r1, [pc, #124]	; b92c <.text+0xb92c>
    b8ac:	e3a00010 	mov	r0, #16	; 0x10
    b8b0:	e1a03002 	mov	r3, r2
    b8b4:	e1a03103 	mov	r3, r3, lsl #2
    b8b8:	e0833002 	add	r3, r3, r2
    b8bc:	e1a03083 	mov	r3, r3, lsl #1
    b8c0:	e0833002 	add	r3, r3, r2
    b8c4:	e1a03083 	mov	r3, r3, lsl #1
    b8c8:	e0833001 	add	r3, r3, r1
    b8cc:	e0833000 	add	r3, r3, r0
    b8d0:	e5d33000 	ldrb	r3, [r3]
    b8d4:	e3530048 	cmp	r3, #72	; 0x48
    b8d8:	0a00000c 	beq	b910 <jetiSetValue30B+0x150>
	{
		jetiValues[id].varType=JETI_VART_30B;
    b8dc:	e55b2010 	ldrb	r2, [fp, #-16]
    b8e0:	e59f1044 	ldr	r1, [pc, #68]	; b92c <.text+0xb92c>
    b8e4:	e3a00010 	mov	r0, #16	; 0x10
    b8e8:	e1a03002 	mov	r3, r2
    b8ec:	e1a03103 	mov	r3, r3, lsl #2
    b8f0:	e0833002 	add	r3, r3, r2
    b8f4:	e1a03083 	mov	r3, r3, lsl #1
    b8f8:	e0833002 	add	r3, r3, r2
    b8fc:	e1a03083 	mov	r3, r3, lsl #1
    b900:	e0833001 	add	r3, r3, r1
    b904:	e0832000 	add	r2, r3, r0
    b908:	e3a03048 	mov	r3, #72	; 0x48
    b90c:	e5c23000 	strb	r3, [r2]
	}

	return JETI_NO_ERROR;
    b910:	e3a03000 	mov	r3, #0	; 0x0
    b914:	e50b3018 	str	r3, [fp, #-24]
    b918:	e51b3018 	ldr	r3, [fp, #-24]

}
    b91c:	e1a00003 	mov	r0, r3
    b920:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b924:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b928:	e12fff1e 	bx	lr
    b92c:	4000527c 	andmi	r5, r0, ip, ror r2

0000b930 <jetiSetValue22B>:

unsigned char jetiSetValue22B(unsigned char id, int value)
{
    b930:	e1a0c00d 	mov	ip, sp
    b934:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b938:	e24cb004 	sub	fp, ip, #4	; 0x4
    b93c:	e24dd00c 	sub	sp, sp, #12	; 0xc
    b940:	e1a03000 	mov	r3, r0
    b944:	e50b1014 	str	r1, [fp, #-20]
    b948:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    b94c:	e55b3010 	ldrb	r3, [fp, #-16]
    b950:	e353000e 	cmp	r3, #14	; 0xe
    b954:	9a000002 	bls	b964 <jetiSetValue22B+0x34>
		return JETI_ERROR_ID_RANGE;
    b958:	e3a03001 	mov	r3, #1	; 0x1
    b95c:	e50b3018 	str	r3, [fp, #-24]
    b960:	ea00004a 	b	ba90 <jetiSetValue22B+0x160>
	if ((value>=(1<<23)) || (value<=-(1<<23)))
    b964:	e51b2014 	ldr	r2, [fp, #-20]
    b968:	e3a03502 	mov	r3, #8388608	; 0x800000
    b96c:	e2433001 	sub	r3, r3, #1	; 0x1
    b970:	e1520003 	cmp	r2, r3
    b974:	ca000002 	bgt	b984 <jetiSetValue22B+0x54>
    b978:	e51b3014 	ldr	r3, [fp, #-20]
    b97c:	e3730502 	cmn	r3, #8388608	; 0x800000
    b980:	ca000002 	bgt	b990 <jetiSetValue22B+0x60>
		return JETI_ERROR_VALUE_RANGE;
    b984:	e3a03020 	mov	r3, #32	; 0x20
    b988:	e50b3018 	str	r3, [fp, #-24]
    b98c:	ea00003f 	b	ba90 <jetiSetValue22B+0x160>

	jetiValues[id].value=value;
    b990:	e55b2010 	ldrb	r2, [fp, #-16]
    b994:	e59f1108 	ldr	r1, [pc, #264]	; baa4 <.text+0xbaa4>
    b998:	e3a00010 	mov	r0, #16	; 0x10
    b99c:	e1a03002 	mov	r3, r2
    b9a0:	e1a03103 	mov	r3, r3, lsl #2
    b9a4:	e0833002 	add	r3, r3, r2
    b9a8:	e1a03083 	mov	r3, r3, lsl #1
    b9ac:	e0833002 	add	r3, r3, r2
    b9b0:	e1a03083 	mov	r3, r3, lsl #1
    b9b4:	e0833001 	add	r3, r3, r1
    b9b8:	e0830000 	add	r0, r3, r0
    b9bc:	e55b1014 	ldrb	r1, [fp, #-20]
    b9c0:	e3a03000 	mov	r3, #0	; 0x0
    b9c4:	e1a02003 	mov	r2, r3
    b9c8:	e1a03001 	mov	r3, r1
    b9cc:	e1823003 	orr	r3, r2, r3
    b9d0:	e5c03002 	strb	r3, [r0, #2]
    b9d4:	e55b1013 	ldrb	r1, [fp, #-19]
    b9d8:	e3a03000 	mov	r3, #0	; 0x0
    b9dc:	e1a02003 	mov	r2, r3
    b9e0:	e1a03001 	mov	r3, r1
    b9e4:	e1823003 	orr	r3, r2, r3
    b9e8:	e5c03003 	strb	r3, [r0, #3]
    b9ec:	e55b1012 	ldrb	r1, [fp, #-18]
    b9f0:	e3a03000 	mov	r3, #0	; 0x0
    b9f4:	e1a02003 	mov	r2, r3
    b9f8:	e1a03001 	mov	r3, r1
    b9fc:	e1823003 	orr	r3, r2, r3
    ba00:	e5c03004 	strb	r3, [r0, #4]
    ba04:	e55b1011 	ldrb	r1, [fp, #-17]
    ba08:	e3a03000 	mov	r3, #0	; 0x0
    ba0c:	e1a02003 	mov	r2, r3
    ba10:	e1a03001 	mov	r3, r1
    ba14:	e1823003 	orr	r3, r2, r3
    ba18:	e5c03005 	strb	r3, [r0, #5]
	if (jetiValues[id].varType!=JETI_VART_22B)
    ba1c:	e55b2010 	ldrb	r2, [fp, #-16]
    ba20:	e59f107c 	ldr	r1, [pc, #124]	; baa4 <.text+0xbaa4>
    ba24:	e3a00010 	mov	r0, #16	; 0x10
    ba28:	e1a03002 	mov	r3, r2
    ba2c:	e1a03103 	mov	r3, r3, lsl #2
    ba30:	e0833002 	add	r3, r3, r2
    ba34:	e1a03083 	mov	r3, r3, lsl #1
    ba38:	e0833002 	add	r3, r3, r2
    ba3c:	e1a03083 	mov	r3, r3, lsl #1
    ba40:	e0833001 	add	r3, r3, r1
    ba44:	e0833000 	add	r3, r3, r0
    ba48:	e5d33000 	ldrb	r3, [r3]
    ba4c:	e3530034 	cmp	r3, #52	; 0x34
    ba50:	0a00000c 	beq	ba88 <jetiSetValue22B+0x158>
	{
		jetiValues[id].varType=JETI_VART_22B;
    ba54:	e55b2010 	ldrb	r2, [fp, #-16]
    ba58:	e59f1044 	ldr	r1, [pc, #68]	; baa4 <.text+0xbaa4>
    ba5c:	e3a00010 	mov	r0, #16	; 0x10
    ba60:	e1a03002 	mov	r3, r2
    ba64:	e1a03103 	mov	r3, r3, lsl #2
    ba68:	e0833002 	add	r3, r3, r2
    ba6c:	e1a03083 	mov	r3, r3, lsl #1
    ba70:	e0833002 	add	r3, r3, r2
    ba74:	e1a03083 	mov	r3, r3, lsl #1
    ba78:	e0833001 	add	r3, r3, r1
    ba7c:	e0832000 	add	r2, r3, r0
    ba80:	e3a03034 	mov	r3, #52	; 0x34
    ba84:	e5c23000 	strb	r3, [r2]
	}

	return JETI_NO_ERROR;
    ba88:	e3a03000 	mov	r3, #0	; 0x0
    ba8c:	e50b3018 	str	r3, [fp, #-24]
    ba90:	e51b3018 	ldr	r3, [fp, #-24]
}
    ba94:	e1a00003 	mov	r0, r3
    ba98:	e24bd00c 	sub	sp, fp, #12	; 0xc
    ba9c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    baa0:	e12fff1e 	bx	lr
    baa4:	4000527c 	andmi	r5, r0, ip, ror r2

0000baa8 <jetiSetValue6B>:

unsigned char jetiSetValue6B(unsigned char id, int value)
{
    baa8:	e1a0c00d 	mov	ip, sp
    baac:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    bab0:	e24cb004 	sub	fp, ip, #4	; 0x4
    bab4:	e24dd00c 	sub	sp, sp, #12	; 0xc
    bab8:	e1a03000 	mov	r3, r0
    babc:	e50b1014 	str	r1, [fp, #-20]
    bac0:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    bac4:	e55b3010 	ldrb	r3, [fp, #-16]
    bac8:	e353000e 	cmp	r3, #14	; 0xe
    bacc:	9a000002 	bls	badc <jetiSetValue6B+0x34>
		return JETI_ERROR_ID_RANGE;
    bad0:	e3a03001 	mov	r3, #1	; 0x1
    bad4:	e50b3018 	str	r3, [fp, #-24]
    bad8:	ea000048 	b	bc00 <jetiSetValue6B+0x158>

	if ((value>=(1<<7)) || (value<=-(1<<7)))
    badc:	e51b3014 	ldr	r3, [fp, #-20]
    bae0:	e353007f 	cmp	r3, #127	; 0x7f
    bae4:	ca000002 	bgt	baf4 <jetiSetValue6B+0x4c>
    bae8:	e51b3014 	ldr	r3, [fp, #-20]
    baec:	e3730080 	cmn	r3, #128	; 0x80
    baf0:	ca000002 	bgt	bb00 <jetiSetValue6B+0x58>
		return JETI_ERROR_VALUE_RANGE;
    baf4:	e3a03020 	mov	r3, #32	; 0x20
    baf8:	e50b3018 	str	r3, [fp, #-24]
    bafc:	ea00003f 	b	bc00 <jetiSetValue6B+0x158>

	jetiValues[id].value=value;
    bb00:	e55b2010 	ldrb	r2, [fp, #-16]
    bb04:	e59f1108 	ldr	r1, [pc, #264]	; bc14 <.text+0xbc14>
    bb08:	e3a00010 	mov	r0, #16	; 0x10
    bb0c:	e1a03002 	mov	r3, r2
    bb10:	e1a03103 	mov	r3, r3, lsl #2
    bb14:	e0833002 	add	r3, r3, r2
    bb18:	e1a03083 	mov	r3, r3, lsl #1
    bb1c:	e0833002 	add	r3, r3, r2
    bb20:	e1a03083 	mov	r3, r3, lsl #1
    bb24:	e0833001 	add	r3, r3, r1
    bb28:	e0830000 	add	r0, r3, r0
    bb2c:	e55b1014 	ldrb	r1, [fp, #-20]
    bb30:	e3a03000 	mov	r3, #0	; 0x0
    bb34:	e1a02003 	mov	r2, r3
    bb38:	e1a03001 	mov	r3, r1
    bb3c:	e1823003 	orr	r3, r2, r3
    bb40:	e5c03002 	strb	r3, [r0, #2]
    bb44:	e55b1013 	ldrb	r1, [fp, #-19]
    bb48:	e3a03000 	mov	r3, #0	; 0x0
    bb4c:	e1a02003 	mov	r2, r3
    bb50:	e1a03001 	mov	r3, r1
    bb54:	e1823003 	orr	r3, r2, r3
    bb58:	e5c03003 	strb	r3, [r0, #3]
    bb5c:	e55b1012 	ldrb	r1, [fp, #-18]
    bb60:	e3a03000 	mov	r3, #0	; 0x0
    bb64:	e1a02003 	mov	r2, r3
    bb68:	e1a03001 	mov	r3, r1
    bb6c:	e1823003 	orr	r3, r2, r3
    bb70:	e5c03004 	strb	r3, [r0, #4]
    bb74:	e55b1011 	ldrb	r1, [fp, #-17]
    bb78:	e3a03000 	mov	r3, #0	; 0x0
    bb7c:	e1a02003 	mov	r2, r3
    bb80:	e1a03001 	mov	r3, r1
    bb84:	e1823003 	orr	r3, r2, r3
    bb88:	e5c03005 	strb	r3, [r0, #5]
	if (jetiValues[id].varType!=JETI_VART_6B)
    bb8c:	e55b2010 	ldrb	r2, [fp, #-16]
    bb90:	e59f107c 	ldr	r1, [pc, #124]	; bc14 <.text+0xbc14>
    bb94:	e3a00010 	mov	r0, #16	; 0x10
    bb98:	e1a03002 	mov	r3, r2
    bb9c:	e1a03103 	mov	r3, r3, lsl #2
    bba0:	e0833002 	add	r3, r3, r2
    bba4:	e1a03083 	mov	r3, r3, lsl #1
    bba8:	e0833002 	add	r3, r3, r2
    bbac:	e1a03083 	mov	r3, r3, lsl #1
    bbb0:	e0833001 	add	r3, r3, r1
    bbb4:	e0833000 	add	r3, r3, r0
    bbb8:	e5d33000 	ldrb	r3, [r3]
    bbbc:	e3530010 	cmp	r3, #16	; 0x10
    bbc0:	0a00000c 	beq	bbf8 <jetiSetValue6B+0x150>
	{
		jetiValues[id].varType=JETI_VART_6B;
    bbc4:	e55b2010 	ldrb	r2, [fp, #-16]
    bbc8:	e59f1044 	ldr	r1, [pc, #68]	; bc14 <.text+0xbc14>
    bbcc:	e3a00010 	mov	r0, #16	; 0x10
    bbd0:	e1a03002 	mov	r3, r2
    bbd4:	e1a03103 	mov	r3, r3, lsl #2
    bbd8:	e0833002 	add	r3, r3, r2
    bbdc:	e1a03083 	mov	r3, r3, lsl #1
    bbe0:	e0833002 	add	r3, r3, r2
    bbe4:	e1a03083 	mov	r3, r3, lsl #1
    bbe8:	e0833001 	add	r3, r3, r1
    bbec:	e0832000 	add	r2, r3, r0
    bbf0:	e3a03010 	mov	r3, #16	; 0x10
    bbf4:	e5c23000 	strb	r3, [r2]
	}

	return JETI_NO_ERROR;
    bbf8:	e3a03000 	mov	r3, #0	; 0x0
    bbfc:	e50b3018 	str	r3, [fp, #-24]
    bc00:	e51b3018 	ldr	r3, [fp, #-24]
}
    bc04:	e1a00003 	mov	r0, r3
    bc08:	e24bd00c 	sub	sp, fp, #12	; 0xc
    bc0c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    bc10:	e12fff1e 	bx	lr
    bc14:	4000527c 	andmi	r5, r0, ip, ror r2

0000bc18 <jetiSetValue14B>:

unsigned char jetiSetValue14B(unsigned char id, int value)
{
    bc18:	e1a0c00d 	mov	ip, sp
    bc1c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    bc20:	e24cb004 	sub	fp, ip, #4	; 0x4
    bc24:	e24dd00c 	sub	sp, sp, #12	; 0xc
    bc28:	e1a03000 	mov	r3, r0
    bc2c:	e50b1014 	str	r1, [fp, #-20]
    bc30:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    bc34:	e55b3010 	ldrb	r3, [fp, #-16]
    bc38:	e353000e 	cmp	r3, #14	; 0xe
    bc3c:	9a000002 	bls	bc4c <jetiSetValue14B+0x34>
		return JETI_ERROR_ID_RANGE;
    bc40:	e3a03001 	mov	r3, #1	; 0x1
    bc44:	e50b3018 	str	r3, [fp, #-24]
    bc48:	ea00004a 	b	bd78 <jetiSetValue14B+0x160>

	if ((value>=(1<<15)) || (value<=-(1<<15)))
    bc4c:	e51b2014 	ldr	r2, [fp, #-20]
    bc50:	e3a03c7f 	mov	r3, #32512	; 0x7f00
    bc54:	e28330ff 	add	r3, r3, #255	; 0xff
    bc58:	e1520003 	cmp	r2, r3
    bc5c:	ca000002 	bgt	bc6c <jetiSetValue14B+0x54>
    bc60:	e51b3014 	ldr	r3, [fp, #-20]
    bc64:	e3730902 	cmn	r3, #32768	; 0x8000
    bc68:	ca000002 	bgt	bc78 <jetiSetValue14B+0x60>
		return JETI_ERROR_VALUE_RANGE;
    bc6c:	e3a03020 	mov	r3, #32	; 0x20
    bc70:	e50b3018 	str	r3, [fp, #-24]
    bc74:	ea00003f 	b	bd78 <jetiSetValue14B+0x160>

	jetiValues[id].value=value;
    bc78:	e55b2010 	ldrb	r2, [fp, #-16]
    bc7c:	e59f1108 	ldr	r1, [pc, #264]	; bd8c <.text+0xbd8c>
    bc80:	e3a00010 	mov	r0, #16	; 0x10
    bc84:	e1a03002 	mov	r3, r2
    bc88:	e1a03103 	mov	r3, r3, lsl #2
    bc8c:	e0833002 	add	r3, r3, r2
    bc90:	e1a03083 	mov	r3, r3, lsl #1
    bc94:	e0833002 	add	r3, r3, r2
    bc98:	e1a03083 	mov	r3, r3, lsl #1
    bc9c:	e0833001 	add	r3, r3, r1
    bca0:	e0830000 	add	r0, r3, r0
    bca4:	e55b1014 	ldrb	r1, [fp, #-20]
    bca8:	e3a03000 	mov	r3, #0	; 0x0
    bcac:	e1a02003 	mov	r2, r3
    bcb0:	e1a03001 	mov	r3, r1
    bcb4:	e1823003 	orr	r3, r2, r3
    bcb8:	e5c03002 	strb	r3, [r0, #2]
    bcbc:	e55b1013 	ldrb	r1, [fp, #-19]
    bcc0:	e3a03000 	mov	r3, #0	; 0x0
    bcc4:	e1a02003 	mov	r2, r3
    bcc8:	e1a03001 	mov	r3, r1
    bccc:	e1823003 	orr	r3, r2, r3
    bcd0:	e5c03003 	strb	r3, [r0, #3]
    bcd4:	e55b1012 	ldrb	r1, [fp, #-18]
    bcd8:	e3a03000 	mov	r3, #0	; 0x0
    bcdc:	e1a02003 	mov	r2, r3
    bce0:	e1a03001 	mov	r3, r1
    bce4:	e1823003 	orr	r3, r2, r3
    bce8:	e5c03004 	strb	r3, [r0, #4]
    bcec:	e55b1011 	ldrb	r1, [fp, #-17]
    bcf0:	e3a03000 	mov	r3, #0	; 0x0
    bcf4:	e1a02003 	mov	r2, r3
    bcf8:	e1a03001 	mov	r3, r1
    bcfc:	e1823003 	orr	r3, r2, r3
    bd00:	e5c03005 	strb	r3, [r0, #5]
	if (jetiValues[id].varType!=JETI_VART_14B)
    bd04:	e55b2010 	ldrb	r2, [fp, #-16]
    bd08:	e59f107c 	ldr	r1, [pc, #124]	; bd8c <.text+0xbd8c>
    bd0c:	e3a00010 	mov	r0, #16	; 0x10
    bd10:	e1a03002 	mov	r3, r2
    bd14:	e1a03103 	mov	r3, r3, lsl #2
    bd18:	e0833002 	add	r3, r3, r2
    bd1c:	e1a03083 	mov	r3, r3, lsl #1
    bd20:	e0833002 	add	r3, r3, r2
    bd24:	e1a03083 	mov	r3, r3, lsl #1
    bd28:	e0833001 	add	r3, r3, r1
    bd2c:	e0833000 	add	r3, r3, r0
    bd30:	e5d33000 	ldrb	r3, [r3]
    bd34:	e3530021 	cmp	r3, #33	; 0x21
    bd38:	0a00000c 	beq	bd70 <jetiSetValue14B+0x158>
	{
		jetiValues[id].varType=JETI_VART_14B;
    bd3c:	e55b2010 	ldrb	r2, [fp, #-16]
    bd40:	e59f1044 	ldr	r1, [pc, #68]	; bd8c <.text+0xbd8c>
    bd44:	e3a00010 	mov	r0, #16	; 0x10
    bd48:	e1a03002 	mov	r3, r2
    bd4c:	e1a03103 	mov	r3, r3, lsl #2
    bd50:	e0833002 	add	r3, r3, r2
    bd54:	e1a03083 	mov	r3, r3, lsl #1
    bd58:	e0833002 	add	r3, r3, r2
    bd5c:	e1a03083 	mov	r3, r3, lsl #1
    bd60:	e0833001 	add	r3, r3, r1
    bd64:	e0832000 	add	r2, r3, r0
    bd68:	e3a03021 	mov	r3, #33	; 0x21
    bd6c:	e5c23000 	strb	r3, [r2]
	}

	return JETI_NO_ERROR;
    bd70:	e3a03000 	mov	r3, #0	; 0x0
    bd74:	e50b3018 	str	r3, [fp, #-24]
    bd78:	e51b3018 	ldr	r3, [fp, #-24]

}
    bd7c:	e1a00003 	mov	r0, r3
    bd80:	e24bd00c 	sub	sp, fp, #12	; 0xc
    bd84:	e89d6800 	ldmia	sp, {fp, sp, lr}
    bd88:	e12fff1e 	bx	lr
    bd8c:	4000527c 	andmi	r5, r0, ip, ror r2

0000bd90 <jetiSetValueTime>:

unsigned char jetiSetValueTime(unsigned char id, unsigned char hours, unsigned char minutes, unsigned char seconds)
{
    bd90:	e1a0c00d 	mov	ip, sp
    bd94:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    bd98:	e24cb004 	sub	fp, ip, #4	; 0x4
    bd9c:	e24dd018 	sub	sp, sp, #24	; 0x18
    bda0:	e1a0c003 	mov	ip, r3
    bda4:	e1a03000 	mov	r3, r0
    bda8:	e54b3014 	strb	r3, [fp, #-20]
    bdac:	e1a03001 	mov	r3, r1
    bdb0:	e54b3018 	strb	r3, [fp, #-24]
    bdb4:	e1a03002 	mov	r3, r2
    bdb8:	e54b301c 	strb	r3, [fp, #-28]
    bdbc:	e1a0300c 	mov	r3, ip
    bdc0:	e54b3020 	strb	r3, [fp, #-32]
	unsigned int value;
	if (id>14)
    bdc4:	e55b3014 	ldrb	r3, [fp, #-20]
    bdc8:	e353000e 	cmp	r3, #14	; 0xe
    bdcc:	9a000002 	bls	bddc <jetiSetValueTime+0x4c>
		return JETI_ERROR_ID_RANGE;
    bdd0:	e3a03001 	mov	r3, #1	; 0x1
    bdd4:	e50b3024 	str	r3, [fp, #-36]
    bdd8:	ea000058 	b	bf40 <jetiSetValueTime+0x1b0>
	if (seconds>59)
    bddc:	e55b3020 	ldrb	r3, [fp, #-32]
    bde0:	e353003b 	cmp	r3, #59	; 0x3b
    bde4:	9a000002 	bls	bdf4 <jetiSetValueTime+0x64>
		return JETI_ERROR_SECOND;
    bde8:	e3a03046 	mov	r3, #70	; 0x46
    bdec:	e50b3024 	str	r3, [fp, #-36]
    bdf0:	ea000052 	b	bf40 <jetiSetValueTime+0x1b0>
	if (minutes>59)
    bdf4:	e55b301c 	ldrb	r3, [fp, #-28]
    bdf8:	e353003b 	cmp	r3, #59	; 0x3b
    bdfc:	9a000002 	bls	be0c <jetiSetValueTime+0x7c>
		return JETI_ERROR_MINUTE;
    be00:	e3a03045 	mov	r3, #69	; 0x45
    be04:	e50b3024 	str	r3, [fp, #-36]
    be08:	ea00004c 	b	bf40 <jetiSetValueTime+0x1b0>
	if (hours>23)
    be0c:	e55b3018 	ldrb	r3, [fp, #-24]
    be10:	e3530017 	cmp	r3, #23	; 0x17
    be14:	9a000002 	bls	be24 <jetiSetValueTime+0x94>
		return JETI_ERROR_HOUR;
    be18:	e3a03044 	mov	r3, #68	; 0x44
    be1c:	e50b3024 	str	r3, [fp, #-36]
    be20:	ea000046 	b	bf40 <jetiSetValueTime+0x1b0>

	value=seconds;
    be24:	e55b3020 	ldrb	r3, [fp, #-32]
    be28:	e50b3010 	str	r3, [fp, #-16]
	value|=minutes<<8;
    be2c:	e55b301c 	ldrb	r3, [fp, #-28]
    be30:	e1a03403 	mov	r3, r3, lsl #8
    be34:	e1a02003 	mov	r2, r3
    be38:	e51b3010 	ldr	r3, [fp, #-16]
    be3c:	e1833002 	orr	r3, r3, r2
    be40:	e50b3010 	str	r3, [fp, #-16]
	value|=hours<<16;
    be44:	e55b3018 	ldrb	r3, [fp, #-24]
    be48:	e1a03803 	mov	r3, r3, lsl #16
    be4c:	e1a02003 	mov	r2, r3
    be50:	e51b3010 	ldr	r3, [fp, #-16]
    be54:	e1833002 	orr	r3, r3, r2
    be58:	e50b3010 	str	r3, [fp, #-16]

	jetiValues[id].value=value;
    be5c:	e55b2014 	ldrb	r2, [fp, #-20]
    be60:	e51b0010 	ldr	r0, [fp, #-16]
    be64:	e59f10e8 	ldr	r1, [pc, #232]	; bf54 <.text+0xbf54>
    be68:	e3a0c010 	mov	ip, #16	; 0x10
    be6c:	e1a03002 	mov	r3, r2
    be70:	e1a03103 	mov	r3, r3, lsl #2
    be74:	e0833002 	add	r3, r3, r2
    be78:	e1a03083 	mov	r3, r3, lsl #1
    be7c:	e0833002 	add	r3, r3, r2
    be80:	e1a03083 	mov	r3, r3, lsl #1
    be84:	e0833001 	add	r3, r3, r1
    be88:	e083c00c 	add	ip, r3, ip
    be8c:	e20010ff 	and	r1, r0, #255	; 0xff
    be90:	e3a03000 	mov	r3, #0	; 0x0
    be94:	e1a02003 	mov	r2, r3
    be98:	e1a03001 	mov	r3, r1
    be9c:	e1823003 	orr	r3, r2, r3
    bea0:	e5cc3002 	strb	r3, [ip, #2]
    bea4:	e1a03420 	mov	r3, r0, lsr #8
    bea8:	e20310ff 	and	r1, r3, #255	; 0xff
    beac:	e3a03000 	mov	r3, #0	; 0x0
    beb0:	e1a02003 	mov	r2, r3
    beb4:	e1a03001 	mov	r3, r1
    beb8:	e1823003 	orr	r3, r2, r3
    bebc:	e5cc3003 	strb	r3, [ip, #3]
    bec0:	e1a03820 	mov	r3, r0, lsr #16
    bec4:	e20310ff 	and	r1, r3, #255	; 0xff
    bec8:	e3a03000 	mov	r3, #0	; 0x0
    becc:	e1a02003 	mov	r2, r3
    bed0:	e1a03001 	mov	r3, r1
    bed4:	e1823003 	orr	r3, r2, r3
    bed8:	e5cc3004 	strb	r3, [ip, #4]
    bedc:	e1a01c20 	mov	r1, r0, lsr #24
    bee0:	e3a03000 	mov	r3, #0	; 0x0
    bee4:	e1a02003 	mov	r2, r3
    bee8:	e1a03001 	mov	r3, r1
    beec:	e1823003 	orr	r3, r2, r3
    bef0:	e5cc3005 	strb	r3, [ip, #5]
	jetiSetDecimalPoint(id,0); //time
    bef4:	e55b3014 	ldrb	r3, [fp, #-20]
    bef8:	e1a00003 	mov	r0, r3
    befc:	e3a01000 	mov	r1, #0	; 0x0
    bf00:	ebfffe04 	bl	b718 <jetiSetDecimalPoint>
	jetiValues[id].varType=JETI_VART_DATETIME;
    bf04:	e55b2014 	ldrb	r2, [fp, #-20]
    bf08:	e59f1044 	ldr	r1, [pc, #68]	; bf54 <.text+0xbf54>
    bf0c:	e3a00010 	mov	r0, #16	; 0x10
    bf10:	e1a03002 	mov	r3, r2
    bf14:	e1a03103 	mov	r3, r3, lsl #2
    bf18:	e0833002 	add	r3, r3, r2
    bf1c:	e1a03083 	mov	r3, r3, lsl #1
    bf20:	e0833002 	add	r3, r3, r2
    bf24:	e1a03083 	mov	r3, r3, lsl #1
    bf28:	e0833001 	add	r3, r3, r1
    bf2c:	e0832000 	add	r2, r3, r0
    bf30:	e3a03035 	mov	r3, #53	; 0x35
    bf34:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    bf38:	e3a03000 	mov	r3, #0	; 0x0
    bf3c:	e50b3024 	str	r3, [fp, #-36]
    bf40:	e51b3024 	ldr	r3, [fp, #-36]
}
    bf44:	e1a00003 	mov	r0, r3
    bf48:	e24bd00c 	sub	sp, fp, #12	; 0xc
    bf4c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    bf50:	e12fff1e 	bx	lr
    bf54:	4000527c 	andmi	r5, r0, ip, ror r2

0000bf58 <jetiSetValueDate>:

unsigned char jetiSetValueDate(unsigned char id, unsigned char day, unsigned char month, unsigned short year)
{
    bf58:	e1a0c00d 	mov	ip, sp
    bf5c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    bf60:	e24cb004 	sub	fp, ip, #4	; 0x4
    bf64:	e24dd018 	sub	sp, sp, #24	; 0x18
    bf68:	e1a0c003 	mov	ip, r3
    bf6c:	e1a03000 	mov	r3, r0
    bf70:	e54b3014 	strb	r3, [fp, #-20]
    bf74:	e1a03001 	mov	r3, r1
    bf78:	e54b3018 	strb	r3, [fp, #-24]
    bf7c:	e1a03002 	mov	r3, r2
    bf80:	e54b301c 	strb	r3, [fp, #-28]
    bf84:	e14bc2b0 	strh	ip, [fp, #-32]
	unsigned int value;
	if (id>14)
    bf88:	e55b3014 	ldrb	r3, [fp, #-20]
    bf8c:	e353000e 	cmp	r3, #14	; 0xe
    bf90:	9a000002 	bls	bfa0 <jetiSetValueDate+0x48>
		return JETI_ERROR_ID_RANGE;
    bf94:	e3a03001 	mov	r3, #1	; 0x1
    bf98:	e50b3024 	str	r3, [fp, #-36]
    bf9c:	ea000064 	b	c134 <jetiSetValueDate+0x1dc>

	if (year>2000)
    bfa0:	e15b32b0 	ldrh	r3, [fp, #-32]
    bfa4:	e3530e7d 	cmp	r3, #2000	; 0x7d0
    bfa8:	9a000002 	bls	bfb8 <jetiSetValueDate+0x60>
		year-=2000;
    bfac:	e15b32b0 	ldrh	r3, [fp, #-32]
    bfb0:	e2433e7d 	sub	r3, r3, #2000	; 0x7d0
    bfb4:	e14b32b0 	strh	r3, [fp, #-32]
	if (year>100)
    bfb8:	e15b32b0 	ldrh	r3, [fp, #-32]
    bfbc:	e3530064 	cmp	r3, #100	; 0x64
    bfc0:	9a000002 	bls	bfd0 <jetiSetValueDate+0x78>
		return JETI_ERROR_YEAR;
    bfc4:	e3a03041 	mov	r3, #65	; 0x41
    bfc8:	e50b3024 	str	r3, [fp, #-36]
    bfcc:	ea000058 	b	c134 <jetiSetValueDate+0x1dc>
	if ((month<1)||(month>12))
    bfd0:	e55b301c 	ldrb	r3, [fp, #-28]
    bfd4:	e3530000 	cmp	r3, #0	; 0x0
    bfd8:	0a000002 	beq	bfe8 <jetiSetValueDate+0x90>
    bfdc:	e55b301c 	ldrb	r3, [fp, #-28]
    bfe0:	e353000c 	cmp	r3, #12	; 0xc
    bfe4:	9a000002 	bls	bff4 <jetiSetValueDate+0x9c>
		return JETI_ERROR_MONTH;
    bfe8:	e3a03042 	mov	r3, #66	; 0x42
    bfec:	e50b3024 	str	r3, [fp, #-36]
    bff0:	ea00004f 	b	c134 <jetiSetValueDate+0x1dc>
	if ((day<1)||(day>31))
    bff4:	e55b3018 	ldrb	r3, [fp, #-24]
    bff8:	e3530000 	cmp	r3, #0	; 0x0
    bffc:	0a000002 	beq	c00c <jetiSetValueDate+0xb4>
    c000:	e55b3018 	ldrb	r3, [fp, #-24]
    c004:	e353001f 	cmp	r3, #31	; 0x1f
    c008:	9a000002 	bls	c018 <jetiSetValueDate+0xc0>
		return JETI_ERROR_DAY;
    c00c:	e3a03043 	mov	r3, #67	; 0x43
    c010:	e50b3024 	str	r3, [fp, #-36]
    c014:	ea000046 	b	c134 <jetiSetValueDate+0x1dc>

	value=year;
    c018:	e15b32b0 	ldrh	r3, [fp, #-32]
    c01c:	e50b3010 	str	r3, [fp, #-16]
	value|=month<<8;
    c020:	e55b301c 	ldrb	r3, [fp, #-28]
    c024:	e1a03403 	mov	r3, r3, lsl #8
    c028:	e1a02003 	mov	r2, r3
    c02c:	e51b3010 	ldr	r3, [fp, #-16]
    c030:	e1833002 	orr	r3, r3, r2
    c034:	e50b3010 	str	r3, [fp, #-16]
	value|=day<<16;
    c038:	e55b3018 	ldrb	r3, [fp, #-24]
    c03c:	e1a03803 	mov	r3, r3, lsl #16
    c040:	e1a02003 	mov	r2, r3
    c044:	e51b3010 	ldr	r3, [fp, #-16]
    c048:	e1833002 	orr	r3, r3, r2
    c04c:	e50b3010 	str	r3, [fp, #-16]

	jetiValues[id].value=value;
    c050:	e55b2014 	ldrb	r2, [fp, #-20]
    c054:	e51b0010 	ldr	r0, [fp, #-16]
    c058:	e59f10e8 	ldr	r1, [pc, #232]	; c148 <.text+0xc148>
    c05c:	e3a0c010 	mov	ip, #16	; 0x10
    c060:	e1a03002 	mov	r3, r2
    c064:	e1a03103 	mov	r3, r3, lsl #2
    c068:	e0833002 	add	r3, r3, r2
    c06c:	e1a03083 	mov	r3, r3, lsl #1
    c070:	e0833002 	add	r3, r3, r2
    c074:	e1a03083 	mov	r3, r3, lsl #1
    c078:	e0833001 	add	r3, r3, r1
    c07c:	e083c00c 	add	ip, r3, ip
    c080:	e20010ff 	and	r1, r0, #255	; 0xff
    c084:	e3a03000 	mov	r3, #0	; 0x0
    c088:	e1a02003 	mov	r2, r3
    c08c:	e1a03001 	mov	r3, r1
    c090:	e1823003 	orr	r3, r2, r3
    c094:	e5cc3002 	strb	r3, [ip, #2]
    c098:	e1a03420 	mov	r3, r0, lsr #8
    c09c:	e20310ff 	and	r1, r3, #255	; 0xff
    c0a0:	e3a03000 	mov	r3, #0	; 0x0
    c0a4:	e1a02003 	mov	r2, r3
    c0a8:	e1a03001 	mov	r3, r1
    c0ac:	e1823003 	orr	r3, r2, r3
    c0b0:	e5cc3003 	strb	r3, [ip, #3]
    c0b4:	e1a03820 	mov	r3, r0, lsr #16
    c0b8:	e20310ff 	and	r1, r3, #255	; 0xff
    c0bc:	e3a03000 	mov	r3, #0	; 0x0
    c0c0:	e1a02003 	mov	r2, r3
    c0c4:	e1a03001 	mov	r3, r1
    c0c8:	e1823003 	orr	r3, r2, r3
    c0cc:	e5cc3004 	strb	r3, [ip, #4]
    c0d0:	e1a01c20 	mov	r1, r0, lsr #24
    c0d4:	e3a03000 	mov	r3, #0	; 0x0
    c0d8:	e1a02003 	mov	r2, r3
    c0dc:	e1a03001 	mov	r3, r1
    c0e0:	e1823003 	orr	r3, r2, r3
    c0e4:	e5cc3005 	strb	r3, [ip, #5]
	jetiSetDecimalPoint(id,1); //time
    c0e8:	e55b3014 	ldrb	r3, [fp, #-20]
    c0ec:	e1a00003 	mov	r0, r3
    c0f0:	e3a01001 	mov	r1, #1	; 0x1
    c0f4:	ebfffd87 	bl	b718 <jetiSetDecimalPoint>
	jetiValues[id].varType=JETI_VART_DATETIME;
    c0f8:	e55b2014 	ldrb	r2, [fp, #-20]
    c0fc:	e59f1044 	ldr	r1, [pc, #68]	; c148 <.text+0xc148>
    c100:	e3a00010 	mov	r0, #16	; 0x10
    c104:	e1a03002 	mov	r3, r2
    c108:	e1a03103 	mov	r3, r3, lsl #2
    c10c:	e0833002 	add	r3, r3, r2
    c110:	e1a03083 	mov	r3, r3, lsl #1
    c114:	e0833002 	add	r3, r3, r2
    c118:	e1a03083 	mov	r3, r3, lsl #1
    c11c:	e0833001 	add	r3, r3, r1
    c120:	e0832000 	add	r2, r3, r0
    c124:	e3a03035 	mov	r3, #53	; 0x35
    c128:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    c12c:	e3a03000 	mov	r3, #0	; 0x0
    c130:	e50b3024 	str	r3, [fp, #-36]
    c134:	e51b3024 	ldr	r3, [fp, #-36]
}
    c138:	e1a00003 	mov	r0, r3
    c13c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c140:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c144:	e12fff1e 	bx	lr
    c148:	4000527c 	andmi	r5, r0, ip, ror r2

0000c14c <jetiSetTextDisplay>:

unsigned char jetiSetTextDisplay(char * text)
{
    c14c:	e1a0c00d 	mov	ip, sp
    c150:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c154:	e24cb004 	sub	fp, ip, #4	; 0x4
    c158:	e24dd00c 	sub	sp, sp, #12	; 0xc
    c15c:	e50b0018 	str	r0, [fp, #-24]
	unsigned char textLength=0;
    c160:	e3a03000 	mov	r3, #0	; 0x0
    c164:	e54b3013 	strb	r3, [fp, #-19]
	unsigned char error=JETI_NO_ERROR;
    c168:	e3a03000 	mov	r3, #0	; 0x0
    c16c:	e54b3012 	strb	r3, [fp, #-18]
	unsigned char textChanged=0;
    c170:	e3a03000 	mov	r3, #0	; 0x0
    c174:	e54b3011 	strb	r3, [fp, #-17]
	int i;

	for (i=0;i<33;i++)
    c178:	e3a03000 	mov	r3, #0	; 0x0
    c17c:	e50b3010 	str	r3, [fp, #-16]
    c180:	ea000015 	b	c1dc <jetiSetTextDisplay+0x90>
	{
		if (text[i]!=jetiDisplayText[i])
    c184:	e51b3010 	ldr	r3, [fp, #-16]
    c188:	e1a02003 	mov	r2, r3
    c18c:	e51b3018 	ldr	r3, [fp, #-24]
    c190:	e0823003 	add	r3, r2, r3
    c194:	e5d31000 	ldrb	r1, [r3]
    c198:	e51b2010 	ldr	r2, [fp, #-16]
    c19c:	e59f30ec 	ldr	r3, [pc, #236]	; c290 <.text+0xc290>
    c1a0:	e7d33002 	ldrb	r3, [r3, r2]
    c1a4:	e1510003 	cmp	r1, r3
    c1a8:	0a000001 	beq	c1b4 <jetiSetTextDisplay+0x68>
			textChanged=1;
    c1ac:	e3a03001 	mov	r3, #1	; 0x1
    c1b0:	e54b3011 	strb	r3, [fp, #-17]
		if (text[i]==0)
    c1b4:	e51b3010 	ldr	r3, [fp, #-16]
    c1b8:	e1a02003 	mov	r2, r3
    c1bc:	e51b3018 	ldr	r3, [fp, #-24]
    c1c0:	e0823003 	add	r3, r2, r3
    c1c4:	e5d33000 	ldrb	r3, [r3]
    c1c8:	e3530000 	cmp	r3, #0	; 0x0
    c1cc:	0a000005 	beq	c1e8 <jetiSetTextDisplay+0x9c>
    c1d0:	e51b3010 	ldr	r3, [fp, #-16]
    c1d4:	e2833001 	add	r3, r3, #1	; 0x1
    c1d8:	e50b3010 	str	r3, [fp, #-16]
    c1dc:	e51b3010 	ldr	r3, [fp, #-16]
    c1e0:	e3530020 	cmp	r3, #32	; 0x20
    c1e4:	daffffe6 	ble	c184 <jetiSetTextDisplay+0x38>
			break;
	}
	if (i==32)
    c1e8:	e51b3010 	ldr	r3, [fp, #-16]
    c1ec:	e3530020 	cmp	r3, #32	; 0x20
    c1f0:	1a000001 	bne	c1fc <jetiSetTextDisplay+0xb0>
		error=JETI_ERROR_STRING_TEXT;
    c1f4:	e3a03016 	mov	r3, #22	; 0x16
    c1f8:	e54b3012 	strb	r3, [fp, #-18]

	textLength=i;
    c1fc:	e51b3010 	ldr	r3, [fp, #-16]
    c200:	e54b3013 	strb	r3, [fp, #-19]
	memcpy(&jetiDisplayText[0],text,textLength);
    c204:	e55b1013 	ldrb	r1, [fp, #-19]
    c208:	e59f3080 	ldr	r3, [pc, #128]	; c290 <.text+0xc290>
    c20c:	e51b2018 	ldr	r2, [fp, #-24]
    c210:	e1a0c001 	mov	ip, r1
    c214:	e1a00003 	mov	r0, r3
    c218:	e1a01002 	mov	r1, r2
    c21c:	e1a0200c 	mov	r2, ip
    c220:	eb004418 	bl	1d288 <__memcpy_from_arm>
	if (textLength<32)
    c224:	e55b3013 	ldrb	r3, [fp, #-19]
    c228:	e353001f 	cmp	r3, #31	; 0x1f
    c22c:	8a00000c 	bhi	c264 <jetiSetTextDisplay+0x118>
		for (i=textLength;i<32;i++)
    c230:	e55b3013 	ldrb	r3, [fp, #-19]
    c234:	e50b3010 	str	r3, [fp, #-16]
    c238:	ea000006 	b	c258 <jetiSetTextDisplay+0x10c>
			jetiDisplayText[i]=0;
    c23c:	e51b1010 	ldr	r1, [fp, #-16]
    c240:	e59f2048 	ldr	r2, [pc, #72]	; c290 <.text+0xc290>
    c244:	e3a03000 	mov	r3, #0	; 0x0
    c248:	e7c23001 	strb	r3, [r2, r1]
    c24c:	e51b3010 	ldr	r3, [fp, #-16]
    c250:	e2833001 	add	r3, r3, #1	; 0x1
    c254:	e50b3010 	str	r3, [fp, #-16]
    c258:	e51b3010 	ldr	r3, [fp, #-16]
    c25c:	e353001f 	cmp	r3, #31	; 0x1f
    c260:	dafffff5 	ble	c23c <jetiSetTextDisplay+0xf0>

	if (textChanged)
    c264:	e55b3011 	ldrb	r3, [fp, #-17]
    c268:	e3530000 	cmp	r3, #0	; 0x0
    c26c:	0a000002 	beq	c27c <jetiSetTextDisplay+0x130>
		jetiTriggerTextSync=1;
    c270:	e59f301c 	ldr	r3, [pc, #28]	; c294 <.text+0xc294>
    c274:	e3a02001 	mov	r2, #1	; 0x1
    c278:	e5c32000 	strb	r2, [r3]
	return error;
    c27c:	e55b3012 	ldrb	r3, [fp, #-18]
}
    c280:	e1a00003 	mov	r0, r3
    c284:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c288:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c28c:	e12fff1e 	bx	lr
    c290:	4000525c 	andmi	r5, r0, ip, asr r2
    c294:	400012aa 	andmi	r1, r0, sl, lsr #5

0000c298 <jetiInitValue>:

unsigned char jetiInitValue(unsigned char id, char * description, char * unit)
{
    c298:	e1a0c00d 	mov	ip, sp
    c29c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c2a0:	e24cb004 	sub	fp, ip, #4	; 0x4
    c2a4:	e24dd018 	sub	sp, sp, #24	; 0x18
    c2a8:	e1a03000 	mov	r3, r0
    c2ac:	e50b101c 	str	r1, [fp, #-28]
    c2b0:	e50b2020 	str	r2, [fp, #-32]
    c2b4:	e54b3018 	strb	r3, [fp, #-24]
	unsigned char descLength=0;
    c2b8:	e3a03000 	mov	r3, #0	; 0x0
    c2bc:	e54b3013 	strb	r3, [fp, #-19]
	unsigned char unitLength=0;
    c2c0:	e3a03000 	mov	r3, #0	; 0x0
    c2c4:	e54b3012 	strb	r3, [fp, #-18]
	unsigned char error=JETI_NO_ERROR;
    c2c8:	e3a03000 	mov	r3, #0	; 0x0
    c2cc:	e54b3011 	strb	r3, [fp, #-17]

	int i;

	if (id>14)
    c2d0:	e55b3018 	ldrb	r3, [fp, #-24]
    c2d4:	e353000e 	cmp	r3, #14	; 0xe
    c2d8:	9a000002 	bls	c2e8 <jetiInitValue+0x50>
		return JETI_ERROR_ID_RANGE;
    c2dc:	e3a03001 	mov	r3, #1	; 0x1
    c2e0:	e50b3024 	str	r3, [fp, #-36]
    c2e4:	ea000068 	b	c48c <jetiInitValue+0x1f4>

	for (i=0;i<11;i++)
    c2e8:	e3a03000 	mov	r3, #0	; 0x0
    c2ec:	e50b3010 	str	r3, [fp, #-16]
    c2f0:	ea000009 	b	c31c <jetiInitValue+0x84>
		if (description[i]==0)
    c2f4:	e51b3010 	ldr	r3, [fp, #-16]
    c2f8:	e1a02003 	mov	r2, r3
    c2fc:	e51b301c 	ldr	r3, [fp, #-28]
    c300:	e0823003 	add	r3, r2, r3
    c304:	e5d33000 	ldrb	r3, [r3]
    c308:	e3530000 	cmp	r3, #0	; 0x0
    c30c:	0a000005 	beq	c328 <jetiInitValue+0x90>
    c310:	e51b3010 	ldr	r3, [fp, #-16]
    c314:	e2833001 	add	r3, r3, #1	; 0x1
    c318:	e50b3010 	str	r3, [fp, #-16]
    c31c:	e51b3010 	ldr	r3, [fp, #-16]
    c320:	e353000a 	cmp	r3, #10	; 0xa
    c324:	dafffff2 	ble	c2f4 <jetiInitValue+0x5c>
			break;
	if (i==10)
    c328:	e51b3010 	ldr	r3, [fp, #-16]
    c32c:	e353000a 	cmp	r3, #10	; 0xa
    c330:	1a000001 	bne	c33c <jetiInitValue+0xa4>
		error=JETI_ERROR_STRING_DESC;
    c334:	e3a03014 	mov	r3, #20	; 0x14
    c338:	e54b3011 	strb	r3, [fp, #-17]
	descLength=i;
    c33c:	e51b3010 	ldr	r3, [fp, #-16]
    c340:	e54b3013 	strb	r3, [fp, #-19]

	for (i=0;i<6;i++)
    c344:	e3a03000 	mov	r3, #0	; 0x0
    c348:	e50b3010 	str	r3, [fp, #-16]
    c34c:	ea000009 	b	c378 <jetiInitValue+0xe0>
			if (unit[i]==0)
    c350:	e51b3010 	ldr	r3, [fp, #-16]
    c354:	e1a02003 	mov	r2, r3
    c358:	e51b3020 	ldr	r3, [fp, #-32]
    c35c:	e0823003 	add	r3, r2, r3
    c360:	e5d33000 	ldrb	r3, [r3]
    c364:	e3530000 	cmp	r3, #0	; 0x0
    c368:	0a000005 	beq	c384 <jetiInitValue+0xec>
    c36c:	e51b3010 	ldr	r3, [fp, #-16]
    c370:	e2833001 	add	r3, r3, #1	; 0x1
    c374:	e50b3010 	str	r3, [fp, #-16]
    c378:	e51b3010 	ldr	r3, [fp, #-16]
    c37c:	e3530005 	cmp	r3, #5	; 0x5
    c380:	dafffff2 	ble	c350 <jetiInitValue+0xb8>
				break;
	if (i==5)
    c384:	e51b3010 	ldr	r3, [fp, #-16]
    c388:	e3530005 	cmp	r3, #5	; 0x5
    c38c:	1a000001 	bne	c398 <jetiInitValue+0x100>
			error=JETI_ERROR_STRING_UNIT;
    c390:	e3a03015 	mov	r3, #21	; 0x15
    c394:	e54b3011 	strb	r3, [fp, #-17]

	unitLength=i;
    c398:	e51b3010 	ldr	r3, [fp, #-16]
    c39c:	e54b3012 	strb	r3, [fp, #-18]

	jetiValues[id].active=id+1;
    c3a0:	e55b2018 	ldrb	r2, [fp, #-24]
    c3a4:	e55b3018 	ldrb	r3, [fp, #-24]
    c3a8:	e2833001 	add	r3, r3, #1	; 0x1
    c3ac:	e20310ff 	and	r1, r3, #255	; 0xff
    c3b0:	e59f00e8 	ldr	r0, [pc, #232]	; c4a0 <.text+0xc4a0>
    c3b4:	e1a03002 	mov	r3, r2
    c3b8:	e1a03103 	mov	r3, r3, lsl #2
    c3bc:	e0833002 	add	r3, r3, r2
    c3c0:	e1a03083 	mov	r3, r3, lsl #1
    c3c4:	e0833002 	add	r3, r3, r2
    c3c8:	e1a03083 	mov	r3, r3, lsl #1
    c3cc:	e0832000 	add	r2, r3, r0
    c3d0:	e1a03001 	mov	r3, r1
    c3d4:	e5c23000 	strb	r3, [r2]
	memcpy(&jetiValues[id].name[0],description,descLength);
    c3d8:	e55b2018 	ldrb	r2, [fp, #-24]
    c3dc:	e1a03002 	mov	r3, r2
    c3e0:	e1a03103 	mov	r3, r3, lsl #2
    c3e4:	e0833002 	add	r3, r3, r2
    c3e8:	e1a03083 	mov	r3, r3, lsl #1
    c3ec:	e0833002 	add	r3, r3, r2
    c3f0:	e1a02083 	mov	r2, r3, lsl #1
    c3f4:	e59f30a4 	ldr	r3, [pc, #164]	; c4a0 <.text+0xc4a0>
    c3f8:	e0823003 	add	r3, r2, r3
    c3fc:	e2832001 	add	r2, r3, #1	; 0x1
    c400:	e55b1013 	ldrb	r1, [fp, #-19]
    c404:	e51b301c 	ldr	r3, [fp, #-28]
    c408:	e1a0c001 	mov	ip, r1
    c40c:	e1a00002 	mov	r0, r2
    c410:	e1a01003 	mov	r1, r3
    c414:	e1a0200c 	mov	r2, ip
    c418:	eb00439a 	bl	1d288 <__memcpy_from_arm>
	memcpy(&jetiValues[id].unit[0],unit,unitLength);
    c41c:	e55b2018 	ldrb	r2, [fp, #-24]
    c420:	e1a03002 	mov	r3, r2
    c424:	e1a03103 	mov	r3, r3, lsl #2
    c428:	e0833002 	add	r3, r3, r2
    c42c:	e1a03083 	mov	r3, r3, lsl #1
    c430:	e0833002 	add	r3, r3, r2
    c434:	e1a03083 	mov	r3, r3, lsl #1
    c438:	e2832008 	add	r2, r3, #8	; 0x8
    c43c:	e59f305c 	ldr	r3, [pc, #92]	; c4a0 <.text+0xc4a0>
    c440:	e0823003 	add	r3, r2, r3
    c444:	e2832003 	add	r2, r3, #3	; 0x3
    c448:	e55b1012 	ldrb	r1, [fp, #-18]
    c44c:	e51b3020 	ldr	r3, [fp, #-32]
    c450:	e1a0c001 	mov	ip, r1
    c454:	e1a00002 	mov	r0, r2
    c458:	e1a01003 	mov	r1, r3
    c45c:	e1a0200c 	mov	r2, ip
    c460:	eb004388 	bl	1d288 <__memcpy_from_arm>
	jetiSetValue6B(id,0);
    c464:	e55b3018 	ldrb	r3, [fp, #-24]
    c468:	e1a00003 	mov	r0, r3
    c46c:	e3a01000 	mov	r1, #0	; 0x0
    c470:	ebfffd8c 	bl	baa8 <jetiSetValue6B>
	jetiSetDecimalPoint(id,0);
    c474:	e55b3018 	ldrb	r3, [fp, #-24]
    c478:	e1a00003 	mov	r0, r3
    c47c:	e3a01000 	mov	r1, #0	; 0x0
    c480:	ebfffca4 	bl	b718 <jetiSetDecimalPoint>

	return error;
    c484:	e55b3011 	ldrb	r3, [fp, #-17]
    c488:	e50b3024 	str	r3, [fp, #-36]
    c48c:	e51b3024 	ldr	r3, [fp, #-36]

}
    c490:	e1a00003 	mov	r0, r3
    c494:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c498:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c49c:	e12fff1e 	bx	lr
    c4a0:	4000527c 	andmi	r5, r0, ip, ror r2

0000c4a4 <ee_erase>:
/* revision history:                                                   	*/
/* - Rev. 1.1 adds interrupt disable feature.							*/
/*                                                                     	*/
/************************************************************************/
void ee_erase(unsigned int command_ee,unsigned int result_ee[]){
    c4a4:	e1a0c00d 	mov	ip, sp
    c4a8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c4ac:	e24cb004 	sub	fp, ip, #4	; 0x4
    c4b0:	e24dd02c 	sub	sp, sp, #44	; 0x2c
    c4b4:	e50b0034 	str	r0, [fp, #-52]
    c4b8:	e50b1038 	str	r1, [fp, #-56]
	unsigned int command_iap[5];
	unsigned int result_iap[3];
	unsigned long int enabled_interrupts;

	enabled_interrupts = VICIntEnable;  //disable all interrupts
    c4bc:	e3a03000 	mov	r3, #0	; 0x0
    c4c0:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    c4c4:	e5933000 	ldr	r3, [r3]
    c4c8:	e50b3010 	str	r3, [fp, #-16]
	VICIntEnClr        = enabled_interrupts;
    c4cc:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    c4d0:	e243300b 	sub	r3, r3, #11	; 0xb
    c4d4:	e51b2010 	ldr	r2, [fp, #-16]
    c4d8:	e5832000 	str	r2, [r3]

	command_iap[0]=50;					//prepare sectors from EE_SEC_L to EE_SEC_H for erase
    c4dc:	e3a03032 	mov	r3, #50	; 0x32
    c4e0:	e50b3024 	str	r3, [fp, #-36]
	command_iap[1]=EE_SEC_L;
    c4e4:	e3a0300e 	mov	r3, #14	; 0xe
    c4e8:	e50b3020 	str	r3, [fp, #-32]
	command_iap[2]=EE_SEC_H;
    c4ec:	e3a0300e 	mov	r3, #14	; 0xe
    c4f0:	e50b301c 	str	r3, [fp, #-28]
	iap_entry=(IAP) IAP_LOCATION;
    c4f4:	e59f20e0 	ldr	r2, [pc, #224]	; c5dc <.text+0xc5dc>
    c4f8:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c4fc:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    c500:	e59f30d4 	ldr	r3, [pc, #212]	; c5dc <.text+0xc5dc>
    c504:	e593c000 	ldr	ip, [r3]
    c508:	e24b3024 	sub	r3, fp, #36	; 0x24
    c50c:	e24b2030 	sub	r2, fp, #48	; 0x30
    c510:	e1a00003 	mov	r0, r3
    c514:	e1a01002 	mov	r1, r2
    c518:	e1a0e00f 	mov	lr, pc
    c51c:	e12fff1c 	bx	ip

	command_iap[0]=52;					//erase sectors from EE_SEC_L to EE_SEC_H
    c520:	e3a03034 	mov	r3, #52	; 0x34
    c524:	e50b3024 	str	r3, [fp, #-36]
	command_iap[1]=EE_SEC_L;
    c528:	e3a0300e 	mov	r3, #14	; 0xe
    c52c:	e50b3020 	str	r3, [fp, #-32]
	command_iap[2]=EE_SEC_H;
    c530:	e3a0300e 	mov	r3, #14	; 0xe
    c534:	e50b301c 	str	r3, [fp, #-28]
	command_iap[3]=EE_CCLK;
    c538:	e3a03cea 	mov	r3, #59904	; 0xea00
    c53c:	e2833060 	add	r3, r3, #96	; 0x60
    c540:	e50b3018 	str	r3, [fp, #-24]
	iap_entry=(IAP) IAP_LOCATION;
    c544:	e59f2090 	ldr	r2, [pc, #144]	; c5dc <.text+0xc5dc>
    c548:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c54c:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    c550:	e59f3084 	ldr	r3, [pc, #132]	; c5dc <.text+0xc5dc>
    c554:	e593c000 	ldr	ip, [r3]
    c558:	e24b3024 	sub	r3, fp, #36	; 0x24
    c55c:	e24b2030 	sub	r2, fp, #48	; 0x30
    c560:	e1a00003 	mov	r0, r3
    c564:	e1a01002 	mov	r1, r2
    c568:	e1a0e00f 	mov	lr, pc
    c56c:	e12fff1c 	bx	ip

	command_iap[0]=53;					//blankcheck sectors from EE_SEC_L to EE_SEC_H
    c570:	e3a03035 	mov	r3, #53	; 0x35
    c574:	e50b3024 	str	r3, [fp, #-36]
	command_iap[1]=EE_SEC_L;
    c578:	e3a0300e 	mov	r3, #14	; 0xe
    c57c:	e50b3020 	str	r3, [fp, #-32]
	command_iap[2]=EE_SEC_H;
    c580:	e3a0300e 	mov	r3, #14	; 0xe
    c584:	e50b301c 	str	r3, [fp, #-28]
	iap_entry=(IAP) IAP_LOCATION;
    c588:	e59f204c 	ldr	r2, [pc, #76]	; c5dc <.text+0xc5dc>
    c58c:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c590:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    c594:	e59f3040 	ldr	r3, [pc, #64]	; c5dc <.text+0xc5dc>
    c598:	e593c000 	ldr	ip, [r3]
    c59c:	e24b3024 	sub	r3, fp, #36	; 0x24
    c5a0:	e24b2030 	sub	r2, fp, #48	; 0x30
    c5a4:	e1a00003 	mov	r0, r3
    c5a8:	e1a01002 	mov	r1, r2
    c5ac:	e1a0e00f 	mov	lr, pc
    c5b0:	e12fff1c 	bx	ip

	VICIntEnable = enabled_interrupts;  //restore interrupt enable register
    c5b4:	e3a03000 	mov	r3, #0	; 0x0
    c5b8:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    c5bc:	e51b2010 	ldr	r2, [fp, #-16]
    c5c0:	e5832000 	str	r2, [r3]

	result_ee[0]=result_iap[0];
    c5c4:	e51b2030 	ldr	r2, [fp, #-48]
    c5c8:	e51b3038 	ldr	r3, [fp, #-56]
    c5cc:	e5832000 	str	r2, [r3]
	return;
}
    c5d0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c5d4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c5d8:	e12fff1e 	bx	lr
    c5dc:	400053d0 	ldrmid	r5, [r0], -r0

0000c5e0 <ee_write>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_write(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - An address of a content of ee_data type that has		*/
/*                 to be programmed into EEPROM.                       	*/
/*  result_ee[0] - Returns a response to the last IAP command used.		*/
/*                 0 - data successfully programmed in EEPROM.			*/
/*               501 - no space in EEPROM to program data.             	*/
/*                 For all other response values, see microcontroller 	*/
/*				   User Manual, IAP Commands and Status Codes Summary.	*/
/*  result_ee[1] - Not used.  	                              			*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  EE_BUFFER_SIZE 	   - IAP buffer size; must be 256 or 512 			*/
/*  NO_SPACE_IN_EEPROM - EEPROM is full and no data can be programmed	*/
/*  EE_BUFFER_MASK	   - parameter used for interfacing with IAP		*/
/*  EE_REC_SIZE   	   - ee_data structure size in bytes        		*/
/*  EE_SEC_L 	 	   - micro's Flash sector where EEPROM begins		*/
/*  EE_SEC_H 	 	   - micro's Flash sector where EEPROM ends			*/
/*  EE_CCLK		 	   - micro's system clock (cclk)                	*/
/*                                                                     	*/
/* description:															*/
/*  This function writes a single structure of ee_data type into the	*/
/*  EEPROM using an In Application	Programming (IAP) routines (see 	*/
/*  User Manual for more details). command_ee contains an address of	*/
/*  this structure. EEPROM is scanned for the last (if any) record 		*/
/*  identifier (EE_REC_ID), and a new record is added next to it.      	*/
/*  Also, this function disables all interrupts while erasing the       */
/*  EEPROM. If this is not needed, three lines of the ee_write          */
/*  subroutine can simply be commented-out without affecting the        */
/*  routine performance at all.                                         */
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Rev. 1.1 fixes a bug related to verifying a content written into	*/
/*   the EEPROM. 1.0 was reporting missmatch even when there were no	*/
/*   problems at all.													*/
/*   Rev. 1.1 adds interrupt disable feature.							*/
/*                                                                     	*/
/************************************************************************/
void ee_write(unsigned int command_ee,unsigned int result_ee[]){
    c5e0:	e1a0c00d 	mov	ip, sp
    c5e4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c5e8:	e24cb004 	sub	fp, ip, #4	; 0x4
    c5ec:	e24ddf4f 	sub	sp, sp, #316	; 0x13c
    c5f0:	e50b0144 	str	r0, [fp, #-324]
    c5f4:	e50b1148 	str	r1, [fp, #-328]
	int location;
	unsigned int *source, *destination, i;
	unsigned char ee_buffer[EE_BUFFER_SIZE];
	unsigned int command_iap[5], result_iap[3];
	unsigned long int enabled_interrupts;

	location = ee_locate();
    c5f8:	eb0000dc 	bl	c970 <ee_locate>
    c5fc:	e1a03000 	mov	r3, r0
    c600:	e50b3020 	str	r3, [fp, #-32]
	if (location == -1){
    c604:	e51b3020 	ldr	r3, [fp, #-32]
    c608:	e3730001 	cmn	r3, #1	; 0x1
    c60c:	1a000004 	bne	c624 <ee_write+0x44>
		result_ee[0]=NO_SPACE_IN_EEPROM;
    c610:	e51b2148 	ldr	r2, [fp, #-328]
    c614:	e3a03f7d 	mov	r3, #500	; 0x1f4
    c618:	e2833001 	add	r3, r3, #1	; 0x1
    c61c:	e5823000 	str	r3, [r2]
    c620:	ea000073 	b	c7f4 <ee_write+0x214>
	}
	else{
		for (i=0;i<EE_BUFFER_SIZE;i++) ee_buffer[i]=0xFF;
    c624:	e3a03000 	mov	r3, #0	; 0x0
    c628:	e50b3014 	str	r3, [fp, #-20]
    c62c:	ea00000a 	b	c65c <ee_write+0x7c>
    c630:	e51b2014 	ldr	r2, [fp, #-20]
    c634:	e3a034bb 	mov	r3, #-1157627904	; 0xbb000000
    c638:	e1a03b43 	mov	r3, r3, asr #22
    c63c:	e24b100c 	sub	r1, fp, #12	; 0xc
    c640:	e0812002 	add	r2, r1, r2
    c644:	e0822003 	add	r2, r2, r3
    c648:	e3e03000 	mvn	r3, #0	; 0x0
    c64c:	e5c23000 	strb	r3, [r2]
    c650:	e51b3014 	ldr	r3, [fp, #-20]
    c654:	e2833001 	add	r3, r3, #1	; 0x1
    c658:	e50b3014 	str	r3, [fp, #-20]
    c65c:	e51b3014 	ldr	r3, [fp, #-20]
    c660:	e35300ff 	cmp	r3, #255	; 0xff
    c664:	9afffff1 	bls	c630 <ee_write+0x50>

		destination = (unsigned int *) ((&ee_buffer[0])+((unsigned int)location & EE_BUFFER_MASK));
    c668:	e24b3e12 	sub	r3, fp, #288	; 0x120
    c66c:	e50b3018 	str	r3, [fp, #-24]
		source = (unsigned int *) command_ee;
    c670:	e51b3144 	ldr	r3, [fp, #-324]
    c674:	e50b301c 	str	r3, [fp, #-28]
		for(i=0;i!=EE_REC_SIZE/4;i++) *(destination+i) = *(source+i);
    c678:	e3a03000 	mov	r3, #0	; 0x0
    c67c:	e50b3014 	str	r3, [fp, #-20]
    c680:	ea00000e 	b	c6c0 <ee_write+0xe0>
    c684:	e51b3014 	ldr	r3, [fp, #-20]
    c688:	e1a03103 	mov	r3, r3, lsl #2
    c68c:	e1a02003 	mov	r2, r3
    c690:	e51b3018 	ldr	r3, [fp, #-24]
    c694:	e0821003 	add	r1, r2, r3
    c698:	e51b3014 	ldr	r3, [fp, #-20]
    c69c:	e1a03103 	mov	r3, r3, lsl #2
    c6a0:	e1a02003 	mov	r2, r3
    c6a4:	e51b301c 	ldr	r3, [fp, #-28]
    c6a8:	e0823003 	add	r3, r2, r3
    c6ac:	e5933000 	ldr	r3, [r3]
    c6b0:	e5813000 	str	r3, [r1]
    c6b4:	e51b3014 	ldr	r3, [fp, #-20]
    c6b8:	e2833001 	add	r3, r3, #1	; 0x1
    c6bc:	e50b3014 	str	r3, [fp, #-20]
    c6c0:	e51b3014 	ldr	r3, [fp, #-20]
    c6c4:	e3530040 	cmp	r3, #64	; 0x40
    c6c8:	1affffed 	bne	c684 <ee_write+0xa4>

		enabled_interrupts = VICIntEnable;  //disable all interrupts
    c6cc:	e3a03000 	mov	r3, #0	; 0x0
    c6d0:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    c6d4:	e5933000 	ldr	r3, [r3]
    c6d8:	e50b3010 	str	r3, [fp, #-16]
		VICIntEnClr        = enabled_interrupts;
    c6dc:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    c6e0:	e243300b 	sub	r3, r3, #11	; 0xb
    c6e4:	e51b2010 	ldr	r2, [fp, #-16]
    c6e8:	e5832000 	str	r2, [r3]

		command_iap[0]=50;					//prepare sectors from EE_SEC_L to EE_SEC_H for erase
    c6ec:	e3a03032 	mov	r3, #50	; 0x32
    c6f0:	e50b3134 	str	r3, [fp, #-308]
		command_iap[1]=EE_SEC_L;
    c6f4:	e3a0300e 	mov	r3, #14	; 0xe
    c6f8:	e50b3130 	str	r3, [fp, #-304]
		command_iap[2]=EE_SEC_H;
    c6fc:	e3a0300e 	mov	r3, #14	; 0xe
    c700:	e50b312c 	str	r3, [fp, #-300]
		iap_entry=(IAP) IAP_LOCATION;
    c704:	e59f20f4 	ldr	r2, [pc, #244]	; c800 <.text+0xc800>
    c708:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c70c:	e5823000 	str	r3, [r2]
		iap_entry(command_iap,result_iap);
    c710:	e59f30e8 	ldr	r3, [pc, #232]	; c800 <.text+0xc800>
    c714:	e593c000 	ldr	ip, [r3]
    c718:	e24b3f4d 	sub	r3, fp, #308	; 0x134
    c71c:	e24b2d05 	sub	r2, fp, #320	; 0x140
    c720:	e1a00003 	mov	r0, r3
    c724:	e1a01002 	mov	r1, r2
    c728:	e1a0e00f 	mov	lr, pc
    c72c:	e12fff1c 	bx	ip

		command_iap[0]=51;					//copy RAM to flash/eeprom
    c730:	e3a03033 	mov	r3, #51	; 0x33
    c734:	e50b3134 	str	r3, [fp, #-308]
		command_iap[1]=(unsigned int) (location & EE_START_MASK);
    c738:	e51b3020 	ldr	r3, [fp, #-32]
    c73c:	e3c330ff 	bic	r3, r3, #255	; 0xff
    c740:	e50b3130 	str	r3, [fp, #-304]
		command_iap[2]=(unsigned int) (&ee_buffer[0]);
    c744:	e24b3e12 	sub	r3, fp, #288	; 0x120
    c748:	e50b312c 	str	r3, [fp, #-300]
		command_iap[3]=EE_BUFFER_SIZE;
    c74c:	e3a03c01 	mov	r3, #256	; 0x100
    c750:	e50b3128 	str	r3, [fp, #-296]
		command_iap[4]=EE_CCLK;
    c754:	e3a03cea 	mov	r3, #59904	; 0xea00
    c758:	e2833060 	add	r3, r3, #96	; 0x60
    c75c:	e50b3124 	str	r3, [fp, #-292]
		iap_entry=(IAP) IAP_LOCATION;
    c760:	e59f2098 	ldr	r2, [pc, #152]	; c800 <.text+0xc800>
    c764:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c768:	e5823000 	str	r3, [r2]
		iap_entry(command_iap,result_iap);
    c76c:	e59f308c 	ldr	r3, [pc, #140]	; c800 <.text+0xc800>
    c770:	e593c000 	ldr	ip, [r3]
    c774:	e24b3f4d 	sub	r3, fp, #308	; 0x134
    c778:	e24b2d05 	sub	r2, fp, #320	; 0x140
    c77c:	e1a00003 	mov	r0, r3
    c780:	e1a01002 	mov	r1, r2
    c784:	e1a0e00f 	mov	lr, pc
    c788:	e12fff1c 	bx	ip

		command_iap[0]=56;					//compare RAM and flash/eeprom
    c78c:	e3a03038 	mov	r3, #56	; 0x38
    c790:	e50b3134 	str	r3, [fp, #-308]
		command_iap[1]=(unsigned int) source;
    c794:	e51b301c 	ldr	r3, [fp, #-28]
    c798:	e50b3130 	str	r3, [fp, #-304]
		command_iap[2]=(unsigned int) location;
    c79c:	e51b3020 	ldr	r3, [fp, #-32]
    c7a0:	e50b312c 	str	r3, [fp, #-300]
		command_iap[3]=EE_REC_SIZE;
    c7a4:	e3a03c01 	mov	r3, #256	; 0x100
    c7a8:	e50b3128 	str	r3, [fp, #-296]
		iap_entry=(IAP) IAP_LOCATION;
    c7ac:	e59f204c 	ldr	r2, [pc, #76]	; c800 <.text+0xc800>
    c7b0:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c7b4:	e5823000 	str	r3, [r2]
		iap_entry(command_iap,result_iap);
    c7b8:	e59f3040 	ldr	r3, [pc, #64]	; c800 <.text+0xc800>
    c7bc:	e593c000 	ldr	ip, [r3]
    c7c0:	e24b3f4d 	sub	r3, fp, #308	; 0x134
    c7c4:	e24b2d05 	sub	r2, fp, #320	; 0x140
    c7c8:	e1a00003 	mov	r0, r3
    c7cc:	e1a01002 	mov	r1, r2
    c7d0:	e1a0e00f 	mov	lr, pc
    c7d4:	e12fff1c 	bx	ip

		VICIntEnable = enabled_interrupts;  //restore interrupt enable register
    c7d8:	e3a03000 	mov	r3, #0	; 0x0
    c7dc:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    c7e0:	e51b2010 	ldr	r2, [fp, #-16]
    c7e4:	e5832000 	str	r2, [r3]

		result_ee[0]=result_iap[0];
    c7e8:	e51b2140 	ldr	r2, [fp, #-320]
    c7ec:	e51b3148 	ldr	r3, [fp, #-328]
    c7f0:	e5832000 	str	r2, [r3]
	}
	return;
}
    c7f4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c7f8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c7fc:	e12fff1e 	bx	lr
    c800:	400053d0 	ldrmid	r5, [r0], -r0

0000c804 <ee_read>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_read(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - Not used.											*/
/*  result_ee[0] - Returns a response.									*/
/*                 0 - data successfully found in EEPROM.				*/
/*               500 - no data/records available in EEPROM.				*/
/*  result_ee[1] - an address of the last record of ee_data type		*/
/*				   in EEPROM.  	                              			*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  NO_RECORDS_AVAILABLE - EEPROM is empty/no records identifiable		*/
/*						   with a record identifier (EE_REC_ID) found	*/
/*  EE_ADR_L 	 	   - micro's Flash address from where EEPROM begins	*/
/*  EE_REC_SIZE 	   - size (in bytes) of a ee_data structure        	*/
/*                                                                     	*/
/* description:															*/
/*  This function scans an EEPROM content looking for the last record 	*/
/*  that can be identified with a record identifier (EE_REC_ID). When 	*/
/*  such data is found, its address is passed as result_ee[1].			*/
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Rev. 1.0 had problems with accessing the last record in a fully	*/
/*   occupied EEPROM. Rev. 1.1 fixes this.								*/
/*                                                                     	*/
/************************************************************************/
void ee_read(unsigned int command_ee,unsigned int result_ee[]){
    c804:	e1a0c00d 	mov	ip, sp
    c808:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c80c:	e24cb004 	sub	fp, ip, #4	; 0x4
    c810:	e24dd00c 	sub	sp, sp, #12	; 0xc
    c814:	e50b0014 	str	r0, [fp, #-20]
    c818:	e50b1018 	str	r1, [fp, #-24]
	int location;

	location = ee_locate();
    c81c:	eb000053 	bl	c970 <ee_locate>
    c820:	e1a03000 	mov	r3, r0
    c824:	e50b3010 	str	r3, [fp, #-16]
	if (location == EE_ADDR_L){
    c828:	e51b3010 	ldr	r3, [fp, #-16]
    c82c:	e353090e 	cmp	r3, #229376	; 0x38000
    c830:	1a000003 	bne	c844 <ee_read+0x40>
		result_ee[0]=NO_RECORDS_AVAILABLE;
    c834:	e51b2018 	ldr	r2, [fp, #-24]
    c838:	e3a03f7d 	mov	r3, #500	; 0x1f4
    c83c:	e5823000 	str	r3, [r2]
    c840:	ea000010 	b	c888 <ee_read+0x84>
	}
	else{
		result_ee[0]=0;
    c844:	e51b3018 	ldr	r3, [fp, #-24]
    c848:	e3a02000 	mov	r2, #0	; 0x0
    c84c:	e5832000 	str	r2, [r3]
		if (location == -1)
    c850:	e51b3010 	ldr	r3, [fp, #-16]
    c854:	e3730001 	cmn	r3, #1	; 0x1
    c858:	1a000005 	bne	c874 <ee_read+0x70>
			result_ee[1]=(unsigned int)(EE_ADDR_H+1 - EE_REC_SIZE);
    c85c:	e51b3018 	ldr	r3, [fp, #-24]
    c860:	e2832004 	add	r2, r3, #4	; 0x4
    c864:	e3a03bff 	mov	r3, #261120	; 0x3fc00
    c868:	e2833c03 	add	r3, r3, #768	; 0x300
    c86c:	e5823000 	str	r3, [r2]
    c870:	ea000004 	b	c888 <ee_read+0x84>
		else
			result_ee[1]=(unsigned int)(location - EE_REC_SIZE);
    c874:	e51b3018 	ldr	r3, [fp, #-24]
    c878:	e2832004 	add	r2, r3, #4	; 0x4
    c87c:	e51b3010 	ldr	r3, [fp, #-16]
    c880:	e2433c01 	sub	r3, r3, #256	; 0x100
    c884:	e5823000 	str	r3, [r2]
	}
	return;
}
    c888:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c88c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c890:	e12fff1e 	bx	lr

0000c894 <ee_readn>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_readn(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - An index of a record in EEPROM that should be read.	*/
/*  result_ee[0] - Returns a response.									*/
/*                 0 - data successfully found in EEPROM.				*/
/*               502 - requested index of record in EEPROM is out of 	*/
/*                     EEPROM's memory.                                	*/
/*  result_ee[1] - an address of the specified record of ee_data type	*/
/*				   in EEPROM.  	                              			*/
/*                                                                     	*/
/* version: 1.0 (initial release 05/13/2005)                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  INDEX_OUT_OF_RANGE - index of a record in EEPROM specified by 		*/
/*						 command_ee is out of EEPROM's range			*/
/*  EE_ADR_L 	 	   - micro's Flash address from where EEPROM begins	*/
/*  EE_ADR_H 	 	   - micro's Flash address where EEPROM ends		*/
/*  EE_REC_SIZE 	   - size (in bytes) of a ee_data structure        	*/
/*                                                                     	*/
/* description:															*/
/*  This function returns in result_ee[1] an address of an EEPROM 		*/
/*  record index specified in command_ee. Index can not be less than 0.	*/
/*                                                                     	*/
/************************************************************************/
void ee_readn(unsigned int command_ee,unsigned int result_ee[]){
    c894:	e1a0c00d 	mov	ip, sp
    c898:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c89c:	e24cb004 	sub	fp, ip, #4	; 0x4
    c8a0:	e24dd008 	sub	sp, sp, #8	; 0x8
    c8a4:	e50b0010 	str	r0, [fp, #-16]
    c8a8:	e50b1014 	str	r1, [fp, #-20]
	if(command_ee>((EE_ADDR_H+1-EE_ADDR_L)/EE_REC_SIZE)){
    c8ac:	e51b3010 	ldr	r3, [fp, #-16]
    c8b0:	e3530080 	cmp	r3, #128	; 0x80
    c8b4:	9a000004 	bls	c8cc <ee_readn+0x38>
		result_ee[0]=INDEX_OUT_OF_RANGE;}
    c8b8:	e51b2014 	ldr	r2, [fp, #-20]
    c8bc:	e3a03f7d 	mov	r3, #500	; 0x1f4
    c8c0:	e2833002 	add	r3, r3, #2	; 0x2
    c8c4:	e5823000 	str	r3, [r2]
    c8c8:	ea000008 	b	c8f0 <ee_readn+0x5c>
	else{
		result_ee[0]=0;
    c8cc:	e51b2014 	ldr	r2, [fp, #-20]
    c8d0:	e3a03000 	mov	r3, #0	; 0x0
    c8d4:	e5823000 	str	r3, [r2]
		result_ee[1]=(unsigned int)(EE_ADDR_L+EE_REC_SIZE*command_ee);
    c8d8:	e51b3014 	ldr	r3, [fp, #-20]
    c8dc:	e2832004 	add	r2, r3, #4	; 0x4
    c8e0:	e51b3010 	ldr	r3, [fp, #-16]
    c8e4:	e1a03403 	mov	r3, r3, lsl #8
    c8e8:	e283390e 	add	r3, r3, #229376	; 0x38000
    c8ec:	e5823000 	str	r3, [r2]
	}
	return;
}
    c8f0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c8f4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c8f8:	e12fff1e 	bx	lr

0000c8fc <ee_count>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_count(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - Not used.											*/
/*  result_ee[0] - Returns a response. Always 0.						*/
/*  result_ee[1] - number of records of ee_data type in EEPROM.			*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  EE_ADR_L 	 	   - micro's Flash address from where EEPROM begins	*/
/*  EE_REC_SIZE 	   - size (in bytes) of a ee_data structure        	*/
/*                                                                     	*/
/* description:															*/
/*  This function returns number of records of ee_data type in EEPROM.	*/
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Initial release (1.0) was not supplying the right feedback in case */
/*   of counting records in a full EEPROM. Rev. 1.1 fixes this.         */
/*                                                                     	*/
/************************************************************************/
void ee_count(unsigned int command_ee,unsigned int result_ee[]){
    c8fc:	e1a0c00d 	mov	ip, sp
    c900:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c904:	e24cb004 	sub	fp, ip, #4	; 0x4
    c908:	e24dd00c 	sub	sp, sp, #12	; 0xc
    c90c:	e50b0014 	str	r0, [fp, #-20]
    c910:	e50b1018 	str	r1, [fp, #-24]
	int location;
	result_ee[0]=0;
    c914:	e51b2018 	ldr	r2, [fp, #-24]
    c918:	e3a03000 	mov	r3, #0	; 0x0
    c91c:	e5823000 	str	r3, [r2]
	location = ee_locate();
    c920:	eb000012 	bl	c970 <ee_locate>
    c924:	e1a03000 	mov	r3, r0
    c928:	e50b3010 	str	r3, [fp, #-16]
	if (location == -1) location = EE_ADDR_H+1;
    c92c:	e51b3010 	ldr	r3, [fp, #-16]
    c930:	e3730001 	cmn	r3, #1	; 0x1
    c934:	1a000001 	bne	c940 <ee_count+0x44>
    c938:	e3a03701 	mov	r3, #262144	; 0x40000
    c93c:	e50b3010 	str	r3, [fp, #-16]
	result_ee[1]=(unsigned int)((location-EE_ADDR_L)/EE_REC_SIZE);
    c940:	e51b3018 	ldr	r3, [fp, #-24]
    c944:	e2831004 	add	r1, r3, #4	; 0x4
    c948:	e51b3010 	ldr	r3, [fp, #-16]
    c94c:	e243390e 	sub	r3, r3, #229376	; 0x38000
    c950:	e28320ff 	add	r2, r3, #255	; 0xff
    c954:	e3530000 	cmp	r3, #0	; 0x0
    c958:	b1a03002 	movlt	r3, r2
    c95c:	e1a03443 	mov	r3, r3, asr #8
    c960:	e5813000 	str	r3, [r1]
	return;
}
    c964:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c968:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c96c:	e12fff1e 	bx	lr

0000c970 <ee_locate>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_locate()													*/
/*                                                                     	*/
/* type: int                                                          	*/
/*                                                                     	*/
/* parameters: none														*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  EE_ADR_L 	 	   - micro's Flash address from where EEPROM begins	*/
/*  EE_ADR_H 	 	   - micro's Flash address where EEPROM ends		*/
/*  EE_REC_ID 	 	   - a record indicator used to identify valid data	*/
/*  EE_REC_SIZE 	   - size (in bytes) of a ee_data structure        	*/
/*                                                                     	*/
/* description:															*/
/*  This function returns an address as of which new record can be 		*/
/*	added into Flash/EEPROM. In case of EEPROM being full, function     */
/*  returns -1. Searching is based on divide by two method that         */
/*  provides the fastest processing time.                               */
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Rev. 1.1 fixes a bug related to identifying an unused byte of 		*/
/*   EEPROM in an EEPROM with size not equal to EE_REC_SIZE * 2^k (k>=0)*/
/*                                                                     	*/
/************************************************************************/
int ee_locate(void){
    c970:	e1a0c00d 	mov	ip, sp
    c974:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c978:	e24cb004 	sub	fp, ip, #4	; 0x4
    c97c:	e24dd018 	sub	sp, sp, #24	; 0x18
	unsigned int addr_l, addr_m, addr_r, size, slice_limit;
	addr_l = EE_ADDR_L;
    c980:	e3a0390e 	mov	r3, #229376	; 0x38000
    c984:	e50b3020 	str	r3, [fp, #-32]
	if ((*((unsigned char *)addr_l))==0xFF) return(addr_l);
    c988:	e51b3020 	ldr	r3, [fp, #-32]
    c98c:	e5d33000 	ldrb	r3, [r3]
    c990:	e35300ff 	cmp	r3, #255	; 0xff
    c994:	1a000002 	bne	c9a4 <ee_locate+0x34>
    c998:	e51b3020 	ldr	r3, [fp, #-32]
    c99c:	e50b3024 	str	r3, [fp, #-36]
    c9a0:	ea00003f 	b	caa4 <ee_locate+0x134>
	addr_r = EE_ADDR_H+1;
    c9a4:	e3a03701 	mov	r3, #262144	; 0x40000
    c9a8:	e50b3018 	str	r3, [fp, #-24]
	if ((*((unsigned char *)(addr_r-EE_REC_SIZE)))==EE_REC_ID) return(-1);
    c9ac:	e51b3018 	ldr	r3, [fp, #-24]
    c9b0:	e2433c01 	sub	r3, r3, #256	; 0x100
    c9b4:	e5d33000 	ldrb	r3, [r3]
    c9b8:	e35300aa 	cmp	r3, #170	; 0xaa
    c9bc:	1a000002 	bne	c9cc <ee_locate+0x5c>
    c9c0:	e3e03000 	mvn	r3, #0	; 0x0
    c9c4:	e50b3024 	str	r3, [fp, #-36]
    c9c8:	ea000035 	b	caa4 <ee_locate+0x134>
	size = addr_r - addr_l;
    c9cc:	e51b2018 	ldr	r2, [fp, #-24]
    c9d0:	e51b3020 	ldr	r3, [fp, #-32]
    c9d4:	e0633002 	rsb	r3, r3, r2
    c9d8:	e50b3014 	str	r3, [fp, #-20]
	slice_limit = EE_REC_SIZE - 1;
    c9dc:	e3a030ff 	mov	r3, #255	; 0xff
    c9e0:	e50b3010 	str	r3, [fp, #-16]
	while(size != EE_REC_SIZE){
    c9e4:	ea000029 	b	ca90 <ee_locate+0x120>
		addr_m = (addr_r+addr_l)/2;
    c9e8:	e51b2018 	ldr	r2, [fp, #-24]
    c9ec:	e51b3020 	ldr	r3, [fp, #-32]
    c9f0:	e0823003 	add	r3, r2, r3
    c9f4:	e1a030a3 	mov	r3, r3, lsr #1
    c9f8:	e50b301c 	str	r3, [fp, #-28]
		if ((addr_m & slice_limit)!=0x00000000){
    c9fc:	e51b201c 	ldr	r2, [fp, #-28]
    ca00:	e51b3010 	ldr	r3, [fp, #-16]
    ca04:	e0023003 	and	r3, r2, r3
    ca08:	e3530000 	cmp	r3, #0	; 0x0
    ca0c:	0a000013 	beq	ca60 <ee_locate+0xf0>
			if ((*((unsigned char *)(addr_r - EE_REC_SIZE)))==0xFF) 
    ca10:	e51b3018 	ldr	r3, [fp, #-24]
    ca14:	e2433c01 	sub	r3, r3, #256	; 0x100
    ca18:	e5d33000 	ldrb	r3, [r3]
    ca1c:	e35300ff 	cmp	r3, #255	; 0xff
    ca20:	1a000003 	bne	ca34 <ee_locate+0xc4>
				addr_r = addr_r - EE_REC_SIZE;
    ca24:	e51b3018 	ldr	r3, [fp, #-24]
    ca28:	e2433c01 	sub	r3, r3, #256	; 0x100
    ca2c:	e50b3018 	str	r3, [fp, #-24]
    ca30:	ea000002 	b	ca40 <ee_locate+0xd0>
			else
				addr_l = addr_l + EE_REC_SIZE;
    ca34:	e51b3020 	ldr	r3, [fp, #-32]
    ca38:	e2833c01 	add	r3, r3, #256	; 0x100
    ca3c:	e50b3020 	str	r3, [fp, #-32]
			addr_m = (addr_r+addr_l)/2;
    ca40:	e51b2018 	ldr	r2, [fp, #-24]
    ca44:	e51b3020 	ldr	r3, [fp, #-32]
    ca48:	e0823003 	add	r3, r2, r3
    ca4c:	e1a030a3 	mov	r3, r3, lsr #1
    ca50:	e50b301c 	str	r3, [fp, #-28]
			size = size - EE_REC_SIZE;
    ca54:	e51b3014 	ldr	r3, [fp, #-20]
    ca58:	e2433c01 	sub	r3, r3, #256	; 0x100
    ca5c:	e50b3014 	str	r3, [fp, #-20]
		}
		if ((*((unsigned char *)addr_m))==0xFF)
    ca60:	e51b301c 	ldr	r3, [fp, #-28]
    ca64:	e5d33000 	ldrb	r3, [r3]
    ca68:	e35300ff 	cmp	r3, #255	; 0xff
    ca6c:	1a000002 	bne	ca7c <ee_locate+0x10c>
			addr_r = addr_m;
    ca70:	e51b301c 	ldr	r3, [fp, #-28]
    ca74:	e50b3018 	str	r3, [fp, #-24]
    ca78:	ea000001 	b	ca84 <ee_locate+0x114>
		else
			addr_l = addr_m;
    ca7c:	e51b301c 	ldr	r3, [fp, #-28]
    ca80:	e50b3020 	str	r3, [fp, #-32]
		size = size/2;
    ca84:	e51b3014 	ldr	r3, [fp, #-20]
    ca88:	e1a030a3 	mov	r3, r3, lsr #1
    ca8c:	e50b3014 	str	r3, [fp, #-20]
    ca90:	e51b3014 	ldr	r3, [fp, #-20]
    ca94:	e3530c01 	cmp	r3, #256	; 0x100
    ca98:	1affffd2 	bne	c9e8 <ee_locate+0x78>
	}
	return(addr_r);
    ca9c:	e51b3018 	ldr	r3, [fp, #-24]
    caa0:	e50b3024 	str	r3, [fp, #-36]
    caa4:	e51b3024 	ldr	r3, [fp, #-36]
}
    caa8:	e1a00003 	mov	r0, r3
    caac:	e24bd00c 	sub	sp, fp, #12	; 0xc
    cab0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    cab4:	e12fff1e 	bx	lr

0000cab8 <enter_isp>:

void enter_isp()
{
    cab8:	e1a0c00d 	mov	ip, sp
    cabc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    cac0:	e24cb004 	sub	fp, ip, #4	; 0x4
    cac4:	e24dd024 	sub	sp, sp, #36	; 0x24
	unsigned int command_iap[5], result_iap[3];
	unsigned long enabled_interrupts;

	//this functions enters the ISP mode by software
	//disable PLL

	enabled_interrupts = VICIntEnable;  //disable all interrupts
    cac8:	e3a03000 	mov	r3, #0	; 0x0
    cacc:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    cad0:	e5933000 	ldr	r3, [r3]
    cad4:	e50b3010 	str	r3, [fp, #-16]
	VICIntEnClr        = enabled_interrupts;
    cad8:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    cadc:	e243300b 	sub	r3, r3, #11	; 0xb
    cae0:	e51b2010 	ldr	r2, [fp, #-16]
    cae4:	e5832000 	str	r2, [r3]


	PLLCON=0; //PLL disabled
    cae8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    caec:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    caf0:	e2833080 	add	r3, r3, #128	; 0x80
    caf4:	e3a02000 	mov	r2, #0	; 0x0
    caf8:	e5832000 	str	r2, [r3]

	command_iap[0]=57;
    cafc:	e3a03039 	mov	r3, #57	; 0x39
    cb00:	e50b3024 	str	r3, [fp, #-36]
	iap_entry=(IAP) IAP_LOCATION;
    cb04:	e59f2030 	ldr	r2, [pc, #48]	; cb3c <.text+0xcb3c>
    cb08:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    cb0c:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    cb10:	e59f3024 	ldr	r3, [pc, #36]	; cb3c <.text+0xcb3c>
    cb14:	e593c000 	ldr	ip, [r3]
    cb18:	e24b3024 	sub	r3, fp, #36	; 0x24
    cb1c:	e24b2030 	sub	r2, fp, #48	; 0x30
    cb20:	e1a00003 	mov	r0, r3
    cb24:	e1a01002 	mov	r1, r2
    cb28:	e1a0e00f 	mov	lr, pc
    cb2c:	e12fff1c 	bx	ip

}
    cb30:	e24bd00c 	sub	sp, fp, #12	; 0xc
    cb34:	e89d6800 	ldmia	sp, {fp, sp, lr}
    cb38:	e12fff1e 	bx	lr
    cb3c:	400053d0 	ldrmid	r5, [r0], -r0

0000cb40 <lab>:
/*----------------------------------------------------------------------*/
/*------------------ Main Loop (called at 1 kHz) -----------------------*/
/*----------------------------------------------------------------------*/
void lab(void)
{
    cb40:	e1a0c00d 	mov	ip, sp
    cb44:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    cb48:	e24cb004 	sub	fp, ip, #4	; 0x4
	// Desired Position
	x_nom[0] = 0.0;		// x/North (m)
    cb4c:	e59f2040 	ldr	r2, [pc, #64]	; cb94 <.text+0xcb94>
    cb50:	e59f3040 	ldr	r3, [pc, #64]	; cb98 <.text+0xcb98>
    cb54:	e5823000 	str	r3, [r2]
	x_nom[1] = 0.0;		// y/East (m)
    cb58:	e59f2034 	ldr	r2, [pc, #52]	; cb94 <.text+0xcb94>
    cb5c:	e59f3034 	ldr	r3, [pc, #52]	; cb98 <.text+0xcb98>
    cb60:	e5823004 	str	r3, [r2, #4]
	//x_nom[2] = -1.0;	// z/Down (m)

	//new hight scale is based on inches
	x_nom[2] = 36;
    cb64:	e59f2028 	ldr	r2, [pc, #40]	; cb94 <.text+0xcb94>
    cb68:	e59f302c 	ldr	r3, [pc, #44]	; cb9c <.text+0xcb9c>
    cb6c:	e5823008 	str	r3, [r2, #8]

	x_nom[3] = 0.0;		// yaw (rad)
    cb70:	e59f201c 	ldr	r2, [pc, #28]	; cb94 <.text+0xcb94>
    cb74:	e59f301c 	ldr	r3, [pc, #28]	; cb98 <.text+0xcb98>
    cb78:	e582300c 	str	r3, [r2, #12]

	// Velocity Estimation	
	VelocityEst();
    cb7c:	eb000007 	bl	cba0 <VelocityEst>

	// Lab 3
	//lab3();

	// Lab 2
	//lab2();

	// Convert Controller Outputs to Motor Inputs
	//Command();
	Bens_Control_Law();
    cb80:	eb0004b5 	bl	de5c <Bens_Control_Law>
	Bens_Command();
    cb84:	eb000567 	bl	e128 <Bens_Command>
	
}
    cb88:	e24bd00c 	sub	sp, fp, #12	; 0xc
    cb8c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    cb90:	e12fff1e 	bx	lr
    cb94:	4000541c 	andmi	r5, r0, ip, lsl r4
    cb98:	00000000 	andeq	r0, r0, r0
    cb9c:	42100000 	andmis	r0, r0, #0	; 0x0

0000cba0 <VelocityEst>:
/*----------------------------------------------------------------------*/
/*---------------- End Main Loop (called at 1 kHz) ---------------------*/
/*----------------------------------------------------------------------*/

/*----------------------------------------------------------------------*/
/*------------------------------ Helpers -------------------------------*/
/*----------------------------------------------------------------------*/
/*---------- Velocity Estimator ----------*/
void VelocityEst() {
    cba0:	e1a0c00d 	mov	ip, sp
    cba4:	e92dd9f0 	stmdb	sp!, {r4, r5, r6, r7, r8, fp, ip, lr, pc}
    cba8:	e24cb004 	sub	fp, ip, #4	; 0x4
    cbac:	e24dd004 	sub	sp, sp, #4	; 0x4

	// Velocity Estimation
	if (initialize == 0)
    cbb0:	e59f3090 	ldr	r3, [pc, #144]	; cc48 <.text+0xcc48>
    cbb4:	e5933000 	ldr	r3, [r3]
    cbb8:	e3530000 	cmp	r3, #0	; 0x0
    cbbc:	1a00002f 	bne	cc80 <.text+0xcc80>
	{
		// Initialization
		mocap.dX = real_mocap.dX;
    cbc0:	e59f30a4 	ldr	r3, [pc, #164]	; cc6c <.text+0xcc6c>
    cbc4:	e5932008 	ldr	r2, [r3, #8]
    cbc8:	e59f30a0 	ldr	r3, [pc, #160]	; cc70 <.text+0xcc70>
    cbcc:	e5832008 	str	r2, [r3, #8]
		mocap.dY = real_mocap.dY;
    cbd0:	e59f3094 	ldr	r3, [pc, #148]	; cc6c <.text+0xcc6c>
    cbd4:	e593200c 	ldr	r2, [r3, #12]
    cbd8:	e59f3090 	ldr	r3, [pc, #144]	; cc70 <.text+0xcc70>
    cbdc:	e583200c 	str	r2, [r3, #12]
		mocap.dZ = real_mocap.dZ;
    cbe0:	e59f3084 	ldr	r3, [pc, #132]	; cc6c <.text+0xcc6c>
    cbe4:	e5932010 	ldr	r2, [r3, #16]
    cbe8:	e59f3080 	ldr	r3, [pc, #128]	; cc70 <.text+0xcc70>
    cbec:	e5832010 	str	r2, [r3, #16]
		mocap.dVx = 0.0;
    cbf0:	e59f2078 	ldr	r2, [pc, #120]	; cc70 <.text+0xcc70>
    cbf4:	e59f3050 	ldr	r3, [pc, #80]	; cc4c <.text+0xcc4c>
    cbf8:	e5823014 	str	r3, [r2, #20]
		mocap.dVy = 0.0;
    cbfc:	e59f206c 	ldr	r2, [pc, #108]	; cc70 <.text+0xcc70>
    cc00:	e59f3044 	ldr	r3, [pc, #68]	; cc4c <.text+0xcc4c>
    cc04:	e5823018 	str	r3, [r2, #24]
		mocap.dVz = 0.0;
    cc08:	e59f2060 	ldr	r2, [pc, #96]	; cc70 <.text+0xcc70>
    cc0c:	e59f3038 	ldr	r3, [pc, #56]	; cc4c <.text+0xcc4c>
    cc10:	e582301c 	str	r3, [r2, #28]

		// End Initialization if first packet from MoCap received
		if (real_mocap.dX != 0.0)
    cc14:	e59f3050 	ldr	r3, [pc, #80]	; cc6c <.text+0xcc6c>
    cc18:	e5933008 	ldr	r3, [r3, #8]
    cc1c:	e1a00003 	mov	r0, r3
    cc20:	e59f1024 	ldr	r1, [pc, #36]	; cc4c <.text+0xcc4c>
    cc24:	eb001eb7 	bl	14708 <__cmpsf2>
    cc28:	e1a03000 	mov	r3, r0
    cc2c:	e3530000 	cmp	r3, #0	; 0x0
    cc30:	1a000000 	bne	cc38 <VelocityEst+0x98>
    cc34:	ea00011c 	b	d0ac <.text+0xd0ac>
		{		
			initialize = 1;
    cc38:	e59f2008 	ldr	r2, [pc, #8]	; cc48 <.text+0xcc48>
    cc3c:	e3a03001 	mov	r3, #1	; 0x1
    cc40:	e5823000 	str	r3, [r2]
    cc44:	ea000118 	b	d0ac <.text+0xd0ac>
    cc48:	400022b0 	strmih	r2, [r0], -r0
    cc4c:	00000000 	andeq	r0, r0, r0
    cc50:	3e4ccccd 	cdpcc	12, 4, cr12, cr12, cr13, {6}
    cc54:	40002110 	andmi	r2, r0, r0, lsl r1
    cc58:	400022b4 	strmih	r2, [r0], -r4
    cc5c:	40002210 	andmi	r2, r0, r0, lsl r2
    cc60:	40002114 	andmi	r2, r0, r4, lsl r1
    cc64:	40002108 	andmi	r2, r0, r8, lsl #2
    cc68:	400021a4 	andmi	r2, r0, r4, lsr #3
    cc6c:	4000544c 	andmi	r5, r0, ip, asr #8
    cc70:	400053ec 	andmi	r5, r0, ip, ror #7
    cc74:	400021a8 	andmi	r2, r0, r8, lsr #3
    cc78:	3f847ae1 	svccc	0x00847ae1
    cc7c:	47ae147b 	undefined
		}
	}
	else 
	{
		// Update velocity estimate at 100 Hz
		if (velocityEstHolder == 0)
    cc80:	e51f3014 	ldr	r3, [pc, #-20]	; cc74 <.text+0xcc74>
    cc84:	e5933000 	ldr	r3, [r3]
    cc88:	e3530000 	cmp	r3, #0	; 0x0
    cc8c:	1a0000fa 	bne	d07c <.text+0xd07c>
		{			
			/*----- Low Pass Filtering -----*/
			// Low Pass Filter Gain
			float alpha = 0.2;
    cc90:	e51f3048 	ldr	r3, [pc, #-72]	; cc50 <.text+0xcc50>
    cc94:	e50b3024 	str	r3, [fp, #-36]

			// Finite Difference Velocity Estimation
			VelEstX = (real_mocap.dX - previousXMeas)/0.01;
    cc98:	e51f3034 	ldr	r3, [pc, #-52]	; cc6c <.text+0xcc6c>
    cc9c:	e5932008 	ldr	r2, [r3, #8]
    cca0:	e51f3054 	ldr	r3, [pc, #-84]	; cc54 <.text+0xcc54>
    cca4:	e5933000 	ldr	r3, [r3]
    cca8:	e1a00002 	mov	r0, r2
    ccac:	e1a01003 	mov	r1, r3
    ccb0:	eb001d29 	bl	1415c <__aeabi_fsub>
    ccb4:	e1a03000 	mov	r3, r0
    ccb8:	e1a00003 	mov	r0, r3
    ccbc:	eb001b3e 	bl	139bc <__aeabi_f2d>
    ccc0:	e1a03000 	mov	r3, r0
    ccc4:	e1a04001 	mov	r4, r1
    ccc8:	e1a00003 	mov	r0, r3
    cccc:	e1a01004 	mov	r1, r4
    ccd0:	e24f2060 	sub	r2, pc, #96	; 0x60
    ccd4:	e892000c 	ldmia	r2, {r2, r3}
    ccd8:	eb001c0b 	bl	13d0c <__aeabi_ddiv>
    ccdc:	e1a03000 	mov	r3, r0
    cce0:	e1a04001 	mov	r4, r1
    cce4:	e1a00003 	mov	r0, r3
    cce8:	e1a01004 	mov	r1, r4
    ccec:	eb001cf0 	bl	140b4 <__aeabi_d2f>
    ccf0:	e1a02000 	mov	r2, r0
    ccf4:	e51f309c 	ldr	r3, [pc, #-156]	; cc60 <.text+0xcc60>
    ccf8:	e5832000 	str	r2, [r3]
			VelEstY = (real_mocap.dY - previousYMeas)/0.01;
    ccfc:	e51f3098 	ldr	r3, [pc, #-152]	; cc6c <.text+0xcc6c>
    cd00:	e593200c 	ldr	r2, [r3, #12]
    cd04:	e51f30b4 	ldr	r3, [pc, #-180]	; cc58 <.text+0xcc58>
    cd08:	e5933000 	ldr	r3, [r3]
    cd0c:	e1a00002 	mov	r0, r2
    cd10:	e1a01003 	mov	r1, r3
    cd14:	eb001d10 	bl	1415c <__aeabi_fsub>
    cd18:	e1a03000 	mov	r3, r0
    cd1c:	e1a00003 	mov	r0, r3
    cd20:	eb001b25 	bl	139bc <__aeabi_f2d>
    cd24:	e1a03000 	mov	r3, r0
    cd28:	e1a04001 	mov	r4, r1
    cd2c:	e1a00003 	mov	r0, r3
    cd30:	e1a01004 	mov	r1, r4
    cd34:	e24f20c4 	sub	r2, pc, #196	; 0xc4
    cd38:	e892000c 	ldmia	r2, {r2, r3}
    cd3c:	eb001bf2 	bl	13d0c <__aeabi_ddiv>
    cd40:	e1a03000 	mov	r3, r0
    cd44:	e1a04001 	mov	r4, r1
    cd48:	e1a00003 	mov	r0, r3
    cd4c:	e1a01004 	mov	r1, r4
    cd50:	eb001cd7 	bl	140b4 <__aeabi_d2f>
    cd54:	e1a02000 	mov	r2, r0
    cd58:	e51f30fc 	ldr	r3, [pc, #-252]	; cc64 <.text+0xcc64>
    cd5c:	e5832000 	str	r2, [r3]
			VelEstZ = (real_mocap.dZ - previousZMeas)/0.01;
    cd60:	e51f30fc 	ldr	r3, [pc, #-252]	; cc6c <.text+0xcc6c>
    cd64:	e5932010 	ldr	r2, [r3, #16]
    cd68:	e51f3114 	ldr	r3, [pc, #-276]	; cc5c <.text+0xcc5c>
    cd6c:	e5933000 	ldr	r3, [r3]
    cd70:	e1a00002 	mov	r0, r2
    cd74:	e1a01003 	mov	r1, r3
    cd78:	eb001cf7 	bl	1415c <__aeabi_fsub>
    cd7c:	e1a03000 	mov	r3, r0
    cd80:	e1a00003 	mov	r0, r3
    cd84:	eb001b0c 	bl	139bc <__aeabi_f2d>
    cd88:	e1a03000 	mov	r3, r0
    cd8c:	e1a04001 	mov	r4, r1
    cd90:	e1a00003 	mov	r0, r3
    cd94:	e1a01004 	mov	r1, r4
    cd98:	e24f2f4a 	sub	r2, pc, #296	; 0x128
    cd9c:	e892000c 	ldmia	r2, {r2, r3}
    cda0:	eb001bd9 	bl	13d0c <__aeabi_ddiv>
    cda4:	e1a03000 	mov	r3, r0
    cda8:	e1a04001 	mov	r4, r1
    cdac:	e1a00003 	mov	r0, r3
    cdb0:	e1a01004 	mov	r1, r4
    cdb4:	eb001cbe 	bl	140b4 <__aeabi_d2f>
    cdb8:	e1a02000 	mov	r2, r0
    cdbc:	e51f315c 	ldr	r3, [pc, #-348]	; cc68 <.text+0xcc68>
    cdc0:	e5832000 	str	r2, [r3]

			// Save Current MoCap Measurement as Previous Measurement
			previousXMeas = real_mocap.dX;
    cdc4:	e51f3160 	ldr	r3, [pc, #-352]	; cc6c <.text+0xcc6c>
    cdc8:	e5932008 	ldr	r2, [r3, #8]
    cdcc:	e51f3180 	ldr	r3, [pc, #-384]	; cc54 <.text+0xcc54>
    cdd0:	e5832000 	str	r2, [r3]
			previousYMeas = real_mocap.dY;			
    cdd4:	e51f3170 	ldr	r3, [pc, #-368]	; cc6c <.text+0xcc6c>
    cdd8:	e593200c 	ldr	r2, [r3, #12]
    cddc:	e51f318c 	ldr	r3, [pc, #-396]	; cc58 <.text+0xcc58>
    cde0:	e5832000 	str	r2, [r3]
			previousZMeas = real_mocap.dZ;
    cde4:	e51f3180 	ldr	r3, [pc, #-384]	; cc6c <.text+0xcc6c>
    cde8:	e5932010 	ldr	r2, [r3, #16]
    cdec:	e51f3198 	ldr	r3, [pc, #-408]	; cc5c <.text+0xcc5c>
    cdf0:	e5832000 	str	r2, [r3]

			// Low Pass Filter
			mocap.dVx = alpha*VelEstX+(1.0-alpha)*mocap.dVx;
    cdf4:	e51f319c 	ldr	r3, [pc, #-412]	; cc60 <.text+0xcc60>
    cdf8:	e5933000 	ldr	r3, [r3]
    cdfc:	e1a00003 	mov	r0, r3
    ce00:	e51b1024 	ldr	r1, [fp, #-36]
    ce04:	eb001d7d 	bl	14400 <__aeabi_fmul>
    ce08:	e1a03000 	mov	r3, r0
    ce0c:	e1a00003 	mov	r0, r3
    ce10:	eb001ae9 	bl	139bc <__aeabi_f2d>
    ce14:	e1a07000 	mov	r7, r0
    ce18:	e1a08001 	mov	r8, r1
    ce1c:	e51b0024 	ldr	r0, [fp, #-36]
    ce20:	eb001ae5 	bl	139bc <__aeabi_f2d>
    ce24:	e1a03000 	mov	r3, r0
    ce28:	e1a04001 	mov	r4, r1
    ce2c:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
    ce30:	e2800603 	add	r0, r0, #3145728	; 0x300000
    ce34:	e3a01000 	mov	r1, #0	; 0x0
    ce38:	e1a02003 	mov	r2, r3
    ce3c:	e1a03004 	mov	r3, r4
    ce40:	eb001a03 	bl	13654 <__aeabi_dsub>
    ce44:	e1a03000 	mov	r3, r0
    ce48:	e1a04001 	mov	r4, r1
    ce4c:	e1a05003 	mov	r5, r3
    ce50:	e1a06004 	mov	r6, r4
    ce54:	e51f31ec 	ldr	r3, [pc, #-492]	; cc70 <.text+0xcc70>
    ce58:	e5933014 	ldr	r3, [r3, #20]
    ce5c:	e1a00003 	mov	r0, r3
    ce60:	eb001ad5 	bl	139bc <__aeabi_f2d>
    ce64:	e1a03000 	mov	r3, r0
    ce68:	e1a04001 	mov	r4, r1
    ce6c:	e1a00005 	mov	r0, r5
    ce70:	e1a01006 	mov	r1, r6
    ce74:	e1a02003 	mov	r2, r3
    ce78:	e1a03004 	mov	r3, r4
    ce7c:	eb001afe 	bl	13a7c <__aeabi_dmul>
    ce80:	e1a03000 	mov	r3, r0
    ce84:	e1a04001 	mov	r4, r1
    ce88:	e1a00007 	mov	r0, r7
    ce8c:	e1a01008 	mov	r1, r8
    ce90:	e1a02003 	mov	r2, r3
    ce94:	e1a03004 	mov	r3, r4
    ce98:	eb0019ee 	bl	13658 <__adddf3>
    ce9c:	e1a03000 	mov	r3, r0
    cea0:	e1a04001 	mov	r4, r1
    cea4:	e1a00003 	mov	r0, r3
    cea8:	e1a01004 	mov	r1, r4
    ceac:	eb001c80 	bl	140b4 <__aeabi_d2f>
    ceb0:	e1a02000 	mov	r2, r0
    ceb4:	e51f324c 	ldr	r3, [pc, #-588]	; cc70 <.text+0xcc70>
    ceb8:	e5832014 	str	r2, [r3, #20]
			mocap.dVy = alpha*VelEstY+(1.0-alpha)*mocap.dVy;
    cebc:	e51f3260 	ldr	r3, [pc, #-608]	; cc64 <.text+0xcc64>
    cec0:	e5933000 	ldr	r3, [r3]
    cec4:	e1a00003 	mov	r0, r3
    cec8:	e51b1024 	ldr	r1, [fp, #-36]
    cecc:	eb001d4b 	bl	14400 <__aeabi_fmul>
    ced0:	e1a03000 	mov	r3, r0
    ced4:	e1a00003 	mov	r0, r3
    ced8:	eb001ab7 	bl	139bc <__aeabi_f2d>
    cedc:	e1a07000 	mov	r7, r0
    cee0:	e1a08001 	mov	r8, r1
    cee4:	e51b0024 	ldr	r0, [fp, #-36]
    cee8:	eb001ab3 	bl	139bc <__aeabi_f2d>
    ceec:	e1a03000 	mov	r3, r0
    cef0:	e1a04001 	mov	r4, r1
    cef4:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
    cef8:	e2800603 	add	r0, r0, #3145728	; 0x300000
    cefc:	e3a01000 	mov	r1, #0	; 0x0
    cf00:	e1a02003 	mov	r2, r3
    cf04:	e1a03004 	mov	r3, r4
    cf08:	eb0019d1 	bl	13654 <__aeabi_dsub>
    cf0c:	e1a03000 	mov	r3, r0
    cf10:	e1a04001 	mov	r4, r1
    cf14:	e1a05003 	mov	r5, r3
    cf18:	e1a06004 	mov	r6, r4
    cf1c:	e51f32b4 	ldr	r3, [pc, #-692]	; cc70 <.text+0xcc70>
    cf20:	e5933018 	ldr	r3, [r3, #24]
    cf24:	e1a00003 	mov	r0, r3
    cf28:	eb001aa3 	bl	139bc <__aeabi_f2d>
    cf2c:	e1a03000 	mov	r3, r0
    cf30:	e1a04001 	mov	r4, r1
    cf34:	e1a00005 	mov	r0, r5
    cf38:	e1a01006 	mov	r1, r6
    cf3c:	e1a02003 	mov	r2, r3
    cf40:	e1a03004 	mov	r3, r4
    cf44:	eb001acc 	bl	13a7c <__aeabi_dmul>
    cf48:	e1a03000 	mov	r3, r0
    cf4c:	e1a04001 	mov	r4, r1
    cf50:	e1a00007 	mov	r0, r7
    cf54:	e1a01008 	mov	r1, r8
    cf58:	e1a02003 	mov	r2, r3
    cf5c:	e1a03004 	mov	r3, r4
    cf60:	eb0019bc 	bl	13658 <__adddf3>
    cf64:	e1a03000 	mov	r3, r0
    cf68:	e1a04001 	mov	r4, r1
    cf6c:	e1a00003 	mov	r0, r3
    cf70:	e1a01004 	mov	r1, r4
    cf74:	eb001c4e 	bl	140b4 <__aeabi_d2f>
    cf78:	e1a02000 	mov	r2, r0
    cf7c:	e51f3314 	ldr	r3, [pc, #-788]	; cc70 <.text+0xcc70>
    cf80:	e5832018 	str	r2, [r3, #24]
			mocap.dVz = alpha*VelEstZ+(1.0-alpha)*mocap.dVz;
    cf84:	e51f3324 	ldr	r3, [pc, #-804]	; cc68 <.text+0xcc68>
    cf88:	e5933000 	ldr	r3, [r3]
    cf8c:	e1a00003 	mov	r0, r3
    cf90:	e51b1024 	ldr	r1, [fp, #-36]
    cf94:	eb001d19 	bl	14400 <__aeabi_fmul>
    cf98:	e1a03000 	mov	r3, r0
    cf9c:	e1a00003 	mov	r0, r3
    cfa0:	eb001a85 	bl	139bc <__aeabi_f2d>
    cfa4:	e1a07000 	mov	r7, r0
    cfa8:	e1a08001 	mov	r8, r1
    cfac:	e51b0024 	ldr	r0, [fp, #-36]
    cfb0:	eb001a81 	bl	139bc <__aeabi_f2d>
    cfb4:	e1a03000 	mov	r3, r0
    cfb8:	e1a04001 	mov	r4, r1
    cfbc:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
    cfc0:	e2800603 	add	r0, r0, #3145728	; 0x300000
    cfc4:	e3a01000 	mov	r1, #0	; 0x0
    cfc8:	e1a02003 	mov	r2, r3
    cfcc:	e1a03004 	mov	r3, r4
    cfd0:	eb00199f 	bl	13654 <__aeabi_dsub>
    cfd4:	e1a03000 	mov	r3, r0
    cfd8:	e1a04001 	mov	r4, r1
    cfdc:	e1a05003 	mov	r5, r3
    cfe0:	e1a06004 	mov	r6, r4
    cfe4:	e51f337c 	ldr	r3, [pc, #-892]	; cc70 <.text+0xcc70>
    cfe8:	e593301c 	ldr	r3, [r3, #28]
    cfec:	e1a00003 	mov	r0, r3
    cff0:	eb001a71 	bl	139bc <__aeabi_f2d>
    cff4:	e1a03000 	mov	r3, r0
    cff8:	e1a04001 	mov	r4, r1
    cffc:	e1a00005 	mov	r0, r5
    d000:	e1a01006 	mov	r1, r6
    d004:	e1a02003 	mov	r2, r3
    d008:	e1a03004 	mov	r3, r4
    d00c:	eb001a9a 	bl	13a7c <__aeabi_dmul>
    d010:	e1a03000 	mov	r3, r0
    d014:	e1a04001 	mov	r4, r1
    d018:	e1a00007 	mov	r0, r7
    d01c:	e1a01008 	mov	r1, r8
    d020:	e1a02003 	mov	r2, r3
    d024:	e1a03004 	mov	r3, r4
    d028:	eb00198a 	bl	13658 <__adddf3>
    d02c:	e1a03000 	mov	r3, r0
    d030:	e1a04001 	mov	r4, r1
    d034:	e1a00003 	mov	r0, r3
    d038:	e1a01004 	mov	r1, r4
    d03c:	eb001c1c 	bl	140b4 <__aeabi_d2f>
    d040:	e1a02000 	mov	r2, r0
    d044:	e51f33dc 	ldr	r3, [pc, #-988]	; cc70 <.text+0xcc70>
    d048:	e583201c 	str	r2, [r3, #28]

			// Set Position
			mocap.dX = real_mocap.dX;
    d04c:	e51f33e8 	ldr	r3, [pc, #-1000]	; cc6c <.text+0xcc6c>
    d050:	e5932008 	ldr	r2, [r3, #8]
    d054:	e51f33ec 	ldr	r3, [pc, #-1004]	; cc70 <.text+0xcc70>
    d058:	e5832008 	str	r2, [r3, #8]
			mocap.dY = real_mocap.dY;
    d05c:	e51f33f8 	ldr	r3, [pc, #-1016]	; cc6c <.text+0xcc6c>
    d060:	e593200c 	ldr	r2, [r3, #12]
    d064:	e51f33fc 	ldr	r3, [pc, #-1020]	; cc70 <.text+0xcc70>
    d068:	e583200c 	str	r2, [r3, #12]
			mocap.dZ = real_mocap.dZ;
    d06c:	e51f3408 	ldr	r3, [pc, #-1032]	; cc6c <.text+0xcc6c>
    d070:	e5932010 	ldr	r2, [r3, #16]
    d074:	e51f340c 	ldr	r3, [pc, #-1036]	; cc70 <.text+0xcc70>
    d078:	e5832010 	str	r2, [r3, #16]
			
			/*--- End Low Pass Filtering ---*/
		}
		
		// Handling to update velocity estimate at 100 Hz
		velocityEstHolder++;
    d07c:	e51f3410 	ldr	r3, [pc, #-1040]	; cc74 <.text+0xcc74>
    d080:	e5933000 	ldr	r3, [r3]
    d084:	e2832001 	add	r2, r3, #1	; 0x1
    d088:	e51f341c 	ldr	r3, [pc, #-1052]	; cc74 <.text+0xcc74>
    d08c:	e5832000 	str	r2, [r3]
		if (velocityEstHolder == 10)
    d090:	e51f3424 	ldr	r3, [pc, #-1060]	; cc74 <.text+0xcc74>
    d094:	e5933000 	ldr	r3, [r3]
    d098:	e353000a 	cmp	r3, #10	; 0xa
    d09c:	1a000002 	bne	d0ac <.text+0xd0ac>
		{
			velocityEstHolder = 0;
    d0a0:	e51f2434 	ldr	r2, [pc, #-1076]	; cc74 <.text+0xcc74>
    d0a4:	e3a03000 	mov	r3, #0	; 0x0
    d0a8:	e5823000 	str	r3, [r2]
		}
	}
}
    d0ac:	e24bd020 	sub	sp, fp, #32	; 0x20
    d0b0:	e89d69f0 	ldmia	sp, {r4, r5, r6, r7, r8, fp, sp, lr}
    d0b4:	e12fff1e 	bx	lr

0000d0b8 <lab3>:
/*-------- End Velocity Estimator --------*/

//HAS BEEN EDITTED BUT NO LONGER USING THIS
/*-------------- Controller --------------*/
/*-------------- Lab 3 --------------*/
void lab3() {
    d0b8:	e1a0c00d 	mov	ip, sp
    d0bc:	e92dd870 	stmdb	sp!, {r4, r5, r6, fp, ip, lr, pc}
    d0c0:	e24cb004 	sub	fp, ip, #4	; 0x4
    d0c4:	e24dd044 	sub	sp, sp, #68	; 0x44
	
	// Error Update (for integral control)	
	if (takeoff2 == 1) {
    d0c8:	e59f3454 	ldr	r3, [pc, #1108]	; d524 <.text+0xd524>
    d0cc:	e5933000 	ldr	r3, [r3]
    d0d0:	e3530001 	cmp	r3, #1	; 0x1
    d0d4:	1a000087 	bne	d2f8 <lab3+0x240>
		if (IntegralHolder == 0) {
    d0d8:	e59f3448 	ldr	r3, [pc, #1096]	; d528 <.text+0xd528>
    d0dc:	e5933000 	ldr	r3, [r3]
    d0e0:	e3530000 	cmp	r3, #0	; 0x0
    d0e4:	1a000077 	bne	d2c8 <lab3+0x210>
			errorcum[0] = (x_nom[0]-mocap.dX)*0.02 + errorcum[0];
    d0e8:	e59f343c 	ldr	r3, [pc, #1084]	; d52c <.text+0xd52c>
    d0ec:	e5932000 	ldr	r2, [r3]
    d0f0:	e59f3438 	ldr	r3, [pc, #1080]	; d530 <.text+0xd530>
    d0f4:	e5933008 	ldr	r3, [r3, #8]
    d0f8:	e1a00002 	mov	r0, r2
    d0fc:	e1a01003 	mov	r1, r3
    d100:	eb001c15 	bl	1415c <__aeabi_fsub>
    d104:	e1a03000 	mov	r3, r0
    d108:	e1a00003 	mov	r0, r3
    d10c:	eb001a2a 	bl	139bc <__aeabi_f2d>
    d110:	e1a03000 	mov	r3, r0
    d114:	e1a04001 	mov	r4, r1
    d118:	e1a00003 	mov	r0, r3
    d11c:	e1a01004 	mov	r1, r4
    d120:	e28f2ffd 	add	r2, pc, #1012	; 0x3f4
    d124:	e892000c 	ldmia	r2, {r2, r3}
    d128:	eb001a53 	bl	13a7c <__aeabi_dmul>
    d12c:	e1a03000 	mov	r3, r0
    d130:	e1a04001 	mov	r4, r1
    d134:	e1a05003 	mov	r5, r3
    d138:	e1a06004 	mov	r6, r4
    d13c:	e59f3440 	ldr	r3, [pc, #1088]	; d584 <.text+0xd584>
    d140:	e5933000 	ldr	r3, [r3]
    d144:	e1a00003 	mov	r0, r3
    d148:	eb001a1b 	bl	139bc <__aeabi_f2d>
    d14c:	e1a03000 	mov	r3, r0
    d150:	e1a04001 	mov	r4, r1
    d154:	e1a00005 	mov	r0, r5
    d158:	e1a01006 	mov	r1, r6
    d15c:	e1a02003 	mov	r2, r3
    d160:	e1a03004 	mov	r3, r4
    d164:	eb00193b 	bl	13658 <__adddf3>
    d168:	e1a03000 	mov	r3, r0
    d16c:	e1a04001 	mov	r4, r1
    d170:	e1a00003 	mov	r0, r3
    d174:	e1a01004 	mov	r1, r4
    d178:	eb001bcd 	bl	140b4 <__aeabi_d2f>
    d17c:	e1a02000 	mov	r2, r0
    d180:	e59f33fc 	ldr	r3, [pc, #1020]	; d584 <.text+0xd584>
    d184:	e5832000 	str	r2, [r3]
			errorcum[1] = (x_nom[1]-mocap.dY)*0.02 + errorcum[1];
    d188:	e59f339c 	ldr	r3, [pc, #924]	; d52c <.text+0xd52c>
    d18c:	e5932004 	ldr	r2, [r3, #4]
    d190:	e59f3398 	ldr	r3, [pc, #920]	; d530 <.text+0xd530>
    d194:	e593300c 	ldr	r3, [r3, #12]
    d198:	e1a00002 	mov	r0, r2
    d19c:	e1a01003 	mov	r1, r3
    d1a0:	eb001bed 	bl	1415c <__aeabi_fsub>
    d1a4:	e1a03000 	mov	r3, r0
    d1a8:	e1a00003 	mov	r0, r3
    d1ac:	eb001a02 	bl	139bc <__aeabi_f2d>
    d1b0:	e1a03000 	mov	r3, r0
    d1b4:	e1a04001 	mov	r4, r1
    d1b8:	e1a00003 	mov	r0, r3
    d1bc:	e1a01004 	mov	r1, r4
    d1c0:	e28f2fd5 	add	r2, pc, #852	; 0x354
    d1c4:	e892000c 	ldmia	r2, {r2, r3}
    d1c8:	eb001a2b 	bl	13a7c <__aeabi_dmul>
    d1cc:	e1a03000 	mov	r3, r0
    d1d0:	e1a04001 	mov	r4, r1
    d1d4:	e1a05003 	mov	r5, r3
    d1d8:	e1a06004 	mov	r6, r4
    d1dc:	e59f33a0 	ldr	r3, [pc, #928]	; d584 <.text+0xd584>
    d1e0:	e5933004 	ldr	r3, [r3, #4]
    d1e4:	e1a00003 	mov	r0, r3
    d1e8:	eb0019f3 	bl	139bc <__aeabi_f2d>
    d1ec:	e1a03000 	mov	r3, r0
    d1f0:	e1a04001 	mov	r4, r1
    d1f4:	e1a00005 	mov	r0, r5
    d1f8:	e1a01006 	mov	r1, r6
    d1fc:	e1a02003 	mov	r2, r3
    d200:	e1a03004 	mov	r3, r4
    d204:	eb001913 	bl	13658 <__adddf3>
    d208:	e1a03000 	mov	r3, r0
    d20c:	e1a04001 	mov	r4, r1
    d210:	e1a00003 	mov	r0, r3
    d214:	e1a01004 	mov	r1, r4
    d218:	eb001ba5 	bl	140b4 <__aeabi_d2f>
    d21c:	e1a02000 	mov	r2, r0
    d220:	e59f335c 	ldr	r3, [pc, #860]	; d584 <.text+0xd584>
    d224:	e5832004 	str	r2, [r3, #4]
			errorcum[2] = (x_nom[2]-mocap.dZ)*0.02 + errorcum[2];
    d228:	e59f32fc 	ldr	r3, [pc, #764]	; d52c <.text+0xd52c>
    d22c:	e5932008 	ldr	r2, [r3, #8]
    d230:	e59f32f8 	ldr	r3, [pc, #760]	; d530 <.text+0xd530>
    d234:	e5933010 	ldr	r3, [r3, #16]
    d238:	e1a00002 	mov	r0, r2
    d23c:	e1a01003 	mov	r1, r3
    d240:	eb001bc5 	bl	1415c <__aeabi_fsub>
    d244:	e1a03000 	mov	r3, r0
    d248:	e1a00003 	mov	r0, r3
    d24c:	eb0019da 	bl	139bc <__aeabi_f2d>
    d250:	e1a03000 	mov	r3, r0
    d254:	e1a04001 	mov	r4, r1
    d258:	e1a00003 	mov	r0, r3
    d25c:	e1a01004 	mov	r1, r4
    d260:	e28f2fad 	add	r2, pc, #692	; 0x2b4
    d264:	e892000c 	ldmia	r2, {r2, r3}
    d268:	eb001a03 	bl	13a7c <__aeabi_dmul>
    d26c:	e1a03000 	mov	r3, r0
    d270:	e1a04001 	mov	r4, r1
    d274:	e1a05003 	mov	r5, r3
    d278:	e1a06004 	mov	r6, r4
    d27c:	e59f3300 	ldr	r3, [pc, #768]	; d584 <.text+0xd584>
    d280:	e5933008 	ldr	r3, [r3, #8]
    d284:	e1a00003 	mov	r0, r3
    d288:	eb0019cb 	bl	139bc <__aeabi_f2d>
    d28c:	e1a03000 	mov	r3, r0
    d290:	e1a04001 	mov	r4, r1
    d294:	e1a00005 	mov	r0, r5
    d298:	e1a01006 	mov	r1, r6
    d29c:	e1a02003 	mov	r2, r3
    d2a0:	e1a03004 	mov	r3, r4
    d2a4:	eb0018eb 	bl	13658 <__adddf3>
    d2a8:	e1a03000 	mov	r3, r0
    d2ac:	e1a04001 	mov	r4, r1
    d2b0:	e1a00003 	mov	r0, r3
    d2b4:	e1a01004 	mov	r1, r4
    d2b8:	eb001b7d 	bl	140b4 <__aeabi_d2f>
    d2bc:	e1a02000 	mov	r2, r0
    d2c0:	e59f32bc 	ldr	r3, [pc, #700]	; d584 <.text+0xd584>
    d2c4:	e5832008 	str	r2, [r3, #8]
		}

		IntegralHolder++;
    d2c8:	e59f3258 	ldr	r3, [pc, #600]	; d528 <.text+0xd528>
    d2cc:	e5933000 	ldr	r3, [r3]
    d2d0:	e2832001 	add	r2, r3, #1	; 0x1
    d2d4:	e59f324c 	ldr	r3, [pc, #588]	; d528 <.text+0xd528>
    d2d8:	e5832000 	str	r2, [r3]
		if (IntegralHolder == 10) {
    d2dc:	e59f3244 	ldr	r3, [pc, #580]	; d528 <.text+0xd528>
    d2e0:	e5933000 	ldr	r3, [r3]
    d2e4:	e353000a 	cmp	r3, #10	; 0xa
    d2e8:	1a000002 	bne	d2f8 <lab3+0x240>
			IntegralHolder = 0;
    d2ec:	e59f2234 	ldr	r2, [pc, #564]	; d528 <.text+0xd528>
    d2f0:	e3a03000 	mov	r3, #0	; 0x0
    d2f4:	e5823000 	str	r3, [r2]
		}
	}


	// OUTER LOOP
		// Hummingbird
	
	float Kp_x = -0.1952;
    d2f8:	e59f3234 	ldr	r3, [pc, #564]	; d534 <.text+0xd534>
    d2fc:	e50b305c 	str	r3, [fp, #-92]
	float Kd_x = -0.2446;
    d300:	e59f3230 	ldr	r3, [pc, #560]	; d538 <.text+0xd538>
    d304:	e50b3058 	str	r3, [fp, #-88]
	float Ki_x = 0.0;
    d308:	e59f322c 	ldr	r3, [pc, #556]	; d53c <.text+0xd53c>
    d30c:	e50b3054 	str	r3, [fp, #-84]
	float Kp_y = 0.1952;
    d310:	e59f3228 	ldr	r3, [pc, #552]	; d540 <.text+0xd540>
    d314:	e50b3050 	str	r3, [fp, #-80]
	float Kd_y = 0.2446;
    d318:	e59f3224 	ldr	r3, [pc, #548]	; d544 <.text+0xd544>
    d31c:	e50b304c 	str	r3, [fp, #-76]
	float Ki_y = 0.0;
    d320:	e59f3214 	ldr	r3, [pc, #532]	; d53c <.text+0xd53c>
    d324:	e50b3048 	str	r3, [fp, #-72]
	float Kp_z = -4.3112;
    d328:	e59f3218 	ldr	r3, [pc, #536]	; d548 <.text+0xd548>
    d32c:	e50b3044 	str	r3, [fp, #-68]
	float Kd_z = -2.4473;
    d330:	e59f3214 	ldr	r3, [pc, #532]	; d54c <.text+0xd54c>
    d334:	e50b3040 	str	r3, [fp, #-64]
	float Ki_z = 0.0;
    d338:	e59f31fc 	ldr	r3, [pc, #508]	; d53c <.text+0xd53c>
    d33c:	e50b303c 	str	r3, [fp, #-60]

	// Outer Loop PD
	float a_x;
	float a_y;
	a_x = Kp_x*(x_nom[0]-mocap.dX)-Kd_x*mocap.dVx+Ki_x*errorcum[0];
    d340:	e59f31e4 	ldr	r3, [pc, #484]	; d52c <.text+0xd52c>
    d344:	e5932000 	ldr	r2, [r3]
    d348:	e59f31e0 	ldr	r3, [pc, #480]	; d530 <.text+0xd530>
    d34c:	e5933008 	ldr	r3, [r3, #8]
    d350:	e1a00002 	mov	r0, r2
    d354:	e1a01003 	mov	r1, r3
    d358:	eb001b7f 	bl	1415c <__aeabi_fsub>
    d35c:	e1a03000 	mov	r3, r0
    d360:	e1a00003 	mov	r0, r3
    d364:	e51b105c 	ldr	r1, [fp, #-92]
    d368:	eb001c24 	bl	14400 <__aeabi_fmul>
    d36c:	e1a03000 	mov	r3, r0
    d370:	e1a04003 	mov	r4, r3
    d374:	e59f31b4 	ldr	r3, [pc, #436]	; d530 <.text+0xd530>
    d378:	e5933014 	ldr	r3, [r3, #20]
    d37c:	e1a00003 	mov	r0, r3
    d380:	e51b1058 	ldr	r1, [fp, #-88]
    d384:	eb001c1d 	bl	14400 <__aeabi_fmul>
    d388:	e1a03000 	mov	r3, r0
    d38c:	e1a00004 	mov	r0, r4
    d390:	e1a01003 	mov	r1, r3
    d394:	eb001b70 	bl	1415c <__aeabi_fsub>
    d398:	e1a03000 	mov	r3, r0
    d39c:	e1a04003 	mov	r4, r3
    d3a0:	e59f31dc 	ldr	r3, [pc, #476]	; d584 <.text+0xd584>
    d3a4:	e5933000 	ldr	r3, [r3]
    d3a8:	e1a00003 	mov	r0, r3
    d3ac:	e51b1054 	ldr	r1, [fp, #-84]
    d3b0:	eb001c12 	bl	14400 <__aeabi_fmul>
    d3b4:	e1a03000 	mov	r3, r0
    d3b8:	e1a00004 	mov	r0, r4
    d3bc:	e1a01003 	mov	r1, r3
    d3c0:	eb001b66 	bl	14160 <__addsf3>
    d3c4:	e1a03000 	mov	r3, r0
    d3c8:	e50b3038 	str	r3, [fp, #-56]
	a_y = Kp_y*(x_nom[1]-mocap.dY)-Kd_y*mocap.dVy+Ki_y*errorcum[1];
    d3cc:	e59f3158 	ldr	r3, [pc, #344]	; d52c <.text+0xd52c>
    d3d0:	e5932004 	ldr	r2, [r3, #4]
    d3d4:	e59f3154 	ldr	r3, [pc, #340]	; d530 <.text+0xd530>
    d3d8:	e593300c 	ldr	r3, [r3, #12]
    d3dc:	e1a00002 	mov	r0, r2
    d3e0:	e1a01003 	mov	r1, r3
    d3e4:	eb001b5c 	bl	1415c <__aeabi_fsub>
    d3e8:	e1a03000 	mov	r3, r0
    d3ec:	e1a00003 	mov	r0, r3
    d3f0:	e51b1050 	ldr	r1, [fp, #-80]
    d3f4:	eb001c01 	bl	14400 <__aeabi_fmul>
    d3f8:	e1a03000 	mov	r3, r0
    d3fc:	e1a04003 	mov	r4, r3
    d400:	e59f3128 	ldr	r3, [pc, #296]	; d530 <.text+0xd530>
    d404:	e5933018 	ldr	r3, [r3, #24]
    d408:	e1a00003 	mov	r0, r3
    d40c:	e51b104c 	ldr	r1, [fp, #-76]
    d410:	eb001bfa 	bl	14400 <__aeabi_fmul>
    d414:	e1a03000 	mov	r3, r0
    d418:	e1a00004 	mov	r0, r4
    d41c:	e1a01003 	mov	r1, r3
    d420:	eb001b4d 	bl	1415c <__aeabi_fsub>
    d424:	e1a03000 	mov	r3, r0
    d428:	e1a04003 	mov	r4, r3
    d42c:	e59f3150 	ldr	r3, [pc, #336]	; d584 <.text+0xd584>
    d430:	e5933004 	ldr	r3, [r3, #4]
    d434:	e1a00003 	mov	r0, r3
    d438:	e51b1048 	ldr	r1, [fp, #-72]
    d43c:	eb001bef 	bl	14400 <__aeabi_fmul>
    d440:	e1a03000 	mov	r3, r0
    d444:	e1a00004 	mov	r0, r4
    d448:	e1a01003 	mov	r1, r3
    d44c:	eb001b43 	bl	14160 <__addsf3>
    d450:	e1a03000 	mov	r3, r0
    d454:	e50b3034 	str	r3, [fp, #-52]
	pitch_desired = 0;//a_x*cos(real_mocap.dThetaz)-a_y*sin(real_mocap.dThetaz);
    d458:	e59f20f0 	ldr	r2, [pc, #240]	; d550 <.text+0xd550>
    d45c:	e59f30d8 	ldr	r3, [pc, #216]	; d53c <.text+0xd53c>
    d460:	e5823000 	str	r3, [r2]
	roll_desired = 0;//a_x*sin(real_mocap.dThetaz)+a_y*cos(real_mocap.dThetaz);
    d464:	e59f20e8 	ldr	r2, [pc, #232]	; d554 <.text+0xd554>
    d468:	e59f30cc 	ldr	r3, [pc, #204]	; d53c <.text+0xd53c>
    d46c:	e5823000 	str	r3, [r2]
	yaw_desired = 0;//x_nom[3];
    d470:	e59f20f0 	ldr	r2, [pc, #240]	; d568 <.text+0xd568>
    d474:	e59f30c0 	ldr	r3, [pc, #192]	; d53c <.text+0xd53c>
    d478:	e5823000 	str	r3, [r2]
	//cnt_u[3] = U_Kp_z*(x_nom[2]-USMaxBot_range1)-U_Kd_z*(USMaxBot_range1 - USMaxBot_range1_old)*1000+mass*9.81+U_Ki_z*errorcum[2];// I believe it said this was executed at 1kHz
	//USMaxBot_range1_old = USMaxBot_range1;
	// INNER LOOP
		// Hummingbird
	float Ktx_P = 1.0;
    d47c:	e59f30d4 	ldr	r3, [pc, #212]	; d558 <.text+0xd558>
    d480:	e50b3030 	str	r3, [fp, #-48]
	float Ktx_D = 0.3;
    d484:	e59f30d0 	ldr	r3, [pc, #208]	; d55c <.text+0xd55c>
    d488:	e50b302c 	str	r3, [fp, #-44]
	float Kty_P = 1.0;	
    d48c:	e59f30c4 	ldr	r3, [pc, #196]	; d558 <.text+0xd558>
    d490:	e50b3028 	str	r3, [fp, #-40]
	float Kty_D = 0.3;	
    d494:	e59f30c0 	ldr	r3, [pc, #192]	; d55c <.text+0xd55c>
    d498:	e50b3024 	str	r3, [fp, #-36]
	float Ktz_P = 0.08;	
    d49c:	e59f30bc 	ldr	r3, [pc, #188]	; d560 <.text+0xd560>
    d4a0:	e50b3020 	str	r3, [fp, #-32]
	float Ktz_D = 0.04;
    d4a4:	e59f30b8 	ldr	r3, [pc, #184]	; d564 <.text+0xd564>
    d4a8:	e50b301c 	str	r3, [fp, #-28]
		


	// Inner Loop PD
	cnt_u[0] = Ktx_P*(roll_desired-imusensor.dThetax)-Ktx_D*(imusensor.dOmegax);
    d4ac:	e59f30a0 	ldr	r3, [pc, #160]	; d554 <.text+0xd554>
    d4b0:	e5932000 	ldr	r2, [r3]
    d4b4:	e59f30b0 	ldr	r3, [pc, #176]	; d56c <.text+0xd56c>
    d4b8:	e5933004 	ldr	r3, [r3, #4]
    d4bc:	e1a00002 	mov	r0, r2
    d4c0:	e1a01003 	mov	r1, r3
    d4c4:	eb001b24 	bl	1415c <__aeabi_fsub>
    d4c8:	e1a03000 	mov	r3, r0
    d4cc:	e1a00003 	mov	r0, r3
    d4d0:	e51b1030 	ldr	r1, [fp, #-48]
    d4d4:	eb001bc9 	bl	14400 <__aeabi_fmul>
    d4d8:	e1a03000 	mov	r3, r0
    d4dc:	e1a04003 	mov	r4, r3
    d4e0:	e59f3084 	ldr	r3, [pc, #132]	; d56c <.text+0xd56c>
    d4e4:	e593301c 	ldr	r3, [r3, #28]
    d4e8:	e1a00003 	mov	r0, r3
    d4ec:	e51b102c 	ldr	r1, [fp, #-44]
    d4f0:	eb001bc2 	bl	14400 <__aeabi_fmul>
    d4f4:	e1a03000 	mov	r3, r0
    d4f8:	e1a00004 	mov	r0, r4
    d4fc:	e1a01003 	mov	r1, r3
    d500:	eb001b15 	bl	1415c <__aeabi_fsub>
    d504:	e1a03000 	mov	r3, r0
    d508:	e1a02003 	mov	r2, r3
    d50c:	e59f305c 	ldr	r3, [pc, #92]	; d570 <.text+0xd570>
    d510:	e5832000 	str	r2, [r3]
	cnt_u[1] = Kty_P*(pitch_desired-imusensor.dThetay)-Kty_D*(imusensor.dOmegay);
    d514:	e59f3034 	ldr	r3, [pc, #52]	; d550 <.text+0xd550>
    d518:	ea00001b 	b	d58c <.text+0xd58c>
    d51c:	3f947ae1 	svccc	0x00947ae1
    d520:	47ae147b 	undefined
    d524:	400022ac 	andmi	r2, r0, ip, lsr #5
    d528:	4000218c 	andmi	r2, r0, ip, lsl #3
    d52c:	4000541c 	andmi	r5, r0, ip, lsl r4
    d530:	400053ec 	andmi	r5, r0, ip, ror #7
    d534:	be47e282 	cdplt	2, 4, cr14, cr7, cr2, {4}
    d538:	be7a786c 	cdplt	8, 7, cr7, cr10, cr12, {3}
    d53c:	00000000 	andeq	r0, r0, r0
    d540:	3e47e282 	cdpcc	2, 4, cr14, cr7, cr2, {4}
    d544:	3e7a786c 	cdpcc	8, 7, cr7, cr10, cr12, {3}
    d548:	c089f55a 	addgt	pc, r9, sl, asr r5
    d54c:	c01ca090 	mulgts	ip, r0, r0
    d550:	400053e8 	andmi	r5, r0, r8, ror #7
    d554:	4000540c 	andmi	r5, r0, ip, lsl #8
    d558:	3f800000 	svccc	0x00800000
    d55c:	3e99999a 	mrccc	9, 4, r9, cr9, cr10, {4}
    d560:	3da3d70a 	stccc	7, cr13, [r3, #40]!
    d564:	3d23d70a 	stccc	7, cr13, [r3, #-40]!
    d568:	400053e4 	andmi	r5, r0, r4, ror #7
    d56c:	400021c0 	andmi	r2, r0, r0, asr #3
    d570:	400053d4 	ldrmid	r5, [r0], -r4
    d574:	400054b0 	strmih	r5, [r0], -r0
    d578:	3f600000 	svccc	0x00600000
    d57c:	bf600000 	svclt	0x00600000
    d580:	40200000 	eormi	r0, r0, r0
    d584:	40002204 	andmi	r2, r0, r4, lsl #4
    d588:	c0200000 	eorgt	r0, r0, r0
    d58c:	e5932000 	ldr	r2, [r3]
    d590:	e51f302c 	ldr	r3, [pc, #-44]	; d56c <.text+0xd56c>
    d594:	e5933008 	ldr	r3, [r3, #8]
    d598:	e1a00002 	mov	r0, r2
    d59c:	e1a01003 	mov	r1, r3
    d5a0:	eb001aed 	bl	1415c <__aeabi_fsub>
    d5a4:	e1a03000 	mov	r3, r0
    d5a8:	e1a00003 	mov	r0, r3
    d5ac:	e51b1028 	ldr	r1, [fp, #-40]
    d5b0:	eb001b92 	bl	14400 <__aeabi_fmul>
    d5b4:	e1a03000 	mov	r3, r0
    d5b8:	e1a04003 	mov	r4, r3
    d5bc:	e51f3058 	ldr	r3, [pc, #-88]	; d56c <.text+0xd56c>
    d5c0:	e5933020 	ldr	r3, [r3, #32]
    d5c4:	e1a00003 	mov	r0, r3
    d5c8:	e51b1024 	ldr	r1, [fp, #-36]
    d5cc:	eb001b8b 	bl	14400 <__aeabi_fmul>
    d5d0:	e1a03000 	mov	r3, r0
    d5d4:	e1a00004 	mov	r0, r4
    d5d8:	e1a01003 	mov	r1, r3
    d5dc:	eb001ade 	bl	1415c <__aeabi_fsub>
    d5e0:	e1a03000 	mov	r3, r0
    d5e4:	e1a02003 	mov	r2, r3
    d5e8:	e51f3080 	ldr	r3, [pc, #-128]	; d570 <.text+0xd570>
    d5ec:	e5832004 	str	r2, [r3, #4]
		// Yaw Control with out Compass/MoCap correction
	cnt_u[2] = Ktz_P*(yaw_desired-imusensor.dThetaz)-Ktz_D*(imusensor.dOmegaz);
    d5f0:	e51f3090 	ldr	r3, [pc, #-144]	; d568 <.text+0xd568>
    d5f4:	e5932000 	ldr	r2, [r3]
    d5f8:	e51f3094 	ldr	r3, [pc, #-148]	; d56c <.text+0xd56c>
    d5fc:	e593300c 	ldr	r3, [r3, #12]
    d600:	e1a00002 	mov	r0, r2
    d604:	e1a01003 	mov	r1, r3
    d608:	eb001ad3 	bl	1415c <__aeabi_fsub>
    d60c:	e1a03000 	mov	r3, r0
    d610:	e1a00003 	mov	r0, r3
    d614:	e51b1020 	ldr	r1, [fp, #-32]
    d618:	eb001b78 	bl	14400 <__aeabi_fmul>
    d61c:	e1a03000 	mov	r3, r0
    d620:	e1a04003 	mov	r4, r3
    d624:	e51f30c0 	ldr	r3, [pc, #-192]	; d56c <.text+0xd56c>
    d628:	e5933024 	ldr	r3, [r3, #36]
    d62c:	e1a00003 	mov	r0, r3
    d630:	e51b101c 	ldr	r1, [fp, #-28]
    d634:	eb001b71 	bl	14400 <__aeabi_fmul>
    d638:	e1a03000 	mov	r3, r0
    d63c:	e1a00004 	mov	r0, r4
    d640:	e1a01003 	mov	r1, r3
    d644:	eb001ac4 	bl	1415c <__aeabi_fsub>
    d648:	e1a03000 	mov	r3, r0
    d64c:	e1a02003 	mov	r2, r3
    d650:	e51f30e8 	ldr	r3, [pc, #-232]	; d570 <.text+0xd570>
    d654:	e5832008 	str	r2, [r3, #8]

	// For Keeping data
	u.u1 = cnt_u[0];
    d658:	e51f30f0 	ldr	r3, [pc, #-240]	; d570 <.text+0xd570>
    d65c:	e5932000 	ldr	r2, [r3]
    d660:	e51f30f4 	ldr	r3, [pc, #-244]	; d574 <.text+0xd574>
    d664:	e5832000 	str	r2, [r3]
	u.u2 = cnt_u[1];
    d668:	e51f3100 	ldr	r3, [pc, #-256]	; d570 <.text+0xd570>
    d66c:	e5932004 	ldr	r2, [r3, #4]
    d670:	e51f3104 	ldr	r3, [pc, #-260]	; d574 <.text+0xd574>
    d674:	e5832004 	str	r2, [r3, #4]
	u.u3 = cnt_u[2];
    d678:	e51f3110 	ldr	r3, [pc, #-272]	; d570 <.text+0xd570>
    d67c:	e5932008 	ldr	r2, [r3, #8]
    d680:	e51f3114 	ldr	r3, [pc, #-276]	; d574 <.text+0xd574>
    d684:	e5832008 	str	r2, [r3, #8]
	u.u4 = cnt_u[3];
    d688:	e51f3120 	ldr	r3, [pc, #-288]	; d570 <.text+0xd570>
    d68c:	e593200c 	ldr	r2, [r3, #12]
    d690:	e51f3124 	ldr	r3, [pc, #-292]	; d574 <.text+0xd574>
    d694:	e583200c 	str	r2, [r3, #12]

	// Integral anti-windup
		// x-position anti-windup
	if (errorcum[0] > 0.875) {
    d698:	e51f311c 	ldr	r3, [pc, #-284]	; d584 <.text+0xd584>
    d69c:	e5933000 	ldr	r3, [r3]
    d6a0:	e1a00003 	mov	r0, r3
    d6a4:	e51f1134 	ldr	r1, [pc, #-308]	; d578 <.text+0xd578>
    d6a8:	eb001c12 	bl	146f8 <__gesf2>
    d6ac:	e1a03000 	mov	r3, r0
    d6b0:	e3530000 	cmp	r3, #0	; 0x0
    d6b4:	ca000000 	bgt	d6bc <.text+0xd6bc>
    d6b8:	ea000003 	b	d6cc <.text+0xd6cc>
		errorcum[0] = 0.875;
    d6bc:	e51f2140 	ldr	r2, [pc, #-320]	; d584 <.text+0xd584>
    d6c0:	e51f3150 	ldr	r3, [pc, #-336]	; d578 <.text+0xd578>
    d6c4:	e5823000 	str	r3, [r2]
    d6c8:	ea00000b 	b	d6fc <.text+0xd6fc>
	}	
	else if (errorcum[0] < -0.875) {
    d6cc:	e51f3150 	ldr	r3, [pc, #-336]	; d584 <.text+0xd584>
    d6d0:	e5933000 	ldr	r3, [r3]
    d6d4:	e1a00003 	mov	r0, r3
    d6d8:	e51f1164 	ldr	r1, [pc, #-356]	; d57c <.text+0xd57c>
    d6dc:	eb001c07 	bl	14700 <__lesf2>
    d6e0:	e1a03000 	mov	r3, r0
    d6e4:	e3530000 	cmp	r3, #0	; 0x0
    d6e8:	ba000000 	blt	d6f0 <.text+0xd6f0>
    d6ec:	ea000002 	b	d6fc <.text+0xd6fc>
		errorcum[0] = -0.875;
    d6f0:	e51f2174 	ldr	r2, [pc, #-372]	; d584 <.text+0xd584>
    d6f4:	e51f3180 	ldr	r3, [pc, #-384]	; d57c <.text+0xd57c>
    d6f8:	e5823000 	str	r3, [r2]
	}

		// y-position anti-windup
	if (errorcum[1] > 0.875) {
    d6fc:	e51f3180 	ldr	r3, [pc, #-384]	; d584 <.text+0xd584>
    d700:	e5933004 	ldr	r3, [r3, #4]
    d704:	e1a00003 	mov	r0, r3
    d708:	e51f1198 	ldr	r1, [pc, #-408]	; d578 <.text+0xd578>
    d70c:	eb001bf9 	bl	146f8 <__gesf2>
    d710:	e1a03000 	mov	r3, r0
    d714:	e3530000 	cmp	r3, #0	; 0x0
    d718:	ca000000 	bgt	d720 <.text+0xd720>
    d71c:	ea000003 	b	d730 <.text+0xd730>
		errorcum[1] = 0.875;
    d720:	e51f21a4 	ldr	r2, [pc, #-420]	; d584 <.text+0xd584>
    d724:	e51f31b4 	ldr	r3, [pc, #-436]	; d578 <.text+0xd578>
    d728:	e5823004 	str	r3, [r2, #4]
    d72c:	ea00000b 	b	d760 <.text+0xd760>
	}
	else if (errorcum[1] < -0.875) {
    d730:	e51f31b4 	ldr	r3, [pc, #-436]	; d584 <.text+0xd584>
    d734:	e5933004 	ldr	r3, [r3, #4]
    d738:	e1a00003 	mov	r0, r3
    d73c:	e51f11c8 	ldr	r1, [pc, #-456]	; d57c <.text+0xd57c>
    d740:	eb001bee 	bl	14700 <__lesf2>
    d744:	e1a03000 	mov	r3, r0
    d748:	e3530000 	cmp	r3, #0	; 0x0
    d74c:	ba000000 	blt	d754 <.text+0xd754>
    d750:	ea000002 	b	d760 <.text+0xd760>
		errorcum[1] = -0.875;
    d754:	e51f21d8 	ldr	r2, [pc, #-472]	; d584 <.text+0xd584>
    d758:	e51f31e4 	ldr	r3, [pc, #-484]	; d57c <.text+0xd57c>
    d75c:	e5823004 	str	r3, [r2, #4]
	}

		// z-position anti-windup
	if (errorcum[2] > 2.5) {
    d760:	e51f31e4 	ldr	r3, [pc, #-484]	; d584 <.text+0xd584>
    d764:	e5933008 	ldr	r3, [r3, #8]
    d768:	e1a00003 	mov	r0, r3
    d76c:	e51f11f4 	ldr	r1, [pc, #-500]	; d580 <.text+0xd580>
    d770:	eb001be0 	bl	146f8 <__gesf2>
    d774:	e1a03000 	mov	r3, r0
    d778:	e3530000 	cmp	r3, #0	; 0x0
    d77c:	ca000000 	bgt	d784 <.text+0xd784>
    d780:	ea000003 	b	d794 <.text+0xd794>
		errorcum[2] = 2.5;
    d784:	e51f2208 	ldr	r2, [pc, #-520]	; d584 <.text+0xd584>
    d788:	e51f3210 	ldr	r3, [pc, #-528]	; d580 <.text+0xd580>
    d78c:	e5823008 	str	r3, [r2, #8]
    d790:	ea00000b 	b	d7c4 <.text+0xd7c4>
	}
	else if (errorcum[2] < -2.5) {
    d794:	e51f3218 	ldr	r3, [pc, #-536]	; d584 <.text+0xd584>
    d798:	e5933008 	ldr	r3, [r3, #8]
    d79c:	e1a00003 	mov	r0, r3
    d7a0:	e51f1220 	ldr	r1, [pc, #-544]	; d588 <.text+0xd588>
    d7a4:	eb001bd5 	bl	14700 <__lesf2>
    d7a8:	e1a03000 	mov	r3, r0
    d7ac:	e3530000 	cmp	r3, #0	; 0x0
    d7b0:	ba000000 	blt	d7b8 <.text+0xd7b8>
    d7b4:	ea000002 	b	d7c4 <.text+0xd7c4>
		errorcum[2] = -2.5;
    d7b8:	e51f223c 	ldr	r2, [pc, #-572]	; d584 <.text+0xd584>
    d7bc:	e51f323c 	ldr	r3, [pc, #-572]	; d588 <.text+0xd588>
    d7c0:	e5823008 	str	r3, [r2, #8]
	}
}	
    d7c4:	e24bd018 	sub	sp, fp, #24	; 0x18
    d7c8:	e89d6870 	ldmia	sp, {r4, r5, r6, fp, sp, lr}
    d7cc:	e12fff1e 	bx	lr

0000d7d0 <lab2>:
/*------------ End Lab 3 ------------*/

/*-------------- Lab 2 --------------*/
void lab2() {
    d7d0:	e1a0c00d 	mov	ip, sp
    d7d4:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    d7d8:	e24cb004 	sub	fp, ip, #4	; 0x4
    d7dc:	e24dd018 	sub	sp, sp, #24	; 0x18
	
	// Desired	
	pitch_desired = 0.0;
    d7e0:	e59f2100 	ldr	r2, [pc, #256]	; d8e8 <.text+0xd8e8>
    d7e4:	e59f3100 	ldr	r3, [pc, #256]	; d8ec <.text+0xd8ec>
    d7e8:	e5823000 	str	r3, [r2]
	
	// INNER LOOP
		// Hummingbird
	float Ktx_P = 1.0;	// Proportional Roll
    d7ec:	e59f30fc 	ldr	r3, [pc, #252]	; d8f0 <.text+0xd8f0>
    d7f0:	e50b3028 	str	r3, [fp, #-40]
	float Ktx_D = 0.3;	// Derivative Roll
    d7f4:	e59f30f8 	ldr	r3, [pc, #248]	; d8f4 <.text+0xd8f4>
    d7f8:	e50b3024 	str	r3, [fp, #-36]
	float Kty_P = 1.0;	// Proportional Pitch
    d7fc:	e59f30ec 	ldr	r3, [pc, #236]	; d8f0 <.text+0xd8f0>
    d800:	e50b3020 	str	r3, [fp, #-32]
	float Kty_D = 0.3;	// Derivative Pitch
    d804:	e59f30e8 	ldr	r3, [pc, #232]	; d8f4 <.text+0xd8f4>
    d808:	e50b301c 	str	r3, [fp, #-28]
	float Ktz_P = 0.08;	// Proportional Yaw
    d80c:	e59f30e4 	ldr	r3, [pc, #228]	; d8f8 <.text+0xd8f8>
    d810:	e50b3018 	str	r3, [fp, #-24]
	float Ktz_D = 0.04;	// Derivative Yaw
    d814:	e59f30e0 	ldr	r3, [pc, #224]	; d8fc <.text+0xd8fc>
    d818:	e50b3014 	str	r3, [fp, #-20]
		
	// Inner Loop PD 
	// Note: Lab 2 only tests Pitch control. Do not uncomment roll and yaw lines.
	cnt_u[0] = 0.0; // Ktx_P*(roll_desired-imusensor.dThetax)-Ktx_D*(imusensor.dOmegax);
    d81c:	e59f20dc 	ldr	r2, [pc, #220]	; d900 <.text+0xd900>
    d820:	e59f30c4 	ldr	r3, [pc, #196]	; d8ec <.text+0xd8ec>
    d824:	e5823000 	str	r3, [r2]
	cnt_u[1] = Kty_P*(pitch_desired-imusensor.dThetay)-Kty_D*(imusensor.dOmegay);
    d828:	e59f30b8 	ldr	r3, [pc, #184]	; d8e8 <.text+0xd8e8>
    d82c:	e5932000 	ldr	r2, [r3]
    d830:	e59f30cc 	ldr	r3, [pc, #204]	; d904 <.text+0xd904>
    d834:	e5933008 	ldr	r3, [r3, #8]
    d838:	e1a00002 	mov	r0, r2
    d83c:	e1a01003 	mov	r1, r3
    d840:	eb001a45 	bl	1415c <__aeabi_fsub>
    d844:	e1a03000 	mov	r3, r0
    d848:	e1a00003 	mov	r0, r3
    d84c:	e51b1020 	ldr	r1, [fp, #-32]
    d850:	eb001aea 	bl	14400 <__aeabi_fmul>
    d854:	e1a03000 	mov	r3, r0
    d858:	e1a04003 	mov	r4, r3
    d85c:	e59f30a0 	ldr	r3, [pc, #160]	; d904 <.text+0xd904>
    d860:	e5933020 	ldr	r3, [r3, #32]
    d864:	e1a00003 	mov	r0, r3
    d868:	e51b101c 	ldr	r1, [fp, #-28]
    d86c:	eb001ae3 	bl	14400 <__aeabi_fmul>
    d870:	e1a03000 	mov	r3, r0
    d874:	e1a00004 	mov	r0, r4
    d878:	e1a01003 	mov	r1, r3
    d87c:	eb001a36 	bl	1415c <__aeabi_fsub>
    d880:	e1a03000 	mov	r3, r0
    d884:	e1a02003 	mov	r2, r3
    d888:	e59f3070 	ldr	r3, [pc, #112]	; d900 <.text+0xd900>
    d88c:	e5832004 	str	r2, [r3, #4]
	cnt_u[2] = 0.0;//Ktz_P*(yaw_desired-imusensor.dThetaz)-Ktz_D*(imusensor.dOmegaz);
    d890:	e59f2068 	ldr	r2, [pc, #104]	; d900 <.text+0xd900>
    d894:	e59f3050 	ldr	r3, [pc, #80]	; d8ec <.text+0xd8ec>
    d898:	e5823008 	str	r3, [r2, #8]

	// For Keeping data
	u.u1 = cnt_u[0];
    d89c:	e59f305c 	ldr	r3, [pc, #92]	; d900 <.text+0xd900>
    d8a0:	e5932000 	ldr	r2, [r3]
    d8a4:	e59f305c 	ldr	r3, [pc, #92]	; d908 <.text+0xd908>
    d8a8:	e5832000 	str	r2, [r3]
	u.u2 = cnt_u[1];
    d8ac:	e59f304c 	ldr	r3, [pc, #76]	; d900 <.text+0xd900>
    d8b0:	e5932004 	ldr	r2, [r3, #4]
    d8b4:	e59f304c 	ldr	r3, [pc, #76]	; d908 <.text+0xd908>
    d8b8:	e5832004 	str	r2, [r3, #4]
	u.u3 = cnt_u[2];
    d8bc:	e59f303c 	ldr	r3, [pc, #60]	; d900 <.text+0xd900>
    d8c0:	e5932008 	ldr	r2, [r3, #8]
    d8c4:	e59f303c 	ldr	r3, [pc, #60]	; d908 <.text+0xd908>
    d8c8:	e5832008 	str	r2, [r3, #8]
	u.u4 = cnt_u[3];
    d8cc:	e59f302c 	ldr	r3, [pc, #44]	; d900 <.text+0xd900>
    d8d0:	e593200c 	ldr	r2, [r3, #12]
    d8d4:	e59f302c 	ldr	r3, [pc, #44]	; d908 <.text+0xd908>
    d8d8:	e583200c 	str	r2, [r3, #12]
}
    d8dc:	e24bd010 	sub	sp, fp, #16	; 0x10
    d8e0:	e89d6810 	ldmia	sp, {r4, fp, sp, lr}
    d8e4:	e12fff1e 	bx	lr
    d8e8:	400053e8 	andmi	r5, r0, r8, ror #7
    d8ec:	00000000 	andeq	r0, r0, r0
    d8f0:	3f800000 	svccc	0x00800000
    d8f4:	3e99999a 	mrccc	9, 4, r9, cr9, cr10, {4}
    d8f8:	3da3d70a 	stccc	7, cr13, [r3, #40]!
    d8fc:	3d23d70a 	stccc	7, cr13, [r3, #-40]!
    d900:	400053d4 	ldrmid	r5, [r0], -r4
    d904:	400021c0 	andmi	r2, r0, r0, asr #3
    d908:	400054b0 	strmih	r5, [r0], -r0

0000d90c <Command>:
/*------------ End Lab 2 ------------*/
/*------------ End Controller ------------*/

/*---------------- Command ---------------*/
void Command() {
    d90c:	e1a0c00d 	mov	ip, sp
    d910:	e92dd870 	stmdb	sp!, {r4, r5, r6, fp, ip, lr, pc}
    d914:	e24cb004 	sub	fp, ip, #4	; 0x4
    d918:	e24dd018 	sub	sp, sp, #24	; 0x18
	/////////////// Controller Settings ////////////
	WO_SDK.ctrl_mode=0x00;  //0x00: direct individual motor control (individual commands for motors 0...3)
    d91c:	e59f24fc 	ldr	r2, [pc, #1276]	; de20 <.text+0xde20>
    d920:	e3a03000 	mov	r3, #0	; 0x0
    d924:	e5c23000 	strb	r3, [r2]
				//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw 
				//      and thrust inputs; no attitude controller active
				//0x02: attitude and throttle control: commands are input for standard attitude controller
				//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;	//0: disable control by HL processor
    d928:	e59f24f0 	ldr	r2, [pc, #1264]	; de20 <.text+0xde20>
    d92c:	e3a03001 	mov	r3, #1	; 0x1
    d930:	e5c23001 	strb	r3, [r2, #1]
				//1: enable control by HL processor
	////////////////////////////////////////////////

	//////// Translate commanded torques and thrust into rotor speed and commands ////////////
	// NOTE METHOD BELOW ASSUMES THAT CG IS IN THE SAME PLANE AS THE ROTORS
	float twolkF = 1.0/(2.0*l*kF);
    d934:	e59f34e8 	ldr	r3, [pc, #1256]	; de24 <.text+0xde24>
    d938:	e5933000 	ldr	r3, [r3]
    d93c:	e1a00003 	mov	r0, r3
    d940:	eb00181d 	bl	139bc <__aeabi_f2d>
    d944:	e1a03000 	mov	r3, r0
    d948:	e1a04001 	mov	r4, r1
    d94c:	e1a00003 	mov	r0, r3
    d950:	e1a01004 	mov	r1, r4
    d954:	e1a02003 	mov	r2, r3
    d958:	e1a03004 	mov	r3, r4
    d95c:	eb00173d 	bl	13658 <__adddf3>
    d960:	e1a03000 	mov	r3, r0
    d964:	e1a04001 	mov	r4, r1
    d968:	e1a05003 	mov	r5, r3
    d96c:	e1a06004 	mov	r6, r4
    d970:	e59f34b0 	ldr	r3, [pc, #1200]	; de28 <.text+0xde28>
    d974:	e5933000 	ldr	r3, [r3]
    d978:	e1a00003 	mov	r0, r3
    d97c:	eb00180e 	bl	139bc <__aeabi_f2d>
    d980:	e1a03000 	mov	r3, r0
    d984:	e1a04001 	mov	r4, r1
    d988:	e1a00005 	mov	r0, r5
    d98c:	e1a01006 	mov	r1, r6
    d990:	e1a02003 	mov	r2, r3
    d994:	e1a03004 	mov	r3, r4
    d998:	eb001837 	bl	13a7c <__aeabi_dmul>
    d99c:	e1a03000 	mov	r3, r0
    d9a0:	e1a04001 	mov	r4, r1
    d9a4:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
    d9a8:	e2800603 	add	r0, r0, #3145728	; 0x300000
    d9ac:	e3a01000 	mov	r1, #0	; 0x0
    d9b0:	e1a02003 	mov	r2, r3
    d9b4:	e1a03004 	mov	r3, r4
    d9b8:	eb0018d3 	bl	13d0c <__aeabi_ddiv>
    d9bc:	e1a03000 	mov	r3, r0
    d9c0:	e1a04001 	mov	r4, r1
    d9c4:	e1a00003 	mov	r0, r3
    d9c8:	e1a01004 	mov	r1, r4
    d9cc:	eb0019b8 	bl	140b4 <__aeabi_d2f>
    d9d0:	e1a03000 	mov	r3, r0
    d9d4:	e50b3028 	str	r3, [fp, #-40]
	float fourkF = 1.0/(4.0*kF);
    d9d8:	e59f3448 	ldr	r3, [pc, #1096]	; de28 <.text+0xde28>
    d9dc:	e5933000 	ldr	r3, [r3]
    d9e0:	e1a00003 	mov	r0, r3
    d9e4:	eb0017f4 	bl	139bc <__aeabi_f2d>
    d9e8:	e1a03000 	mov	r3, r0
    d9ec:	e1a04001 	mov	r4, r1
    d9f0:	e1a00003 	mov	r0, r3
    d9f4:	e1a01004 	mov	r1, r4
    d9f8:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    d9fc:	e2822601 	add	r2, r2, #1048576	; 0x100000
    da00:	e3a03000 	mov	r3, #0	; 0x0
    da04:	eb00181c 	bl	13a7c <__aeabi_dmul>
    da08:	e1a03000 	mov	r3, r0
    da0c:	e1a04001 	mov	r4, r1
    da10:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
    da14:	e2800603 	add	r0, r0, #3145728	; 0x300000
    da18:	e3a01000 	mov	r1, #0	; 0x0
    da1c:	e1a02003 	mov	r2, r3
    da20:	e1a03004 	mov	r3, r4
    da24:	eb0018b8 	bl	13d0c <__aeabi_ddiv>
    da28:	e1a03000 	mov	r3, r0
    da2c:	e1a04001 	mov	r4, r1
    da30:	e1a00003 	mov	r0, r3
    da34:	e1a01004 	mov	r1, r4
    da38:	eb00199d 	bl	140b4 <__aeabi_d2f>
    da3c:	e1a03000 	mov	r3, r0
    da40:	e50b3024 	str	r3, [fp, #-36]
	float fourkM = 1.0/(4.0*kM);
    da44:	e59f33e0 	ldr	r3, [pc, #992]	; de2c <.text+0xde2c>
    da48:	e5933000 	ldr	r3, [r3]
    da4c:	e1a00003 	mov	r0, r3
    da50:	eb0017d9 	bl	139bc <__aeabi_f2d>
    da54:	e1a03000 	mov	r3, r0
    da58:	e1a04001 	mov	r4, r1
    da5c:	e1a00003 	mov	r0, r3
    da60:	e1a01004 	mov	r1, r4
    da64:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    da68:	e2822601 	add	r2, r2, #1048576	; 0x100000
    da6c:	e3a03000 	mov	r3, #0	; 0x0
    da70:	eb001801 	bl	13a7c <__aeabi_dmul>
    da74:	e1a03000 	mov	r3, r0
    da78:	e1a04001 	mov	r4, r1
    da7c:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
    da80:	e2800603 	add	r0, r0, #3145728	; 0x300000
    da84:	e3a01000 	mov	r1, #0	; 0x0
    da88:	e1a02003 	mov	r2, r3
    da8c:	e1a03004 	mov	r3, r4
    da90:	eb00189d 	bl	13d0c <__aeabi_ddiv>
    da94:	e1a03000 	mov	r3, r0
    da98:	e1a04001 	mov	r4, r1
    da9c:	e1a00003 	mov	r0, r3
    daa0:	e1a01004 	mov	r1, r4
    daa4:	eb001982 	bl	140b4 <__aeabi_d2f>
    daa8:	e1a03000 	mov	r3, r0
    daac:	e50b3020 	str	r3, [fp, #-32]

	Winv[0] = 0;
    dab0:	e59f2378 	ldr	r2, [pc, #888]	; de30 <.text+0xde30>
    dab4:	e59f3378 	ldr	r3, [pc, #888]	; de34 <.text+0xde34>
    dab8:	e5823000 	str	r3, [r2]
	Winv[1] = twolkF;
    dabc:	e59f236c 	ldr	r2, [pc, #876]	; de30 <.text+0xde30>
    dac0:	e51b3028 	ldr	r3, [fp, #-40]
    dac4:	e5823004 	str	r3, [r2, #4]
	Winv[2] = -fourkM;
    dac8:	e51b3020 	ldr	r3, [fp, #-32]
    dacc:	e2232102 	eor	r2, r3, #-2147483648	; 0x80000000
    dad0:	e59f3358 	ldr	r3, [pc, #856]	; de30 <.text+0xde30>
    dad4:	e5832008 	str	r2, [r3, #8]
	Winv[3] = fourkF;
    dad8:	e59f2350 	ldr	r2, [pc, #848]	; de30 <.text+0xde30>
    dadc:	e51b3024 	ldr	r3, [fp, #-36]
    dae0:	e582300c 	str	r3, [r2, #12]
	Winv[1*4+0] = -twolkF;
    dae4:	e51b3028 	ldr	r3, [fp, #-40]
    dae8:	e2232102 	eor	r2, r3, #-2147483648	; 0x80000000
    daec:	e59f333c 	ldr	r3, [pc, #828]	; de30 <.text+0xde30>
    daf0:	e5832010 	str	r2, [r3, #16]
	Winv[1*4+1] = 0;
    daf4:	e59f2334 	ldr	r2, [pc, #820]	; de30 <.text+0xde30>
    daf8:	e59f3334 	ldr	r3, [pc, #820]	; de34 <.text+0xde34>
    dafc:	e5823014 	str	r3, [r2, #20]
	Winv[1*4+2] = fourkM;
    db00:	e59f2328 	ldr	r2, [pc, #808]	; de30 <.text+0xde30>
    db04:	e51b3020 	ldr	r3, [fp, #-32]
    db08:	e5823018 	str	r3, [r2, #24]
	Winv[1*4+3] = fourkF;
    db0c:	e59f231c 	ldr	r2, [pc, #796]	; de30 <.text+0xde30>
    db10:	e51b3024 	ldr	r3, [fp, #-36]
    db14:	e582301c 	str	r3, [r2, #28]
	Winv[2*4+0] = 0;
    db18:	e59f2310 	ldr	r2, [pc, #784]	; de30 <.text+0xde30>
    db1c:	e59f3310 	ldr	r3, [pc, #784]	; de34 <.text+0xde34>
    db20:	e5823020 	str	r3, [r2, #32]
	Winv[2*4+1] = -twolkF;
    db24:	e51b3028 	ldr	r3, [fp, #-40]
    db28:	e2232102 	eor	r2, r3, #-2147483648	; 0x80000000
    db2c:	e59f32fc 	ldr	r3, [pc, #764]	; de30 <.text+0xde30>
    db30:	e5832024 	str	r2, [r3, #36]
	Winv[2*4+2] = -fourkM;
    db34:	e51b3020 	ldr	r3, [fp, #-32]
    db38:	e2232102 	eor	r2, r3, #-2147483648	; 0x80000000
    db3c:	e59f32ec 	ldr	r3, [pc, #748]	; de30 <.text+0xde30>
    db40:	e5832028 	str	r2, [r3, #40]
	Winv[2*4+3] = fourkF;
    db44:	e59f22e4 	ldr	r2, [pc, #740]	; de30 <.text+0xde30>
    db48:	e51b3024 	ldr	r3, [fp, #-36]
    db4c:	e582302c 	str	r3, [r2, #44]
	Winv[3*4+0] = twolkF;
    db50:	e59f22d8 	ldr	r2, [pc, #728]	; de30 <.text+0xde30>
    db54:	e51b3028 	ldr	r3, [fp, #-40]
    db58:	e5823030 	str	r3, [r2, #48]
	Winv[3*4+1] = 0;
    db5c:	e59f22cc 	ldr	r2, [pc, #716]	; de30 <.text+0xde30>
    db60:	e59f32cc 	ldr	r3, [pc, #716]	; de34 <.text+0xde34>
    db64:	e5823034 	str	r3, [r2, #52]
	Winv[3*4+2] = fourkM;
    db68:	e59f22c0 	ldr	r2, [pc, #704]	; de30 <.text+0xde30>
    db6c:	e51b3020 	ldr	r3, [fp, #-32]
    db70:	e5823038 	str	r3, [r2, #56]
	Winv[3*4+3] = fourkF;
    db74:	e59f22b4 	ldr	r2, [pc, #692]	; de30 <.text+0xde30>
    db78:	e51b3024 	ldr	r3, [fp, #-36]
    db7c:	e582303c 	str	r3, [r2, #60]

	matrix_multiply(4,4,1,Winv,cnt_u,omega_cmd2);
    db80:	e59f32b0 	ldr	r3, [pc, #688]	; de38 <.text+0xde38>
    db84:	e58d3000 	str	r3, [sp]
    db88:	e59f32ac 	ldr	r3, [pc, #684]	; de3c <.text+0xde3c>
    db8c:	e58d3004 	str	r3, [sp, #4]
    db90:	e3a00004 	mov	r0, #4	; 0x4
    db94:	e3a01004 	mov	r1, #4	; 0x4
    db98:	e3a02001 	mov	r2, #1	; 0x1
    db9c:	e59f328c 	ldr	r3, [pc, #652]	; de30 <.text+0xde30>
    dba0:	eb0002a6 	bl	e640 <matrix_multiply>

	int i;
	for (i=0; i<4; i++) {
    dba4:	e3a03000 	mov	r3, #0	; 0x0
    dba8:	e50b301c 	str	r3, [fp, #-28]
    dbac:	ea000071 	b	dd78 <Command+0x46c>
		if (omega_cmd2[i] > MAXPHI2) {
    dbb0:	e51b201c 	ldr	r2, [fp, #-28]
    dbb4:	e59f3280 	ldr	r3, [pc, #640]	; de3c <.text+0xde3c>
    dbb8:	e7932102 	ldr	r2, [r3, r2, lsl #2]
    dbbc:	e59f327c 	ldr	r3, [pc, #636]	; de40 <.text+0xde40>
    dbc0:	e5933000 	ldr	r3, [r3]
    dbc4:	e1a00002 	mov	r0, r2
    dbc8:	e1a01003 	mov	r1, r3
    dbcc:	eb001ac9 	bl	146f8 <__gesf2>
    dbd0:	e1a03000 	mov	r3, r0
    dbd4:	e3530000 	cmp	r3, #0	; 0x0
    dbd8:	ca000000 	bgt	dbe0 <Command+0x2d4>
    dbdc:	ea000005 	b	dbf8 <Command+0x2ec>
			omega_cmd2[i] = MAXPHI2;
    dbe0:	e51b101c 	ldr	r1, [fp, #-28]
    dbe4:	e59f3254 	ldr	r3, [pc, #596]	; de40 <.text+0xde40>
    dbe8:	e5932000 	ldr	r2, [r3]
    dbec:	e59f3248 	ldr	r3, [pc, #584]	; de3c <.text+0xde3c>
    dbf0:	e7832101 	str	r2, [r3, r1, lsl #2]
    dbf4:	ea000010 	b	dc3c <Command+0x330>
		}
		else if (omega_cmd2[i] < MINPHI2) {
    dbf8:	e51b201c 	ldr	r2, [fp, #-28]
    dbfc:	e59f3238 	ldr	r3, [pc, #568]	; de3c <.text+0xde3c>
    dc00:	e7932102 	ldr	r2, [r3, r2, lsl #2]
    dc04:	e59f3238 	ldr	r3, [pc, #568]	; de44 <.text+0xde44>
    dc08:	e5933000 	ldr	r3, [r3]
    dc0c:	e1a00002 	mov	r0, r2
    dc10:	e1a01003 	mov	r1, r3
    dc14:	eb001ab9 	bl	14700 <__lesf2>
    dc18:	e1a03000 	mov	r3, r0
    dc1c:	e3530000 	cmp	r3, #0	; 0x0
    dc20:	ba000000 	blt	dc28 <Command+0x31c>
    dc24:	ea000004 	b	dc3c <Command+0x330>
			omega_cmd2[i] = MINPHI2;
    dc28:	e51b101c 	ldr	r1, [fp, #-28]
    dc2c:	e59f3210 	ldr	r3, [pc, #528]	; de44 <.text+0xde44>
    dc30:	e5932000 	ldr	r2, [r3]
    dc34:	e59f3200 	ldr	r3, [pc, #512]	; de3c <.text+0xde3c>
    dc38:	e7832101 	str	r2, [r3, r1, lsl #2]
		}
		omega_cmd[i] = sqrt(omega_cmd2[i]);
    dc3c:	e51b501c 	ldr	r5, [fp, #-28]
    dc40:	e51b201c 	ldr	r2, [fp, #-28]
    dc44:	e59f31f0 	ldr	r3, [pc, #496]	; de3c <.text+0xde3c>
    dc48:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    dc4c:	e1a00003 	mov	r0, r3
    dc50:	eb001759 	bl	139bc <__aeabi_f2d>
    dc54:	e1a03000 	mov	r3, r0
    dc58:	e1a04001 	mov	r4, r1
    dc5c:	e1a00003 	mov	r0, r3
    dc60:	e1a01004 	mov	r1, r4
    dc64:	eb003d9c 	bl	1d2dc <__sqrt_from_arm>
    dc68:	e1a03000 	mov	r3, r0
    dc6c:	e1a04001 	mov	r4, r1
    dc70:	e1a00003 	mov	r0, r3
    dc74:	e1a01004 	mov	r1, r4
    dc78:	eb00190d 	bl	140b4 <__aeabi_d2f>
    dc7c:	e1a02000 	mov	r2, r0
    dc80:	e59f31c0 	ldr	r3, [pc, #448]	; de48 <.text+0xde48>
    dc84:	e7832105 	str	r2, [r3, r5, lsl #2]
		// Translate Desired Rotor Speed into Motor Commands
		// NOTE: THIS IS FOR THE PELICAN
		cmd[i] = 0.238432*omega_cmd[i] - 25.872642;	// Verify
    dc88:	e51b501c 	ldr	r5, [fp, #-28]
    dc8c:	e51b201c 	ldr	r2, [fp, #-28]
    dc90:	e59f31b0 	ldr	r3, [pc, #432]	; de48 <.text+0xde48>
    dc94:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    dc98:	e1a00003 	mov	r0, r3
    dc9c:	eb001746 	bl	139bc <__aeabi_f2d>
    dca0:	e1a03000 	mov	r3, r0
    dca4:	e1a04001 	mov	r4, r1
    dca8:	e1a00003 	mov	r0, r3
    dcac:	e1a01004 	mov	r1, r4
    dcb0:	e28f2f56 	add	r2, pc, #344	; 0x158
    dcb4:	e892000c 	ldmia	r2, {r2, r3}
    dcb8:	eb00176f 	bl	13a7c <__aeabi_dmul>
    dcbc:	e1a03000 	mov	r3, r0
    dcc0:	e1a04001 	mov	r4, r1
    dcc4:	e1a00003 	mov	r0, r3
    dcc8:	e1a01004 	mov	r1, r4
    dccc:	e28f2f51 	add	r2, pc, #324	; 0x144
    dcd0:	e892000c 	ldmia	r2, {r2, r3}
    dcd4:	eb00165e 	bl	13654 <__aeabi_dsub>
    dcd8:	e1a03000 	mov	r3, r0
    dcdc:	e1a04001 	mov	r4, r1
    dce0:	e1a00003 	mov	r0, r3
    dce4:	e1a01004 	mov	r1, r4
    dce8:	eb0018f1 	bl	140b4 <__aeabi_d2f>
    dcec:	e1a02000 	mov	r2, r0
    dcf0:	e59f3154 	ldr	r3, [pc, #340]	; de4c <.text+0xde4c>
    dcf4:	e7832105 	str	r2, [r3, r5, lsl #2]

		// Below is a safety measure. We want to make sure the motor 
		// commands are never 0 so that the motors will always keep 
		// spinning. Also makes sure that motor commands stay within range.
		// NOTE: THIS SHOULD BE UNNECESSARY. I IMPLEMENTED THIS AS AN EXTRA 
		// SAFETY MEASURE
		if (cmd[i] < 1.0) {
    dcf8:	e51b201c 	ldr	r2, [fp, #-28]
    dcfc:	e59f3148 	ldr	r3, [pc, #328]	; de4c <.text+0xde4c>
    dd00:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    dd04:	e1a00003 	mov	r0, r3
    dd08:	e59f1140 	ldr	r1, [pc, #320]	; de50 <.text+0xde50>
    dd0c:	eb001a7b 	bl	14700 <__lesf2>
    dd10:	e1a03000 	mov	r3, r0
    dd14:	e3530000 	cmp	r3, #0	; 0x0
    dd18:	ba000000 	blt	dd20 <Command+0x414>
    dd1c:	ea000004 	b	dd34 <Command+0x428>
			cmd[i] = 1.0;
    dd20:	e51b101c 	ldr	r1, [fp, #-28]
    dd24:	e59f2120 	ldr	r2, [pc, #288]	; de4c <.text+0xde4c>
    dd28:	e59f3120 	ldr	r3, [pc, #288]	; de50 <.text+0xde50>
    dd2c:	e7823101 	str	r3, [r2, r1, lsl #2]
    dd30:	ea00000d 	b	dd6c <Command+0x460>
		}
		else if (cmd[i] > 200.0) {
    dd34:	e51b201c 	ldr	r2, [fp, #-28]
    dd38:	e59f310c 	ldr	r3, [pc, #268]	; de4c <.text+0xde4c>
    dd3c:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    dd40:	e1a00003 	mov	r0, r3
    dd44:	e59f1108 	ldr	r1, [pc, #264]	; de54 <.text+0xde54>
    dd48:	eb001a6a 	bl	146f8 <__gesf2>
    dd4c:	e1a03000 	mov	r3, r0
    dd50:	e3530000 	cmp	r3, #0	; 0x0
    dd54:	ca000000 	bgt	dd5c <Command+0x450>
    dd58:	ea000003 	b	dd6c <Command+0x460>
			cmd[i] = 200.0;
    dd5c:	e51b101c 	ldr	r1, [fp, #-28]
    dd60:	e59f20e4 	ldr	r2, [pc, #228]	; de4c <.text+0xde4c>
    dd64:	e59f30e8 	ldr	r3, [pc, #232]	; de54 <.text+0xde54>
    dd68:	e7823101 	str	r3, [r2, r1, lsl #2]
    dd6c:	e51b301c 	ldr	r3, [fp, #-28]
    dd70:	e2833001 	add	r3, r3, #1	; 0x1
    dd74:	e50b301c 	str	r3, [fp, #-28]
    dd78:	e51b301c 	ldr	r3, [fp, #-28]
    dd7c:	e3530003 	cmp	r3, #3	; 0x3
    dd80:	daffff8a 	ble	dbb0 <Command+0x2a4>
		} 
	}
	/////////////////////////////////////////////////////////////////////////////////////////////

	/////// Send Motor Commands ///////////
	WO_Direct_Individual_Motor_Control.motor[0] = cmd[0];
    dd84:	e59f30c0 	ldr	r3, [pc, #192]	; de4c <.text+0xde4c>
    dd88:	e5933000 	ldr	r3, [r3]
    dd8c:	e1a00003 	mov	r0, r3
    dd90:	eb001ab3 	bl	14864 <__aeabi_f2uiz>
    dd94:	e1a03000 	mov	r3, r0
    dd98:	e20330ff 	and	r3, r3, #255	; 0xff
    dd9c:	e59f20b4 	ldr	r2, [pc, #180]	; de58 <.text+0xde58>
    dda0:	e5c23000 	strb	r3, [r2]
	WO_Direct_Individual_Motor_Control.motor[3] = cmd[1];
    dda4:	e59f30a0 	ldr	r3, [pc, #160]	; de4c <.text+0xde4c>
    dda8:	e5933004 	ldr	r3, [r3, #4]
    ddac:	e1a00003 	mov	r0, r3
    ddb0:	eb001aab 	bl	14864 <__aeabi_f2uiz>
    ddb4:	e1a03000 	mov	r3, r0
    ddb8:	e20330ff 	and	r3, r3, #255	; 0xff
    ddbc:	e59f2094 	ldr	r2, [pc, #148]	; de58 <.text+0xde58>
    ddc0:	e5c23003 	strb	r3, [r2, #3]
	WO_Direct_Individual_Motor_Control.motor[1] = cmd[2];
    ddc4:	e59f3080 	ldr	r3, [pc, #128]	; de4c <.text+0xde4c>
    ddc8:	e5933008 	ldr	r3, [r3, #8]
    ddcc:	e1a00003 	mov	r0, r3
    ddd0:	eb001aa3 	bl	14864 <__aeabi_f2uiz>
    ddd4:	e1a03000 	mov	r3, r0
    ddd8:	e20330ff 	and	r3, r3, #255	; 0xff
    dddc:	e59f2074 	ldr	r2, [pc, #116]	; de58 <.text+0xde58>
    dde0:	e5c23001 	strb	r3, [r2, #1]
	WO_Direct_Individual_Motor_Control.motor[2] = cmd[3];
    dde4:	e59f3060 	ldr	r3, [pc, #96]	; de4c <.text+0xde4c>
    dde8:	e593300c 	ldr	r3, [r3, #12]
    ddec:	e1a00003 	mov	r0, r3
    ddf0:	eb001a9b 	bl	14864 <__aeabi_f2uiz>
    ddf4:	e1a03000 	mov	r3, r0
    ddf8:	e20330ff 	and	r3, r3, #255	; 0xff
    ddfc:	e59f2054 	ldr	r2, [pc, #84]	; de58 <.text+0xde58>
    de00:	e5c23002 	strb	r3, [r2, #2]
	///////////////////////////////////////
}
    de04:	e24bd018 	sub	sp, fp, #24	; 0x18
    de08:	e89d6870 	ldmia	sp, {r4, r5, r6, fp, sp, lr}
    de0c:	e12fff1e 	bx	lr
    de10:	3fce84f0 	svccc	0x00ce84f0
    de14:	9528f191 	strls	pc, [r8, #-401]!
    de18:	4039df65 	eormis	sp, r9, r5, ror #30
    de1c:	77531db4 	undefined
    de20:	40002188 	andmi	r2, r0, r8, lsl #3
    de24:	40000048 	andmi	r0, r0, r8, asr #32
    de28:	40000040 	andmi	r0, r0, r0, asr #32
    de2c:	40000044 	andmi	r0, r0, r4, asr #32
    de30:	40005470 	andmi	r5, r0, r0, ror r4
    de34:	00000000 	andeq	r0, r0, r0
    de38:	400053d4 	ldrmid	r5, [r0], -r4
    de3c:	4000542c 	andmi	r5, r0, ip, lsr #8
    de40:	4000004c 	andmi	r0, r0, ip, asr #32
    de44:	40000050 	andmi	r0, r0, r0, asr r0
    de48:	4000543c 	andmi	r5, r0, ip, lsr r4
    de4c:	400054c0 	andmi	r5, r0, r0, asr #9
    de50:	3f800000 	svccc	0x00800000
    de54:	43480000 	movtmi	r0, #32768	; 0x8000
    de58:	4000217c 	andmi	r2, r0, ip, ror r1

0000de5c <Bens_Control_Law>:
/*-------------- End Command -------------*/

/*----------------Ben's Control Law ---------------*/
void Bens_Control_Law() {
    de5c:	e1a0c00d 	mov	ip, sp
    de60:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    de64:	e24cb004 	sub	fp, ip, #4	; 0x4
    de68:	e24dd00c 	sub	sp, sp, #12	; 0xc
	int Usonic_local = 10;
    de6c:	e3a0300a 	mov	r3, #10	; 0xa
    de70:	e50b3014 	str	r3, [fp, #-20]

	if (USMaxBot_range1 > 70)
    de74:	e59f3278 	ldr	r3, [pc, #632]	; e0f4 <.text+0xe0f4>
    de78:	e5933000 	ldr	r3, [r3]
    de7c:	e3530046 	cmp	r3, #70	; 0x46
    de80:	da000002 	ble	de90 <Bens_Control_Law+0x34>
		Usonic_local = 70;
    de84:	e3a03046 	mov	r3, #70	; 0x46
    de88:	e50b3014 	str	r3, [fp, #-20]
    de8c:	ea000009 	b	deb8 <Bens_Control_Law+0x5c>
	else if(USMaxBot_range1 < 7)
    de90:	e59f325c 	ldr	r3, [pc, #604]	; e0f4 <.text+0xe0f4>
    de94:	e5933000 	ldr	r3, [r3]
    de98:	e3530006 	cmp	r3, #6	; 0x6
    de9c:	ca000002 	bgt	deac <Bens_Control_Law+0x50>
		Usonic_local = 7;
    dea0:	e3a03007 	mov	r3, #7	; 0x7
    dea4:	e50b3014 	str	r3, [fp, #-20]
    dea8:	ea000002 	b	deb8 <Bens_Control_Law+0x5c>
	else
		Usonic_local = USMaxBot_range1;
    deac:	e59f3240 	ldr	r3, [pc, #576]	; e0f4 <.text+0xe0f4>
    deb0:	e5933000 	ldr	r3, [r3]
    deb4:	e50b3014 	str	r3, [fp, #-20]

	usonic_error =(Usonic_local-setpoint);
    deb8:	e59f3238 	ldr	r3, [pc, #568]	; e0f8 <.text+0xe0f8>
    debc:	e1d330b0 	ldrh	r3, [r3]
    dec0:	e1a03803 	mov	r3, r3, lsl #16
    dec4:	e1a02843 	mov	r2, r3, asr #16
    dec8:	e51b3014 	ldr	r3, [fp, #-20]
    decc:	e0622003 	rsb	r2, r2, r3
    ded0:	e59f3224 	ldr	r3, [pc, #548]	; e0fc <.text+0xe0fc>
    ded4:	e5832000 	str	r2, [r3]

	if (Usonic_local <= 7)
    ded8:	e51b3014 	ldr	r3, [fp, #-20]
    dedc:	e3530007 	cmp	r3, #7	; 0x7
    dee0:	ca000018 	bgt	df48 <Bens_Control_Law+0xec>
	{
		if ((clock_divider % 5) == 0)
    dee4:	e59f3214 	ldr	r3, [pc, #532]	; e100 <.text+0xe100>
    dee8:	e5931000 	ldr	r1, [r3]
    deec:	e59f3210 	ldr	r3, [pc, #528]	; e104 <.text+0xe104>
    def0:	e0c32391 	smull	r2, r3, r1, r3
    def4:	e1a020c3 	mov	r2, r3, asr #1
    def8:	e1a03fc1 	mov	r3, r1, asr #31
    defc:	e0632002 	rsb	r2, r3, r2
    df00:	e50b201c 	str	r2, [fp, #-28]
    df04:	e51b301c 	ldr	r3, [fp, #-28]
    df08:	e1a03103 	mov	r3, r3, lsl #2
    df0c:	e51b201c 	ldr	r2, [fp, #-28]
    df10:	e0833002 	add	r3, r3, r2
    df14:	e0631001 	rsb	r1, r3, r1
    df18:	e50b101c 	str	r1, [fp, #-28]
    df1c:	e51b301c 	ldr	r3, [fp, #-28]
    df20:	e3530000 	cmp	r3, #0	; 0x0
    df24:	1a00005d 	bne	e0a0 <Bens_Control_Law+0x244>
		{
			Ben_thrust--;
    df28:	e59f31d8 	ldr	r3, [pc, #472]	; e108 <.text+0xe108>
    df2c:	e1d330b0 	ldrh	r3, [r3]
    df30:	e2433001 	sub	r3, r3, #1	; 0x1
    df34:	e1a03803 	mov	r3, r3, lsl #16
    df38:	e1a02823 	mov	r2, r3, lsr #16
    df3c:	e59f31c4 	ldr	r3, [pc, #452]	; e108 <.text+0xe108>
    df40:	e1c320b0 	strh	r2, [r3]
    df44:	ea000055 	b	e0a0 <Bens_Control_Law+0x244>
		}
	}
	else
	{
		if(landing_flag == 1)
    df48:	e59f31bc 	ldr	r3, [pc, #444]	; e10c <.text+0xe10c>
    df4c:	e1d330b0 	ldrh	r3, [r3]
    df50:	e1a03803 	mov	r3, r3, lsl #16
    df54:	e1a03843 	mov	r3, r3, asr #16
    df58:	e3530001 	cmp	r3, #1	; 0x1
    df5c:	1a000029 	bne	e008 <Bens_Control_Law+0x1ac>
		{
		if (((clock_divider % 200) == 0) && (setpoint > 6))
    df60:	e59f3198 	ldr	r3, [pc, #408]	; e100 <.text+0xe100>
    df64:	e5931000 	ldr	r1, [r3]
    df68:	e59f31a0 	ldr	r3, [pc, #416]	; e110 <.text+0xe110>
    df6c:	e0c32391 	smull	r2, r3, r1, r3
    df70:	e1a02343 	mov	r2, r3, asr #6
    df74:	e1a03fc1 	mov	r3, r1, asr #31
    df78:	e0632002 	rsb	r2, r3, r2
    df7c:	e50b2018 	str	r2, [fp, #-24]
    df80:	e51b3018 	ldr	r3, [fp, #-24]
    df84:	e1a03103 	mov	r3, r3, lsl #2
    df88:	e51b2018 	ldr	r2, [fp, #-24]
    df8c:	e0833002 	add	r3, r3, r2
    df90:	e1a02103 	mov	r2, r3, lsl #2
    df94:	e0833002 	add	r3, r3, r2
    df98:	e1a03183 	mov	r3, r3, lsl #3
    df9c:	e0631001 	rsb	r1, r3, r1
    dfa0:	e50b1018 	str	r1, [fp, #-24]
    dfa4:	e51b3018 	ldr	r3, [fp, #-24]
    dfa8:	e3530000 	cmp	r3, #0	; 0x0
    dfac:	1a000015 	bne	e008 <Bens_Control_Law+0x1ac>
    dfb0:	e59f3140 	ldr	r3, [pc, #320]	; e0f8 <.text+0xe0f8>
    dfb4:	e1d330b0 	ldrh	r3, [r3]
    dfb8:	e1a03803 	mov	r3, r3, lsl #16
    dfbc:	e1a03843 	mov	r3, r3, asr #16
    dfc0:	e3530006 	cmp	r3, #6	; 0x6
    dfc4:	da00000f 	ble	e008 <Bens_Control_Law+0x1ac>
			{
				setpoint--;
    dfc8:	e59f3128 	ldr	r3, [pc, #296]	; e0f8 <.text+0xe0f8>
    dfcc:	e1d330b0 	ldrh	r3, [r3]
    dfd0:	e2433001 	sub	r3, r3, #1	; 0x1
    dfd4:	e1a03803 	mov	r3, r3, lsl #16
    dfd8:	e1a02823 	mov	r2, r3, lsr #16
    dfdc:	e59f3114 	ldr	r3, [pc, #276]	; e0f8 <.text+0xe0f8>
    dfe0:	e1c320b0 	strh	r2, [r3]
				if (setpoint <= 6)
    dfe4:	e59f310c 	ldr	r3, [pc, #268]	; e0f8 <.text+0xe0f8>
    dfe8:	e1d330b0 	ldrh	r3, [r3]
    dfec:	e1a03803 	mov	r3, r3, lsl #16
    dff0:	e1a03843 	mov	r3, r3, asr #16
    dff4:	e3530006 	cmp	r3, #6	; 0x6
    dff8:	ca000002 	bgt	e008 <Bens_Control_Law+0x1ac>
				{
					setpoint = 7;
    dffc:	e59f30f4 	ldr	r3, [pc, #244]	; e0f8 <.text+0xe0f8>
    e000:	e3a02007 	mov	r2, #7	; 0x7
    e004:	e1c320b0 	strh	r2, [r3]
				}
			}
		}
		Ben_thrust = U_Kp_z*usonic_error-U_Kd_z*RO_ALL_Data.fusion_dheight+1700;
    e008:	e59f30ec 	ldr	r3, [pc, #236]	; e0fc <.text+0xe0fc>
    e00c:	e5933000 	ldr	r3, [r3]
    e010:	e1a00003 	mov	r0, r3
    e014:	eb0018c2 	bl	14324 <__aeabi_i2f>
    e018:	e1a02000 	mov	r2, r0
    e01c:	e59f30f0 	ldr	r3, [pc, #240]	; e114 <.text+0xe114>
    e020:	e5933000 	ldr	r3, [r3]
    e024:	e1a00002 	mov	r0, r2
    e028:	e1a01003 	mov	r1, r3
    e02c:	eb0018f3 	bl	14400 <__aeabi_fmul>
    e030:	e1a03000 	mov	r3, r0
    e034:	e1a04003 	mov	r4, r3
    e038:	e59f30d8 	ldr	r3, [pc, #216]	; e118 <.text+0xe118>
    e03c:	e5933088 	ldr	r3, [r3, #136]
    e040:	e1a00003 	mov	r0, r3
    e044:	eb0018b6 	bl	14324 <__aeabi_i2f>
    e048:	e1a02000 	mov	r2, r0
    e04c:	e59f30c8 	ldr	r3, [pc, #200]	; e11c <.text+0xe11c>
    e050:	e5933000 	ldr	r3, [r3]
    e054:	e1a00002 	mov	r0, r2
    e058:	e1a01003 	mov	r1, r3
    e05c:	eb0018e7 	bl	14400 <__aeabi_fmul>
    e060:	e1a03000 	mov	r3, r0
    e064:	e1a00004 	mov	r0, r4
    e068:	e1a01003 	mov	r1, r3
    e06c:	eb00183a 	bl	1415c <__aeabi_fsub>
    e070:	e1a03000 	mov	r3, r0
    e074:	e1a00003 	mov	r0, r3
    e078:	e59f10a0 	ldr	r1, [pc, #160]	; e120 <.text+0xe120>
    e07c:	eb001837 	bl	14160 <__addsf3>
    e080:	e1a03000 	mov	r3, r0
    e084:	e1a00003 	mov	r0, r3
    e088:	eb0019de 	bl	14808 <__aeabi_f2iz>
    e08c:	e1a03000 	mov	r3, r0
    e090:	e1a03803 	mov	r3, r3, lsl #16
    e094:	e1a02823 	mov	r2, r3, lsr #16
    e098:	e59f3068 	ldr	r3, [pc, #104]	; e108 <.text+0xe108>
    e09c:	e1c320b0 	strh	r2, [r3]
	}

	// if (clock_divider == 30000)
	// {
	// 	landing_flag = 1;
	// }
	if(Ben_thrust < 10)
    e0a0:	e59f3060 	ldr	r3, [pc, #96]	; e108 <.text+0xe108>
    e0a4:	e1d330b0 	ldrh	r3, [r3]
    e0a8:	e1a03803 	mov	r3, r3, lsl #16
    e0ac:	e1a03843 	mov	r3, r3, asr #16
    e0b0:	e3530009 	cmp	r3, #9	; 0x9
    e0b4:	ca000002 	bgt	e0c4 <Bens_Control_Law+0x268>
		Ben_thrust = 10;
    e0b8:	e59f3048 	ldr	r3, [pc, #72]	; e108 <.text+0xe108>
    e0bc:	e3a0200a 	mov	r2, #10	; 0xa
    e0c0:	e1c320b0 	strh	r2, [r3]

	usonic_error_old = usonic_error;
    e0c4:	e59f3030 	ldr	r3, [pc, #48]	; e0fc <.text+0xe0fc>
    e0c8:	e5932000 	ldr	r2, [r3]
    e0cc:	e59f3050 	ldr	r3, [pc, #80]	; e124 <.text+0xe124>
    e0d0:	e5832000 	str	r2, [r3]
	clock_divider++;
    e0d4:	e59f3024 	ldr	r3, [pc, #36]	; e100 <.text+0xe100>
    e0d8:	e5933000 	ldr	r3, [r3]
    e0dc:	e2832001 	add	r2, r3, #1	; 0x1
    e0e0:	e59f3018 	ldr	r3, [pc, #24]	; e100 <.text+0xe100>
    e0e4:	e5832000 	str	r2, [r3]
}
    e0e8:	e24bd010 	sub	sp, fp, #16	; 0x10
    e0ec:	e89d6810 	ldmia	sp, {r4, fp, sp, lr}
    e0f0:	e12fff1e 	bx	lr
    e0f4:	40000e24 	andmi	r0, r0, r4, lsr #28
    e0f8:	40000060 	andmi	r0, r0, r0, rrx
    e0fc:	400012b8 	strmih	r1, [r0], -r8
    e100:	400012c4 	andmi	r1, r0, r4, asr #5
    e104:	66666667 	strvsbt	r6, [r6], -r7, ror #12
    e108:	400012b0 	strmih	r1, [r0], -r0
    e10c:	400012c0 	andmi	r1, r0, r0, asr #5
    e110:	51eb851f 	mvnpl	r8, pc, lsl r5
    e114:	40000058 	andmi	r0, r0, r8, asr r0
    e118:	40002214 	andmi	r2, r0, r4, lsl r2
    e11c:	4000005c 	andmi	r0, r0, ip, asr r0
    e120:	44d48000 	ldrmib	r8, [r4]
    e124:	400012bc 	strmih	r1, [r0], -ip

0000e128 <Bens_Command>:
/*-------------- End Ben's Command -------------*/

/*----------------Ben's Command ---------------*/
void Bens_Command() {
    e128:	e1a0c00d 	mov	ip, sp
    e12c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    e130:	e24cb004 	sub	fp, ip, #4	; 0x4
	/////////////// Controller Settings ////////////
	WO_SDK.ctrl_mode=0x02;  //0x00: direct individual motor control (individual commands for motors 0...3)
    e134:	e59f2038 	ldr	r2, [pc, #56]	; e174 <.text+0xe174>
    e138:	e3a03002 	mov	r3, #2	; 0x2
    e13c:	e5c23000 	strb	r3, [r2]
				//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw 
				//      and thrust inputs; no attitude controller active
				//0x02: attitude and throttle control: commands are input for standard attitude controller
				//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;	//0: disable control by HL processor
    e140:	e59f202c 	ldr	r2, [pc, #44]	; e174 <.text+0xe174>
    e144:	e3a03001 	mov	r3, #1	; 0x1
    e148:	e5c23001 	strb	r3, [r2, #1]
				//1: enable control by HL processor


	//We're no longer using Direct Motor Commands because Asctec's own attitude controller is better.
	WO_CTRL_Input.ctrl=0x08;	//0x08: enable throttle control by HL. Height control and GPS are deactivated!!
    e14c:	e59f2024 	ldr	r2, [pc, #36]	; e178 <.text+0xe178>
    e150:	e3a03008 	mov	r3, #8	; 0x8
    e154:	e1c230b8 	strh	r3, [r2, #8]
								//pitch, roll and yaw are still commanded via the remote control
	//WO_CTRL_Input.thrust=400;	//10% throttle command
	WO_CTRL_Input.thrust=(short) Ben_thrust;	//Proportional throttle command
    e158:	e59f301c 	ldr	r3, [pc, #28]	; e17c <.text+0xe17c>
    e15c:	e1d320b0 	ldrh	r2, [r3]
    e160:	e59f3010 	ldr	r3, [pc, #16]	; e178 <.text+0xe178>
    e164:	e1c320b6 	strh	r2, [r3, #6]

	//
	//Note to self, We'll start testing around the thrust value of 1700
	//This was done by inspection from Dan Block and Ben Kuo
	//
}
    e168:	e24bd00c 	sub	sp, fp, #12	; 0xc
    e16c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    e170:	e12fff1e 	bx	lr
    e174:	40002188 	andmi	r2, r0, r8, lsl #3
    e178:	400020fc 	strmid	r2, [r0], -ip
    e17c:	400012b0 	strmih	r1, [r0], -r0

0000e180 <angle_diff>:
#include "math.h"
#include "stdio.h"

float angle_diff(float a1, float a2)
{
    e180:	e1a0c00d 	mov	ip, sp
    e184:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    e188:	e24cb004 	sub	fp, ip, #4	; 0x4
    e18c:	e24dd008 	sub	sp, sp, #8	; 0x8
    e190:	e50b0014 	str	r0, [fp, #-20]
    e194:	e50b1018 	str	r1, [fp, #-24]
    return fmodf((a1 - a2) + 3*M_PI, 2*M_PI) - M_PI;
    e198:	e51b0014 	ldr	r0, [fp, #-20]
    e19c:	e51b1018 	ldr	r1, [fp, #-24]
    e1a0:	eb0017ed 	bl	1415c <__aeabi_fsub>
    e1a4:	e1a03000 	mov	r3, r0
    e1a8:	e1a00003 	mov	r0, r3
    e1ac:	eb001602 	bl	139bc <__aeabi_f2d>
    e1b0:	e1a03000 	mov	r3, r0
    e1b4:	e1a04001 	mov	r4, r1
    e1b8:	e1a00003 	mov	r0, r3
    e1bc:	e1a01004 	mov	r1, r4
    e1c0:	e28f2078 	add	r2, pc, #120	; 0x78
    e1c4:	e892000c 	ldmia	r2, {r2, r3}
    e1c8:	eb001522 	bl	13658 <__adddf3>
    e1cc:	e1a03000 	mov	r3, r0
    e1d0:	e1a04001 	mov	r4, r1
    e1d4:	e1a00003 	mov	r0, r3
    e1d8:	e1a01004 	mov	r1, r4
    e1dc:	eb0017b4 	bl	140b4 <__aeabi_d2f>
    e1e0:	e1a03000 	mov	r3, r0
    e1e4:	e1a00003 	mov	r0, r3
    e1e8:	e59f1060 	ldr	r1, [pc, #96]	; e250 <.text+0xe250>
    e1ec:	eb003c3d 	bl	1d2e8 <__fmodf_from_arm>
    e1f0:	e1a03000 	mov	r3, r0
    e1f4:	e1a00003 	mov	r0, r3
    e1f8:	eb0015ef 	bl	139bc <__aeabi_f2d>
    e1fc:	e1a03000 	mov	r3, r0
    e200:	e1a04001 	mov	r4, r1
    e204:	e1a00003 	mov	r0, r3
    e208:	e1a01004 	mov	r1, r4
    e20c:	e28f2034 	add	r2, pc, #52	; 0x34
    e210:	e892000c 	ldmia	r2, {r2, r3}
    e214:	eb00150e 	bl	13654 <__aeabi_dsub>
    e218:	e1a03000 	mov	r3, r0
    e21c:	e1a04001 	mov	r4, r1
    e220:	e1a00003 	mov	r0, r3
    e224:	e1a01004 	mov	r1, r4
    e228:	eb0017a1 	bl	140b4 <__aeabi_d2f>
    e22c:	e1a03000 	mov	r3, r0
	//return ((float)fmod((a1-a2) + 3*3.1416, 2*3.1416) - 3.1416);
	//return fmodf((a1-a2) + 3*3.1416, 2*3.1416);
}
    e230:	e1a00003 	mov	r0, r3
    e234:	e24bd010 	sub	sp, fp, #16	; 0x10
    e238:	e89d6810 	ldmia	sp, {r4, fp, sp, lr}
    e23c:	e12fff1e 	bx	lr
    e240:	4022d97c 	eormi	sp, r2, ip, ror r9
    e244:	7f3321d2 	svcvc	0x003321d2
    e248:	400921fb 	strmid	r2, [r9], -fp
    e24c:	54442d18 	strplb	r2, [r4], #-3352
    e250:	40c90fdb 	ldrmid	r0, [r9], #251

0000e254 <vector_add>:

//Done!
void vector_add(int n, float *A, float *B, float *C) {
    e254:	e1a0c00d 	mov	ip, sp
    e258:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    e25c:	e24cb004 	sub	fp, ip, #4	; 0x4
    e260:	e24dd014 	sub	sp, sp, #20	; 0x14
    e264:	e50b0018 	str	r0, [fp, #-24]
    e268:	e50b101c 	str	r1, [fp, #-28]
    e26c:	e50b2020 	str	r2, [fp, #-32]
    e270:	e50b3024 	str	r3, [fp, #-36]
	int i;
	for (i=0; i<n; i++) {
    e274:	e3a03000 	mov	r3, #0	; 0x0
    e278:	e50b3014 	str	r3, [fp, #-20]
    e27c:	ea000018 	b	e2e4 <vector_add+0x90>
		C[i] = A[i] + B[i];
    e280:	e51b3014 	ldr	r3, [fp, #-20]
    e284:	e1a03103 	mov	r3, r3, lsl #2
    e288:	e1a02003 	mov	r2, r3
    e28c:	e51b3024 	ldr	r3, [fp, #-36]
    e290:	e0824003 	add	r4, r2, r3
    e294:	e51b3014 	ldr	r3, [fp, #-20]
    e298:	e1a03103 	mov	r3, r3, lsl #2
    e29c:	e1a02003 	mov	r2, r3
    e2a0:	e51b301c 	ldr	r3, [fp, #-28]
    e2a4:	e0823003 	add	r3, r2, r3
    e2a8:	e5931000 	ldr	r1, [r3]
    e2ac:	e51b3014 	ldr	r3, [fp, #-20]
    e2b0:	e1a03103 	mov	r3, r3, lsl #2
    e2b4:	e1a02003 	mov	r2, r3
    e2b8:	e51b3020 	ldr	r3, [fp, #-32]
    e2bc:	e0823003 	add	r3, r2, r3
    e2c0:	e5933000 	ldr	r3, [r3]
    e2c4:	e1a00001 	mov	r0, r1
    e2c8:	e1a01003 	mov	r1, r3
    e2cc:	eb0017a3 	bl	14160 <__addsf3>
    e2d0:	e1a03000 	mov	r3, r0
    e2d4:	e5843000 	str	r3, [r4]
    e2d8:	e51b3014 	ldr	r3, [fp, #-20]
    e2dc:	e2833001 	add	r3, r3, #1	; 0x1
    e2e0:	e50b3014 	str	r3, [fp, #-20]
    e2e4:	e51b2014 	ldr	r2, [fp, #-20]
    e2e8:	e51b3018 	ldr	r3, [fp, #-24]
    e2ec:	e1520003 	cmp	r2, r3
    e2f0:	baffffe2 	blt	e280 <vector_add+0x2c>
	}
}
    e2f4:	e24bd010 	sub	sp, fp, #16	; 0x10
    e2f8:	e89d6810 	ldmia	sp, {r4, fp, sp, lr}
    e2fc:	e12fff1e 	bx	lr

0000e300 <matrix_add>:

//Done!
// A (n x m), B (n x m), C (n x m)
void matrix_add(int n, int m, float *A, float *B, float *C) {
    e300:	e1a0c00d 	mov	ip, sp
    e304:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    e308:	e24cb004 	sub	fp, ip, #4	; 0x4
    e30c:	e24dd018 	sub	sp, sp, #24	; 0x18
    e310:	e50b001c 	str	r0, [fp, #-28]
    e314:	e50b1020 	str	r1, [fp, #-32]
    e318:	e50b2024 	str	r2, [fp, #-36]
    e31c:	e50b3028 	str	r3, [fp, #-40]
	int i, j;
	for (i=0; i<n; i++) {
    e320:	e3a03000 	mov	r3, #0	; 0x0
    e324:	e50b3018 	str	r3, [fp, #-24]
    e328:	ea00002e 	b	e3e8 <matrix_add+0xe8>
		for (j=0; j<m; j++) {
    e32c:	e3a03000 	mov	r3, #0	; 0x0
    e330:	e50b3014 	str	r3, [fp, #-20]
    e334:	ea000024 	b	e3cc <matrix_add+0xcc>
			C[i*m+j] = A[i*m+j] + B[i*m+j];
    e338:	e51b2018 	ldr	r2, [fp, #-24]
    e33c:	e51b3020 	ldr	r3, [fp, #-32]
    e340:	e0020293 	mul	r2, r3, r2
    e344:	e51b3014 	ldr	r3, [fp, #-20]
    e348:	e0823003 	add	r3, r2, r3
    e34c:	e1a03103 	mov	r3, r3, lsl #2
    e350:	e1a02003 	mov	r2, r3
    e354:	e59b3004 	ldr	r3, [fp, #4]
    e358:	e0824003 	add	r4, r2, r3
    e35c:	e51b2018 	ldr	r2, [fp, #-24]
    e360:	e51b3020 	ldr	r3, [fp, #-32]
    e364:	e0020293 	mul	r2, r3, r2
    e368:	e51b3014 	ldr	r3, [fp, #-20]
    e36c:	e0823003 	add	r3, r2, r3
    e370:	e1a03103 	mov	r3, r3, lsl #2
    e374:	e1a02003 	mov	r2, r3
    e378:	e51b3024 	ldr	r3, [fp, #-36]
    e37c:	e0823003 	add	r3, r2, r3
    e380:	e5931000 	ldr	r1, [r3]
    e384:	e51b2018 	ldr	r2, [fp, #-24]
    e388:	e51b3020 	ldr	r3, [fp, #-32]
    e38c:	e0020293 	mul	r2, r3, r2
    e390:	e51b3014 	ldr	r3, [fp, #-20]
    e394:	e0823003 	add	r3, r2, r3
    e398:	e1a03103 	mov	r3, r3, lsl #2
    e39c:	e1a02003 	mov	r2, r3
    e3a0:	e51b3028 	ldr	r3, [fp, #-40]
    e3a4:	e0823003 	add	r3, r2, r3
    e3a8:	e5933000 	ldr	r3, [r3]
    e3ac:	e1a00001 	mov	r0, r1
    e3b0:	e1a01003 	mov	r1, r3
    e3b4:	eb001769 	bl	14160 <__addsf3>
    e3b8:	e1a03000 	mov	r3, r0
    e3bc:	e5843000 	str	r3, [r4]
    e3c0:	e51b3014 	ldr	r3, [fp, #-20]
    e3c4:	e2833001 	add	r3, r3, #1	; 0x1
    e3c8:	e50b3014 	str	r3, [fp, #-20]
    e3cc:	e51b2014 	ldr	r2, [fp, #-20]
    e3d0:	e51b3020 	ldr	r3, [fp, #-32]
    e3d4:	e1520003 	cmp	r2, r3
    e3d8:	baffffd6 	blt	e338 <matrix_add+0x38>
    e3dc:	e51b3018 	ldr	r3, [fp, #-24]
    e3e0:	e2833001 	add	r3, r3, #1	; 0x1
    e3e4:	e50b3018 	str	r3, [fp, #-24]
    e3e8:	e51b2018 	ldr	r2, [fp, #-24]
    e3ec:	e51b301c 	ldr	r3, [fp, #-28]
    e3f0:	e1520003 	cmp	r2, r3
    e3f4:	baffffcc 	blt	e32c <matrix_add+0x2c>
		}
	}
}
    e3f8:	e24bd010 	sub	sp, fp, #16	; 0x10
    e3fc:	e89d6810 	ldmia	sp, {r4, fp, sp, lr}
    e400:	e12fff1e 	bx	lr

0000e404 <matrix_scalar_mult>:

//Done!
// A (n x m), B (n x m)
void matrix_scalar_mult(int n, int m, float *A, float s, float *B) {
    e404:	e1a0c00d 	mov	ip, sp
    e408:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    e40c:	e24cb004 	sub	fp, ip, #4	; 0x4
    e410:	e24dd018 	sub	sp, sp, #24	; 0x18
    e414:	e50b001c 	str	r0, [fp, #-28]
    e418:	e50b1020 	str	r1, [fp, #-32]
    e41c:	e50b2024 	str	r2, [fp, #-36]
    e420:	e50b3028 	str	r3, [fp, #-40]
	int i, j;
	for (i=0; i<n; i++) {
    e424:	e3a03000 	mov	r3, #0	; 0x0
    e428:	e50b3018 	str	r3, [fp, #-24]
    e42c:	ea000024 	b	e4c4 <matrix_scalar_mult+0xc0>
		for (j=0; j<m; j++) {
    e430:	e3a03000 	mov	r3, #0	; 0x0
    e434:	e50b3014 	str	r3, [fp, #-20]
    e438:	ea00001a 	b	e4a8 <matrix_scalar_mult+0xa4>
			B[i*m+j] = A[i*m+j]*s;
    e43c:	e51b2018 	ldr	r2, [fp, #-24]
    e440:	e51b3020 	ldr	r3, [fp, #-32]
    e444:	e0020293 	mul	r2, r3, r2
    e448:	e51b3014 	ldr	r3, [fp, #-20]
    e44c:	e0823003 	add	r3, r2, r3
    e450:	e1a03103 	mov	r3, r3, lsl #2
    e454:	e1a02003 	mov	r2, r3
    e458:	e59b3004 	ldr	r3, [fp, #4]
    e45c:	e0824003 	add	r4, r2, r3
    e460:	e51b2018 	ldr	r2, [fp, #-24]
    e464:	e51b3020 	ldr	r3, [fp, #-32]
    e468:	e0020293 	mul	r2, r3, r2
    e46c:	e51b3014 	ldr	r3, [fp, #-20]
    e470:	e0823003 	add	r3, r2, r3
    e474:	e1a03103 	mov	r3, r3, lsl #2
    e478:	e1a02003 	mov	r2, r3
    e47c:	e51b3024 	ldr	r3, [fp, #-36]
    e480:	e0823003 	add	r3, r2, r3
    e484:	e5933000 	ldr	r3, [r3]
    e488:	e1a00003 	mov	r0, r3
    e48c:	e51b1028 	ldr	r1, [fp, #-40]
    e490:	eb0017da 	bl	14400 <__aeabi_fmul>
    e494:	e1a03000 	mov	r3, r0
    e498:	e5843000 	str	r3, [r4]
    e49c:	e51b3014 	ldr	r3, [fp, #-20]
    e4a0:	e2833001 	add	r3, r3, #1	; 0x1
    e4a4:	e50b3014 	str	r3, [fp, #-20]
    e4a8:	e51b2014 	ldr	r2, [fp, #-20]
    e4ac:	e51b3020 	ldr	r3, [fp, #-32]
    e4b0:	e1520003 	cmp	r2, r3
    e4b4:	baffffe0 	blt	e43c <matrix_scalar_mult+0x38>
    e4b8:	e51b3018 	ldr	r3, [fp, #-24]
    e4bc:	e2833001 	add	r3, r3, #1	; 0x1
    e4c0:	e50b3018 	str	r3, [fp, #-24]
    e4c4:	e51b2018 	ldr	r2, [fp, #-24]
    e4c8:	e51b301c 	ldr	r3, [fp, #-28]
    e4cc:	e1520003 	cmp	r2, r3
    e4d0:	baffffd6 	blt	e430 <matrix_scalar_mult+0x2c>
		}
	}
}
    e4d4:	e24bd010 	sub	sp, fp, #16	; 0x10
    e4d8:	e89d6810 	ldmia	sp, {r4, fp, sp, lr}
    e4dc:	e12fff1e 	bx	lr

0000e4e0 <vector_scalar_mult>:

//Done!
void vector_scalar_mult(int n, float *A, float s, float *B) {
    e4e0:	e1a0c00d 	mov	ip, sp
    e4e4:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    e4e8:	e24cb004 	sub	fp, ip, #4	; 0x4
    e4ec:	e24dd014 	sub	sp, sp, #20	; 0x14
    e4f0:	e50b0018 	str	r0, [fp, #-24]
    e4f4:	e50b101c 	str	r1, [fp, #-28]
    e4f8:	e50b2020 	str	r2, [fp, #-32]
    e4fc:	e50b3024 	str	r3, [fp, #-36]
	int i;
	for (i=0; i<n; i++) {
    e500:	e3a03000 	mov	r3, #0	; 0x0
    e504:	e50b3014 	str	r3, [fp, #-20]
    e508:	ea000012 	b	e558 <vector_scalar_mult+0x78>
		B[i] = A[i]*s;
    e50c:	e51b3014 	ldr	r3, [fp, #-20]
    e510:	e1a03103 	mov	r3, r3, lsl #2
    e514:	e1a02003 	mov	r2, r3
    e518:	e51b3024 	ldr	r3, [fp, #-36]
    e51c:	e0824003 	add	r4, r2, r3
    e520:	e51b3014 	ldr	r3, [fp, #-20]
    e524:	e1a03103 	mov	r3, r3, lsl #2
    e528:	e1a02003 	mov	r2, r3
    e52c:	e51b301c 	ldr	r3, [fp, #-28]
    e530:	e0823003 	add	r3, r2, r3
    e534:	e5933000 	ldr	r3, [r3]
    e538:	e1a00003 	mov	r0, r3
    e53c:	e51b1020 	ldr	r1, [fp, #-32]
    e540:	eb0017ae 	bl	14400 <__aeabi_fmul>
    e544:	e1a03000 	mov	r3, r0
    e548:	e5843000 	str	r3, [r4]
    e54c:	e51b3014 	ldr	r3, [fp, #-20]
    e550:	e2833001 	add	r3, r3, #1	; 0x1
    e554:	e50b3014 	str	r3, [fp, #-20]
    e558:	e51b2014 	ldr	r2, [fp, #-20]
    e55c:	e51b3018 	ldr	r3, [fp, #-24]
    e560:	e1520003 	cmp	r2, r3
    e564:	baffffe8 	blt	e50c <vector_scalar_mult+0x2c>
	}
}
    e568:	e24bd010 	sub	sp, fp, #16	; 0x10
    e56c:	e89d6810 	ldmia	sp, {r4, fp, sp, lr}
    e570:	e12fff1e 	bx	lr

0000e574 <matrix_transpose>:

//Done!
//transpose matrix A (n x m)  to  B (m x n)
void matrix_transpose(int n , int m, float *A,  float *B) {
    e574:	e1a0c00d 	mov	ip, sp
    e578:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    e57c:	e24cb004 	sub	fp, ip, #4	; 0x4
    e580:	e24dd018 	sub	sp, sp, #24	; 0x18
    e584:	e50b0018 	str	r0, [fp, #-24]
    e588:	e50b101c 	str	r1, [fp, #-28]
    e58c:	e50b2020 	str	r2, [fp, #-32]
    e590:	e50b3024 	str	r3, [fp, #-36]
	int i,j;
	for(i=0;i<n;i++) {
    e594:	e3a03000 	mov	r3, #0	; 0x0
    e598:	e50b3014 	str	r3, [fp, #-20]
    e59c:	ea000020 	b	e624 <matrix_transpose+0xb0>
		for(j=0;j<m;j++) {
    e5a0:	e3a03000 	mov	r3, #0	; 0x0
    e5a4:	e50b3010 	str	r3, [fp, #-16]
    e5a8:	ea000016 	b	e608 <matrix_transpose+0x94>
			B[j*n+i] = A[i*m+j];
    e5ac:	e51b2010 	ldr	r2, [fp, #-16]
    e5b0:	e51b3018 	ldr	r3, [fp, #-24]
    e5b4:	e0020293 	mul	r2, r3, r2
    e5b8:	e51b3014 	ldr	r3, [fp, #-20]
    e5bc:	e0823003 	add	r3, r2, r3
    e5c0:	e1a03103 	mov	r3, r3, lsl #2
    e5c4:	e1a02003 	mov	r2, r3
    e5c8:	e51b3024 	ldr	r3, [fp, #-36]
    e5cc:	e0821003 	add	r1, r2, r3
    e5d0:	e51b2014 	ldr	r2, [fp, #-20]
    e5d4:	e51b301c 	ldr	r3, [fp, #-28]
    e5d8:	e0020293 	mul	r2, r3, r2
    e5dc:	e51b3010 	ldr	r3, [fp, #-16]
    e5e0:	e0823003 	add	r3, r2, r3
    e5e4:	e1a03103 	mov	r3, r3, lsl #2
    e5e8:	e1a02003 	mov	r2, r3
    e5ec:	e51b3020 	ldr	r3, [fp, #-32]
    e5f0:	e0823003 	add	r3, r2, r3
    e5f4:	e5933000 	ldr	r3, [r3]
    e5f8:	e5813000 	str	r3, [r1]
    e5fc:	e51b3010 	ldr	r3, [fp, #-16]
    e600:	e2833001 	add	r3, r3, #1	; 0x1
    e604:	e50b3010 	str	r3, [fp, #-16]
    e608:	e51b2010 	ldr	r2, [fp, #-16]
    e60c:	e51b301c 	ldr	r3, [fp, #-28]
    e610:	e1520003 	cmp	r2, r3
    e614:	baffffe4 	blt	e5ac <matrix_transpose+0x38>
    e618:	e51b3014 	ldr	r3, [fp, #-20]
    e61c:	e2833001 	add	r3, r3, #1	; 0x1
    e620:	e50b3014 	str	r3, [fp, #-20]
    e624:	e51b2014 	ldr	r2, [fp, #-20]
    e628:	e51b3018 	ldr	r3, [fp, #-24]
    e62c:	e1520003 	cmp	r2, r3
    e630:	baffffda 	blt	e5a0 <matrix_transpose+0x2c>
		}
	}
}
    e634:	e24bd00c 	sub	sp, fp, #12	; 0xc
    e638:	e89d6800 	ldmia	sp, {fp, sp, lr}
    e63c:	e12fff1e 	bx	lr

0000e640 <matrix_multiply>:

//Done!
//multiply matrix A (m x p) by  B(p x n) , put result in C (m x n)
void matrix_multiply( int m, int p, int n , float *A, float *B,  float *C) {
    e640:	e1a0c00d 	mov	ip, sp
    e644:	e92dd830 	stmdb	sp!, {r4, r5, fp, ip, lr, pc}
    e648:	e24cb004 	sub	fp, ip, #4	; 0x4
    e64c:	e24dd01c 	sub	sp, sp, #28	; 0x1c
    e650:	e50b0024 	str	r0, [fp, #-36]
    e654:	e50b1028 	str	r1, [fp, #-40]
    e658:	e50b202c 	str	r2, [fp, #-44]
    e65c:	e50b3030 	str	r3, [fp, #-48]
	int i,j,k;
	for(i=0;i<m;i++){		  //each row in A
    e660:	e3a03000 	mov	r3, #0	; 0x0
    e664:	e50b3020 	str	r3, [fp, #-32]
    e668:	ea000051 	b	e7b4 <matrix_multiply+0x174>
		for(j=0;j<n;j++){	  //each column in B
    e66c:	e3a03000 	mov	r3, #0	; 0x0
    e670:	e50b301c 	str	r3, [fp, #-28]
    e674:	ea000047 	b	e798 <matrix_multiply+0x158>
			C[i*n+j] = 0;
    e678:	e51b2020 	ldr	r2, [fp, #-32]
    e67c:	e51b302c 	ldr	r3, [fp, #-44]
    e680:	e0020293 	mul	r2, r3, r2
    e684:	e51b301c 	ldr	r3, [fp, #-28]
    e688:	e0823003 	add	r3, r2, r3
    e68c:	e1a03103 	mov	r3, r3, lsl #2
    e690:	e1a02003 	mov	r2, r3
    e694:	e59b3008 	ldr	r3, [fp, #8]
    e698:	e0822003 	add	r2, r2, r3
    e69c:	e59f312c 	ldr	r3, [pc, #300]	; e7d0 <.text+0xe7d0>
    e6a0:	e5823000 	str	r3, [r2]
			for(k=0;k<p;k++){ //each element in row A & column B
    e6a4:	e3a03000 	mov	r3, #0	; 0x0
    e6a8:	e50b3018 	str	r3, [fp, #-24]
    e6ac:	ea000032 	b	e77c <matrix_multiply+0x13c>
				C[i*n+j] += A[i*p+k]*B[k*n+j];
    e6b0:	e51b2020 	ldr	r2, [fp, #-32]
    e6b4:	e51b302c 	ldr	r3, [fp, #-44]
    e6b8:	e0020293 	mul	r2, r3, r2
    e6bc:	e51b301c 	ldr	r3, [fp, #-28]
    e6c0:	e0823003 	add	r3, r2, r3
    e6c4:	e1a03103 	mov	r3, r3, lsl #2
    e6c8:	e1a02003 	mov	r2, r3
    e6cc:	e59b3008 	ldr	r3, [fp, #8]
    e6d0:	e0824003 	add	r4, r2, r3
    e6d4:	e51b2020 	ldr	r2, [fp, #-32]
    e6d8:	e51b302c 	ldr	r3, [fp, #-44]
    e6dc:	e0020293 	mul	r2, r3, r2
    e6e0:	e51b301c 	ldr	r3, [fp, #-28]
    e6e4:	e0823003 	add	r3, r2, r3
    e6e8:	e1a03103 	mov	r3, r3, lsl #2
    e6ec:	e1a02003 	mov	r2, r3
    e6f0:	e59b3008 	ldr	r3, [fp, #8]
    e6f4:	e0823003 	add	r3, r2, r3
    e6f8:	e5935000 	ldr	r5, [r3]
    e6fc:	e51b2020 	ldr	r2, [fp, #-32]
    e700:	e51b3028 	ldr	r3, [fp, #-40]
    e704:	e0020293 	mul	r2, r3, r2
    e708:	e51b3018 	ldr	r3, [fp, #-24]
    e70c:	e0823003 	add	r3, r2, r3
    e710:	e1a03103 	mov	r3, r3, lsl #2
    e714:	e1a02003 	mov	r2, r3
    e718:	e51b3030 	ldr	r3, [fp, #-48]
    e71c:	e0823003 	add	r3, r2, r3
    e720:	e5931000 	ldr	r1, [r3]
    e724:	e51b2018 	ldr	r2, [fp, #-24]
    e728:	e51b302c 	ldr	r3, [fp, #-44]
    e72c:	e0020293 	mul	r2, r3, r2
    e730:	e51b301c 	ldr	r3, [fp, #-28]
    e734:	e0823003 	add	r3, r2, r3
    e738:	e1a03103 	mov	r3, r3, lsl #2
    e73c:	e1a02003 	mov	r2, r3
    e740:	e59b3004 	ldr	r3, [fp, #4]
    e744:	e0823003 	add	r3, r2, r3
    e748:	e5933000 	ldr	r3, [r3]
    e74c:	e1a00001 	mov	r0, r1
    e750:	e1a01003 	mov	r1, r3
    e754:	eb001729 	bl	14400 <__aeabi_fmul>
    e758:	e1a03000 	mov	r3, r0
    e75c:	e1a00005 	mov	r0, r5
    e760:	e1a01003 	mov	r1, r3
    e764:	eb00167d 	bl	14160 <__addsf3>
    e768:	e1a03000 	mov	r3, r0
    e76c:	e5843000 	str	r3, [r4]
    e770:	e51b3018 	ldr	r3, [fp, #-24]
    e774:	e2833001 	add	r3, r3, #1	; 0x1
    e778:	e50b3018 	str	r3, [fp, #-24]
    e77c:	e51b2018 	ldr	r2, [fp, #-24]
    e780:	e51b3028 	ldr	r3, [fp, #-40]
    e784:	e1520003 	cmp	r2, r3
    e788:	baffffc8 	blt	e6b0 <matrix_multiply+0x70>
    e78c:	e51b301c 	ldr	r3, [fp, #-28]
    e790:	e2833001 	add	r3, r3, #1	; 0x1
    e794:	e50b301c 	str	r3, [fp, #-28]
    e798:	e51b201c 	ldr	r2, [fp, #-28]
    e79c:	e51b302c 	ldr	r3, [fp, #-44]
    e7a0:	e1520003 	cmp	r2, r3
    e7a4:	baffffb3 	blt	e678 <matrix_multiply+0x38>
    e7a8:	e51b3020 	ldr	r3, [fp, #-32]
    e7ac:	e2833001 	add	r3, r3, #1	; 0x1
    e7b0:	e50b3020 	str	r3, [fp, #-32]
    e7b4:	e51b2020 	ldr	r2, [fp, #-32]
    e7b8:	e51b3024 	ldr	r3, [fp, #-36]
    e7bc:	e1520003 	cmp	r2, r3
    e7c0:	baffffa9 	blt	e66c <matrix_multiply+0x2c>
			}
		}
	}
}
    e7c4:	e24bd014 	sub	sp, fp, #20	; 0x14
    e7c8:	e89d6830 	ldmia	sp, {r4, r5, fp, sp, lr}
    e7cc:	e12fff1e 	bx	lr
    e7d0:	00000000 	andeq	r0, r0, r0

0000e7d4 <vector_multiply>:

//DONE!
//vector multiplication: Ax = b, A (n x m), x (m), b (n)
void vector_multiply( int n, int m, float *A, float *x, float *b) {
    e7d4:	e1a0c00d 	mov	ip, sp
    e7d8:	e92dd830 	stmdb	sp!, {r4, r5, fp, ip, lr, pc}
    e7dc:	e24cb004 	sub	fp, ip, #4	; 0x4
    e7e0:	e24dd018 	sub	sp, sp, #24	; 0x18
    e7e4:	e50b0020 	str	r0, [fp, #-32]
    e7e8:	e50b1024 	str	r1, [fp, #-36]
    e7ec:	e50b2028 	str	r2, [fp, #-40]
    e7f0:	e50b302c 	str	r3, [fp, #-44]
	int i, j;
	for (i=0;i<n;i++){		// Each row in A
    e7f4:	e3a03000 	mov	r3, #0	; 0x0
    e7f8:	e50b301c 	str	r3, [fp, #-28]
    e7fc:	ea000037 	b	e8e0 <vector_multiply+0x10c>
		b[i] = 0.0;
    e800:	e51b301c 	ldr	r3, [fp, #-28]
    e804:	e1a03103 	mov	r3, r3, lsl #2
    e808:	e1a02003 	mov	r2, r3
    e80c:	e59b3004 	ldr	r3, [fp, #4]
    e810:	e0822003 	add	r2, r2, r3
    e814:	e59f30e0 	ldr	r3, [pc, #224]	; e8fc <.text+0xe8fc>
    e818:	e5823000 	str	r3, [r2]
		for (j=0;j<m;j++){	// Each column in A
    e81c:	e3a03000 	mov	r3, #0	; 0x0
    e820:	e50b3018 	str	r3, [fp, #-24]
    e824:	ea000026 	b	e8c4 <vector_multiply+0xf0>
			b[i] += A[i*m+j]*x[j];
    e828:	e51b301c 	ldr	r3, [fp, #-28]
    e82c:	e1a03103 	mov	r3, r3, lsl #2
    e830:	e1a02003 	mov	r2, r3
    e834:	e59b3004 	ldr	r3, [fp, #4]
    e838:	e0824003 	add	r4, r2, r3
    e83c:	e51b301c 	ldr	r3, [fp, #-28]
    e840:	e1a03103 	mov	r3, r3, lsl #2
    e844:	e1a02003 	mov	r2, r3
    e848:	e59b3004 	ldr	r3, [fp, #4]
    e84c:	e0823003 	add	r3, r2, r3
    e850:	e5935000 	ldr	r5, [r3]
    e854:	e51b201c 	ldr	r2, [fp, #-28]
    e858:	e51b3024 	ldr	r3, [fp, #-36]
    e85c:	e0020293 	mul	r2, r3, r2
    e860:	e51b3018 	ldr	r3, [fp, #-24]
    e864:	e0823003 	add	r3, r2, r3
    e868:	e1a03103 	mov	r3, r3, lsl #2
    e86c:	e1a02003 	mov	r2, r3
    e870:	e51b3028 	ldr	r3, [fp, #-40]
    e874:	e0823003 	add	r3, r2, r3
    e878:	e5931000 	ldr	r1, [r3]
    e87c:	e51b3018 	ldr	r3, [fp, #-24]
    e880:	e1a03103 	mov	r3, r3, lsl #2
    e884:	e1a02003 	mov	r2, r3
    e888:	e51b302c 	ldr	r3, [fp, #-44]
    e88c:	e0823003 	add	r3, r2, r3
    e890:	e5933000 	ldr	r3, [r3]
    e894:	e1a00001 	mov	r0, r1
    e898:	e1a01003 	mov	r1, r3
    e89c:	eb0016d7 	bl	14400 <__aeabi_fmul>
    e8a0:	e1a03000 	mov	r3, r0
    e8a4:	e1a00005 	mov	r0, r5
    e8a8:	e1a01003 	mov	r1, r3
    e8ac:	eb00162b 	bl	14160 <__addsf3>
    e8b0:	e1a03000 	mov	r3, r0
    e8b4:	e5843000 	str	r3, [r4]
    e8b8:	e51b3018 	ldr	r3, [fp, #-24]
    e8bc:	e2833001 	add	r3, r3, #1	; 0x1
    e8c0:	e50b3018 	str	r3, [fp, #-24]
    e8c4:	e51b2018 	ldr	r2, [fp, #-24]
    e8c8:	e51b3024 	ldr	r3, [fp, #-36]
    e8cc:	e1520003 	cmp	r2, r3
    e8d0:	baffffd4 	blt	e828 <vector_multiply+0x54>
    e8d4:	e51b301c 	ldr	r3, [fp, #-28]
    e8d8:	e2833001 	add	r3, r3, #1	; 0x1
    e8dc:	e50b301c 	str	r3, [fp, #-28]
    e8e0:	e51b201c 	ldr	r2, [fp, #-28]
    e8e4:	e51b3020 	ldr	r3, [fp, #-32]
    e8e8:	e1520003 	cmp	r2, r3
    e8ec:	baffffc3 	blt	e800 <vector_multiply+0x2c>
		}
	}
}
    e8f0:	e24bd014 	sub	sp, fp, #20	; 0x14
    e8f4:	e89d6830 	ldmia	sp, {r4, r5, fp, sp, lr}
    e8f8:	e12fff1e 	bx	lr
    e8fc:	00000000 	andeq	r0, r0, r0

0000e900 <determinant>:

//DONE!
float determinant(float *mat,int n)
{
    e900:	e1a0c00d 	mov	ip, sp
    e904:	e92dd9f0 	stmdb	sp!, {r4, r5, r6, r7, r8, fp, ip, lr, pc}
    e908:	e24cb004 	sub	fp, ip, #4	; 0x4
    e90c:	e24dd030 	sub	sp, sp, #48	; 0x30
    e910:	e50b0040 	str	r0, [fp, #-64]
    e914:	e50b1044 	str	r1, [fp, #-68]
    e918:	e1a0300d 	mov	r3, sp
    e91c:	e50b3048 	str	r3, [fp, #-72]
    int i,j,i_count,j_count, count=0;
    e920:	e3a03000 	mov	r3, #0	; 0x0
    e924:	e50b3028 	str	r3, [fp, #-40]
    float array[(n-1)*(n-1)], det=0.0;
    e928:	e51b3044 	ldr	r3, [fp, #-68]
    e92c:	e2432001 	sub	r2, r3, #1	; 0x1
    e930:	e51b3044 	ldr	r3, [fp, #-68]
    e934:	e2433001 	sub	r3, r3, #1	; 0x1
    e938:	e0030392 	mul	r3, r2, r3
    e93c:	e1a03103 	mov	r3, r3, lsl #2
    e940:	e2833003 	add	r3, r3, #3	; 0x3
    e944:	e2833003 	add	r3, r3, #3	; 0x3
    e948:	e1a03123 	mov	r3, r3, lsr #2
    e94c:	e1a03103 	mov	r3, r3, lsl #2
    e950:	e063d00d 	rsb	sp, r3, sp
    e954:	e50bd050 	str	sp, [fp, #-80]
    e958:	e51b2050 	ldr	r2, [fp, #-80]
    e95c:	e2823003 	add	r3, r2, #3	; 0x3
    e960:	e1a03123 	mov	r3, r3, lsr #2
    e964:	e1a03103 	mov	r3, r3, lsl #2
    e968:	e50b3050 	str	r3, [fp, #-80]
    e96c:	e51b3050 	ldr	r3, [fp, #-80]
    e970:	e50b303c 	str	r3, [fp, #-60]
    e974:	e59f32b4 	ldr	r3, [pc, #692]	; ec30 <.text+0xec30>
    e978:	e50b3024 	str	r3, [fp, #-36]
    if(n==1) return mat[0*0];
    e97c:	e51b3044 	ldr	r3, [fp, #-68]
    e980:	e3530001 	cmp	r3, #1	; 0x1
    e984:	1a000003 	bne	e998 <determinant+0x98>
    e988:	e51b3040 	ldr	r3, [fp, #-64]
    e98c:	e5933000 	ldr	r3, [r3]
    e990:	e50b304c 	str	r3, [fp, #-76]
    e994:	ea00009f 	b	ec18 <determinant+0x318>
    if(n==2) return (mat[0]*mat[3] - mat[1]*mat[2]);
    e998:	e51b3044 	ldr	r3, [fp, #-68]
    e99c:	e3530002 	cmp	r3, #2	; 0x2
    e9a0:	1a000019 	bne	ea0c <determinant+0x10c>
    e9a4:	e51b3040 	ldr	r3, [fp, #-64]
    e9a8:	e5932000 	ldr	r2, [r3]
    e9ac:	e51b3040 	ldr	r3, [fp, #-64]
    e9b0:	e283300c 	add	r3, r3, #12	; 0xc
    e9b4:	e5933000 	ldr	r3, [r3]
    e9b8:	e1a00002 	mov	r0, r2
    e9bc:	e1a01003 	mov	r1, r3
    e9c0:	eb00168e 	bl	14400 <__aeabi_fmul>
    e9c4:	e1a03000 	mov	r3, r0
    e9c8:	e1a04003 	mov	r4, r3
    e9cc:	e51b3040 	ldr	r3, [fp, #-64]
    e9d0:	e2833004 	add	r3, r3, #4	; 0x4
    e9d4:	e5932000 	ldr	r2, [r3]
    e9d8:	e51b3040 	ldr	r3, [fp, #-64]
    e9dc:	e2833008 	add	r3, r3, #8	; 0x8
    e9e0:	e5933000 	ldr	r3, [r3]
    e9e4:	e1a00002 	mov	r0, r2
    e9e8:	e1a01003 	mov	r1, r3
    e9ec:	eb001683 	bl	14400 <__aeabi_fmul>
    e9f0:	e1a03000 	mov	r3, r0
    e9f4:	e1a00004 	mov	r0, r4
    e9f8:	e1a01003 	mov	r1, r3
    e9fc:	eb0015d6 	bl	1415c <__aeabi_fsub>
    ea00:	e1a03000 	mov	r3, r0
    ea04:	e50b304c 	str	r3, [fp, #-76]
    ea08:	ea000082 	b	ec18 <determinant+0x318>

    for(count=0; count<n; count++)
    ea0c:	e3a03000 	mov	r3, #0	; 0x0
    ea10:	e50b3028 	str	r3, [fp, #-40]
    ea14:	ea000079 	b	ec00 <determinant+0x300>
    {
        i_count=0;
    ea18:	e3a03000 	mov	r3, #0	; 0x0
    ea1c:	e50b3030 	str	r3, [fp, #-48]
        for(i=1; i<n; i++)
    ea20:	e3a03001 	mov	r3, #1	; 0x1
    ea24:	e50b3038 	str	r3, [fp, #-56]
    ea28:	ea00002a 	b	ead8 <determinant+0x1d8>
        {
            j_count=0;
    ea2c:	e3a03000 	mov	r3, #0	; 0x0
    ea30:	e50b302c 	str	r3, [fp, #-44]
            for(j=0; j<n; j++)
    ea34:	e3a03000 	mov	r3, #0	; 0x0
    ea38:	e50b3034 	str	r3, [fp, #-52]
    ea3c:	ea00001b 	b	eab0 <determinant+0x1b0>
            {
                if(j == count) {continue;}
    ea40:	e51b2034 	ldr	r2, [fp, #-52]
    ea44:	e51b3028 	ldr	r3, [fp, #-40]
    ea48:	e1520003 	cmp	r2, r3
    ea4c:	0a000014 	beq	eaa4 <determinant+0x1a4>
		else{
               		array[i_count*(n-1)+j_count] = mat[i*n+j];
    ea50:	e51b3044 	ldr	r3, [fp, #-68]
    ea54:	e2432001 	sub	r2, r3, #1	; 0x1
    ea58:	e51b3030 	ldr	r3, [fp, #-48]
    ea5c:	e0020293 	mul	r2, r3, r2
    ea60:	e51b302c 	ldr	r3, [fp, #-44]
    ea64:	e0821003 	add	r1, r2, r3
    ea68:	e51b2038 	ldr	r2, [fp, #-56]
    ea6c:	e51b3044 	ldr	r3, [fp, #-68]
    ea70:	e0020293 	mul	r2, r3, r2
    ea74:	e51b3034 	ldr	r3, [fp, #-52]
    ea78:	e0823003 	add	r3, r2, r3
    ea7c:	e1a03103 	mov	r3, r3, lsl #2
    ea80:	e1a02003 	mov	r2, r3
    ea84:	e51b3040 	ldr	r3, [fp, #-64]
    ea88:	e0823003 	add	r3, r2, r3
    ea8c:	e5932000 	ldr	r2, [r3]
    ea90:	e51b303c 	ldr	r3, [fp, #-60]
    ea94:	e7832101 	str	r2, [r3, r1, lsl #2]
                	j_count++;
    ea98:	e51b302c 	ldr	r3, [fp, #-44]
    ea9c:	e2833001 	add	r3, r3, #1	; 0x1
    eaa0:	e50b302c 	str	r3, [fp, #-44]
    eaa4:	e51b3034 	ldr	r3, [fp, #-52]
    eaa8:	e2833001 	add	r3, r3, #1	; 0x1
    eaac:	e50b3034 	str	r3, [fp, #-52]
    eab0:	e51b2034 	ldr	r2, [fp, #-52]
    eab4:	e51b3044 	ldr	r3, [fp, #-68]
    eab8:	e1520003 	cmp	r2, r3
    eabc:	baffffdf 	blt	ea40 <determinant+0x140>
		}
            }
            i_count++;
    eac0:	e51b3030 	ldr	r3, [fp, #-48]
    eac4:	e2833001 	add	r3, r3, #1	; 0x1
    eac8:	e50b3030 	str	r3, [fp, #-48]
    eacc:	e51b3038 	ldr	r3, [fp, #-56]
    ead0:	e2833001 	add	r3, r3, #1	; 0x1
    ead4:	e50b3038 	str	r3, [fp, #-56]
    ead8:	e51b2038 	ldr	r2, [fp, #-56]
    eadc:	e51b3044 	ldr	r3, [fp, #-68]
    eae0:	e1520003 	cmp	r2, r3
    eae4:	baffffd0 	blt	ea2c <determinant+0x12c>
        }
        det += pow(-1, count) * mat[0*n+count] * determinant(array,n-1);
    eae8:	e51b0024 	ldr	r0, [fp, #-36]
    eaec:	eb0013b2 	bl	139bc <__aeabi_f2d>
    eaf0:	e1a07000 	mov	r7, r0
    eaf4:	e1a08001 	mov	r8, r1
    eaf8:	e51b0028 	ldr	r0, [fp, #-40]
    eafc:	eb0013a3 	bl	13990 <__aeabi_i2d>
    eb00:	e1a03000 	mov	r3, r0
    eb04:	e1a04001 	mov	r4, r1
    eb08:	e3a004bf 	mov	r0, #-1090519040	; 0xbf000000
    eb0c:	e280060f 	add	r0, r0, #15728640	; 0xf00000
    eb10:	e3a01000 	mov	r1, #0	; 0x0
    eb14:	e1a02003 	mov	r2, r3
    eb18:	e1a03004 	mov	r3, r4
    eb1c:	eb0039f4 	bl	1d2f4 <__pow_from_arm>
    eb20:	e1a03000 	mov	r3, r0
    eb24:	e1a04001 	mov	r4, r1
    eb28:	e1a05003 	mov	r5, r3
    eb2c:	e1a06004 	mov	r6, r4
    eb30:	e51b3028 	ldr	r3, [fp, #-40]
    eb34:	e1a03103 	mov	r3, r3, lsl #2
    eb38:	e1a02003 	mov	r2, r3
    eb3c:	e51b3040 	ldr	r3, [fp, #-64]
    eb40:	e0823003 	add	r3, r2, r3
    eb44:	e5933000 	ldr	r3, [r3]
    eb48:	e1a00003 	mov	r0, r3
    eb4c:	eb00139a 	bl	139bc <__aeabi_f2d>
    eb50:	e1a03000 	mov	r3, r0
    eb54:	e1a04001 	mov	r4, r1
    eb58:	e1a00005 	mov	r0, r5
    eb5c:	e1a01006 	mov	r1, r6
    eb60:	e1a02003 	mov	r2, r3
    eb64:	e1a03004 	mov	r3, r4
    eb68:	eb0013c3 	bl	13a7c <__aeabi_dmul>
    eb6c:	e1a03000 	mov	r3, r0
    eb70:	e1a04001 	mov	r4, r1
    eb74:	e1a05003 	mov	r5, r3
    eb78:	e1a06004 	mov	r6, r4
    eb7c:	e51b203c 	ldr	r2, [fp, #-60]
    eb80:	e51b3044 	ldr	r3, [fp, #-68]
    eb84:	e2433001 	sub	r3, r3, #1	; 0x1
    eb88:	e1a00002 	mov	r0, r2
    eb8c:	e1a01003 	mov	r1, r3
    eb90:	ebffff5a 	bl	e900 <determinant>
    eb94:	e1a03000 	mov	r3, r0
    eb98:	e1a00003 	mov	r0, r3
    eb9c:	eb001386 	bl	139bc <__aeabi_f2d>
    eba0:	e1a03000 	mov	r3, r0
    eba4:	e1a04001 	mov	r4, r1
    eba8:	e1a00005 	mov	r0, r5
    ebac:	e1a01006 	mov	r1, r6
    ebb0:	e1a02003 	mov	r2, r3
    ebb4:	e1a03004 	mov	r3, r4
    ebb8:	eb0013af 	bl	13a7c <__aeabi_dmul>
    ebbc:	e1a03000 	mov	r3, r0
    ebc0:	e1a04001 	mov	r4, r1
    ebc4:	e1a00007 	mov	r0, r7
    ebc8:	e1a01008 	mov	r1, r8
    ebcc:	e1a02003 	mov	r2, r3
    ebd0:	e1a03004 	mov	r3, r4
    ebd4:	eb00129f 	bl	13658 <__adddf3>
    ebd8:	e1a03000 	mov	r3, r0
    ebdc:	e1a04001 	mov	r4, r1
    ebe0:	e1a00003 	mov	r0, r3
    ebe4:	e1a01004 	mov	r1, r4
    ebe8:	eb001531 	bl	140b4 <__aeabi_d2f>
    ebec:	e1a03000 	mov	r3, r0
    ebf0:	e50b3024 	str	r3, [fp, #-36]
    ebf4:	e51b3028 	ldr	r3, [fp, #-40]
    ebf8:	e2833001 	add	r3, r3, #1	; 0x1
    ebfc:	e50b3028 	str	r3, [fp, #-40]
    ec00:	e51b2028 	ldr	r2, [fp, #-40]
    ec04:	e51b3044 	ldr	r3, [fp, #-68]
    ec08:	e1520003 	cmp	r2, r3
    ec0c:	baffff81 	blt	ea18 <determinant+0x118>
    }
    return det;
    ec10:	e51b2024 	ldr	r2, [fp, #-36]
    ec14:	e50b204c 	str	r2, [fp, #-76]
    ec18:	e51bd048 	ldr	sp, [fp, #-72]
    ec1c:	e51b304c 	ldr	r3, [fp, #-76]
}
    ec20:	e1a00003 	mov	r0, r3
    ec24:	e24bd020 	sub	sp, fp, #32	; 0x20
    ec28:	e89d69f0 	ldmia	sp, {r4, r5, r6, r7, r8, fp, sp, lr}
    ec2c:	e12fff1e 	bx	lr
    ec30:	00000000 	andeq	r0, r0, r0

0000ec34 <vector_copy>:


//DONE!
void vector_copy(int n, float* A, float* B ) {
    ec34:	e1a0c00d 	mov	ip, sp
    ec38:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    ec3c:	e24cb004 	sub	fp, ip, #4	; 0x4
    ec40:	e24dd010 	sub	sp, sp, #16	; 0x10
    ec44:	e50b0014 	str	r0, [fp, #-20]
    ec48:	e50b1018 	str	r1, [fp, #-24]
    ec4c:	e50b201c 	str	r2, [fp, #-28]
	int i;
	for(i=0;i<n;i++) {
    ec50:	e3a03000 	mov	r3, #0	; 0x0
    ec54:	e50b3010 	str	r3, [fp, #-16]
    ec58:	ea00000e 	b	ec98 <vector_copy+0x64>
		B[i] = A[i];
    ec5c:	e51b3010 	ldr	r3, [fp, #-16]
    ec60:	e1a03103 	mov	r3, r3, lsl #2
    ec64:	e1a02003 	mov	r2, r3
    ec68:	e51b301c 	ldr	r3, [fp, #-28]
    ec6c:	e0821003 	add	r1, r2, r3
    ec70:	e51b3010 	ldr	r3, [fp, #-16]
    ec74:	e1a03103 	mov	r3, r3, lsl #2
    ec78:	e1a02003 	mov	r2, r3
    ec7c:	e51b3018 	ldr	r3, [fp, #-24]
    ec80:	e0823003 	add	r3, r2, r3
    ec84:	e5933000 	ldr	r3, [r3]
    ec88:	e5813000 	str	r3, [r1]
    ec8c:	e51b3010 	ldr	r3, [fp, #-16]
    ec90:	e2833001 	add	r3, r3, #1	; 0x1
    ec94:	e50b3010 	str	r3, [fp, #-16]
    ec98:	e51b2010 	ldr	r2, [fp, #-16]
    ec9c:	e51b3014 	ldr	r3, [fp, #-20]
    eca0:	e1520003 	cmp	r2, r3
    eca4:	baffffec 	blt	ec5c <vector_copy+0x28>
	}
}
    eca8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    ecac:	e89d6800 	ldmia	sp, {fp, sp, lr}
    ecb0:	e12fff1e 	bx	lr

0000ecb4 <make_identity>:

//DONE!
void make_identity(int n, float *I){
    ecb4:	e1a0c00d 	mov	ip, sp
    ecb8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    ecbc:	e24cb004 	sub	fp, ip, #4	; 0x4
    ecc0:	e24dd010 	sub	sp, sp, #16	; 0x10
    ecc4:	e50b0018 	str	r0, [fp, #-24]
    ecc8:	e50b101c 	str	r1, [fp, #-28]
	int i, j;
	for(i=0;i<n;i++){
    eccc:	e3a03000 	mov	r3, #0	; 0x0
    ecd0:	e50b3014 	str	r3, [fp, #-20]
    ecd4:	ea000026 	b	ed74 <make_identity+0xc0>
		for(j=0;j<n;j++){
    ecd8:	e3a03000 	mov	r3, #0	; 0x0
    ecdc:	e50b3010 	str	r3, [fp, #-16]
    ece0:	ea00001c 	b	ed58 <make_identity+0xa4>
			I[i*n+j] = 0.0;
    ece4:	e51b2014 	ldr	r2, [fp, #-20]
    ece8:	e51b3018 	ldr	r3, [fp, #-24]
    ecec:	e0020293 	mul	r2, r3, r2
    ecf0:	e51b3010 	ldr	r3, [fp, #-16]
    ecf4:	e0823003 	add	r3, r2, r3
    ecf8:	e1a03103 	mov	r3, r3, lsl #2
    ecfc:	e1a02003 	mov	r2, r3
    ed00:	e51b301c 	ldr	r3, [fp, #-28]
    ed04:	e0822003 	add	r2, r2, r3
    ed08:	e59f3080 	ldr	r3, [pc, #128]	; ed90 <.text+0xed90>
    ed0c:	e5823000 	str	r3, [r2]
			if (i == j) {
    ed10:	e51b2014 	ldr	r2, [fp, #-20]
    ed14:	e51b3010 	ldr	r3, [fp, #-16]
    ed18:	e1520003 	cmp	r2, r3
    ed1c:	1a00000a 	bne	ed4c <make_identity+0x98>
				I[i*n+j] = 1.0;
    ed20:	e51b2014 	ldr	r2, [fp, #-20]
    ed24:	e51b3018 	ldr	r3, [fp, #-24]
    ed28:	e0020293 	mul	r2, r3, r2
    ed2c:	e51b3010 	ldr	r3, [fp, #-16]
    ed30:	e0823003 	add	r3, r2, r3
    ed34:	e1a03103 	mov	r3, r3, lsl #2
    ed38:	e1a02003 	mov	r2, r3
    ed3c:	e51b301c 	ldr	r3, [fp, #-28]
    ed40:	e0822003 	add	r2, r2, r3
    ed44:	e59f3048 	ldr	r3, [pc, #72]	; ed94 <.text+0xed94>
    ed48:	e5823000 	str	r3, [r2]
    ed4c:	e51b3010 	ldr	r3, [fp, #-16]
    ed50:	e2833001 	add	r3, r3, #1	; 0x1
    ed54:	e50b3010 	str	r3, [fp, #-16]
    ed58:	e51b2010 	ldr	r2, [fp, #-16]
    ed5c:	e51b3018 	ldr	r3, [fp, #-24]
    ed60:	e1520003 	cmp	r2, r3
    ed64:	baffffde 	blt	ece4 <make_identity+0x30>
    ed68:	e51b3014 	ldr	r3, [fp, #-20]
    ed6c:	e2833001 	add	r3, r3, #1	; 0x1
    ed70:	e50b3014 	str	r3, [fp, #-20]
    ed74:	e51b2014 	ldr	r2, [fp, #-20]
    ed78:	e51b3018 	ldr	r3, [fp, #-24]
    ed7c:	e1520003 	cmp	r2, r3
    ed80:	baffffd4 	blt	ecd8 <make_identity+0x24>
			}
		}
	}
}
    ed84:	e24bd00c 	sub	sp, fp, #12	; 0xc
    ed88:	e89d6800 	ldmia	sp, {fp, sp, lr}
    ed8c:	e12fff1e 	bx	lr
    ed90:	00000000 	andeq	r0, r0, r0
    ed94:	3f800000 	svccc	0x00800000

0000ed98 <cofactors>:

//Done!
void cofactors(float *A,float *B, int n) {
    ed98:	e1a0c00d 	mov	ip, sp
    ed9c:	e92dd830 	stmdb	sp!, {r4, r5, fp, ip, lr, pc}
    eda0:	e24cb004 	sub	fp, ip, #4	; 0x4
    eda4:	e24dd030 	sub	sp, sp, #48	; 0x30
    eda8:	e50b0034 	str	r0, [fp, #-52]
    edac:	e50b1038 	str	r1, [fp, #-56]
    edb0:	e50b203c 	str	r2, [fp, #-60]
    edb4:	e1a0300d 	mov	r3, sp
    edb8:	e50b3040 	str	r3, [fp, #-64]
	float b[(n-1)*(n-1)];
    edbc:	e51b303c 	ldr	r3, [fp, #-60]
    edc0:	e2432001 	sub	r2, r3, #1	; 0x1
    edc4:	e51b303c 	ldr	r3, [fp, #-60]
    edc8:	e2433001 	sub	r3, r3, #1	; 0x1
    edcc:	e0030392 	mul	r3, r2, r3
    edd0:	e1a03103 	mov	r3, r3, lsl #2
    edd4:	e2833003 	add	r3, r3, #3	; 0x3
    edd8:	e2833003 	add	r3, r3, #3	; 0x3
    eddc:	e1a03123 	mov	r3, r3, lsr #2
    ede0:	e1a03103 	mov	r3, r3, lsl #2
    ede4:	e063d00d 	rsb	sp, r3, sp
    ede8:	e50bd044 	str	sp, [fp, #-68]
    edec:	e51b2044 	ldr	r2, [fp, #-68]
    edf0:	e2823003 	add	r3, r2, #3	; 0x3
    edf4:	e1a03123 	mov	r3, r3, lsr #2
    edf8:	e1a03103 	mov	r3, r3, lsl #2
    edfc:	e50b3044 	str	r3, [fp, #-68]
    ee00:	e51b3044 	ldr	r3, [fp, #-68]
    ee04:	e50b3030 	str	r3, [fp, #-48]
 	int p, q, i, j,icount,jcount;
	if (n == 1){
    ee08:	e51b303c 	ldr	r3, [fp, #-60]
    ee0c:	e3530001 	cmp	r3, #1	; 0x1
    ee10:	1a000003 	bne	ee24 <cofactors+0x8c>
		B[0] = 1.0;
    ee14:	e51b2038 	ldr	r2, [fp, #-56]
    ee18:	e59f31d4 	ldr	r3, [pc, #468]	; eff4 <.text+0xeff4>
    ee1c:	e5823000 	str	r3, [r2]
    ee20:	ea00006f 	b	efe4 <cofactors+0x24c>
	}
	else {
		for (q = 0; q < n; q++) { // iterate through rows
    ee24:	e3a03000 	mov	r3, #0	; 0x0
    ee28:	e50b3028 	str	r3, [fp, #-40]
    ee2c:	ea000068 	b	efd4 <cofactors+0x23c>
  			for (p = 0; p < n; p++) {	//iterate through columns
    ee30:	e3a03000 	mov	r3, #0	; 0x0
    ee34:	e50b302c 	str	r3, [fp, #-44]
    ee38:	ea00005e 	b	efb8 <cofactors+0x220>
				icount = 0;			
    ee3c:	e3a03000 	mov	r3, #0	; 0x0
    ee40:	e50b301c 	str	r3, [fp, #-28]
				for (i = 0; i < n; i++) { //iterate through rows of matrix
    ee44:	e3a03000 	mov	r3, #0	; 0x0
    ee48:	e50b3024 	str	r3, [fp, #-36]
    ee4c:	ea000032 	b	ef1c <cofactors+0x184>
					jcount = 0;
    ee50:	e3a03000 	mov	r3, #0	; 0x0
    ee54:	e50b3018 	str	r3, [fp, #-24]
    					for (j = 0; j < n; j++) { //iterate through columns of matrix
    ee58:	e3a03000 	mov	r3, #0	; 0x0
    ee5c:	e50b3020 	str	r3, [fp, #-32]
    ee60:	ea00001f 	b	eee4 <cofactors+0x14c>
						if (i != q && j != p) {
    ee64:	e51b2024 	ldr	r2, [fp, #-36]
    ee68:	e51b3028 	ldr	r3, [fp, #-40]
    ee6c:	e1520003 	cmp	r2, r3
    ee70:	0a000018 	beq	eed8 <cofactors+0x140>
    ee74:	e51b2020 	ldr	r2, [fp, #-32]
    ee78:	e51b302c 	ldr	r3, [fp, #-44]
    ee7c:	e1520003 	cmp	r2, r3
    ee80:	0a000014 	beq	eed8 <cofactors+0x140>
							b[icount*(n-1)+jcount] = A[i*n+j];
    ee84:	e51b303c 	ldr	r3, [fp, #-60]
    ee88:	e2432001 	sub	r2, r3, #1	; 0x1
    ee8c:	e51b301c 	ldr	r3, [fp, #-28]
    ee90:	e0020293 	mul	r2, r3, r2
    ee94:	e51b3018 	ldr	r3, [fp, #-24]
    ee98:	e0821003 	add	r1, r2, r3
    ee9c:	e51b2024 	ldr	r2, [fp, #-36]
    eea0:	e51b303c 	ldr	r3, [fp, #-60]
    eea4:	e0020293 	mul	r2, r3, r2
    eea8:	e51b3020 	ldr	r3, [fp, #-32]
    eeac:	e0823003 	add	r3, r2, r3
    eeb0:	e1a03103 	mov	r3, r3, lsl #2
    eeb4:	e1a02003 	mov	r2, r3
    eeb8:	e51b3034 	ldr	r3, [fp, #-52]
    eebc:	e0823003 	add	r3, r2, r3
    eec0:	e5932000 	ldr	r2, [r3]
    eec4:	e51b3030 	ldr	r3, [fp, #-48]
    eec8:	e7832101 	str	r2, [r3, r1, lsl #2]
							jcount++;
    eecc:	e51b3018 	ldr	r3, [fp, #-24]
    eed0:	e2833001 	add	r3, r3, #1	; 0x1
    eed4:	e50b3018 	str	r3, [fp, #-24]
    eed8:	e51b3020 	ldr	r3, [fp, #-32]
    eedc:	e2833001 	add	r3, r3, #1	; 0x1
    eee0:	e50b3020 	str	r3, [fp, #-32]
    eee4:	e51b2020 	ldr	r2, [fp, #-32]
    eee8:	e51b303c 	ldr	r3, [fp, #-60]
    eeec:	e1520003 	cmp	r2, r3
    eef0:	baffffdb 	blt	ee64 <cofactors+0xcc>
						}
					}
					if (i != q){
    eef4:	e51b2024 	ldr	r2, [fp, #-36]
    eef8:	e51b3028 	ldr	r3, [fp, #-40]
    eefc:	e1520003 	cmp	r2, r3
    ef00:	0a000002 	beq	ef10 <cofactors+0x178>
						icount++;
    ef04:	e51b301c 	ldr	r3, [fp, #-28]
    ef08:	e2833001 	add	r3, r3, #1	; 0x1
    ef0c:	e50b301c 	str	r3, [fp, #-28]
    ef10:	e51b3024 	ldr	r3, [fp, #-36]
    ef14:	e2833001 	add	r3, r3, #1	; 0x1
    ef18:	e50b3024 	str	r3, [fp, #-36]
    ef1c:	e51b2024 	ldr	r2, [fp, #-36]
    ef20:	e51b303c 	ldr	r3, [fp, #-60]
    ef24:	e1520003 	cmp	r2, r3
    ef28:	baffffc8 	blt	ee50 <cofactors+0xb8>
					}
				}
				B[q*n+p] = powf(-1,q+p) * determinant(b, n-1);			
    ef2c:	e51b2028 	ldr	r2, [fp, #-40]
    ef30:	e51b303c 	ldr	r3, [fp, #-60]
    ef34:	e0020293 	mul	r2, r3, r2
    ef38:	e51b302c 	ldr	r3, [fp, #-44]
    ef3c:	e0823003 	add	r3, r2, r3
    ef40:	e1a03103 	mov	r3, r3, lsl #2
    ef44:	e1a02003 	mov	r2, r3
    ef48:	e51b3038 	ldr	r3, [fp, #-56]
    ef4c:	e0825003 	add	r5, r2, r3
    ef50:	e51b2028 	ldr	r2, [fp, #-40]
    ef54:	e51b302c 	ldr	r3, [fp, #-44]
    ef58:	e0823003 	add	r3, r2, r3
    ef5c:	e1a00003 	mov	r0, r3
    ef60:	eb0014ef 	bl	14324 <__aeabi_i2f>
    ef64:	e1a03000 	mov	r3, r0
    ef68:	e59f0088 	ldr	r0, [pc, #136]	; eff8 <.text+0xeff8>
    ef6c:	e1a01003 	mov	r1, r3
    ef70:	eb0038e2 	bl	1d300 <__powf_from_arm>
    ef74:	e1a03000 	mov	r3, r0
    ef78:	e1a04003 	mov	r4, r3
    ef7c:	e51b2030 	ldr	r2, [fp, #-48]
    ef80:	e51b303c 	ldr	r3, [fp, #-60]
    ef84:	e2433001 	sub	r3, r3, #1	; 0x1
    ef88:	e1a00002 	mov	r0, r2
    ef8c:	e1a01003 	mov	r1, r3
    ef90:	ebfffe5a 	bl	e900 <determinant>
    ef94:	e1a03000 	mov	r3, r0
    ef98:	e1a00004 	mov	r0, r4
    ef9c:	e1a01003 	mov	r1, r3
    efa0:	eb001516 	bl	14400 <__aeabi_fmul>
    efa4:	e1a03000 	mov	r3, r0
    efa8:	e5853000 	str	r3, [r5]
    efac:	e51b302c 	ldr	r3, [fp, #-44]
    efb0:	e2833001 	add	r3, r3, #1	; 0x1
    efb4:	e50b302c 	str	r3, [fp, #-44]
    efb8:	e51b202c 	ldr	r2, [fp, #-44]
    efbc:	e51b303c 	ldr	r3, [fp, #-60]
    efc0:	e1520003 	cmp	r2, r3
    efc4:	baffff9c 	blt	ee3c <cofactors+0xa4>
    efc8:	e51b3028 	ldr	r3, [fp, #-40]
    efcc:	e2833001 	add	r3, r3, #1	; 0x1
    efd0:	e50b3028 	str	r3, [fp, #-40]
    efd4:	e51b2028 	ldr	r2, [fp, #-40]
    efd8:	e51b303c 	ldr	r3, [fp, #-60]
    efdc:	e1520003 	cmp	r2, r3
    efe0:	baffff92 	blt	ee30 <cofactors+0x98>
    efe4:	e51bd040 	ldr	sp, [fp, #-64]
			}
		}
	}
}
    efe8:	e24bd014 	sub	sp, fp, #20	; 0x14
    efec:	e89d6830 	ldmia	sp, {r4, r5, fp, sp, lr}
    eff0:	e12fff1e 	bx	lr
    eff4:	3f800000 	svccc	0x00800000
    eff8:	bf800000 	svclt	0x00800000

0000effc <inverse>:

//Done!
void inverse(int n, float *A, float *inv) {
    effc:	e1a0c00d 	mov	ip, sp
    f000:	e92dd830 	stmdb	sp!, {r4, r5, fp, ip, lr, pc}
    f004:	e24cb004 	sub	fp, ip, #4	; 0x4
    f008:	e24dd024 	sub	sp, sp, #36	; 0x24
    f00c:	e50b0024 	str	r0, [fp, #-36]
    f010:	e50b1028 	str	r1, [fp, #-40]
    f014:	e50b202c 	str	r2, [fp, #-44]
    f018:	e1a0300d 	mov	r3, sp
    f01c:	e1a05003 	mov	r5, r3
	float b[n*n], fac[n*n], d;
    f020:	e51b2024 	ldr	r2, [fp, #-36]
    f024:	e51b3024 	ldr	r3, [fp, #-36]
    f028:	e0030392 	mul	r3, r2, r3
    f02c:	e1a03103 	mov	r3, r3, lsl #2
    f030:	e2833003 	add	r3, r3, #3	; 0x3
    f034:	e2833003 	add	r3, r3, #3	; 0x3
    f038:	e1a03123 	mov	r3, r3, lsr #2
    f03c:	e1a03103 	mov	r3, r3, lsl #2
    f040:	e063d00d 	rsb	sp, r3, sp
    f044:	e28d2004 	add	r2, sp, #4	; 0x4
    f048:	e50b2034 	str	r2, [fp, #-52]
    f04c:	e51b2034 	ldr	r2, [fp, #-52]
    f050:	e2823003 	add	r3, r2, #3	; 0x3
    f054:	e1a03123 	mov	r3, r3, lsr #2
    f058:	e1a03103 	mov	r3, r3, lsl #2
    f05c:	e50b3034 	str	r3, [fp, #-52]
    f060:	e51b3034 	ldr	r3, [fp, #-52]
    f064:	e50b3020 	str	r3, [fp, #-32]
    f068:	e51b2024 	ldr	r2, [fp, #-36]
    f06c:	e51b3024 	ldr	r3, [fp, #-36]
    f070:	e0030392 	mul	r3, r2, r3
    f074:	e1a03103 	mov	r3, r3, lsl #2
    f078:	e2833003 	add	r3, r3, #3	; 0x3
    f07c:	e2833003 	add	r3, r3, #3	; 0x3
    f080:	e1a03123 	mov	r3, r3, lsr #2
    f084:	e1a03103 	mov	r3, r3, lsl #2
    f088:	e063d00d 	rsb	sp, r3, sp
    f08c:	e28d2004 	add	r2, sp, #4	; 0x4
    f090:	e50b2030 	str	r2, [fp, #-48]
    f094:	e51b2030 	ldr	r2, [fp, #-48]
    f098:	e2823003 	add	r3, r2, #3	; 0x3
    f09c:	e1a03123 	mov	r3, r3, lsr #2
    f0a0:	e1a03103 	mov	r3, r3, lsl #2
    f0a4:	e50b3030 	str	r3, [fp, #-48]
    f0a8:	e51b3030 	ldr	r3, [fp, #-48]
    f0ac:	e50b301c 	str	r3, [fp, #-28]
	cofactors(A,fac,n);
    f0b0:	e51b301c 	ldr	r3, [fp, #-28]
    f0b4:	e51b0028 	ldr	r0, [fp, #-40]
    f0b8:	e1a01003 	mov	r1, r3
    f0bc:	e51b2024 	ldr	r2, [fp, #-36]
    f0c0:	ebffff34 	bl	ed98 <cofactors>
	matrix_transpose(n, n, fac, b);
    f0c4:	e51b301c 	ldr	r3, [fp, #-28]
    f0c8:	e51bc020 	ldr	ip, [fp, #-32]
    f0cc:	e51b0024 	ldr	r0, [fp, #-36]
    f0d0:	e51b1024 	ldr	r1, [fp, #-36]
    f0d4:	e1a02003 	mov	r2, r3
    f0d8:	e1a0300c 	mov	r3, ip
    f0dc:	ebfffd24 	bl	e574 <matrix_transpose>

	d = determinant(A, n);
    f0e0:	e51b0028 	ldr	r0, [fp, #-40]
    f0e4:	e51b1024 	ldr	r1, [fp, #-36]
    f0e8:	ebfffe04 	bl	e900 <determinant>
    f0ec:	e1a03000 	mov	r3, r0
    f0f0:	e50b3018 	str	r3, [fp, #-24]
	matrix_scalar_mult(n, n, b, 1.0/d, inv);
    f0f4:	e51b4020 	ldr	r4, [fp, #-32]
    f0f8:	e59f0038 	ldr	r0, [pc, #56]	; f138 <.text+0xf138>
    f0fc:	e51b1018 	ldr	r1, [fp, #-24]
    f100:	eb001524 	bl	14598 <__aeabi_fdiv>
    f104:	e1a03000 	mov	r3, r0
    f108:	e1a0c003 	mov	ip, r3
    f10c:	e51b302c 	ldr	r3, [fp, #-44]
    f110:	e58d3000 	str	r3, [sp]
    f114:	e51b0024 	ldr	r0, [fp, #-36]
    f118:	e51b1024 	ldr	r1, [fp, #-36]
    f11c:	e1a02004 	mov	r2, r4
    f120:	e1a0300c 	mov	r3, ip
    f124:	ebfffcb6 	bl	e404 <matrix_scalar_mult>
    f128:	e1a0d005 	mov	sp, r5
}
    f12c:	e24bd014 	sub	sp, fp, #20	; 0x14
    f130:	e89d6830 	ldmia	sp, {r4, r5, fp, sp, lr}
    f134:	e12fff1e 	bx	lr
    f138:	3f800000 	svccc	0x00800000

0000f13c <memcpy>:
    f13c:	b510      	push	{r4, lr}
    f13e:	1c04      	adds	r4, r0, #0
    f140:	1c10      	adds	r0, r2, #0
    f142:	1c22      	adds	r2, r4, #0
    f144:	e003      	b.n	f14e <memcpy+0x12>
    f146:	780b      	ldrb	r3, [r1, #0]
    f148:	3101      	adds	r1, #1
    f14a:	7013      	strb	r3, [r2, #0]
    f14c:	3201      	adds	r2, #1
    f14e:	3801      	subs	r0, #1
    f150:	d2f9      	bcs.n	f146 <memcpy+0xa>
    f152:	1c20      	adds	r0, r4, #0
    f154:	bc10      	pop	{r4}
    f156:	bc02      	pop	{r1}
    f158:	4708      	bx	r1
    f15a:	46c0      	nop			(mov r8, r8)

0000f15c <sprintf>:
    f15c:	b40e      	push	{r1, r2, r3}
    f15e:	b510      	push	{r4, lr}
    f160:	b098      	sub	sp, #96
    f162:	9000      	str	r0, [sp, #0]
    f164:	9004      	str	r0, [sp, #16]
    f166:	480c      	ldr	r0, [pc, #48]	(f198 <.text+0xf198>)
    f168:	9002      	str	r0, [sp, #8]
    f16a:	9005      	str	r0, [sp, #20]
    f16c:	2001      	movs	r0, #1
    f16e:	4669      	mov	r1, sp
    f170:	4240      	negs	r0, r0
    f172:	ab1a      	add	r3, sp, #104
    f174:	81c8      	strh	r0, [r1, #14]
    f176:	2482      	movs	r4, #130
    f178:	4808      	ldr	r0, [pc, #32]	(f19c <.text+0xf19c>)
    f17a:	cb04      	ldmia	r3!, {r2}
    f17c:	00a4      	lsls	r4, r4, #2
    f17e:	818c      	strh	r4, [r1, #12]
    f180:	6800      	ldr	r0, [r0, #0]
    f182:	9317      	str	r3, [sp, #92]
    f184:	f000 f84c 	bl	f220 <_vfprintf_r>
    f188:	9a00      	ldr	r2, [sp, #0]
    f18a:	2300      	movs	r3, #0
    f18c:	b018      	add	sp, #96
    f18e:	7013      	strb	r3, [r2, #0]
    f190:	bc10      	pop	{r4}
    f192:	bc08      	pop	{r3}
    f194:	b003      	add	sp, #12
    f196:	4718      	bx	r3
    f198:	ffff 7fff 	undefined
    f19c:	0064      	lsls	r4, r4, #1
    f19e:	4000      	ands	r0, r0

0000f1a0 <_sprintf_r>:
    f1a0:	b40c      	push	{r2, r3}
    f1a2:	b530      	push	{r4, r5, lr}
    f1a4:	b098      	sub	sp, #96
    f1a6:	9100      	str	r1, [sp, #0]
    f1a8:	9104      	str	r1, [sp, #16]
    f1aa:	490c      	ldr	r1, [pc, #48]	(f1dc <.text+0xf1dc>)
    f1ac:	ab1b      	add	r3, sp, #108
    f1ae:	9102      	str	r1, [sp, #8]
    f1b0:	9105      	str	r1, [sp, #20]
    f1b2:	2101      	movs	r1, #1
    f1b4:	466d      	mov	r5, sp
    f1b6:	cb04      	ldmia	r3!, {r2}
    f1b8:	4249      	negs	r1, r1
    f1ba:	2482      	movs	r4, #130
    f1bc:	81e9      	strh	r1, [r5, #14]
    f1be:	00a4      	lsls	r4, r4, #2
    f1c0:	4669      	mov	r1, sp
    f1c2:	81ac      	strh	r4, [r5, #12]
    f1c4:	9317      	str	r3, [sp, #92]
    f1c6:	f000 f82b 	bl	f220 <_vfprintf_r>
    f1ca:	9a00      	ldr	r2, [sp, #0]
    f1cc:	2300      	movs	r3, #0
    f1ce:	b018      	add	sp, #96
    f1d0:	7013      	strb	r3, [r2, #0]
    f1d2:	bc30      	pop	{r4, r5}
    f1d4:	bc08      	pop	{r3}
    f1d6:	b002      	add	sp, #8
    f1d8:	4718      	bx	r3
    f1da:	0000      	lsls	r0, r0, #0
    f1dc:	ffff 7fff 	undefined

0000f1e0 <strcpy>:
    f1e0:	1c02      	adds	r2, r0, #0
    f1e2:	780b      	ldrb	r3, [r1, #0]
    f1e4:	3101      	adds	r1, #1
    f1e6:	7013      	strb	r3, [r2, #0]
    f1e8:	3201      	adds	r2, #1
    f1ea:	2b00      	cmp	r3, #0
    f1ec:	d1f9      	bne.n	f1e2 <strcpy+0x2>
    f1ee:	4770      	bx	lr

0000f1f0 <strlen>:
    f1f0:	1c02      	adds	r2, r0, #0
    f1f2:	e000      	b.n	f1f6 <strlen+0x6>
    f1f4:	3001      	adds	r0, #1
    f1f6:	7803      	ldrb	r3, [r0, #0]
    f1f8:	2b00      	cmp	r3, #0
    f1fa:	d1fb      	bne.n	f1f4 <strlen+0x4>
    f1fc:	1a80      	subs	r0, r0, r2
    f1fe:	4770      	bx	lr

0000f200 <__sprint>:
    f200:	b510      	push	{r4, lr}
    f202:	688b      	ldr	r3, [r1, #8]
    f204:	1c0c      	adds	r4, r1, #0
    f206:	2b00      	cmp	r3, #0
    f208:	d102      	bne.n	f210 <__sprint+0x10>
    f20a:	2000      	movs	r0, #0
    f20c:	604b      	str	r3, [r1, #4]
    f20e:	e004      	b.n	f21a <__sprint+0x1a>
    f210:	f002 fd34 	bl	11c7c <__sfvwrite>
    f214:	2300      	movs	r3, #0
    f216:	60a3      	str	r3, [r4, #8]
    f218:	6063      	str	r3, [r4, #4]
    f21a:	bc10      	pop	{r4}
    f21c:	bc02      	pop	{r1}
    f21e:	4708      	bx	r1

0000f220 <_vfprintf_r>:
    f220:	b5f0      	push	{r4, r5, r6, r7, lr}
    f222:	4cd2      	ldr	r4, [pc, #840]	(f56c <.text+0xf56c>)
    f224:	44a5      	add	sp, r4
    f226:	9005      	str	r0, [sp, #20]
    f228:	9104      	str	r1, [sp, #16]
    f22a:	1c16      	adds	r6, r2, #0
    f22c:	1c1d      	adds	r5, r3, #0
    f22e:	f002 fee5 	bl	11ffc <localeconv>
    f232:	6800      	ldr	r0, [r0, #0]
    f234:	900b      	str	r0, [sp, #44]
    f236:	9805      	ldr	r0, [sp, #20]
    f238:	2800      	cmp	r0, #0
    f23a:	d004      	beq.n	f246 <_vfprintf_r+0x26>
    f23c:	6b83      	ldr	r3, [r0, #56]
    f23e:	2b00      	cmp	r3, #0
    f240:	d101      	bne.n	f246 <_vfprintf_r+0x26>
    f242:	f002 fb3b 	bl	118bc <__sinit>
    f246:	9904      	ldr	r1, [sp, #16]
    f248:	898b      	ldrh	r3, [r1, #12]
    f24a:	071a      	lsls	r2, r3, #28
    f24c:	d502      	bpl.n	f254 <_vfprintf_r+0x34>
    f24e:	690b      	ldr	r3, [r1, #16]
    f250:	2b00      	cmp	r3, #0
    f252:	d106      	bne.n	f262 <_vfprintf_r+0x42>
    f254:	9804      	ldr	r0, [sp, #16]
    f256:	f001 fbef 	bl	10a38 <__swsetup>
    f25a:	2800      	cmp	r0, #0
    f25c:	d001      	beq.n	f262 <_vfprintf_r+0x42>
    f25e:	f001 f9bd 	bl	105dc <.text+0x105dc>
    f262:	9b04      	ldr	r3, [sp, #16]
    f264:	899a      	ldrh	r2, [r3, #12]
    f266:	231a      	movs	r3, #26
    f268:	4013      	ands	r3, r2
    f26a:	2b0a      	cmp	r3, #10
    f26c:	d147      	bne.n	f2fe <_vfprintf_r+0xde>
    f26e:	9c04      	ldr	r4, [sp, #16]
    f270:	200e      	movs	r0, #14
    f272:	5e23      	ldrsh	r3, [r4, r0]
    f274:	2b00      	cmp	r3, #0
    f276:	db42      	blt.n	f2fe <_vfprintf_r+0xde>
    f278:	4cbd      	ldr	r4, [pc, #756]	(f570 <.text+0xf570>)
    f27a:	2302      	movs	r3, #2
    f27c:	446c      	add	r4, sp
    f27e:	439a      	bics	r2, r3
    f280:	9904      	ldr	r1, [sp, #16]
    f282:	81a2      	strh	r2, [r4, #12]
    f284:	89cb      	ldrh	r3, [r1, #14]
    f286:	22bd      	movs	r2, #189
    f288:	81e3      	strh	r3, [r4, #14]
    f28a:	00d2      	lsls	r2, r2, #3
    f28c:	69cb      	ldr	r3, [r1, #28]
    f28e:	446a      	add	r2, sp
    f290:	20be      	movs	r0, #190
    f292:	6013      	str	r3, [r2, #0]
    f294:	00c0      	lsls	r0, r0, #3
    f296:	6a4b      	ldr	r3, [r1, #36]
    f298:	4ab6      	ldr	r2, [pc, #728]	(f574 <.text+0xf574>)
    f29a:	4468      	add	r0, sp
    f29c:	6003      	str	r3, [r0, #0]
    f29e:	446a      	add	r2, sp
    f2a0:	ab1c      	add	r3, sp, #112
    f2a2:	48b5      	ldr	r0, [pc, #724]	(f578 <.text+0xf578>)
    f2a4:	21bc      	movs	r1, #188
    f2a6:	6013      	str	r3, [r2, #0]
    f2a8:	6023      	str	r3, [r4, #0]
    f2aa:	00c9      	lsls	r1, r1, #3
    f2ac:	2380      	movs	r3, #128
    f2ae:	4ab3      	ldr	r2, [pc, #716]	(f57c <.text+0xf57c>)
    f2b0:	00db      	lsls	r3, r3, #3
    f2b2:	4468      	add	r0, sp
    f2b4:	4469      	add	r1, sp
    f2b6:	6003      	str	r3, [r0, #0]
    f2b8:	600b      	str	r3, [r1, #0]
    f2ba:	446a      	add	r2, sp
    f2bc:	2300      	movs	r3, #0
    f2be:	6013      	str	r3, [r2, #0]
    f2c0:	9805      	ldr	r0, [sp, #20]
    f2c2:	1c21      	adds	r1, r4, #0
    f2c4:	1c32      	adds	r2, r6, #0
    f2c6:	1c2b      	adds	r3, r5, #0
    f2c8:	f7ff ffaa 	bl	f220 <_vfprintf_r>
    f2cc:	9008      	str	r0, [sp, #32]
    f2ce:	2800      	cmp	r0, #0
    f2d0:	db07      	blt.n	f2e2 <_vfprintf_r+0xc2>
    f2d2:	1c20      	adds	r0, r4, #0
    f2d4:	f002 fa92 	bl	117fc <fflush>
    f2d8:	2800      	cmp	r0, #0
    f2da:	d002      	beq.n	f2e2 <_vfprintf_r+0xc2>
    f2dc:	2301      	movs	r3, #1
    f2de:	425b      	negs	r3, r3
    f2e0:	9308      	str	r3, [sp, #32]
    f2e2:	4ba3      	ldr	r3, [pc, #652]	(f570 <.text+0xf570>)
    f2e4:	446b      	add	r3, sp
    f2e6:	899b      	ldrh	r3, [r3, #12]
    f2e8:	065c      	lsls	r4, r3, #25
    f2ea:	d401      	bmi.n	f2f0 <_vfprintf_r+0xd0>
    f2ec:	f001 f991 	bl	10612 <.text+0x10612>
    f2f0:	9804      	ldr	r0, [sp, #16]
    f2f2:	8983      	ldrh	r3, [r0, #12]
    f2f4:	2240      	movs	r2, #64
    f2f6:	4313      	orrs	r3, r2
    f2f8:	8183      	strh	r3, [r0, #12]
    f2fa:	f001 f98a 	bl	10612 <.text+0x10612>
    f2fe:	22c5      	movs	r2, #197
    f300:	23d2      	movs	r3, #210
    f302:	00d2      	lsls	r2, r2, #3
    f304:	00db      	lsls	r3, r3, #3
    f306:	24d3      	movs	r4, #211
    f308:	489d      	ldr	r0, [pc, #628]	(f580 <.text+0xf580>)
    f30a:	446a      	add	r2, sp
    f30c:	446b      	add	r3, sp
    f30e:	00e4      	lsls	r4, r4, #3
    f310:	446c      	add	r4, sp
    f312:	601a      	str	r2, [r3, #0]
    f314:	4468      	add	r0, sp
    f316:	2300      	movs	r3, #0
    f318:	6023      	str	r3, [r4, #0]
    f31a:	6003      	str	r3, [r0, #0]
    f31c:	4b99      	ldr	r3, [pc, #612]	(f584 <.text+0xf584>)
    f31e:	4c9a      	ldr	r4, [pc, #616]	(f588 <.text+0xf588>)
    f320:	9314      	str	r3, [sp, #80]
    f322:	9415      	str	r4, [sp, #84]
    f324:	2400      	movs	r4, #0
    f326:	961b      	str	r6, [sp, #108]
    f328:	9411      	str	r4, [sp, #68]
    f32a:	9412      	str	r4, [sp, #72]
    f32c:	9207      	str	r2, [sp, #28]
    f32e:	9408      	str	r4, [sp, #32]
    f330:	940d      	str	r4, [sp, #52]
    f332:	e001      	b.n	f338 <_vfprintf_r+0x118>
    f334:	9407      	str	r4, [sp, #28]
    f336:	9d18      	ldr	r5, [sp, #96]
    f338:	9e1b      	ldr	r6, [sp, #108]
    f33a:	e000      	b.n	f33e <_vfprintf_r+0x11e>
    f33c:	3601      	adds	r6, #1
    f33e:	7833      	ldrb	r3, [r6, #0]
    f340:	2b00      	cmp	r3, #0
    f342:	d001      	beq.n	f348 <_vfprintf_r+0x128>
    f344:	2b25      	cmp	r3, #37
    f346:	d1f9      	bne.n	f33c <_vfprintf_r+0x11c>
    f348:	981b      	ldr	r0, [sp, #108]
    f34a:	1a34      	subs	r4, r6, r0
    f34c:	2c00      	cmp	r4, #0
    f34e:	d022      	beq.n	f396 <_vfprintf_r+0x176>
    f350:	22d3      	movs	r2, #211
    f352:	9907      	ldr	r1, [sp, #28]
    f354:	00d2      	lsls	r2, r2, #3
    f356:	446a      	add	r2, sp
    f358:	6813      	ldr	r3, [r2, #0]
    f35a:	6008      	str	r0, [r1, #0]
    f35c:	4888      	ldr	r0, [pc, #544]	(f580 <.text+0xf580>)
    f35e:	191b      	adds	r3, r3, r4
    f360:	4468      	add	r0, sp
    f362:	6013      	str	r3, [r2, #0]
    f364:	6803      	ldr	r3, [r0, #0]
    f366:	3301      	adds	r3, #1
    f368:	604c      	str	r4, [r1, #4]
    f36a:	6003      	str	r3, [r0, #0]
    f36c:	2b07      	cmp	r3, #7
    f36e:	dc01      	bgt.n	f374 <_vfprintf_r+0x154>
    f370:	3108      	adds	r1, #8
    f372:	e00c      	b.n	f38e <_vfprintf_r+0x16e>
    f374:	21d2      	movs	r1, #210
    f376:	00c9      	lsls	r1, r1, #3
    f378:	9804      	ldr	r0, [sp, #16]
    f37a:	4469      	add	r1, sp
    f37c:	f7ff ff40 	bl	f200 <__sprint>
    f380:	2800      	cmp	r0, #0
    f382:	d001      	beq.n	f388 <_vfprintf_r+0x168>
    f384:	f001 f926 	bl	105d4 <.text+0x105d4>
    f388:	21c5      	movs	r1, #197
    f38a:	00c9      	lsls	r1, r1, #3
    f38c:	4469      	add	r1, sp
    f38e:	9a08      	ldr	r2, [sp, #32]
    f390:	1912      	adds	r2, r2, r4
    f392:	9107      	str	r1, [sp, #28]
    f394:	9208      	str	r2, [sp, #32]
    f396:	7833      	ldrb	r3, [r6, #0]
    f398:	2b00      	cmp	r3, #0
    f39a:	d101      	bne.n	f3a0 <_vfprintf_r+0x180>
    f39c:	f001 f900 	bl	105a0 <.text+0x105a0>
    f3a0:	4b7a      	ldr	r3, [pc, #488]	(f58c <.text+0xf58c>)
    f3a2:	2200      	movs	r2, #0
    f3a4:	446b      	add	r3, sp
    f3a6:	3601      	adds	r6, #1
    f3a8:	961b      	str	r6, [sp, #108]
    f3aa:	701a      	strb	r2, [r3, #0]
    f3ac:	2301      	movs	r3, #1
    f3ae:	425b      	negs	r3, r3
    f3b0:	9217      	str	r2, [sp, #92]
    f3b2:	9209      	str	r2, [sp, #36]
    f3b4:	9316      	str	r3, [sp, #88]
    f3b6:	e003      	b.n	f3c0 <_vfprintf_r+0x1a0>
    f3b8:	2401      	movs	r4, #1
    f3ba:	4264      	negs	r4, r4
    f3bc:	9416      	str	r4, [sp, #88]
    f3be:	1c1d      	adds	r5, r3, #0
    f3c0:	981b      	ldr	r0, [sp, #108]
    f3c2:	991b      	ldr	r1, [sp, #108]
    f3c4:	7800      	ldrb	r0, [r0, #0]
    f3c6:	3101      	adds	r1, #1
    f3c8:	9019      	str	r0, [sp, #100]
    f3ca:	911b      	str	r1, [sp, #108]
    f3cc:	e000      	b.n	f3d0 <_vfprintf_r+0x1b0>
    f3ce:	9209      	str	r2, [sp, #36]
    f3d0:	9b19      	ldr	r3, [sp, #100]
    f3d2:	3b20      	subs	r3, #32
    f3d4:	2b58      	cmp	r3, #88
    f3d6:	d900      	bls.n	f3da <_vfprintf_r+0x1ba>
    f3d8:	e3e9      	b.n	fbae <.text+0xfbae>
    f3da:	4a6d      	ldr	r2, [pc, #436]	(f590 <.text+0xf590>)
    f3dc:	009b      	lsls	r3, r3, #2
    f3de:	589b      	ldr	r3, [r3, r2]
    f3e0:	469f      	mov	pc, r3
    f3e2:	4a6c      	ldr	r2, [pc, #432]	(f594 <.text+0xf594>)
    f3e4:	9211      	str	r2, [sp, #68]
    f3e6:	e359      	b.n	fa9c <.text+0xfa9c>
    f3e8:	4a68      	ldr	r2, [pc, #416]	(f58c <.text+0xf58c>)
    f3ea:	446a      	add	r2, sp
    f3ec:	7813      	ldrb	r3, [r2, #0]
    f3ee:	2b00      	cmp	r3, #0
    f3f0:	d1e6      	bne.n	f3c0 <_vfprintf_r+0x1a0>
    f3f2:	2320      	movs	r3, #32
    f3f4:	7013      	strb	r3, [r2, #0]
    f3f6:	e7e3      	b.n	f3c0 <_vfprintf_r+0x1a0>
    f3f8:	2301      	movs	r3, #1
    f3fa:	e03a      	b.n	f472 <_vfprintf_r+0x252>
    f3fc:	1d2b      	adds	r3, r5, #4
    f3fe:	682d      	ldr	r5, [r5, #0]
    f400:	9509      	str	r5, [sp, #36]
    f402:	2d00      	cmp	r5, #0
    f404:	da1a      	bge.n	f43c <_vfprintf_r+0x21c>
    f406:	4268      	negs	r0, r5
    f408:	9009      	str	r0, [sp, #36]
    f40a:	1c1d      	adds	r5, r3, #0
    f40c:	9917      	ldr	r1, [sp, #92]
    f40e:	2304      	movs	r3, #4
    f410:	4319      	orrs	r1, r3
    f412:	9117      	str	r1, [sp, #92]
    f414:	e7d4      	b.n	f3c0 <_vfprintf_r+0x1a0>
    f416:	4b5d      	ldr	r3, [pc, #372]	(f58c <.text+0xf58c>)
    f418:	222b      	movs	r2, #43
    f41a:	446b      	add	r3, sp
    f41c:	701a      	strb	r2, [r3, #0]
    f41e:	e7cf      	b.n	f3c0 <_vfprintf_r+0x1a0>
    f420:	9a1b      	ldr	r2, [sp, #108]
    f422:	7813      	ldrb	r3, [r2, #0]
    f424:	3201      	adds	r2, #1
    f426:	921b      	str	r2, [sp, #108]
    f428:	2b2a      	cmp	r3, #42
    f42a:	d002      	beq.n	f432 <_vfprintf_r+0x212>
    f42c:	2200      	movs	r2, #0
    f42e:	9319      	str	r3, [sp, #100]
    f430:	e013      	b.n	f45a <_vfprintf_r+0x23a>
    f432:	1d2b      	adds	r3, r5, #4
    f434:	682d      	ldr	r5, [r5, #0]
    f436:	9516      	str	r5, [sp, #88]
    f438:	2d00      	cmp	r5, #0
    f43a:	dbbd      	blt.n	f3b8 <_vfprintf_r+0x198>
    f43c:	1c1d      	adds	r5, r3, #0
    f43e:	e7bf      	b.n	f3c0 <_vfprintf_r+0x1a0>
    f440:	0093      	lsls	r3, r2, #2
    f442:	981b      	ldr	r0, [sp, #108]
    f444:	189b      	adds	r3, r3, r2
    f446:	9c19      	ldr	r4, [sp, #100]
    f448:	991b      	ldr	r1, [sp, #108]
    f44a:	7800      	ldrb	r0, [r0, #0]
    f44c:	005b      	lsls	r3, r3, #1
    f44e:	191b      	adds	r3, r3, r4
    f450:	3101      	adds	r1, #1
    f452:	1c1a      	adds	r2, r3, #0
    f454:	9019      	str	r0, [sp, #100]
    f456:	911b      	str	r1, [sp, #108]
    f458:	3a30      	subs	r2, #48
    f45a:	9b19      	ldr	r3, [sp, #100]
    f45c:	3b30      	subs	r3, #48
    f45e:	2b09      	cmp	r3, #9
    f460:	d9ee      	bls.n	f440 <_vfprintf_r+0x220>
    f462:	2a00      	cmp	r2, #0
    f464:	9216      	str	r2, [sp, #88]
    f466:	dab3      	bge.n	f3d0 <_vfprintf_r+0x1b0>
    f468:	2201      	movs	r2, #1
    f46a:	4252      	negs	r2, r2
    f46c:	9216      	str	r2, [sp, #88]
    f46e:	e7af      	b.n	f3d0 <_vfprintf_r+0x1b0>
    f470:	2380      	movs	r3, #128
    f472:	9c17      	ldr	r4, [sp, #92]
    f474:	431c      	orrs	r4, r3
    f476:	9417      	str	r4, [sp, #92]
    f478:	e7a2      	b.n	f3c0 <_vfprintf_r+0x1a0>
    f47a:	2200      	movs	r2, #0
    f47c:	0093      	lsls	r3, r2, #2
    f47e:	189b      	adds	r3, r3, r2
    f480:	9819      	ldr	r0, [sp, #100]
    f482:	005b      	lsls	r3, r3, #1
    f484:	181b      	adds	r3, r3, r0
    f486:	991b      	ldr	r1, [sp, #108]
    f488:	1c1a      	adds	r2, r3, #0
    f48a:	9b1b      	ldr	r3, [sp, #108]
    f48c:	7809      	ldrb	r1, [r1, #0]
    f48e:	3301      	adds	r3, #1
    f490:	931b      	str	r3, [sp, #108]
    f492:	1c0b      	adds	r3, r1, #0
    f494:	3b30      	subs	r3, #48
    f496:	3a30      	subs	r2, #48
    f498:	9119      	str	r1, [sp, #100]
    f49a:	2b09      	cmp	r3, #9
    f49c:	d897      	bhi.n	f3ce <_vfprintf_r+0x1ae>
    f49e:	e7ed      	b.n	f47c <_vfprintf_r+0x25c>
    f4a0:	2308      	movs	r3, #8
    f4a2:	e7e6      	b.n	f472 <_vfprintf_r+0x252>
    f4a4:	2340      	movs	r3, #64
    f4a6:	e00d      	b.n	f4c4 <_vfprintf_r+0x2a4>
    f4a8:	991b      	ldr	r1, [sp, #108]
    f4aa:	780b      	ldrb	r3, [r1, #0]
    f4ac:	2b6c      	cmp	r3, #108
    f4ae:	d106      	bne.n	f4be <_vfprintf_r+0x29e>
    f4b0:	9a17      	ldr	r2, [sp, #92]
    f4b2:	2310      	movs	r3, #16
    f4b4:	3101      	adds	r1, #1
    f4b6:	431a      	orrs	r2, r3
    f4b8:	911b      	str	r1, [sp, #108]
    f4ba:	9217      	str	r2, [sp, #92]
    f4bc:	e780      	b.n	f3c0 <_vfprintf_r+0x1a0>
    f4be:	2310      	movs	r3, #16
    f4c0:	e7d7      	b.n	f472 <_vfprintf_r+0x252>
    f4c2:	2310      	movs	r3, #16
    f4c4:	9817      	ldr	r0, [sp, #92]
    f4c6:	4318      	orrs	r0, r3
    f4c8:	9017      	str	r0, [sp, #92]
    f4ca:	e779      	b.n	f3c0 <_vfprintf_r+0x1a0>
    f4cc:	9919      	ldr	r1, [sp, #100]
    f4ce:	2943      	cmp	r1, #67
    f4d0:	d002      	beq.n	f4d8 <_vfprintf_r+0x2b8>
    f4d2:	9a17      	ldr	r2, [sp, #92]
    f4d4:	06d2      	lsls	r2, r2, #27
    f4d6:	d517      	bpl.n	f508 <_vfprintf_r+0x2e8>
    f4d8:	4c2f      	ldr	r4, [pc, #188]	(f598 <.text+0xf598>)
    f4da:	446c      	add	r4, sp
    f4dc:	2100      	movs	r1, #0
    f4de:	2208      	movs	r2, #8
    f4e0:	1c20      	adds	r0, r4, #0
    f4e2:	f003 f879 	bl	125d8 <memset>
    f4e6:	218e      	movs	r1, #142
    f4e8:	00c9      	lsls	r1, r1, #3
    f4ea:	682a      	ldr	r2, [r5, #0]
    f4ec:	9805      	ldr	r0, [sp, #20]
    f4ee:	4469      	add	r1, sp
    f4f0:	1c23      	adds	r3, r4, #0
    f4f2:	f001 f8b5 	bl	10660 <_wcrtomb_r>
    f4f6:	1c06      	adds	r6, r0, #0
    f4f8:	1c43      	adds	r3, r0, #1
    f4fa:	d101      	bne.n	f500 <_vfprintf_r+0x2e0>
    f4fc:	f001 f84a 	bl	10594 <.text+0x10594>
    f500:	3504      	adds	r5, #4
    f502:	9518      	str	r5, [sp, #96]
    f504:	f001 f876 	bl	105f4 <.text+0x105f4>
    f508:	238e      	movs	r3, #142
    f50a:	682a      	ldr	r2, [r5, #0]
    f50c:	00db      	lsls	r3, r3, #3
    f50e:	1d29      	adds	r1, r5, #4
    f510:	446b      	add	r3, sp
    f512:	2601      	movs	r6, #1
    f514:	9118      	str	r1, [sp, #96]
    f516:	701a      	strb	r2, [r3, #0]
    f518:	f001 f86c 	bl	105f4 <.text+0x105f4>
    f51c:	9a17      	ldr	r2, [sp, #92]
    f51e:	2310      	movs	r3, #16
    f520:	431a      	orrs	r2, r3
    f522:	9217      	str	r2, [sp, #92]
    f524:	9b17      	ldr	r3, [sp, #92]
    f526:	06db      	lsls	r3, r3, #27
    f528:	d503      	bpl.n	f532 <_vfprintf_r+0x312>
    f52a:	1d2c      	adds	r4, r5, #4
    f52c:	9418      	str	r4, [sp, #96]
    f52e:	682c      	ldr	r4, [r5, #0]
    f530:	e00a      	b.n	f548 <_vfprintf_r+0x328>
    f532:	9917      	ldr	r1, [sp, #92]
    f534:	1d2b      	adds	r3, r5, #4
    f536:	6828      	ldr	r0, [r5, #0]
    f538:	0649      	lsls	r1, r1, #25
    f53a:	d503      	bpl.n	f544 <_vfprintf_r+0x324>
    f53c:	9318      	str	r3, [sp, #96]
    f53e:	0403      	lsls	r3, r0, #16
    f540:	141c      	asrs	r4, r3, #16
    f542:	e001      	b.n	f548 <_vfprintf_r+0x328>
    f544:	9318      	str	r3, [sp, #96]
    f546:	1c04      	adds	r4, r0, #0
    f548:	2c00      	cmp	r4, #0
    f54a:	da04      	bge.n	f556 <_vfprintf_r+0x336>
    f54c:	4b0f      	ldr	r3, [pc, #60]	(f58c <.text+0xf58c>)
    f54e:	222d      	movs	r2, #45
    f550:	446b      	add	r3, sp
    f552:	701a      	strb	r2, [r3, #0]
    f554:	4264      	negs	r4, r4
    f556:	2101      	movs	r1, #1
    f558:	e2c0      	b.n	fadc <.text+0xfadc>
    f55a:	9a19      	ldr	r2, [sp, #100]
    f55c:	9b16      	ldr	r3, [sp, #88]
    f55e:	921a      	str	r2, [sp, #104]
    f560:	3301      	adds	r3, #1
    f562:	d11b      	bne.n	f59c <.text+0xf59c>
    f564:	2406      	movs	r4, #6
    f566:	9416      	str	r4, [sp, #88]
    f568:	e022      	b.n	f5b0 <.text+0xf5b0>
    f56a:	0000      	lsls	r0, r0, #0
    f56c:	f938 ffff 	ldrsh.w	pc, [r8, #255]!
    f570:	05cc      	lsls	r4, r1, #23
    f572:	0000      	lsls	r0, r0, #0
    f574:	05dc      	lsls	r4, r3, #23
    f576:	0000      	lsls	r0, r0, #0
    f578:	05d4      	lsls	r4, r2, #23
    f57a:	0000      	lsls	r0, r0, #0
    f57c:	05e4      	lsls	r4, r4, #23
    f57e:	0000      	lsls	r0, r0, #0
    f580:	0694      	lsls	r4, r2, #26
	...
    f58a:	0000      	lsls	r0, r0, #0
    f58c:	06c7      	lsls	r7, r0, #27
    f58e:	0000      	lsls	r0, r0, #0
    f590:	d610      	bvs.n	f5b4 <.text+0xf5b4>
    f592:	0001      	lsls	r1, r0, #0
    f594:	de74      	bal.n	f680 <.text+0xf680>
    f596:	0001      	lsls	r1, r0, #0
    f598:	06a4      	lsls	r4, r4, #26
    f59a:	0000      	lsls	r0, r0, #0
    f59c:	9819      	ldr	r0, [sp, #100]
    f59e:	2867      	cmp	r0, #103
    f5a0:	d001      	beq.n	f5a6 <.text+0xf5a6>
    f5a2:	2847      	cmp	r0, #71
    f5a4:	d104      	bne.n	f5b0 <.text+0xf5b0>
    f5a6:	9916      	ldr	r1, [sp, #88]
    f5a8:	2900      	cmp	r1, #0
    f5aa:	d101      	bne.n	f5b0 <.text+0xf5b0>
    f5ac:	2201      	movs	r2, #1
    f5ae:	9216      	str	r2, [sp, #88]
    f5b0:	9c17      	ldr	r4, [sp, #92]
    f5b2:	1c2b      	adds	r3, r5, #0
    f5b4:	3308      	adds	r3, #8
    f5b6:	0724      	lsls	r4, r4, #28
    f5b8:	d505      	bpl.n	f5c6 <.text+0xf5c6>
    f5ba:	6828      	ldr	r0, [r5, #0]
    f5bc:	6869      	ldr	r1, [r5, #4]
    f5be:	9318      	str	r3, [sp, #96]
    f5c0:	9014      	str	r0, [sp, #80]
    f5c2:	9115      	str	r1, [sp, #84]
    f5c4:	e004      	b.n	f5d0 <.text+0xf5d0>
    f5c6:	6829      	ldr	r1, [r5, #0]
    f5c8:	686a      	ldr	r2, [r5, #4]
    f5ca:	9114      	str	r1, [sp, #80]
    f5cc:	9215      	str	r2, [sp, #84]
    f5ce:	9318      	str	r3, [sp, #96]
    f5d0:	9814      	ldr	r0, [sp, #80]
    f5d2:	9915      	ldr	r1, [sp, #84]
    f5d4:	f003 fdaa 	bl	1312c <isinf>
    f5d8:	2800      	cmp	r0, #0
    f5da:	d017      	beq.n	f60c <.text+0xf60c>
    f5dc:	9814      	ldr	r0, [sp, #80]
    f5de:	9915      	ldr	r1, [sp, #84]
    f5e0:	4bc3      	ldr	r3, [pc, #780]	(f8f0 <.text+0xf8f0>)
    f5e2:	4ac2      	ldr	r2, [pc, #776]	(f8ec <.text+0xf8ec>)
    f5e4:	f00d fe9e 	bl	1d324 <____ltdf2_from_thumb>
    f5e8:	2800      	cmp	r0, #0
    f5ea:	da03      	bge.n	f5f4 <.text+0xf5f4>
    f5ec:	4bc1      	ldr	r3, [pc, #772]	(f8f4 <.text+0xf8f4>)
    f5ee:	222d      	movs	r2, #45
    f5f0:	446b      	add	r3, sp
    f5f2:	701a      	strb	r2, [r3, #0]
    f5f4:	9b19      	ldr	r3, [sp, #100]
    f5f6:	3b45      	subs	r3, #69
    f5f8:	2b02      	cmp	r3, #2
    f5fa:	d904      	bls.n	f606 <.text+0xf606>
    f5fc:	4fbe      	ldr	r7, [pc, #760]	(f8f8 <.text+0xf8f8>)
    f5fe:	2200      	movs	r2, #0
    f600:	2603      	movs	r6, #3
    f602:	920f      	str	r2, [sp, #60]
    f604:	e2ec      	b.n	fbe0 <.text+0xfbe0>
    f606:	4fbd      	ldr	r7, [pc, #756]	(f8fc <.text+0xf8fc>)
    f608:	2603      	movs	r6, #3
    f60a:	e2e4      	b.n	fbd6 <.text+0xfbd6>
    f60c:	9814      	ldr	r0, [sp, #80]
    f60e:	9915      	ldr	r1, [sp, #84]
    f610:	f003 fda2 	bl	13158 <isnan>
    f614:	2800      	cmp	r0, #0
    f616:	d009      	beq.n	f62c <.text+0xf62c>
    f618:	9b19      	ldr	r3, [sp, #100]
    f61a:	3b45      	subs	r3, #69
    f61c:	2b02      	cmp	r3, #2
    f61e:	d802      	bhi.n	f626 <.text+0xf626>
    f620:	4fb7      	ldr	r7, [pc, #732]	(f900 <.text+0xf900>)
    f622:	2603      	movs	r6, #3
    f624:	e2da      	b.n	fbdc <.text+0xfbdc>
    f626:	4fb7      	ldr	r7, [pc, #732]	(f904 <.text+0xf904>)
    f628:	2603      	movs	r6, #3
    f62a:	e21b      	b.n	fa64 <.text+0xfa64>
    f62c:	9917      	ldr	r1, [sp, #92]
    f62e:	2380      	movs	r3, #128
    f630:	005b      	lsls	r3, r3, #1
    f632:	9a19      	ldr	r2, [sp, #100]
    f634:	4319      	orrs	r1, r3
    f636:	9117      	str	r1, [sp, #92]
    f638:	2a66      	cmp	r2, #102
    f63a:	d103      	bne.n	f644 <.text+0xf644>
    f63c:	9b16      	ldr	r3, [sp, #88]
    f63e:	2603      	movs	r6, #3
    f640:	930a      	str	r3, [sp, #40]
    f642:	e00b      	b.n	f65c <.text+0xf65c>
    f644:	9c19      	ldr	r4, [sp, #100]
    f646:	2c65      	cmp	r4, #101
    f648:	d004      	beq.n	f654 <.text+0xf654>
    f64a:	2c45      	cmp	r4, #69
    f64c:	d002      	beq.n	f654 <.text+0xf654>
    f64e:	9816      	ldr	r0, [sp, #88]
    f650:	900a      	str	r0, [sp, #40]
    f652:	e002      	b.n	f65a <.text+0xf65a>
    f654:	9916      	ldr	r1, [sp, #88]
    f656:	3101      	adds	r1, #1
    f658:	910a      	str	r1, [sp, #40]
    f65a:	2602      	movs	r6, #2
    f65c:	9b14      	ldr	r3, [sp, #80]
    f65e:	9c15      	ldr	r4, [sp, #84]
    f660:	2b00      	cmp	r3, #0
    f662:	db03      	blt.n	f66c <.text+0xf66c>
    f664:	1c25      	adds	r5, r4, #0
    f666:	2200      	movs	r2, #0
    f668:	1c1c      	adds	r4, r3, #0
    f66a:	e006      	b.n	f67a <.text+0xf67a>
    f66c:	9b15      	ldr	r3, [sp, #84]
    f66e:	9814      	ldr	r0, [sp, #80]
    f670:	2180      	movs	r1, #128
    f672:	0609      	lsls	r1, r1, #24
    f674:	1844      	adds	r4, r0, r1
    f676:	1c1d      	adds	r5, r3, #0
    f678:	222d      	movs	r2, #45
    f67a:	9b0a      	ldr	r3, [sp, #40]
    f67c:	9300      	str	r3, [sp, #0]
    f67e:	4ba2      	ldr	r3, [pc, #648]	(f908 <.text+0xf908>)
    f680:	446b      	add	r3, sp
    f682:	9301      	str	r3, [sp, #4]
    f684:	4ba1      	ldr	r3, [pc, #644]	(f90c <.text+0xf90c>)
    f686:	446b      	add	r3, sp
    f688:	9302      	str	r3, [sp, #8]
    f68a:	23d8      	movs	r3, #216
    f68c:	00db      	lsls	r3, r3, #3
    f68e:	446b      	add	r3, sp
    f690:	920c      	str	r2, [sp, #48]
    f692:	9303      	str	r3, [sp, #12]
    f694:	9805      	ldr	r0, [sp, #20]
    f696:	1c21      	adds	r1, r4, #0
    f698:	1c2a      	adds	r2, r5, #0
    f69a:	1c33      	adds	r3, r6, #0
    f69c:	f001 fab0 	bl	10c00 <_dtoa_r>
    f6a0:	1c07      	adds	r7, r0, #0
    f6a2:	9819      	ldr	r0, [sp, #100]
    f6a4:	2867      	cmp	r0, #103
    f6a6:	d001      	beq.n	f6ac <.text+0xf6ac>
    f6a8:	2847      	cmp	r0, #71
    f6aa:	d102      	bne.n	f6b2 <.text+0xf6b2>
    f6ac:	9917      	ldr	r1, [sp, #92]
    f6ae:	07c9      	lsls	r1, r1, #31
    f6b0:	d533      	bpl.n	f71a <.text+0xf71a>
    f6b2:	9a0a      	ldr	r2, [sp, #40]
    f6b4:	9b19      	ldr	r3, [sp, #100]
    f6b6:	18be      	adds	r6, r7, r2
    f6b8:	2b66      	cmp	r3, #102
    f6ba:	d114      	bne.n	f6e6 <.text+0xf6e6>
    f6bc:	783b      	ldrb	r3, [r7, #0]
    f6be:	2b30      	cmp	r3, #48
    f6c0:	d10d      	bne.n	f6de <.text+0xf6de>
    f6c2:	1c20      	adds	r0, r4, #0
    f6c4:	1c29      	adds	r1, r5, #0
    f6c6:	4b8a      	ldr	r3, [pc, #552]	(f8f0 <.text+0xf8f0>)
    f6c8:	4a88      	ldr	r2, [pc, #544]	(f8ec <.text+0xf8ec>)
    f6ca:	f00d fe2f 	bl	1d32c <____nedf2_from_thumb>
    f6ce:	2800      	cmp	r0, #0
    f6d0:	d005      	beq.n	f6de <.text+0xf6de>
    f6d2:	980a      	ldr	r0, [sp, #40]
    f6d4:	498c      	ldr	r1, [pc, #560]	(f908 <.text+0xf908>)
    f6d6:	2301      	movs	r3, #1
    f6d8:	1a1b      	subs	r3, r3, r0
    f6da:	4469      	add	r1, sp
    f6dc:	600b      	str	r3, [r1, #0]
    f6de:	4a8a      	ldr	r2, [pc, #552]	(f908 <.text+0xf908>)
    f6e0:	446a      	add	r2, sp
    f6e2:	6813      	ldr	r3, [r2, #0]
    f6e4:	18f6      	adds	r6, r6, r3
    f6e6:	1c20      	adds	r0, r4, #0
    f6e8:	1c29      	adds	r1, r5, #0
    f6ea:	4b81      	ldr	r3, [pc, #516]	(f8f0 <.text+0xf8f0>)
    f6ec:	4a7f      	ldr	r2, [pc, #508]	(f8ec <.text+0xf8ec>)
    f6ee:	f00d fe21 	bl	1d334 <____eqdf2_from_thumb>
    f6f2:	2800      	cmp	r0, #0
    f6f4:	d10b      	bne.n	f70e <.text+0xf70e>
    f6f6:	23d8      	movs	r3, #216
    f6f8:	00db      	lsls	r3, r3, #3
    f6fa:	446b      	add	r3, sp
    f6fc:	601e      	str	r6, [r3, #0]
    f6fe:	e006      	b.n	f70e <.text+0xf70e>
    f700:	24d8      	movs	r4, #216
    f702:	2330      	movs	r3, #48
    f704:	00e4      	lsls	r4, r4, #3
    f706:	7013      	strb	r3, [r2, #0]
    f708:	446c      	add	r4, sp
    f70a:	1c53      	adds	r3, r2, #1
    f70c:	6023      	str	r3, [r4, #0]
    f70e:	20d8      	movs	r0, #216
    f710:	00c0      	lsls	r0, r0, #3
    f712:	4468      	add	r0, sp
    f714:	6802      	ldr	r2, [r0, #0]
    f716:	42b2      	cmp	r2, r6
    f718:	d3f2      	bcc.n	f700 <.text+0xf700>
    f71a:	21d8      	movs	r1, #216
    f71c:	00c9      	lsls	r1, r1, #3
    f71e:	4469      	add	r1, sp
    f720:	680b      	ldr	r3, [r1, #0]
    f722:	9a19      	ldr	r2, [sp, #100]
    f724:	1bdb      	subs	r3, r3, r7
    f726:	9313      	str	r3, [sp, #76]
    f728:	2a67      	cmp	r2, #103
    f72a:	d001      	beq.n	f730 <.text+0xf730>
    f72c:	2a47      	cmp	r2, #71
    f72e:	d112      	bne.n	f756 <.text+0xf756>
    f730:	4c75      	ldr	r4, [pc, #468]	(f908 <.text+0xf908>)
    f732:	446c      	add	r4, sp
    f734:	6823      	ldr	r3, [r4, #0]
    f736:	1d18      	adds	r0, r3, #4
    f738:	dd05      	ble.n	f746 <.text+0xf746>
    f73a:	9916      	ldr	r1, [sp, #88]
    f73c:	428b      	cmp	r3, r1
    f73e:	dc02      	bgt.n	f746 <.text+0xf746>
    f740:	2267      	movs	r2, #103
    f742:	921a      	str	r2, [sp, #104]
    f744:	e074      	b.n	f830 <.text+0xf830>
    f746:	9b19      	ldr	r3, [sp, #100]
    f748:	2b67      	cmp	r3, #103
    f74a:	d001      	beq.n	f750 <.text+0xf750>
    f74c:	f000 ff4a 	bl	105e4 <.text+0x105e4>
    f750:	2465      	movs	r4, #101
    f752:	941a      	str	r4, [sp, #104]
    f754:	e003      	b.n	f75e <.text+0xf75e>
    f756:	9819      	ldr	r0, [sp, #100]
    f758:	2865      	cmp	r0, #101
    f75a:	dc4a      	bgt.n	f7f2 <.text+0xf7f2>
    f75c:	901a      	str	r0, [sp, #104]
    f75e:	496a      	ldr	r1, [pc, #424]	(f908 <.text+0xf908>)
    f760:	4469      	add	r1, sp
    f762:	680b      	ldr	r3, [r1, #0]
    f764:	4a6a      	ldr	r2, [pc, #424]	(f910 <.text+0xf910>)
    f766:	1e5d      	subs	r5, r3, #1
    f768:	ab1a      	add	r3, sp, #104
    f76a:	781b      	ldrb	r3, [r3, #0]
    f76c:	446a      	add	r2, sp
    f76e:	600d      	str	r5, [r1, #0]
    f770:	7013      	strb	r3, [r2, #0]
    f772:	2d00      	cmp	r5, #0
    f774:	da02      	bge.n	f77c <.text+0xf77c>
    f776:	426d      	negs	r5, r5
    f778:	232d      	movs	r3, #45
    f77a:	e000      	b.n	f77e <.text+0xf77e>
    f77c:	232b      	movs	r3, #43
    f77e:	7053      	strb	r3, [r2, #1]
    f780:	2d09      	cmp	r5, #9
    f782:	dd21      	ble.n	f7c8 <.text+0xf7c8>
    f784:	24d2      	movs	r4, #210
    f786:	00e4      	lsls	r4, r4, #3
    f788:	446c      	add	r4, sp
    f78a:	1c28      	adds	r0, r5, #0
    f78c:	210a      	movs	r1, #10
    f78e:	f003 feef 	bl	13570 <__modsi3>
    f792:	3c01      	subs	r4, #1
    f794:	3030      	adds	r0, #48
    f796:	7020      	strb	r0, [r4, #0]
    f798:	210a      	movs	r1, #10
    f79a:	1c28      	adds	r0, r5, #0
    f79c:	f003 fe32 	bl	13404 <__aeabi_idiv>
    f7a0:	1c05      	adds	r5, r0, #0
    f7a2:	2809      	cmp	r0, #9
    f7a4:	dcf1      	bgt.n	f78a <.text+0xf78a>
    f7a6:	4a5b      	ldr	r2, [pc, #364]	(f914 <.text+0xf914>)
    f7a8:	1c03      	adds	r3, r0, #0
    f7aa:	1e61      	subs	r1, r4, #1
    f7ac:	3330      	adds	r3, #48
    f7ae:	446a      	add	r2, sp
    f7b0:	700b      	strb	r3, [r1, #0]
    f7b2:	e003      	b.n	f7bc <.text+0xf7bc>
    f7b4:	780b      	ldrb	r3, [r1, #0]
    f7b6:	3101      	adds	r1, #1
    f7b8:	7013      	strb	r3, [r2, #0]
    f7ba:	3201      	adds	r2, #1
    f7bc:	23d2      	movs	r3, #210
    f7be:	00db      	lsls	r3, r3, #3
    f7c0:	446b      	add	r3, sp
    f7c2:	4299      	cmp	r1, r3
    f7c4:	d3f6      	bcc.n	f7b4 <.text+0xf7b4>
    f7c6:	e008      	b.n	f7da <.text+0xf7da>
    f7c8:	4b51      	ldr	r3, [pc, #324]	(f910 <.text+0xf910>)
    f7ca:	2230      	movs	r2, #48
    f7cc:	446b      	add	r3, sp
    f7ce:	709a      	strb	r2, [r3, #2]
    f7d0:	1c2a      	adds	r2, r5, #0
    f7d2:	3230      	adds	r2, #48
    f7d4:	70da      	strb	r2, [r3, #3]
    f7d6:	4a50      	ldr	r2, [pc, #320]	(f918 <.text+0xf918>)
    f7d8:	446a      	add	r2, sp
    f7da:	4b4d      	ldr	r3, [pc, #308]	(f910 <.text+0xf910>)
    f7dc:	9c13      	ldr	r4, [sp, #76]
    f7de:	446b      	add	r3, sp
    f7e0:	1ad2      	subs	r2, r2, r3
    f7e2:	920d      	str	r2, [sp, #52]
    f7e4:	1916      	adds	r6, r2, r4
    f7e6:	2c01      	cmp	r4, #1
    f7e8:	dc2b      	bgt.n	f842 <.text+0xf842>
    f7ea:	9817      	ldr	r0, [sp, #92]
    f7ec:	07c0      	lsls	r0, r0, #31
    f7ee:	d532      	bpl.n	f856 <.text+0xf856>
    f7f0:	e027      	b.n	f842 <.text+0xf842>
    f7f2:	9919      	ldr	r1, [sp, #100]
    f7f4:	2966      	cmp	r1, #102
    f7f6:	d119      	bne.n	f82c <.text+0xf82c>
    f7f8:	4a43      	ldr	r2, [pc, #268]	(f908 <.text+0xf908>)
    f7fa:	446a      	add	r2, sp
    f7fc:	6816      	ldr	r6, [r2, #0]
    f7fe:	2e00      	cmp	r6, #0
    f800:	dd09      	ble.n	f816 <.text+0xf816>
    f802:	9b16      	ldr	r3, [sp, #88]
    f804:	2b00      	cmp	r3, #0
    f806:	d102      	bne.n	f80e <.text+0xf80e>
    f808:	9c17      	ldr	r4, [sp, #92]
    f80a:	07e4      	lsls	r4, r4, #31
    f80c:	d523      	bpl.n	f856 <.text+0xf856>
    f80e:	9816      	ldr	r0, [sp, #88]
    f810:	1c73      	adds	r3, r6, #1
    f812:	18c6      	adds	r6, r0, r3
    f814:	e01f      	b.n	f856 <.text+0xf856>
    f816:	9916      	ldr	r1, [sp, #88]
    f818:	2900      	cmp	r1, #0
    f81a:	d104      	bne.n	f826 <.text+0xf826>
    f81c:	9a17      	ldr	r2, [sp, #92]
    f81e:	07d2      	lsls	r2, r2, #31
    f820:	d401      	bmi.n	f826 <.text+0xf826>
    f822:	2601      	movs	r6, #1
    f824:	e017      	b.n	f856 <.text+0xf856>
    f826:	9e16      	ldr	r6, [sp, #88]
    f828:	3602      	adds	r6, #2
    f82a:	e014      	b.n	f856 <.text+0xf856>
    f82c:	9b19      	ldr	r3, [sp, #100]
    f82e:	931a      	str	r3, [sp, #104]
    f830:	4c35      	ldr	r4, [pc, #212]	(f908 <.text+0xf908>)
    f832:	446c      	add	r4, sp
    f834:	6826      	ldr	r6, [r4, #0]
    f836:	9813      	ldr	r0, [sp, #76]
    f838:	4286      	cmp	r6, r0
    f83a:	db04      	blt.n	f846 <.text+0xf846>
    f83c:	9917      	ldr	r1, [sp, #92]
    f83e:	07c9      	lsls	r1, r1, #31
    f840:	d509      	bpl.n	f856 <.text+0xf856>
    f842:	3601      	adds	r6, #1
    f844:	e007      	b.n	f856 <.text+0xf856>
    f846:	2e00      	cmp	r6, #0
    f848:	dd01      	ble.n	f84e <.text+0xf84e>
    f84a:	2001      	movs	r0, #1
    f84c:	e001      	b.n	f852 <.text+0xf852>
    f84e:	2302      	movs	r3, #2
    f850:	1b98      	subs	r0, r3, r6
    f852:	9a13      	ldr	r2, [sp, #76]
    f854:	1816      	adds	r6, r2, r0
    f856:	9b0c      	ldr	r3, [sp, #48]
    f858:	2b00      	cmp	r3, #0
    f85a:	d106      	bne.n	f86a <.text+0xf86a>
    f85c:	9c1a      	ldr	r4, [sp, #104]
    f85e:	9813      	ldr	r0, [sp, #76]
    f860:	2100      	movs	r1, #0
    f862:	9419      	str	r4, [sp, #100]
    f864:	900e      	str	r0, [sp, #56]
    f866:	910f      	str	r1, [sp, #60]
    f868:	e1ba      	b.n	fbe0 <.text+0xfbe0>
    f86a:	4b22      	ldr	r3, [pc, #136]	(f8f4 <.text+0xf8f4>)
    f86c:	222d      	movs	r2, #45
    f86e:	446b      	add	r3, sp
    f870:	701a      	strb	r2, [r3, #0]
    f872:	2e00      	cmp	r6, #0
    f874:	9610      	str	r6, [sp, #64]
    f876:	da01      	bge.n	f87c <.text+0xf87c>
    f878:	2200      	movs	r2, #0
    f87a:	9210      	str	r2, [sp, #64]
    f87c:	9b1a      	ldr	r3, [sp, #104]
    f87e:	9c13      	ldr	r4, [sp, #76]
    f880:	2000      	movs	r0, #0
    f882:	9319      	str	r3, [sp, #100]
    f884:	940e      	str	r4, [sp, #56]
    f886:	900f      	str	r0, [sp, #60]
    f888:	e1b4      	b.n	fbf4 <.text+0xfbf4>
    f88a:	9917      	ldr	r1, [sp, #92]
    f88c:	06c9      	lsls	r1, r1, #27
    f88e:	d505      	bpl.n	f89c <.text+0xf89c>
    f890:	682b      	ldr	r3, [r5, #0]
    f892:	9c08      	ldr	r4, [sp, #32]
    f894:	1d2a      	adds	r2, r5, #4
    f896:	9218      	str	r2, [sp, #96]
    f898:	601c      	str	r4, [r3, #0]
    f89a:	e54c      	b.n	f336 <_vfprintf_r+0x116>
    f89c:	9817      	ldr	r0, [sp, #92]
    f89e:	1d2b      	adds	r3, r5, #4
    f8a0:	0640      	lsls	r0, r0, #25
    f8a2:	d505      	bpl.n	f8b0 <.text+0xf8b0>
    f8a4:	4669      	mov	r1, sp
    f8a6:	9318      	str	r3, [sp, #96]
    f8a8:	8c09      	ldrh	r1, [r1, #32]
    f8aa:	682b      	ldr	r3, [r5, #0]
    f8ac:	8019      	strh	r1, [r3, #0]
    f8ae:	e542      	b.n	f336 <_vfprintf_r+0x116>
    f8b0:	9318      	str	r3, [sp, #96]
    f8b2:	9a08      	ldr	r2, [sp, #32]
    f8b4:	682b      	ldr	r3, [r5, #0]
    f8b6:	601a      	str	r2, [r3, #0]
    f8b8:	e53d      	b.n	f336 <_vfprintf_r+0x116>
    f8ba:	9c17      	ldr	r4, [sp, #92]
    f8bc:	2310      	movs	r3, #16
    f8be:	431c      	orrs	r4, r3
    f8c0:	9417      	str	r4, [sp, #92]
    f8c2:	9817      	ldr	r0, [sp, #92]
    f8c4:	06c0      	lsls	r0, r0, #27
    f8c6:	d503      	bpl.n	f8d0 <.text+0xf8d0>
    f8c8:	682c      	ldr	r4, [r5, #0]
    f8ca:	1d29      	adds	r1, r5, #4
    f8cc:	9118      	str	r1, [sp, #96]
    f8ce:	e007      	b.n	f8e0 <.text+0xf8e0>
    f8d0:	9a17      	ldr	r2, [sp, #92]
    f8d2:	1d2b      	adds	r3, r5, #4
    f8d4:	6828      	ldr	r0, [r5, #0]
    f8d6:	0652      	lsls	r2, r2, #25
    f8d8:	d504      	bpl.n	f8e4 <.text+0xf8e4>
    f8da:	9318      	str	r3, [sp, #96]
    f8dc:	0403      	lsls	r3, r0, #16
    f8de:	0c1c      	lsrs	r4, r3, #16
    f8e0:	2100      	movs	r1, #0
    f8e2:	e0f7      	b.n	fad4 <.text+0xfad4>
    f8e4:	1c04      	adds	r4, r0, #0
    f8e6:	9318      	str	r3, [sp, #96]
    f8e8:	e7fa      	b.n	f8e0 <.text+0xf8e0>
	...
    f8f2:	0000      	lsls	r0, r0, #0
    f8f4:	06c7      	lsls	r7, r0, #27
    f8f6:	0000      	lsls	r0, r0, #0
    f8f8:	de88      	bal.n	f80c <.text+0xf80c>
    f8fa:	0001      	lsls	r1, r0, #0
    f8fc:	de8c      	bal.n	f818 <.text+0xf818>
    f8fe:	0001      	lsls	r1, r0, #0
    f900:	de90      	bal.n	f824 <.text+0xf824>
    f902:	0001      	lsls	r1, r0, #0
    f904:	de94      	bal.n	f830 <.text+0xf830>
    f906:	0001      	lsls	r1, r0, #0
    f908:	06b4      	lsls	r4, r6, #26
    f90a:	0000      	lsls	r0, r0, #0
    f90c:	06bc      	lsls	r4, r7, #26
    f90e:	0000      	lsls	r0, r0, #0
    f910:	06ad      	lsls	r5, r5, #26
    f912:	0000      	lsls	r0, r0, #0
    f914:	06af      	lsls	r7, r5, #26
    f916:	0000      	lsls	r0, r0, #0
    f918:	06b1      	lsls	r1, r6, #26
    f91a:	0000      	lsls	r0, r0, #0
    f91c:	1d2b      	adds	r3, r5, #4
    f91e:	9817      	ldr	r0, [sp, #92]
    f920:	9318      	str	r3, [sp, #96]
    f922:	49c9      	ldr	r1, [pc, #804]	(fc48 <.text+0xfc48>)
    f924:	2302      	movs	r3, #2
    f926:	682c      	ldr	r4, [r5, #0]
    f928:	4318      	orrs	r0, r3
    f92a:	2278      	movs	r2, #120
    f92c:	9017      	str	r0, [sp, #92]
    f92e:	9111      	str	r1, [sp, #68]
    f930:	9219      	str	r2, [sp, #100]
    f932:	e0ce      	b.n	fad2 <.text+0xfad2>
    f934:	4bc5      	ldr	r3, [pc, #788]	(fc4c <.text+0xfc4c>)
    f936:	2200      	movs	r2, #0
    f938:	446b      	add	r3, sp
    f93a:	701a      	strb	r2, [r3, #0]
    f93c:	682f      	ldr	r7, [r5, #0]
    f93e:	1d2b      	adds	r3, r5, #4
    f940:	9318      	str	r3, [sp, #96]
    f942:	2f00      	cmp	r7, #0
    f944:	d101      	bne.n	f94a <.text+0xf94a>
    f946:	f000 fe51 	bl	105ec <.text+0x105ec>
    f94a:	9c19      	ldr	r4, [sp, #100]
    f94c:	2c53      	cmp	r4, #83
    f94e:	d002      	beq.n	f956 <.text+0xf956>
    f950:	9817      	ldr	r0, [sp, #92]
    f952:	06c0      	lsls	r0, r0, #27
    f954:	d571      	bpl.n	fa3a <.text+0xfa3a>
    f956:	21d7      	movs	r1, #215
    f958:	00c9      	lsls	r1, r1, #3
    f95a:	48bd      	ldr	r0, [pc, #756]	(fc50 <.text+0xfc50>)
    f95c:	4469      	add	r1, sp
    f95e:	600f      	str	r7, [r1, #0]
    f960:	2208      	movs	r2, #8
    f962:	4468      	add	r0, sp
    f964:	2100      	movs	r1, #0
    f966:	f002 fe37 	bl	125d8 <memset>
    f96a:	9a16      	ldr	r2, [sp, #88]
    f96c:	2a00      	cmp	r2, #0
    f96e:	db1d      	blt.n	f9ac <.text+0xf9ac>
    f970:	2600      	movs	r6, #0
    f972:	2400      	movs	r4, #0
    f974:	20d7      	movs	r0, #215
    f976:	00c0      	lsls	r0, r0, #3
    f978:	4468      	add	r0, sp
    f97a:	6803      	ldr	r3, [r0, #0]
    f97c:	591a      	ldr	r2, [r3, r4]
    f97e:	2a00      	cmp	r2, #0
    f980:	d02a      	beq.n	f9d8 <.text+0xf9d8>
    f982:	218e      	movs	r1, #142
    f984:	4bb2      	ldr	r3, [pc, #712]	(fc50 <.text+0xfc50>)
    f986:	00c9      	lsls	r1, r1, #3
    f988:	4469      	add	r1, sp
    f98a:	9805      	ldr	r0, [sp, #20]
    f98c:	446b      	add	r3, sp
    f98e:	f000 fe67 	bl	10660 <_wcrtomb_r>
    f992:	1c41      	adds	r1, r0, #1
    f994:	d101      	bne.n	f99a <.text+0xf99a>
    f996:	f000 fdfd 	bl	10594 <.text+0x10594>
    f99a:	9a16      	ldr	r2, [sp, #88]
    f99c:	1980      	adds	r0, r0, r6
    f99e:	4290      	cmp	r0, r2
    f9a0:	dc1a      	bgt.n	f9d8 <.text+0xf9d8>
    f9a2:	3404      	adds	r4, #4
    f9a4:	4290      	cmp	r0, r2
    f9a6:	d011      	beq.n	f9cc <.text+0xf9cc>
    f9a8:	1c06      	adds	r6, r0, #0
    f9aa:	e7e3      	b.n	f974 <.text+0xf974>
    f9ac:	4ba8      	ldr	r3, [pc, #672]	(fc50 <.text+0xfc50>)
    f9ae:	22d7      	movs	r2, #215
    f9b0:	446b      	add	r3, sp
    f9b2:	00d2      	lsls	r2, r2, #3
    f9b4:	9300      	str	r3, [sp, #0]
    f9b6:	9805      	ldr	r0, [sp, #20]
    f9b8:	2100      	movs	r1, #0
    f9ba:	446a      	add	r2, sp
    f9bc:	2300      	movs	r3, #0
    f9be:	f000 fe77 	bl	106b0 <_wcsrtombs_r>
    f9c2:	1c06      	adds	r6, r0, #0
    f9c4:	1c43      	adds	r3, r0, #1
    f9c6:	d103      	bne.n	f9d0 <.text+0xf9d0>
    f9c8:	f000 fde4 	bl	10594 <.text+0x10594>
    f9cc:	9e16      	ldr	r6, [sp, #88]
    f9ce:	e003      	b.n	f9d8 <.text+0xf9d8>
    f9d0:	21d7      	movs	r1, #215
    f9d2:	00c9      	lsls	r1, r1, #3
    f9d4:	4469      	add	r1, sp
    f9d6:	600f      	str	r7, [r1, #0]
    f9d8:	2e00      	cmp	r6, #0
    f9da:	d100      	bne.n	f9de <.text+0xf9de>
    f9dc:	e0fb      	b.n	fbd6 <.text+0xfbd6>
    f9de:	1c71      	adds	r1, r6, #1
    f9e0:	9805      	ldr	r0, [sp, #20]
    f9e2:	f002 fb7b 	bl	120dc <_malloc_r>
    f9e6:	2800      	cmp	r0, #0
    f9e8:	d107      	bne.n	f9fa <.text+0xf9fa>
    f9ea:	9a04      	ldr	r2, [sp, #16]
    f9ec:	8993      	ldrh	r3, [r2, #12]
    f9ee:	9c04      	ldr	r4, [sp, #16]
    f9f0:	2240      	movs	r2, #64
    f9f2:	4313      	orrs	r3, r2
    f9f4:	81a3      	strh	r3, [r4, #12]
    f9f6:	f000 fded 	bl	105d4 <.text+0x105d4>
    f9fa:	4c95      	ldr	r4, [pc, #596]	(fc50 <.text+0xfc50>)
    f9fc:	446c      	add	r4, sp
    f9fe:	9012      	str	r0, [sp, #72]
    fa00:	2100      	movs	r1, #0
    fa02:	2208      	movs	r2, #8
    fa04:	1c20      	adds	r0, r4, #0
    fa06:	f002 fde7 	bl	125d8 <memset>
    fa0a:	22d7      	movs	r2, #215
    fa0c:	00d2      	lsls	r2, r2, #3
    fa0e:	9805      	ldr	r0, [sp, #20]
    fa10:	9912      	ldr	r1, [sp, #72]
    fa12:	446a      	add	r2, sp
    fa14:	1c33      	adds	r3, r6, #0
    fa16:	9400      	str	r4, [sp, #0]
    fa18:	f000 fe4a 	bl	106b0 <_wcsrtombs_r>
    fa1c:	42b0      	cmp	r0, r6
    fa1e:	d006      	beq.n	fa2e <.text+0xfa2e>
    fa20:	9804      	ldr	r0, [sp, #16]
    fa22:	8983      	ldrh	r3, [r0, #12]
    fa24:	2240      	movs	r2, #64
    fa26:	4313      	orrs	r3, r2
    fa28:	8183      	strh	r3, [r0, #12]
    fa2a:	f000 fdcf 	bl	105cc <.text+0x105cc>
    fa2e:	9a12      	ldr	r2, [sp, #72]
    fa30:	2300      	movs	r3, #0
    fa32:	5593      	strb	r3, [r2, r6]
    fa34:	9f12      	ldr	r7, [sp, #72]
    fa36:	930f      	str	r3, [sp, #60]
    fa38:	e0d2      	b.n	fbe0 <.text+0xfbe0>
    fa3a:	9b16      	ldr	r3, [sp, #88]
    fa3c:	2b00      	cmp	r3, #0
    fa3e:	db0d      	blt.n	fa5c <.text+0xfa5c>
    fa40:	1c38      	adds	r0, r7, #0
    fa42:	2100      	movs	r1, #0
    fa44:	1c1a      	adds	r2, r3, #0
    fa46:	f002 fd9f 	bl	12588 <memchr>
    fa4a:	2800      	cmp	r0, #0
    fa4c:	d100      	bne.n	fa50 <.text+0xfa50>
    fa4e:	e0c4      	b.n	fbda <.text+0xfbda>
    fa50:	9c16      	ldr	r4, [sp, #88]
    fa52:	1bc6      	subs	r6, r0, r7
    fa54:	42a6      	cmp	r6, r4
    fa56:	dd00      	ble.n	fa5a <.text+0xfa5a>
    fa58:	e0bf      	b.n	fbda <.text+0xfbda>
    fa5a:	e0bc      	b.n	fbd6 <.text+0xfbd6>
    fa5c:	1c38      	adds	r0, r7, #0
    fa5e:	f7ff fbc7 	bl	f1f0 <strlen>
    fa62:	1c06      	adds	r6, r0, #0
    fa64:	2000      	movs	r0, #0
    fa66:	e0a0      	b.n	fbaa <.text+0xfbaa>
    fa68:	9917      	ldr	r1, [sp, #92]
    fa6a:	2310      	movs	r3, #16
    fa6c:	4319      	orrs	r1, r3
    fa6e:	9117      	str	r1, [sp, #92]
    fa70:	9a17      	ldr	r2, [sp, #92]
    fa72:	06d2      	lsls	r2, r2, #27
    fa74:	d503      	bpl.n	fa7e <.text+0xfa7e>
    fa76:	682c      	ldr	r4, [r5, #0]
    fa78:	1d2b      	adds	r3, r5, #4
    fa7a:	9318      	str	r3, [sp, #96]
    fa7c:	e00a      	b.n	fa94 <.text+0xfa94>
    fa7e:	9c17      	ldr	r4, [sp, #92]
    fa80:	1d2b      	adds	r3, r5, #4
    fa82:	6828      	ldr	r0, [r5, #0]
    fa84:	0664      	lsls	r4, r4, #25
    fa86:	d503      	bpl.n	fa90 <.text+0xfa90>
    fa88:	9318      	str	r3, [sp, #96]
    fa8a:	0403      	lsls	r3, r0, #16
    fa8c:	0c1c      	lsrs	r4, r3, #16
    fa8e:	e001      	b.n	fa94 <.text+0xfa94>
    fa90:	9318      	str	r3, [sp, #96]
    fa92:	1c04      	adds	r4, r0, #0
    fa94:	2101      	movs	r1, #1
    fa96:	e01d      	b.n	fad4 <.text+0xfad4>
    fa98:	486e      	ldr	r0, [pc, #440]	(fc54 <.text+0xfc54>)
    fa9a:	9011      	str	r0, [sp, #68]
    fa9c:	9917      	ldr	r1, [sp, #92]
    fa9e:	06c9      	lsls	r1, r1, #27
    faa0:	d503      	bpl.n	faaa <.text+0xfaaa>
    faa2:	682c      	ldr	r4, [r5, #0]
    faa4:	1d2a      	adds	r2, r5, #4
    faa6:	9218      	str	r2, [sp, #96]
    faa8:	e00a      	b.n	fac0 <.text+0xfac0>
    faaa:	9c17      	ldr	r4, [sp, #92]
    faac:	1d2b      	adds	r3, r5, #4
    faae:	6828      	ldr	r0, [r5, #0]
    fab0:	0664      	lsls	r4, r4, #25
    fab2:	d503      	bpl.n	fabc <.text+0xfabc>
    fab4:	9318      	str	r3, [sp, #96]
    fab6:	0403      	lsls	r3, r0, #16
    fab8:	0c1c      	lsrs	r4, r3, #16
    faba:	e001      	b.n	fac0 <.text+0xfac0>
    fabc:	9318      	str	r3, [sp, #96]
    fabe:	1c04      	adds	r4, r0, #0
    fac0:	9817      	ldr	r0, [sp, #92]
    fac2:	07c0      	lsls	r0, r0, #31
    fac4:	d505      	bpl.n	fad2 <.text+0xfad2>
    fac6:	2c00      	cmp	r4, #0
    fac8:	d003      	beq.n	fad2 <.text+0xfad2>
    faca:	9917      	ldr	r1, [sp, #92]
    facc:	2302      	movs	r3, #2
    face:	4319      	orrs	r1, r3
    fad0:	9117      	str	r1, [sp, #92]
    fad2:	2102      	movs	r1, #2
    fad4:	4b5d      	ldr	r3, [pc, #372]	(fc4c <.text+0xfc4c>)
    fad6:	2200      	movs	r2, #0
    fad8:	446b      	add	r3, sp
    fada:	701a      	strb	r2, [r3, #0]
    fadc:	9a16      	ldr	r2, [sp, #88]
    fade:	2a00      	cmp	r2, #0
    fae0:	db03      	blt.n	faea <.text+0xfaea>
    fae2:	9817      	ldr	r0, [sp, #92]
    fae4:	2380      	movs	r3, #128
    fae6:	4398      	bics	r0, r3
    fae8:	9017      	str	r0, [sp, #92]
    faea:	2c00      	cmp	r4, #0
    faec:	d102      	bne.n	faf4 <.text+0xfaf4>
    faee:	9a16      	ldr	r2, [sp, #88]
    faf0:	2a00      	cmp	r2, #0
    faf2:	d044      	beq.n	fb7e <.text+0xfb7e>
    faf4:	2901      	cmp	r1, #1
    faf6:	d004      	beq.n	fb02 <.text+0xfb02>
    faf8:	2901      	cmp	r1, #1
    fafa:	d305      	bcc.n	fb08 <.text+0xfb08>
    fafc:	2902      	cmp	r1, #2
    fafe:	d135      	bne.n	fb6c <.text+0xfb6c>
    fb00:	e028      	b.n	fb54 <.text+0xfb54>
    fb02:	4d55      	ldr	r5, [pc, #340]	(fc58 <.text+0xfc58>)
    fb04:	446d      	add	r5, sp
    fb06:	e01d      	b.n	fb44 <.text+0xfb44>
    fb08:	4f53      	ldr	r7, [pc, #332]	(fc58 <.text+0xfc58>)
    fb0a:	446f      	add	r7, sp
    fb0c:	2307      	movs	r3, #7
    fb0e:	4023      	ands	r3, r4
    fb10:	3f01      	subs	r7, #1
    fb12:	3330      	adds	r3, #48
    fb14:	08e4      	lsrs	r4, r4, #3
    fb16:	703b      	strb	r3, [r7, #0]
    fb18:	2c00      	cmp	r4, #0
    fb1a:	d1f7      	bne.n	fb0c <.text+0xfb0c>
    fb1c:	9c17      	ldr	r4, [sp, #92]
    fb1e:	07e4      	lsls	r4, r4, #31
    fb20:	d53c      	bpl.n	fb9c <.text+0xfb9c>
    fb22:	2b30      	cmp	r3, #48
    fb24:	d03a      	beq.n	fb9c <.text+0xfb9c>
    fb26:	3f01      	subs	r7, #1
    fb28:	2330      	movs	r3, #48
    fb2a:	e011      	b.n	fb50 <.text+0xfb50>
    fb2c:	1c05      	adds	r5, r0, #0
    fb2e:	210a      	movs	r1, #10
    fb30:	1c20      	adds	r0, r4, #0
    fb32:	f003 fcb9 	bl	134a8 <__umodsi3>
    fb36:	3030      	adds	r0, #48
    fb38:	7028      	strb	r0, [r5, #0]
    fb3a:	210a      	movs	r1, #10
    fb3c:	1c20      	adds	r0, r4, #0
    fb3e:	f003 fc1b 	bl	13378 <__aeabi_uidiv>
    fb42:	1c04      	adds	r4, r0, #0
    fb44:	1e68      	subs	r0, r5, #1
    fb46:	2c09      	cmp	r4, #9
    fb48:	d8f0      	bhi.n	fb2c <.text+0xfb2c>
    fb4a:	1c23      	adds	r3, r4, #0
    fb4c:	1c07      	adds	r7, r0, #0
    fb4e:	3330      	adds	r3, #48
    fb50:	703b      	strb	r3, [r7, #0]
    fb52:	e023      	b.n	fb9c <.text+0xfb9c>
    fb54:	4f40      	ldr	r7, [pc, #256]	(fc58 <.text+0xfc58>)
    fb56:	446f      	add	r7, sp
    fb58:	9811      	ldr	r0, [sp, #68]
    fb5a:	230f      	movs	r3, #15
    fb5c:	4023      	ands	r3, r4
    fb5e:	5cc3      	ldrb	r3, [r0, r3]
    fb60:	3f01      	subs	r7, #1
    fb62:	0924      	lsrs	r4, r4, #4
    fb64:	703b      	strb	r3, [r7, #0]
    fb66:	2c00      	cmp	r4, #0
    fb68:	d018      	beq.n	fb9c <.text+0xfb9c>
    fb6a:	e7f5      	b.n	fb58 <.text+0xfb58>
    fb6c:	4c3b      	ldr	r4, [pc, #236]	(fc5c <.text+0xfc5c>)
    fb6e:	1c20      	adds	r0, r4, #0
    fb70:	f7ff fb3e 	bl	f1f0 <strlen>
    fb74:	9916      	ldr	r1, [sp, #88]
    fb76:	1c06      	adds	r6, r0, #0
    fb78:	1c27      	adds	r7, r4, #0
    fb7a:	910f      	str	r1, [sp, #60]
    fb7c:	e030      	b.n	fbe0 <.text+0xfbe0>
    fb7e:	2900      	cmp	r1, #0
    fb80:	d102      	bne.n	fb88 <.text+0xfb88>
    fb82:	9a17      	ldr	r2, [sp, #92]
    fb84:	07d2      	lsls	r2, r2, #31
    fb86:	d401      	bmi.n	fb8c <.text+0xfb8c>
    fb88:	4f33      	ldr	r7, [pc, #204]	(fc58 <.text+0xfc58>)
    fb8a:	e006      	b.n	fb9a <.text+0xfb9a>
    fb8c:	228e      	movs	r2, #142
    fb8e:	00d2      	lsls	r2, r2, #3
    fb90:	4b33      	ldr	r3, [pc, #204]	(fc60 <.text+0xfc60>)
    fb92:	2130      	movs	r1, #48
    fb94:	446a      	add	r2, sp
    fb96:	54d1      	strb	r1, [r2, r3]
    fb98:	4f32      	ldr	r7, [pc, #200]	(fc64 <.text+0xfc64>)
    fb9a:	446f      	add	r7, sp
    fb9c:	24d9      	movs	r4, #217
    fb9e:	00e4      	lsls	r4, r4, #3
    fba0:	446c      	add	r4, sp
    fba2:	1be3      	subs	r3, r4, r7
    fba4:	1c1e      	adds	r6, r3, #0
    fba6:	9816      	ldr	r0, [sp, #88]
    fba8:	3efc      	subs	r6, #252
    fbaa:	900f      	str	r0, [sp, #60]
    fbac:	e018      	b.n	fbe0 <.text+0xfbe0>
    fbae:	9919      	ldr	r1, [sp, #100]
    fbb0:	2900      	cmp	r1, #0
    fbb2:	d101      	bne.n	fbb8 <.text+0xfbb8>
    fbb4:	f000 fcf4 	bl	105a0 <.text+0x105a0>
    fbb8:	218e      	movs	r1, #142
    fbba:	aa19      	add	r2, sp, #100
    fbbc:	7812      	ldrb	r2, [r2, #0]
    fbbe:	00c9      	lsls	r1, r1, #3
    fbc0:	4b22      	ldr	r3, [pc, #136]	(fc4c <.text+0xfc4c>)
    fbc2:	4469      	add	r1, sp
    fbc4:	700a      	strb	r2, [r1, #0]
    fbc6:	446b      	add	r3, sp
    fbc8:	2200      	movs	r2, #0
    fbca:	2601      	movs	r6, #1
    fbcc:	1c0f      	adds	r7, r1, #0
    fbce:	701a      	strb	r2, [r3, #0]
    fbd0:	9518      	str	r5, [sp, #96]
    fbd2:	f000 fd0d 	bl	105f0 <.text+0x105f0>
    fbd6:	2300      	movs	r3, #0
    fbd8:	e72d      	b.n	fa36 <.text+0xfa36>
    fbda:	9e16      	ldr	r6, [sp, #88]
    fbdc:	2400      	movs	r4, #0
    fbde:	940f      	str	r4, [sp, #60]
    fbe0:	980f      	ldr	r0, [sp, #60]
    fbe2:	9610      	str	r6, [sp, #64]
    fbe4:	4286      	cmp	r6, r0
    fbe6:	da00      	bge.n	fbea <.text+0xfbea>
    fbe8:	9010      	str	r0, [sp, #64]
    fbea:	4b18      	ldr	r3, [pc, #96]	(fc4c <.text+0xfc4c>)
    fbec:	446b      	add	r3, sp
    fbee:	781b      	ldrb	r3, [r3, #0]
    fbf0:	2b00      	cmp	r3, #0
    fbf2:	d003      	beq.n	fbfc <.text+0xfbfc>
    fbf4:	9910      	ldr	r1, [sp, #64]
    fbf6:	3101      	adds	r1, #1
    fbf8:	9110      	str	r1, [sp, #64]
    fbfa:	e005      	b.n	fc08 <.text+0xfc08>
    fbfc:	9a17      	ldr	r2, [sp, #92]
    fbfe:	0792      	lsls	r2, r2, #30
    fc00:	d502      	bpl.n	fc08 <.text+0xfc08>
    fc02:	9b10      	ldr	r3, [sp, #64]
    fc04:	3302      	adds	r3, #2
    fc06:	9310      	str	r3, [sp, #64]
    fc08:	9c17      	ldr	r4, [sp, #92]
    fc0a:	2384      	movs	r3, #132
    fc0c:	401c      	ands	r4, r3
    fc0e:	9406      	str	r4, [sp, #24]
    fc10:	d161      	bne.n	fcd6 <.text+0xfcd6>
    fc12:	9809      	ldr	r0, [sp, #36]
    fc14:	9910      	ldr	r1, [sp, #64]
    fc16:	1a44      	subs	r4, r0, r1
    fc18:	2c00      	cmp	r4, #0
    fc1a:	dc33      	bgt.n	fc84 <.text+0xfc84>
    fc1c:	e05b      	b.n	fcd6 <.text+0xfcd6>
    fc1e:	9a07      	ldr	r2, [sp, #28]
    fc20:	6013      	str	r3, [r2, #0]
    fc22:	2310      	movs	r3, #16
    fc24:	6053      	str	r3, [r2, #4]
    fc26:	1c03      	adds	r3, r0, #0
    fc28:	20d3      	movs	r0, #211
    fc2a:	00c0      	lsls	r0, r0, #3
    fc2c:	4a0e      	ldr	r2, [pc, #56]	(fc68 <.text+0xfc68>)
    fc2e:	3310      	adds	r3, #16
    fc30:	4468      	add	r0, sp
    fc32:	6003      	str	r3, [r0, #0]
    fc34:	446a      	add	r2, sp
    fc36:	1c6b      	adds	r3, r5, #1
    fc38:	6013      	str	r3, [r2, #0]
    fc3a:	2b07      	cmp	r3, #7
    fc3c:	dc16      	bgt.n	fc6c <.text+0xfc6c>
    fc3e:	9b07      	ldr	r3, [sp, #28]
    fc40:	3308      	adds	r3, #8
    fc42:	9307      	str	r3, [sp, #28]
    fc44:	e01d      	b.n	fc82 <.text+0xfc82>
    fc46:	0000      	lsls	r0, r0, #0
    fc48:	de74      	bal.n	fd34 <.text+0xfd34>
    fc4a:	0001      	lsls	r1, r0, #0
    fc4c:	06c7      	lsls	r7, r0, #27
    fc4e:	0000      	lsls	r0, r0, #0
    fc50:	069c      	lsls	r4, r3, #26
    fc52:	0000      	lsls	r0, r0, #0
    fc54:	de98      	bal.n	fb88 <.text+0xfb88>
    fc56:	0001      	lsls	r1, r0, #0
    fc58:	05cc      	lsls	r4, r1, #23
    fc5a:	0000      	lsls	r0, r0, #0
    fc5c:	deac      	bal.n	fbb8 <.text+0xfbb8>
    fc5e:	0001      	lsls	r1, r0, #0
    fc60:	015b      	lsls	r3, r3, #5
    fc62:	0000      	lsls	r0, r0, #0
    fc64:	05cb      	lsls	r3, r1, #23
    fc66:	0000      	lsls	r0, r0, #0
    fc68:	0694      	lsls	r4, r2, #26
    fc6a:	0000      	lsls	r0, r0, #0
    fc6c:	9804      	ldr	r0, [sp, #16]
    fc6e:	f7ff fac7 	bl	f200 <__sprint>
    fc72:	2800      	cmp	r0, #0
    fc74:	d001      	beq.n	fc7a <.text+0xfc7a>
    fc76:	f000 fca6 	bl	105c6 <.text+0x105c6>
    fc7a:	20c5      	movs	r0, #197
    fc7c:	00c0      	lsls	r0, r0, #3
    fc7e:	4468      	add	r0, sp
    fc80:	9007      	str	r0, [sp, #28]
    fc82:	3c10      	subs	r4, #16
    fc84:	22d3      	movs	r2, #211
    fc86:	4bce      	ldr	r3, [pc, #824]	(ffc0 <.text+0xffc0>)
    fc88:	21d2      	movs	r1, #210
    fc8a:	00d2      	lsls	r2, r2, #3
    fc8c:	446b      	add	r3, sp
    fc8e:	00c9      	lsls	r1, r1, #3
    fc90:	446a      	add	r2, sp
    fc92:	681d      	ldr	r5, [r3, #0]
    fc94:	4469      	add	r1, sp
    fc96:	6810      	ldr	r0, [r2, #0]
    fc98:	4bca      	ldr	r3, [pc, #808]	(ffc4 <.text+0xffc4>)
    fc9a:	2c10      	cmp	r4, #16
    fc9c:	dcbf      	bgt.n	fc1e <.text+0xfc1e>
    fc9e:	9a07      	ldr	r2, [sp, #28]
    fca0:	6013      	str	r3, [r2, #0]
    fca2:	6054      	str	r4, [r2, #4]
    fca4:	1903      	adds	r3, r0, r4
    fca6:	24d3      	movs	r4, #211
    fca8:	00e4      	lsls	r4, r4, #3
    fcaa:	48c5      	ldr	r0, [pc, #788]	(ffc0 <.text+0xffc0>)
    fcac:	446c      	add	r4, sp
    fcae:	6023      	str	r3, [r4, #0]
    fcb0:	4468      	add	r0, sp
    fcb2:	1c6b      	adds	r3, r5, #1
    fcb4:	6003      	str	r3, [r0, #0]
    fcb6:	2b07      	cmp	r3, #7
    fcb8:	dc02      	bgt.n	fcc0 <.text+0xfcc0>
    fcba:	3208      	adds	r2, #8
    fcbc:	9207      	str	r2, [sp, #28]
    fcbe:	e00a      	b.n	fcd6 <.text+0xfcd6>
    fcc0:	9804      	ldr	r0, [sp, #16]
    fcc2:	f7ff fa9d 	bl	f200 <__sprint>
    fcc6:	2800      	cmp	r0, #0
    fcc8:	d001      	beq.n	fcce <.text+0xfcce>
    fcca:	f000 fc7c 	bl	105c6 <.text+0x105c6>
    fcce:	21c5      	movs	r1, #197
    fcd0:	00c9      	lsls	r1, r1, #3
    fcd2:	4469      	add	r1, sp
    fcd4:	9107      	str	r1, [sp, #28]
    fcd6:	4abc      	ldr	r2, [pc, #752]	(ffc8 <.text+0xffc8>)
    fcd8:	446a      	add	r2, sp
    fcda:	7813      	ldrb	r3, [r2, #0]
    fcdc:	2b00      	cmp	r3, #0
    fcde:	d023      	beq.n	fd28 <.text+0xfd28>
    fce0:	9b07      	ldr	r3, [sp, #28]
    fce2:	20d3      	movs	r0, #211
    fce4:	9c07      	ldr	r4, [sp, #28]
    fce6:	00c0      	lsls	r0, r0, #3
    fce8:	4468      	add	r0, sp
    fcea:	601a      	str	r2, [r3, #0]
    fcec:	2301      	movs	r3, #1
    fcee:	6063      	str	r3, [r4, #4]
    fcf0:	49b3      	ldr	r1, [pc, #716]	(ffc0 <.text+0xffc0>)
    fcf2:	6803      	ldr	r3, [r0, #0]
    fcf4:	4469      	add	r1, sp
    fcf6:	3301      	adds	r3, #1
    fcf8:	6003      	str	r3, [r0, #0]
    fcfa:	680b      	ldr	r3, [r1, #0]
    fcfc:	3301      	adds	r3, #1
    fcfe:	600b      	str	r3, [r1, #0]
    fd00:	2b07      	cmp	r3, #7
    fd02:	dc02      	bgt.n	fd0a <.text+0xfd0a>
    fd04:	3408      	adds	r4, #8
    fd06:	9407      	str	r4, [sp, #28]
    fd08:	e03a      	b.n	fd80 <.text+0xfd80>
    fd0a:	21d2      	movs	r1, #210
    fd0c:	00c9      	lsls	r1, r1, #3
    fd0e:	9804      	ldr	r0, [sp, #16]
    fd10:	4469      	add	r1, sp
    fd12:	f7ff fa75 	bl	f200 <__sprint>
    fd16:	2800      	cmp	r0, #0
    fd18:	d001      	beq.n	fd1e <.text+0xfd1e>
    fd1a:	f000 fc54 	bl	105c6 <.text+0x105c6>
    fd1e:	22c5      	movs	r2, #197
    fd20:	00d2      	lsls	r2, r2, #3
    fd22:	446a      	add	r2, sp
    fd24:	9207      	str	r2, [sp, #28]
    fd26:	e02b      	b.n	fd80 <.text+0xfd80>
    fd28:	9b17      	ldr	r3, [sp, #92]
    fd2a:	2102      	movs	r1, #2
    fd2c:	420b      	tst	r3, r1
    fd2e:	d027      	beq.n	fd80 <.text+0xfd80>
    fd30:	4ba6      	ldr	r3, [pc, #664]	(ffcc <.text+0xffcc>)
    fd32:	2230      	movs	r2, #48
    fd34:	446b      	add	r3, sp
    fd36:	701a      	strb	r2, [r3, #0]
    fd38:	ac19      	add	r4, sp, #100
    fd3a:	7824      	ldrb	r4, [r4, #0]
    fd3c:	705c      	strb	r4, [r3, #1]
    fd3e:	9807      	ldr	r0, [sp, #28]
    fd40:	6041      	str	r1, [r0, #4]
    fd42:	21d3      	movs	r1, #211
    fd44:	00c9      	lsls	r1, r1, #3
    fd46:	4469      	add	r1, sp
    fd48:	6003      	str	r3, [r0, #0]
    fd4a:	4a9d      	ldr	r2, [pc, #628]	(ffc0 <.text+0xffc0>)
    fd4c:	680b      	ldr	r3, [r1, #0]
    fd4e:	446a      	add	r2, sp
    fd50:	3302      	adds	r3, #2
    fd52:	600b      	str	r3, [r1, #0]
    fd54:	6813      	ldr	r3, [r2, #0]
    fd56:	3301      	adds	r3, #1
    fd58:	6013      	str	r3, [r2, #0]
    fd5a:	2b07      	cmp	r3, #7
    fd5c:	dc02      	bgt.n	fd64 <.text+0xfd64>
    fd5e:	3008      	adds	r0, #8
    fd60:	9007      	str	r0, [sp, #28]
    fd62:	e00d      	b.n	fd80 <.text+0xfd80>
    fd64:	21d2      	movs	r1, #210
    fd66:	00c9      	lsls	r1, r1, #3
    fd68:	9804      	ldr	r0, [sp, #16]
    fd6a:	4469      	add	r1, sp
    fd6c:	f7ff fa48 	bl	f200 <__sprint>
    fd70:	2800      	cmp	r0, #0
    fd72:	d001      	beq.n	fd78 <.text+0xfd78>
    fd74:	f000 fc27 	bl	105c6 <.text+0x105c6>
    fd78:	23c5      	movs	r3, #197
    fd7a:	00db      	lsls	r3, r3, #3
    fd7c:	446b      	add	r3, sp
    fd7e:	9307      	str	r3, [sp, #28]
    fd80:	9c06      	ldr	r4, [sp, #24]
    fd82:	2c80      	cmp	r4, #128
    fd84:	d14d      	bne.n	fe22 <.text+0xfe22>
    fd86:	9809      	ldr	r0, [sp, #36]
    fd88:	9910      	ldr	r1, [sp, #64]
    fd8a:	1a44      	subs	r4, r0, r1
    fd8c:	2c00      	cmp	r4, #0
    fd8e:	dc20      	bgt.n	fdd2 <.text+0xfdd2>
    fd90:	e047      	b.n	fe22 <.text+0xfe22>
    fd92:	9a07      	ldr	r2, [sp, #28]
    fd94:	6013      	str	r3, [r2, #0]
    fd96:	2310      	movs	r3, #16
    fd98:	6053      	str	r3, [r2, #4]
    fd9a:	1c03      	adds	r3, r0, #0
    fd9c:	20d3      	movs	r0, #211
    fd9e:	00c0      	lsls	r0, r0, #3
    fda0:	4a87      	ldr	r2, [pc, #540]	(ffc0 <.text+0xffc0>)
    fda2:	3310      	adds	r3, #16
    fda4:	4468      	add	r0, sp
    fda6:	6003      	str	r3, [r0, #0]
    fda8:	446a      	add	r2, sp
    fdaa:	1c6b      	adds	r3, r5, #1
    fdac:	6013      	str	r3, [r2, #0]
    fdae:	2b07      	cmp	r3, #7
    fdb0:	dc03      	bgt.n	fdba <.text+0xfdba>
    fdb2:	9b07      	ldr	r3, [sp, #28]
    fdb4:	3308      	adds	r3, #8
    fdb6:	9307      	str	r3, [sp, #28]
    fdb8:	e00a      	b.n	fdd0 <.text+0xfdd0>
    fdba:	9804      	ldr	r0, [sp, #16]
    fdbc:	f7ff fa20 	bl	f200 <__sprint>
    fdc0:	2800      	cmp	r0, #0
    fdc2:	d001      	beq.n	fdc8 <.text+0xfdc8>
    fdc4:	f000 fbff 	bl	105c6 <.text+0x105c6>
    fdc8:	20c5      	movs	r0, #197
    fdca:	00c0      	lsls	r0, r0, #3
    fdcc:	4468      	add	r0, sp
    fdce:	9007      	str	r0, [sp, #28]
    fdd0:	3c10      	subs	r4, #16
    fdd2:	22d3      	movs	r2, #211
    fdd4:	4b7a      	ldr	r3, [pc, #488]	(ffc0 <.text+0xffc0>)
    fdd6:	21d2      	movs	r1, #210
    fdd8:	00d2      	lsls	r2, r2, #3
    fdda:	446b      	add	r3, sp
    fddc:	00c9      	lsls	r1, r1, #3
    fdde:	446a      	add	r2, sp
    fde0:	681d      	ldr	r5, [r3, #0]
    fde2:	4469      	add	r1, sp
    fde4:	6810      	ldr	r0, [r2, #0]
    fde6:	4b7a      	ldr	r3, [pc, #488]	(ffd0 <.text+0xffd0>)
    fde8:	2c10      	cmp	r4, #16
    fdea:	dcd2      	bgt.n	fd92 <.text+0xfd92>
    fdec:	9a07      	ldr	r2, [sp, #28]
    fdee:	6013      	str	r3, [r2, #0]
    fdf0:	6054      	str	r4, [r2, #4]
    fdf2:	1903      	adds	r3, r0, r4
    fdf4:	24d3      	movs	r4, #211
    fdf6:	00e4      	lsls	r4, r4, #3
    fdf8:	4871      	ldr	r0, [pc, #452]	(ffc0 <.text+0xffc0>)
    fdfa:	446c      	add	r4, sp
    fdfc:	6023      	str	r3, [r4, #0]
    fdfe:	4468      	add	r0, sp
    fe00:	1c6b      	adds	r3, r5, #1
    fe02:	6003      	str	r3, [r0, #0]
    fe04:	2b07      	cmp	r3, #7
    fe06:	dc02      	bgt.n	fe0e <.text+0xfe0e>
    fe08:	3208      	adds	r2, #8
    fe0a:	9207      	str	r2, [sp, #28]
    fe0c:	e009      	b.n	fe22 <.text+0xfe22>
    fe0e:	9804      	ldr	r0, [sp, #16]
    fe10:	f7ff f9f6 	bl	f200 <__sprint>
    fe14:	2800      	cmp	r0, #0
    fe16:	d000      	beq.n	fe1a <.text+0xfe1a>
    fe18:	e3d5      	b.n	105c6 <.text+0x105c6>
    fe1a:	21c5      	movs	r1, #197
    fe1c:	00c9      	lsls	r1, r1, #3
    fe1e:	4469      	add	r1, sp
    fe20:	9107      	str	r1, [sp, #28]
    fe22:	9a0f      	ldr	r2, [sp, #60]
    fe24:	1b94      	subs	r4, r2, r6
    fe26:	2c00      	cmp	r4, #0
    fe28:	dc1f      	bgt.n	fe6a <.text+0xfe6a>
    fe2a:	e046      	b.n	feba <.text+0xfeba>
    fe2c:	9a07      	ldr	r2, [sp, #28]
    fe2e:	6013      	str	r3, [r2, #0]
    fe30:	2310      	movs	r3, #16
    fe32:	6053      	str	r3, [r2, #4]
    fe34:	1c03      	adds	r3, r0, #0
    fe36:	20d3      	movs	r0, #211
    fe38:	00c0      	lsls	r0, r0, #3
    fe3a:	4a61      	ldr	r2, [pc, #388]	(ffc0 <.text+0xffc0>)
    fe3c:	3310      	adds	r3, #16
    fe3e:	4468      	add	r0, sp
    fe40:	6003      	str	r3, [r0, #0]
    fe42:	446a      	add	r2, sp
    fe44:	1c6b      	adds	r3, r5, #1
    fe46:	6013      	str	r3, [r2, #0]
    fe48:	2b07      	cmp	r3, #7
    fe4a:	dc03      	bgt.n	fe54 <.text+0xfe54>
    fe4c:	9b07      	ldr	r3, [sp, #28]
    fe4e:	3308      	adds	r3, #8
    fe50:	9307      	str	r3, [sp, #28]
    fe52:	e009      	b.n	fe68 <.text+0xfe68>
    fe54:	9804      	ldr	r0, [sp, #16]
    fe56:	f7ff f9d3 	bl	f200 <__sprint>
    fe5a:	2800      	cmp	r0, #0
    fe5c:	d000      	beq.n	fe60 <.text+0xfe60>
    fe5e:	e3b2      	b.n	105c6 <.text+0x105c6>
    fe60:	20c5      	movs	r0, #197
    fe62:	00c0      	lsls	r0, r0, #3
    fe64:	4468      	add	r0, sp
    fe66:	9007      	str	r0, [sp, #28]
    fe68:	3c10      	subs	r4, #16
    fe6a:	22d3      	movs	r2, #211
    fe6c:	4b54      	ldr	r3, [pc, #336]	(ffc0 <.text+0xffc0>)
    fe6e:	21d2      	movs	r1, #210
    fe70:	00d2      	lsls	r2, r2, #3
    fe72:	446b      	add	r3, sp
    fe74:	00c9      	lsls	r1, r1, #3
    fe76:	446a      	add	r2, sp
    fe78:	681d      	ldr	r5, [r3, #0]
    fe7a:	4469      	add	r1, sp
    fe7c:	6810      	ldr	r0, [r2, #0]
    fe7e:	4b54      	ldr	r3, [pc, #336]	(ffd0 <.text+0xffd0>)
    fe80:	2c10      	cmp	r4, #16
    fe82:	dcd3      	bgt.n	fe2c <.text+0xfe2c>
    fe84:	9a07      	ldr	r2, [sp, #28]
    fe86:	6013      	str	r3, [r2, #0]
    fe88:	6054      	str	r4, [r2, #4]
    fe8a:	1903      	adds	r3, r0, r4
    fe8c:	24d3      	movs	r4, #211
    fe8e:	00e4      	lsls	r4, r4, #3
    fe90:	484b      	ldr	r0, [pc, #300]	(ffc0 <.text+0xffc0>)
    fe92:	446c      	add	r4, sp
    fe94:	6023      	str	r3, [r4, #0]
    fe96:	4468      	add	r0, sp
    fe98:	1c6b      	adds	r3, r5, #1
    fe9a:	6003      	str	r3, [r0, #0]
    fe9c:	2b07      	cmp	r3, #7
    fe9e:	dc02      	bgt.n	fea6 <.text+0xfea6>
    fea0:	3208      	adds	r2, #8
    fea2:	9207      	str	r2, [sp, #28]
    fea4:	e009      	b.n	feba <.text+0xfeba>
    fea6:	9804      	ldr	r0, [sp, #16]
    fea8:	f7ff f9aa 	bl	f200 <__sprint>
    feac:	2800      	cmp	r0, #0
    feae:	d000      	beq.n	feb2 <.text+0xfeb2>
    feb0:	e389      	b.n	105c6 <.text+0x105c6>
    feb2:	21c5      	movs	r1, #197
    feb4:	00c9      	lsls	r1, r1, #3
    feb6:	4469      	add	r1, sp
    feb8:	9107      	str	r1, [sp, #28]
    feba:	9a17      	ldr	r2, [sp, #92]
    febc:	05d2      	lsls	r2, r2, #23
    febe:	d412      	bmi.n	fee6 <.text+0xfee6>
    fec0:	24d3      	movs	r4, #211
    fec2:	9b07      	ldr	r3, [sp, #28]
    fec4:	00e4      	lsls	r4, r4, #3
    fec6:	446c      	add	r4, sp
    fec8:	601f      	str	r7, [r3, #0]
    feca:	605e      	str	r6, [r3, #4]
    fecc:	483c      	ldr	r0, [pc, #240]	(ffc0 <.text+0xffc0>)
    fece:	6823      	ldr	r3, [r4, #0]
    fed0:	4468      	add	r0, sp
    fed2:	199b      	adds	r3, r3, r6
    fed4:	6023      	str	r3, [r4, #0]
    fed6:	6803      	ldr	r3, [r0, #0]
    fed8:	3301      	adds	r3, #1
    feda:	6003      	str	r3, [r0, #0]
    fedc:	2b07      	cmp	r3, #7
    fede:	dd00      	ble.n	fee2 <.text+0xfee2>
    fee0:	e2e5      	b.n	104ae <.text+0x104ae>
    fee2:	9a07      	ldr	r2, [sp, #28]
    fee4:	e2e1      	b.n	104aa <.text+0x104aa>
    fee6:	9919      	ldr	r1, [sp, #100]
    fee8:	2965      	cmp	r1, #101
    feea:	dc00      	bgt.n	feee <.text+0xfeee>
    feec:	e21c      	b.n	10328 <.text+0x10328>
    feee:	9814      	ldr	r0, [sp, #80]
    fef0:	9915      	ldr	r1, [sp, #84]
    fef2:	4a38      	ldr	r2, [pc, #224]	(ffd4 <.text+0xffd4>)
    fef4:	4b38      	ldr	r3, [pc, #224]	(ffd8 <.text+0xffd8>)
    fef6:	f00d fa1d 	bl	1d334 <____eqdf2_from_thumb>
    fefa:	2800      	cmp	r0, #0
    fefc:	d000      	beq.n	ff00 <.text+0xff00>
    fefe:	e09d      	b.n	1003c <.text+0x1003c>
    ff00:	4b36      	ldr	r3, [pc, #216]	(ffdc <.text+0xffdc>)
    ff02:	9a07      	ldr	r2, [sp, #28]
    ff04:	24d3      	movs	r4, #211
    ff06:	00e4      	lsls	r4, r4, #3
    ff08:	446c      	add	r4, sp
    ff0a:	6013      	str	r3, [r2, #0]
    ff0c:	2301      	movs	r3, #1
    ff0e:	6053      	str	r3, [r2, #4]
    ff10:	482b      	ldr	r0, [pc, #172]	(ffc0 <.text+0xffc0>)
    ff12:	6823      	ldr	r3, [r4, #0]
    ff14:	4468      	add	r0, sp
    ff16:	3301      	adds	r3, #1
    ff18:	6023      	str	r3, [r4, #0]
    ff1a:	6803      	ldr	r3, [r0, #0]
    ff1c:	3301      	adds	r3, #1
    ff1e:	6003      	str	r3, [r0, #0]
    ff20:	2b07      	cmp	r3, #7
    ff22:	dc01      	bgt.n	ff28 <.text+0xff28>
    ff24:	3208      	adds	r2, #8
    ff26:	e00b      	b.n	ff40 <.text+0xff40>
    ff28:	21d2      	movs	r1, #210
    ff2a:	00c9      	lsls	r1, r1, #3
    ff2c:	9804      	ldr	r0, [sp, #16]
    ff2e:	4469      	add	r1, sp
    ff30:	f7ff f966 	bl	f200 <__sprint>
    ff34:	2800      	cmp	r0, #0
    ff36:	d000      	beq.n	ff3a <.text+0xff3a>
    ff38:	e345      	b.n	105c6 <.text+0x105c6>
    ff3a:	22c5      	movs	r2, #197
    ff3c:	00d2      	lsls	r2, r2, #3
    ff3e:	446a      	add	r2, sp
    ff40:	4927      	ldr	r1, [pc, #156]	(ffe0 <.text+0xffe0>)
    ff42:	4469      	add	r1, sp
    ff44:	680b      	ldr	r3, [r1, #0]
    ff46:	9c0e      	ldr	r4, [sp, #56]
    ff48:	42a3      	cmp	r3, r4
    ff4a:	db03      	blt.n	ff54 <.text+0xff54>
    ff4c:	9817      	ldr	r0, [sp, #92]
    ff4e:	07c0      	lsls	r0, r0, #31
    ff50:	d400      	bmi.n	ff54 <.text+0xff54>
    ff52:	e2b4      	b.n	104be <.text+0x104be>
    ff54:	24d3      	movs	r4, #211
    ff56:	00e4      	lsls	r4, r4, #3
    ff58:	2301      	movs	r3, #1
    ff5a:	446c      	add	r4, sp
    ff5c:	6053      	str	r3, [r2, #4]
    ff5e:	4818      	ldr	r0, [pc, #96]	(ffc0 <.text+0xffc0>)
    ff60:	6823      	ldr	r3, [r4, #0]
    ff62:	4468      	add	r0, sp
    ff64:	3301      	adds	r3, #1
    ff66:	6023      	str	r3, [r4, #0]
    ff68:	6803      	ldr	r3, [r0, #0]
    ff6a:	990b      	ldr	r1, [sp, #44]
    ff6c:	3301      	adds	r3, #1
    ff6e:	6011      	str	r1, [r2, #0]
    ff70:	6003      	str	r3, [r0, #0]
    ff72:	2b07      	cmp	r3, #7
    ff74:	dc01      	bgt.n	ff7a <.text+0xff7a>
    ff76:	3208      	adds	r2, #8
    ff78:	e00b      	b.n	ff92 <.text+0xff92>
    ff7a:	21d2      	movs	r1, #210
    ff7c:	00c9      	lsls	r1, r1, #3
    ff7e:	9804      	ldr	r0, [sp, #16]
    ff80:	4469      	add	r1, sp
    ff82:	f7ff f93d 	bl	f200 <__sprint>
    ff86:	2800      	cmp	r0, #0
    ff88:	d000      	beq.n	ff8c <.text+0xff8c>
    ff8a:	e31c      	b.n	105c6 <.text+0x105c6>
    ff8c:	22c5      	movs	r2, #197
    ff8e:	00d2      	lsls	r2, r2, #3
    ff90:	446a      	add	r2, sp
    ff92:	9c0e      	ldr	r4, [sp, #56]
    ff94:	3c01      	subs	r4, #1
    ff96:	2c00      	cmp	r4, #0
    ff98:	dc2e      	bgt.n	fff8 <.text+0xfff8>
    ff9a:	e290      	b.n	104be <.text+0x104be>
    ff9c:	6013      	str	r3, [r2, #0]
    ff9e:	2310      	movs	r3, #16
    ffa0:	6053      	str	r3, [r2, #4]
    ffa2:	1c03      	adds	r3, r0, #0
    ffa4:	20d3      	movs	r0, #211
    ffa6:	00c0      	lsls	r0, r0, #3
    ffa8:	3310      	adds	r3, #16
    ffaa:	4468      	add	r0, sp
    ffac:	6003      	str	r3, [r0, #0]
    ffae:	4804      	ldr	r0, [pc, #16]	(ffc0 <.text+0xffc0>)
    ffb0:	1c6b      	adds	r3, r5, #1
    ffb2:	4468      	add	r0, sp
    ffb4:	6003      	str	r3, [r0, #0]
    ffb6:	2b07      	cmp	r3, #7
    ffb8:	dc14      	bgt.n	ffe4 <.text+0xffe4>
    ffba:	3208      	adds	r2, #8
    ffbc:	e01b      	b.n	fff6 <.text+0xfff6>
    ffbe:	0000      	lsls	r0, r0, #0
    ffc0:	0694      	lsls	r4, r2, #26
    ffc2:	0000      	lsls	r0, r0, #0
    ffc4:	d784      	bvc.n	fed0 <.text+0xfed0>
    ffc6:	0001      	lsls	r1, r0, #0
    ffc8:	06c7      	lsls	r7, r0, #27
    ffca:	0000      	lsls	r0, r0, #0
    ffcc:	06c5      	lsls	r5, r0, #27
    ffce:	0000      	lsls	r0, r0, #0
    ffd0:	d774      	bvc.n	100bc <.text+0x100bc>
    ffd2:	0001      	lsls	r1, r0, #0
	...
    ffdc:	dec8      	bal.n	ff70 <.text+0xff70>
    ffde:	0001      	lsls	r1, r0, #0
    ffe0:	06b4      	lsls	r4, r6, #26
    ffe2:	0000      	lsls	r0, r0, #0
    ffe4:	9804      	ldr	r0, [sp, #16]
    ffe6:	f7ff f90b 	bl	f200 <__sprint>
    ffea:	2800      	cmp	r0, #0
    ffec:	d000      	beq.n	fff0 <.text+0xfff0>
    ffee:	e2ea      	b.n	105c6 <.text+0x105c6>
    fff0:	22c5      	movs	r2, #197
    fff2:	00d2      	lsls	r2, r2, #3
    fff4:	446a      	add	r2, sp
    fff6:	3c10      	subs	r4, #16
    fff8:	23d3      	movs	r3, #211
    fffa:	00db      	lsls	r3, r3, #3
    fffc:	446b      	add	r3, sp
    fffe:	6818      	ldr	r0, [r3, #0]
   10000:	4bda      	ldr	r3, [pc, #872]	(1036c <.text+0x1036c>)
   10002:	21d2      	movs	r1, #210
   10004:	446b      	add	r3, sp
   10006:	00c9      	lsls	r1, r1, #3
   10008:	681d      	ldr	r5, [r3, #0]
   1000a:	4469      	add	r1, sp
   1000c:	4bd8      	ldr	r3, [pc, #864]	(10370 <.text+0x10370>)
   1000e:	2c10      	cmp	r4, #16
   10010:	dcc4      	bgt.n	ff9c <.text+0xff9c>
   10012:	6013      	str	r3, [r2, #0]
   10014:	6054      	str	r4, [r2, #4]
   10016:	1903      	adds	r3, r0, r4
   10018:	24d3      	movs	r4, #211
   1001a:	00e4      	lsls	r4, r4, #3
   1001c:	48d3      	ldr	r0, [pc, #844]	(1036c <.text+0x1036c>)
   1001e:	446c      	add	r4, sp
   10020:	6023      	str	r3, [r4, #0]
   10022:	4468      	add	r0, sp
   10024:	1c6b      	adds	r3, r5, #1
   10026:	6003      	str	r3, [r0, #0]
   10028:	2b07      	cmp	r3, #7
   1002a:	dc00      	bgt.n	1002e <.text+0x1002e>
   1002c:	e23d      	b.n	104aa <.text+0x104aa>
   1002e:	9804      	ldr	r0, [sp, #16]
   10030:	f7ff f8e6 	bl	f200 <__sprint>
   10034:	2800      	cmp	r0, #0
   10036:	d000      	beq.n	1003a <.text+0x1003a>
   10038:	e2c5      	b.n	105c6 <.text+0x105c6>
   1003a:	e23d      	b.n	104b8 <.text+0x104b8>
   1003c:	49cd      	ldr	r1, [pc, #820]	(10374 <.text+0x10374>)
   1003e:	4469      	add	r1, sp
   10040:	680b      	ldr	r3, [r1, #0]
   10042:	2b00      	cmp	r3, #0
   10044:	dd00      	ble.n	10048 <.text+0x10048>
   10046:	e095      	b.n	10174 <.text+0x10174>
   10048:	4bcb      	ldr	r3, [pc, #812]	(10378 <.text+0x10378>)
   1004a:	9a07      	ldr	r2, [sp, #28]
   1004c:	24d3      	movs	r4, #211
   1004e:	00e4      	lsls	r4, r4, #3
   10050:	446c      	add	r4, sp
   10052:	6013      	str	r3, [r2, #0]
   10054:	2301      	movs	r3, #1
   10056:	6053      	str	r3, [r2, #4]
   10058:	48c4      	ldr	r0, [pc, #784]	(1036c <.text+0x1036c>)
   1005a:	6823      	ldr	r3, [r4, #0]
   1005c:	4468      	add	r0, sp
   1005e:	3301      	adds	r3, #1
   10060:	6023      	str	r3, [r4, #0]
   10062:	6803      	ldr	r3, [r0, #0]
   10064:	3301      	adds	r3, #1
   10066:	6003      	str	r3, [r0, #0]
   10068:	2b07      	cmp	r3, #7
   1006a:	dc01      	bgt.n	10070 <.text+0x10070>
   1006c:	3208      	adds	r2, #8
   1006e:	e00b      	b.n	10088 <.text+0x10088>
   10070:	21d2      	movs	r1, #210
   10072:	00c9      	lsls	r1, r1, #3
   10074:	9804      	ldr	r0, [sp, #16]
   10076:	4469      	add	r1, sp
   10078:	f7ff f8c2 	bl	f200 <__sprint>
   1007c:	2800      	cmp	r0, #0
   1007e:	d000      	beq.n	10082 <.text+0x10082>
   10080:	e2a1      	b.n	105c6 <.text+0x105c6>
   10082:	22c5      	movs	r2, #197
   10084:	00d2      	lsls	r2, r2, #3
   10086:	446a      	add	r2, sp
   10088:	49ba      	ldr	r1, [pc, #744]	(10374 <.text+0x10374>)
   1008a:	4469      	add	r1, sp
   1008c:	680b      	ldr	r3, [r1, #0]
   1008e:	2b00      	cmp	r3, #0
   10090:	d103      	bne.n	1009a <.text+0x1009a>
   10092:	9b0e      	ldr	r3, [sp, #56]
   10094:	2b00      	cmp	r3, #0
   10096:	d100      	bne.n	1009a <.text+0x1009a>
   10098:	e211      	b.n	104be <.text+0x104be>
   1009a:	20d3      	movs	r0, #211
   1009c:	00c0      	lsls	r0, r0, #3
   1009e:	2301      	movs	r3, #1
   100a0:	4468      	add	r0, sp
   100a2:	6053      	str	r3, [r2, #4]
   100a4:	49b1      	ldr	r1, [pc, #708]	(1036c <.text+0x1036c>)
   100a6:	6803      	ldr	r3, [r0, #0]
   100a8:	4469      	add	r1, sp
   100aa:	3301      	adds	r3, #1
   100ac:	6003      	str	r3, [r0, #0]
   100ae:	680b      	ldr	r3, [r1, #0]
   100b0:	9c0b      	ldr	r4, [sp, #44]
   100b2:	3301      	adds	r3, #1
   100b4:	6014      	str	r4, [r2, #0]
   100b6:	600b      	str	r3, [r1, #0]
   100b8:	2b07      	cmp	r3, #7
   100ba:	dc01      	bgt.n	100c0 <.text+0x100c0>
   100bc:	3208      	adds	r2, #8
   100be:	e00b      	b.n	100d8 <.text+0x100d8>
   100c0:	21d2      	movs	r1, #210
   100c2:	00c9      	lsls	r1, r1, #3
   100c4:	9804      	ldr	r0, [sp, #16]
   100c6:	4469      	add	r1, sp
   100c8:	f7ff f89a 	bl	f200 <__sprint>
   100cc:	2800      	cmp	r0, #0
   100ce:	d000      	beq.n	100d2 <.text+0x100d2>
   100d0:	e279      	b.n	105c6 <.text+0x105c6>
   100d2:	22c5      	movs	r2, #197
   100d4:	00d2      	lsls	r2, r2, #3
   100d6:	446a      	add	r2, sp
   100d8:	4ca6      	ldr	r4, [pc, #664]	(10374 <.text+0x10374>)
   100da:	446c      	add	r4, sp
   100dc:	6823      	ldr	r3, [r4, #0]
   100de:	425e      	negs	r6, r3
   100e0:	2e00      	cmp	r6, #0
   100e2:	dc1b      	bgt.n	1011c <.text+0x1011c>
   100e4:	e03d      	b.n	10162 <.text+0x10162>
   100e6:	6013      	str	r3, [r2, #0]
   100e8:	2310      	movs	r3, #16
   100ea:	6053      	str	r3, [r2, #4]
   100ec:	1c03      	adds	r3, r0, #0
   100ee:	20d3      	movs	r0, #211
   100f0:	00c0      	lsls	r0, r0, #3
   100f2:	4c9e      	ldr	r4, [pc, #632]	(1036c <.text+0x1036c>)
   100f4:	3310      	adds	r3, #16
   100f6:	4468      	add	r0, sp
   100f8:	6003      	str	r3, [r0, #0]
   100fa:	446c      	add	r4, sp
   100fc:	1c6b      	adds	r3, r5, #1
   100fe:	6023      	str	r3, [r4, #0]
   10100:	2b07      	cmp	r3, #7
   10102:	dc01      	bgt.n	10108 <.text+0x10108>
   10104:	3208      	adds	r2, #8
   10106:	e008      	b.n	1011a <.text+0x1011a>
   10108:	9804      	ldr	r0, [sp, #16]
   1010a:	f7ff f879 	bl	f200 <__sprint>
   1010e:	2800      	cmp	r0, #0
   10110:	d000      	beq.n	10114 <.text+0x10114>
   10112:	e258      	b.n	105c6 <.text+0x105c6>
   10114:	22c5      	movs	r2, #197
   10116:	00d2      	lsls	r2, r2, #3
   10118:	446a      	add	r2, sp
   1011a:	3e10      	subs	r6, #16
   1011c:	23d3      	movs	r3, #211
   1011e:	4c93      	ldr	r4, [pc, #588]	(1036c <.text+0x1036c>)
   10120:	21d2      	movs	r1, #210
   10122:	00db      	lsls	r3, r3, #3
   10124:	446b      	add	r3, sp
   10126:	00c9      	lsls	r1, r1, #3
   10128:	446c      	add	r4, sp
   1012a:	6818      	ldr	r0, [r3, #0]
   1012c:	4469      	add	r1, sp
   1012e:	6825      	ldr	r5, [r4, #0]
   10130:	4b8f      	ldr	r3, [pc, #572]	(10370 <.text+0x10370>)
   10132:	2e10      	cmp	r6, #16
   10134:	dcd7      	bgt.n	100e6 <.text+0x100e6>
   10136:	6013      	str	r3, [r2, #0]
   10138:	1983      	adds	r3, r0, r6
   1013a:	20d3      	movs	r0, #211
   1013c:	00c0      	lsls	r0, r0, #3
   1013e:	4468      	add	r0, sp
   10140:	6003      	str	r3, [r0, #0]
   10142:	1c6b      	adds	r3, r5, #1
   10144:	6056      	str	r6, [r2, #4]
   10146:	6023      	str	r3, [r4, #0]
   10148:	2b07      	cmp	r3, #7
   1014a:	dc01      	bgt.n	10150 <.text+0x10150>
   1014c:	3208      	adds	r2, #8
   1014e:	e008      	b.n	10162 <.text+0x10162>
   10150:	9804      	ldr	r0, [sp, #16]
   10152:	f7ff f855 	bl	f200 <__sprint>
   10156:	2800      	cmp	r0, #0
   10158:	d000      	beq.n	1015c <.text+0x1015c>
   1015a:	e234      	b.n	105c6 <.text+0x105c6>
   1015c:	22c5      	movs	r2, #197
   1015e:	00d2      	lsls	r2, r2, #3
   10160:	446a      	add	r2, sp
   10162:	24d3      	movs	r4, #211
   10164:	00e4      	lsls	r4, r4, #3
   10166:	446c      	add	r4, sp
   10168:	990e      	ldr	r1, [sp, #56]
   1016a:	6823      	ldr	r3, [r4, #0]
   1016c:	185b      	adds	r3, r3, r1
   1016e:	6017      	str	r7, [r2, #0]
   10170:	6051      	str	r1, [r2, #4]
   10172:	e07b      	b.n	1026c <.text+0x1026c>
   10174:	22d3      	movs	r2, #211
   10176:	00d2      	lsls	r2, r2, #3
   10178:	446a      	add	r2, sp
   1017a:	4c7c      	ldr	r4, [pc, #496]	(1036c <.text+0x1036c>)
   1017c:	21d2      	movs	r1, #210
   1017e:	6810      	ldr	r0, [r2, #0]
   10180:	9a0e      	ldr	r2, [sp, #56]
   10182:	00c9      	lsls	r1, r1, #3
   10184:	446c      	add	r4, sp
   10186:	4469      	add	r1, sp
   10188:	6825      	ldr	r5, [r4, #0]
   1018a:	4293      	cmp	r3, r2
   1018c:	db78      	blt.n	10280 <.text+0x10280>
   1018e:	9b07      	ldr	r3, [sp, #28]
   10190:	24d3      	movs	r4, #211
   10192:	601f      	str	r7, [r3, #0]
   10194:	605a      	str	r2, [r3, #4]
   10196:	00e4      	lsls	r4, r4, #3
   10198:	1883      	adds	r3, r0, r2
   1019a:	4874      	ldr	r0, [pc, #464]	(1036c <.text+0x1036c>)
   1019c:	446c      	add	r4, sp
   1019e:	6023      	str	r3, [r4, #0]
   101a0:	4468      	add	r0, sp
   101a2:	1c6b      	adds	r3, r5, #1
   101a4:	6003      	str	r3, [r0, #0]
   101a6:	2b07      	cmp	r3, #7
   101a8:	dc02      	bgt.n	101b0 <.text+0x101b0>
   101aa:	9a07      	ldr	r2, [sp, #28]
   101ac:	3208      	adds	r2, #8
   101ae:	e008      	b.n	101c2 <.text+0x101c2>
   101b0:	9804      	ldr	r0, [sp, #16]
   101b2:	f7ff f825 	bl	f200 <__sprint>
   101b6:	2800      	cmp	r0, #0
   101b8:	d000      	beq.n	101bc <.text+0x101bc>
   101ba:	e204      	b.n	105c6 <.text+0x105c6>
   101bc:	22c5      	movs	r2, #197
   101be:	00d2      	lsls	r2, r2, #3
   101c0:	446a      	add	r2, sp
   101c2:	496c      	ldr	r1, [pc, #432]	(10374 <.text+0x10374>)
   101c4:	4469      	add	r1, sp
   101c6:	680b      	ldr	r3, [r1, #0]
   101c8:	980e      	ldr	r0, [sp, #56]
   101ca:	1a1c      	subs	r4, r3, r0
   101cc:	2c00      	cmp	r4, #0
   101ce:	dc1b      	bgt.n	10208 <.text+0x10208>
   101d0:	e03f      	b.n	10252 <.text+0x10252>
   101d2:	6013      	str	r3, [r2, #0]
   101d4:	2310      	movs	r3, #16
   101d6:	6053      	str	r3, [r2, #4]
   101d8:	1c03      	adds	r3, r0, #0
   101da:	20d3      	movs	r0, #211
   101dc:	00c0      	lsls	r0, r0, #3
   101de:	3310      	adds	r3, #16
   101e0:	4468      	add	r0, sp
   101e2:	6003      	str	r3, [r0, #0]
   101e4:	4861      	ldr	r0, [pc, #388]	(1036c <.text+0x1036c>)
   101e6:	1c6b      	adds	r3, r5, #1
   101e8:	4468      	add	r0, sp
   101ea:	6003      	str	r3, [r0, #0]
   101ec:	2b07      	cmp	r3, #7
   101ee:	dc01      	bgt.n	101f4 <.text+0x101f4>
   101f0:	3208      	adds	r2, #8
   101f2:	e008      	b.n	10206 <.text+0x10206>
   101f4:	9804      	ldr	r0, [sp, #16]
   101f6:	f7ff f803 	bl	f200 <__sprint>
   101fa:	2800      	cmp	r0, #0
   101fc:	d000      	beq.n	10200 <.text+0x10200>
   101fe:	e1e2      	b.n	105c6 <.text+0x105c6>
   10200:	22c5      	movs	r2, #197
   10202:	00d2      	lsls	r2, r2, #3
   10204:	446a      	add	r2, sp
   10206:	3c10      	subs	r4, #16
   10208:	23d3      	movs	r3, #211
   1020a:	00db      	lsls	r3, r3, #3
   1020c:	446b      	add	r3, sp
   1020e:	6818      	ldr	r0, [r3, #0]
   10210:	4b56      	ldr	r3, [pc, #344]	(1036c <.text+0x1036c>)
   10212:	21d2      	movs	r1, #210
   10214:	446b      	add	r3, sp
   10216:	00c9      	lsls	r1, r1, #3
   10218:	681d      	ldr	r5, [r3, #0]
   1021a:	4469      	add	r1, sp
   1021c:	4b54      	ldr	r3, [pc, #336]	(10370 <.text+0x10370>)
   1021e:	2c10      	cmp	r4, #16
   10220:	dcd7      	bgt.n	101d2 <.text+0x101d2>
   10222:	6013      	str	r3, [r2, #0]
   10224:	6054      	str	r4, [r2, #4]
   10226:	1903      	adds	r3, r0, r4
   10228:	24d3      	movs	r4, #211
   1022a:	00e4      	lsls	r4, r4, #3
   1022c:	484f      	ldr	r0, [pc, #316]	(1036c <.text+0x1036c>)
   1022e:	446c      	add	r4, sp
   10230:	6023      	str	r3, [r4, #0]
   10232:	4468      	add	r0, sp
   10234:	1c6b      	adds	r3, r5, #1
   10236:	6003      	str	r3, [r0, #0]
   10238:	2b07      	cmp	r3, #7
   1023a:	dc01      	bgt.n	10240 <.text+0x10240>
   1023c:	3208      	adds	r2, #8
   1023e:	e008      	b.n	10252 <.text+0x10252>
   10240:	9804      	ldr	r0, [sp, #16]
   10242:	f7fe ffdd 	bl	f200 <__sprint>
   10246:	2800      	cmp	r0, #0
   10248:	d000      	beq.n	1024c <.text+0x1024c>
   1024a:	e1bc      	b.n	105c6 <.text+0x105c6>
   1024c:	22c5      	movs	r2, #197
   1024e:	00d2      	lsls	r2, r2, #3
   10250:	446a      	add	r2, sp
   10252:	9b17      	ldr	r3, [sp, #92]
   10254:	2101      	movs	r1, #1
   10256:	420b      	tst	r3, r1
   10258:	d100      	bne.n	1025c <.text+0x1025c>
   1025a:	e130      	b.n	104be <.text+0x104be>
   1025c:	24d3      	movs	r4, #211
   1025e:	4b47      	ldr	r3, [pc, #284]	(1037c <.text+0x1037c>)
   10260:	00e4      	lsls	r4, r4, #3
   10262:	446c      	add	r4, sp
   10264:	6013      	str	r3, [r2, #0]
   10266:	6823      	ldr	r3, [r4, #0]
   10268:	6051      	str	r1, [r2, #4]
   1026a:	3301      	adds	r3, #1
   1026c:	483f      	ldr	r0, [pc, #252]	(1036c <.text+0x1036c>)
   1026e:	4468      	add	r0, sp
   10270:	6023      	str	r3, [r4, #0]
   10272:	6803      	ldr	r3, [r0, #0]
   10274:	3301      	adds	r3, #1
   10276:	6003      	str	r3, [r0, #0]
   10278:	2b07      	cmp	r3, #7
   1027a:	dc00      	bgt.n	1027e <.text+0x1027e>
   1027c:	e115      	b.n	104aa <.text+0x104aa>
   1027e:	e116      	b.n	104ae <.text+0x104ae>
   10280:	9a07      	ldr	r2, [sp, #28]
   10282:	24d3      	movs	r4, #211
   10284:	6053      	str	r3, [r2, #4]
   10286:	00e4      	lsls	r4, r4, #3
   10288:	18c3      	adds	r3, r0, r3
   1028a:	4838      	ldr	r0, [pc, #224]	(1036c <.text+0x1036c>)
   1028c:	446c      	add	r4, sp
   1028e:	6023      	str	r3, [r4, #0]
   10290:	4468      	add	r0, sp
   10292:	1c6b      	adds	r3, r5, #1
   10294:	6017      	str	r7, [r2, #0]
   10296:	6003      	str	r3, [r0, #0]
   10298:	2b07      	cmp	r3, #7
   1029a:	dc01      	bgt.n	102a0 <.text+0x102a0>
   1029c:	3208      	adds	r2, #8
   1029e:	e008      	b.n	102b2 <.text+0x102b2>
   102a0:	9804      	ldr	r0, [sp, #16]
   102a2:	f7fe ffad 	bl	f200 <__sprint>
   102a6:	2800      	cmp	r0, #0
   102a8:	d000      	beq.n	102ac <.text+0x102ac>
   102aa:	e18c      	b.n	105c6 <.text+0x105c6>
   102ac:	22c5      	movs	r2, #197
   102ae:	00d2      	lsls	r2, r2, #3
   102b0:	446a      	add	r2, sp
   102b2:	4b32      	ldr	r3, [pc, #200]	(1037c <.text+0x1037c>)
   102b4:	492f      	ldr	r1, [pc, #188]	(10374 <.text+0x10374>)
   102b6:	20d3      	movs	r0, #211
   102b8:	00c0      	lsls	r0, r0, #3
   102ba:	4469      	add	r1, sp
   102bc:	4468      	add	r0, sp
   102be:	6013      	str	r3, [r2, #0]
   102c0:	2301      	movs	r3, #1
   102c2:	680c      	ldr	r4, [r1, #0]
   102c4:	6053      	str	r3, [r2, #4]
   102c6:	4929      	ldr	r1, [pc, #164]	(1036c <.text+0x1036c>)
   102c8:	6803      	ldr	r3, [r0, #0]
   102ca:	4469      	add	r1, sp
   102cc:	3301      	adds	r3, #1
   102ce:	6003      	str	r3, [r0, #0]
   102d0:	680b      	ldr	r3, [r1, #0]
   102d2:	3301      	adds	r3, #1
   102d4:	600b      	str	r3, [r1, #0]
   102d6:	2b07      	cmp	r3, #7
   102d8:	dc02      	bgt.n	102e0 <.text+0x102e0>
   102da:	1c11      	adds	r1, r2, #0
   102dc:	3108      	adds	r1, #8
   102de:	e00b      	b.n	102f8 <.text+0x102f8>
   102e0:	21d2      	movs	r1, #210
   102e2:	00c9      	lsls	r1, r1, #3
   102e4:	9804      	ldr	r0, [sp, #16]
   102e6:	4469      	add	r1, sp
   102e8:	f7fe ff8a 	bl	f200 <__sprint>
   102ec:	2800      	cmp	r0, #0
   102ee:	d000      	beq.n	102f2 <.text+0x102f2>
   102f0:	e169      	b.n	105c6 <.text+0x105c6>
   102f2:	21c5      	movs	r1, #197
   102f4:	00c9      	lsls	r1, r1, #3
   102f6:	4469      	add	r1, sp
   102f8:	193b      	adds	r3, r7, r4
   102fa:	600b      	str	r3, [r1, #0]
   102fc:	4b1d      	ldr	r3, [pc, #116]	(10374 <.text+0x10374>)
   102fe:	20d3      	movs	r0, #211
   10300:	446b      	add	r3, sp
   10302:	00c0      	lsls	r0, r0, #3
   10304:	681a      	ldr	r2, [r3, #0]
   10306:	4468      	add	r0, sp
   10308:	9c0e      	ldr	r4, [sp, #56]
   1030a:	6803      	ldr	r3, [r0, #0]
   1030c:	1aa2      	subs	r2, r4, r2
   1030e:	189b      	adds	r3, r3, r2
   10310:	604a      	str	r2, [r1, #4]
   10312:	4a16      	ldr	r2, [pc, #88]	(1036c <.text+0x1036c>)
   10314:	446a      	add	r2, sp
   10316:	6003      	str	r3, [r0, #0]
   10318:	6813      	ldr	r3, [r2, #0]
   1031a:	3301      	adds	r3, #1
   1031c:	6013      	str	r3, [r2, #0]
   1031e:	2b07      	cmp	r3, #7
   10320:	dd00      	ble.n	10324 <.text+0x10324>
   10322:	e0c4      	b.n	104ae <.text+0x104ae>
   10324:	1c0a      	adds	r2, r1, #0
   10326:	e0c0      	b.n	104aa <.text+0x104aa>
   10328:	9b0e      	ldr	r3, [sp, #56]
   1032a:	2b01      	cmp	r3, #1
   1032c:	dc04      	bgt.n	10338 <.text+0x10338>
   1032e:	9c17      	ldr	r4, [sp, #92]
   10330:	2301      	movs	r3, #1
   10332:	421c      	tst	r4, r3
   10334:	d100      	bne.n	10338 <.text+0x10338>
   10336:	e086      	b.n	10446 <.text+0x10446>
   10338:	4a11      	ldr	r2, [pc, #68]	(10380 <.text+0x10380>)
   1033a:	783b      	ldrb	r3, [r7, #0]
   1033c:	446a      	add	r2, sp
   1033e:	7013      	strb	r3, [r2, #0]
   10340:	232e      	movs	r3, #46
   10342:	7053      	strb	r3, [r2, #1]
   10344:	21d3      	movs	r1, #211
   10346:	9807      	ldr	r0, [sp, #28]
   10348:	00c9      	lsls	r1, r1, #3
   1034a:	2302      	movs	r3, #2
   1034c:	4469      	add	r1, sp
   1034e:	6002      	str	r2, [r0, #0]
   10350:	6043      	str	r3, [r0, #4]
   10352:	4a06      	ldr	r2, [pc, #24]	(1036c <.text+0x1036c>)
   10354:	680b      	ldr	r3, [r1, #0]
   10356:	446a      	add	r2, sp
   10358:	3302      	adds	r3, #2
   1035a:	600b      	str	r3, [r1, #0]
   1035c:	6813      	ldr	r3, [r2, #0]
   1035e:	3301      	adds	r3, #1
   10360:	6013      	str	r3, [r2, #0]
   10362:	2b07      	cmp	r3, #7
   10364:	dc0e      	bgt.n	10384 <.text+0x10384>
   10366:	1c04      	adds	r4, r0, #0
   10368:	3408      	adds	r4, #8
   1036a:	e017      	b.n	1039c <.text+0x1039c>
   1036c:	0694      	lsls	r4, r2, #26
   1036e:	0000      	lsls	r0, r0, #0
   10370:	d774      	bvc.n	1045c <.text+0x1045c>
   10372:	0001      	lsls	r1, r0, #0
   10374:	06b4      	lsls	r4, r6, #26
   10376:	0000      	lsls	r0, r0, #0
   10378:	dec8      	bal.n	1030c <.text+0x1030c>
   1037a:	0001      	lsls	r1, r0, #0
   1037c:	decc      	bal.n	10318 <.text+0x10318>
   1037e:	0001      	lsls	r1, r0, #0
   10380:	06c5      	lsls	r5, r0, #27
   10382:	0000      	lsls	r0, r0, #0
   10384:	21d2      	movs	r1, #210
   10386:	00c9      	lsls	r1, r1, #3
   10388:	9804      	ldr	r0, [sp, #16]
   1038a:	4469      	add	r1, sp
   1038c:	f7fe ff38 	bl	f200 <__sprint>
   10390:	2800      	cmp	r0, #0
   10392:	d000      	beq.n	10396 <.text+0x10396>
   10394:	e117      	b.n	105c6 <.text+0x105c6>
   10396:	24c5      	movs	r4, #197
   10398:	00e4      	lsls	r4, r4, #3
   1039a:	446c      	add	r4, sp
   1039c:	9814      	ldr	r0, [sp, #80]
   1039e:	9915      	ldr	r1, [sp, #84]
   103a0:	4ba0      	ldr	r3, [pc, #640]	(10624 <.text+0x10624>)
   103a2:	4a9f      	ldr	r2, [pc, #636]	(10620 <.text+0x10620>)
   103a4:	f00c ffc2 	bl	1d32c <____nedf2_from_thumb>
   103a8:	9d0e      	ldr	r5, [sp, #56]
   103aa:	3d01      	subs	r5, #1
   103ac:	2800      	cmp	r0, #0
   103ae:	d012      	beq.n	103d6 <.text+0x103d6>
   103b0:	20d3      	movs	r0, #211
   103b2:	00c0      	lsls	r0, r0, #3
   103b4:	1c7b      	adds	r3, r7, #1
   103b6:	4468      	add	r0, sp
   103b8:	6023      	str	r3, [r4, #0]
   103ba:	990e      	ldr	r1, [sp, #56]
   103bc:	6803      	ldr	r3, [r0, #0]
   103be:	4a9a      	ldr	r2, [pc, #616]	(10628 <.text+0x10628>)
   103c0:	18cb      	adds	r3, r1, r3
   103c2:	3b01      	subs	r3, #1
   103c4:	446a      	add	r2, sp
   103c6:	6003      	str	r3, [r0, #0]
   103c8:	6813      	ldr	r3, [r2, #0]
   103ca:	3301      	adds	r3, #1
   103cc:	6065      	str	r5, [r4, #4]
   103ce:	6013      	str	r3, [r2, #0]
   103d0:	2b07      	cmp	r3, #7
   103d2:	dd49      	ble.n	10468 <.text+0x10468>
   103d4:	e04a      	b.n	1046c <.text+0x1046c>
   103d6:	1e2e      	subs	r6, r5, #0
   103d8:	dc1b      	bgt.n	10412 <.text+0x10412>
   103da:	e053      	b.n	10484 <.text+0x10484>
   103dc:	6023      	str	r3, [r4, #0]
   103de:	2310      	movs	r3, #16
   103e0:	6063      	str	r3, [r4, #4]
   103e2:	1c03      	adds	r3, r0, #0
   103e4:	20d3      	movs	r0, #211
   103e6:	00c0      	lsls	r0, r0, #3
   103e8:	4a8f      	ldr	r2, [pc, #572]	(10628 <.text+0x10628>)
   103ea:	3310      	adds	r3, #16
   103ec:	4468      	add	r0, sp
   103ee:	6003      	str	r3, [r0, #0]
   103f0:	446a      	add	r2, sp
   103f2:	1c6b      	adds	r3, r5, #1
   103f4:	6013      	str	r3, [r2, #0]
   103f6:	2b07      	cmp	r3, #7
   103f8:	dc01      	bgt.n	103fe <.text+0x103fe>
   103fa:	3408      	adds	r4, #8
   103fc:	e008      	b.n	10410 <.text+0x10410>
   103fe:	9804      	ldr	r0, [sp, #16]
   10400:	f7fe fefe 	bl	f200 <__sprint>
   10404:	2800      	cmp	r0, #0
   10406:	d000      	beq.n	1040a <.text+0x1040a>
   10408:	e0dd      	b.n	105c6 <.text+0x105c6>
   1040a:	24c5      	movs	r4, #197
   1040c:	00e4      	lsls	r4, r4, #3
   1040e:	446c      	add	r4, sp
   10410:	3e10      	subs	r6, #16
   10412:	23d3      	movs	r3, #211
   10414:	4a84      	ldr	r2, [pc, #528]	(10628 <.text+0x10628>)
   10416:	21d2      	movs	r1, #210
   10418:	00db      	lsls	r3, r3, #3
   1041a:	446b      	add	r3, sp
   1041c:	00c9      	lsls	r1, r1, #3
   1041e:	446a      	add	r2, sp
   10420:	6818      	ldr	r0, [r3, #0]
   10422:	4469      	add	r1, sp
   10424:	6815      	ldr	r5, [r2, #0]
   10426:	4b81      	ldr	r3, [pc, #516]	(1062c <.text+0x1062c>)
   10428:	2e10      	cmp	r6, #16
   1042a:	dcd7      	bgt.n	103dc <.text+0x103dc>
   1042c:	6023      	str	r3, [r4, #0]
   1042e:	1983      	adds	r3, r0, r6
   10430:	20d3      	movs	r0, #211
   10432:	00c0      	lsls	r0, r0, #3
   10434:	4468      	add	r0, sp
   10436:	6003      	str	r3, [r0, #0]
   10438:	1c6b      	adds	r3, r5, #1
   1043a:	6066      	str	r6, [r4, #4]
   1043c:	6013      	str	r3, [r2, #0]
   1043e:	2b07      	cmp	r3, #7
   10440:	dd12      	ble.n	10468 <.text+0x10468>
   10442:	9804      	ldr	r0, [sp, #16]
   10444:	e016      	b.n	10474 <.text+0x10474>
   10446:	22d3      	movs	r2, #211
   10448:	9907      	ldr	r1, [sp, #28]
   1044a:	00d2      	lsls	r2, r2, #3
   1044c:	446a      	add	r2, sp
   1044e:	604b      	str	r3, [r1, #4]
   10450:	4c75      	ldr	r4, [pc, #468]	(10628 <.text+0x10628>)
   10452:	6813      	ldr	r3, [r2, #0]
   10454:	446c      	add	r4, sp
   10456:	3301      	adds	r3, #1
   10458:	6013      	str	r3, [r2, #0]
   1045a:	6823      	ldr	r3, [r4, #0]
   1045c:	3301      	adds	r3, #1
   1045e:	600f      	str	r7, [r1, #0]
   10460:	6023      	str	r3, [r4, #0]
   10462:	2b07      	cmp	r3, #7
   10464:	dc02      	bgt.n	1046c <.text+0x1046c>
   10466:	1c0c      	adds	r4, r1, #0
   10468:	3408      	adds	r4, #8
   1046a:	e00b      	b.n	10484 <.text+0x10484>
   1046c:	21d2      	movs	r1, #210
   1046e:	00c9      	lsls	r1, r1, #3
   10470:	9804      	ldr	r0, [sp, #16]
   10472:	4469      	add	r1, sp
   10474:	f7fe fec4 	bl	f200 <__sprint>
   10478:	2800      	cmp	r0, #0
   1047a:	d000      	beq.n	1047e <.text+0x1047e>
   1047c:	e0a3      	b.n	105c6 <.text+0x105c6>
   1047e:	24c5      	movs	r4, #197
   10480:	00e4      	lsls	r4, r4, #3
   10482:	446c      	add	r4, sp
   10484:	4b6a      	ldr	r3, [pc, #424]	(10630 <.text+0x10630>)
   10486:	21d3      	movs	r1, #211
   10488:	00c9      	lsls	r1, r1, #3
   1048a:	446b      	add	r3, sp
   1048c:	4469      	add	r1, sp
   1048e:	980d      	ldr	r0, [sp, #52]
   10490:	6023      	str	r3, [r4, #0]
   10492:	4a65      	ldr	r2, [pc, #404]	(10628 <.text+0x10628>)
   10494:	680b      	ldr	r3, [r1, #0]
   10496:	446a      	add	r2, sp
   10498:	181b      	adds	r3, r3, r0
   1049a:	600b      	str	r3, [r1, #0]
   1049c:	6813      	ldr	r3, [r2, #0]
   1049e:	3301      	adds	r3, #1
   104a0:	6060      	str	r0, [r4, #4]
   104a2:	6013      	str	r3, [r2, #0]
   104a4:	2b07      	cmp	r3, #7
   104a6:	dc02      	bgt.n	104ae <.text+0x104ae>
   104a8:	1c22      	adds	r2, r4, #0
   104aa:	3208      	adds	r2, #8
   104ac:	e007      	b.n	104be <.text+0x104be>
   104ae:	21d2      	movs	r1, #210
   104b0:	00c9      	lsls	r1, r1, #3
   104b2:	9804      	ldr	r0, [sp, #16]
   104b4:	4469      	add	r1, sp
   104b6:	e5bb      	b.n	10030 <.text+0x10030>
   104b8:	22c5      	movs	r2, #197
   104ba:	00d2      	lsls	r2, r2, #3
   104bc:	446a      	add	r2, sp
   104be:	9b17      	ldr	r3, [sp, #92]
   104c0:	075b      	lsls	r3, r3, #29
   104c2:	d53e      	bpl.n	10542 <.text+0x10542>
   104c4:	9809      	ldr	r0, [sp, #36]
   104c6:	9910      	ldr	r1, [sp, #64]
   104c8:	1a44      	subs	r4, r0, r1
   104ca:	2c00      	cmp	r4, #0
   104cc:	dc1a      	bgt.n	10504 <.text+0x10504>
   104ce:	e038      	b.n	10542 <.text+0x10542>
   104d0:	6013      	str	r3, [r2, #0]
   104d2:	2310      	movs	r3, #16
   104d4:	6053      	str	r3, [r2, #4]
   104d6:	1c03      	adds	r3, r0, #0
   104d8:	20d3      	movs	r0, #211
   104da:	00c0      	lsls	r0, r0, #3
   104dc:	3310      	adds	r3, #16
   104de:	4468      	add	r0, sp
   104e0:	6003      	str	r3, [r0, #0]
   104e2:	4851      	ldr	r0, [pc, #324]	(10628 <.text+0x10628>)
   104e4:	1c6b      	adds	r3, r5, #1
   104e6:	4468      	add	r0, sp
   104e8:	6003      	str	r3, [r0, #0]
   104ea:	2b07      	cmp	r3, #7
   104ec:	dc01      	bgt.n	104f2 <.text+0x104f2>
   104ee:	3208      	adds	r2, #8
   104f0:	e007      	b.n	10502 <.text+0x10502>
   104f2:	9804      	ldr	r0, [sp, #16]
   104f4:	f7fe fe84 	bl	f200 <__sprint>
   104f8:	2800      	cmp	r0, #0
   104fa:	d164      	bne.n	105c6 <.text+0x105c6>
   104fc:	22c5      	movs	r2, #197
   104fe:	00d2      	lsls	r2, r2, #3
   10500:	446a      	add	r2, sp
   10502:	3c10      	subs	r4, #16
   10504:	23d3      	movs	r3, #211
   10506:	00db      	lsls	r3, r3, #3
   10508:	446b      	add	r3, sp
   1050a:	6818      	ldr	r0, [r3, #0]
   1050c:	4b46      	ldr	r3, [pc, #280]	(10628 <.text+0x10628>)
   1050e:	21d2      	movs	r1, #210
   10510:	446b      	add	r3, sp
   10512:	00c9      	lsls	r1, r1, #3
   10514:	681d      	ldr	r5, [r3, #0]
   10516:	4469      	add	r1, sp
   10518:	4b46      	ldr	r3, [pc, #280]	(10634 <.text+0x10634>)
   1051a:	2c10      	cmp	r4, #16
   1051c:	dcd8      	bgt.n	104d0 <.text+0x104d0>
   1051e:	6013      	str	r3, [r2, #0]
   10520:	6054      	str	r4, [r2, #4]
   10522:	1903      	adds	r3, r0, r4
   10524:	24d3      	movs	r4, #211
   10526:	00e4      	lsls	r4, r4, #3
   10528:	483f      	ldr	r0, [pc, #252]	(10628 <.text+0x10628>)
   1052a:	446c      	add	r4, sp
   1052c:	6023      	str	r3, [r4, #0]
   1052e:	4468      	add	r0, sp
   10530:	1c6b      	adds	r3, r5, #1
   10532:	6003      	str	r3, [r0, #0]
   10534:	2b07      	cmp	r3, #7
   10536:	dd04      	ble.n	10542 <.text+0x10542>
   10538:	9804      	ldr	r0, [sp, #16]
   1053a:	f7fe fe61 	bl	f200 <__sprint>
   1053e:	2800      	cmp	r0, #0
   10540:	d141      	bne.n	105c6 <.text+0x105c6>
   10542:	9b10      	ldr	r3, [sp, #64]
   10544:	9909      	ldr	r1, [sp, #36]
   10546:	428b      	cmp	r3, r1
   10548:	da00      	bge.n	1054c <.text+0x1054c>
   1054a:	1c0b      	adds	r3, r1, #0
   1054c:	24d3      	movs	r4, #211
   1054e:	9a08      	ldr	r2, [sp, #32]
   10550:	00e4      	lsls	r4, r4, #3
   10552:	446c      	add	r4, sp
   10554:	18d2      	adds	r2, r2, r3
   10556:	6823      	ldr	r3, [r4, #0]
   10558:	9208      	str	r2, [sp, #32]
   1055a:	2b00      	cmp	r3, #0
   1055c:	d007      	beq.n	1056e <.text+0x1056e>
   1055e:	21d2      	movs	r1, #210
   10560:	00c9      	lsls	r1, r1, #3
   10562:	9804      	ldr	r0, [sp, #16]
   10564:	4469      	add	r1, sp
   10566:	f7fe fe4b 	bl	f200 <__sprint>
   1056a:	2800      	cmp	r0, #0
   1056c:	d12b      	bne.n	105c6 <.text+0x105c6>
   1056e:	482e      	ldr	r0, [pc, #184]	(10628 <.text+0x10628>)
   10570:	24c5      	movs	r4, #197
   10572:	9912      	ldr	r1, [sp, #72]
   10574:	2300      	movs	r3, #0
   10576:	4468      	add	r0, sp
   10578:	00e4      	lsls	r4, r4, #3
   1057a:	6003      	str	r3, [r0, #0]
   1057c:	446c      	add	r4, sp
   1057e:	2900      	cmp	r1, #0
   10580:	d101      	bne.n	10586 <.text+0x10586>
   10582:	f7fe fed7 	bl	f334 <_vfprintf_r+0x114>
   10586:	9805      	ldr	r0, [sp, #20]
   10588:	f001 faa4 	bl	11ad4 <_free_r>
   1058c:	2200      	movs	r2, #0
   1058e:	9212      	str	r2, [sp, #72]
   10590:	f7fe fed0 	bl	f334 <_vfprintf_r+0x114>
   10594:	9c04      	ldr	r4, [sp, #16]
   10596:	89a3      	ldrh	r3, [r4, #12]
   10598:	2240      	movs	r2, #64
   1059a:	4313      	orrs	r3, r2
   1059c:	81a3      	strh	r3, [r4, #12]
   1059e:	e019      	b.n	105d4 <.text+0x105d4>
   105a0:	21d3      	movs	r1, #211
   105a2:	00c9      	lsls	r1, r1, #3
   105a4:	4469      	add	r1, sp
   105a6:	680b      	ldr	r3, [r1, #0]
   105a8:	2b00      	cmp	r3, #0
   105aa:	d007      	beq.n	105bc <.text+0x105bc>
   105ac:	21d2      	movs	r1, #210
   105ae:	00c9      	lsls	r1, r1, #3
   105b0:	9804      	ldr	r0, [sp, #16]
   105b2:	4469      	add	r1, sp
   105b4:	f7fe fe24 	bl	f200 <__sprint>
   105b8:	2800      	cmp	r0, #0
   105ba:	d10b      	bne.n	105d4 <.text+0x105d4>
   105bc:	4a1a      	ldr	r2, [pc, #104]	(10628 <.text+0x10628>)
   105be:	2300      	movs	r3, #0
   105c0:	446a      	add	r2, sp
   105c2:	6013      	str	r3, [r2, #0]
   105c4:	e006      	b.n	105d4 <.text+0x105d4>
   105c6:	9b12      	ldr	r3, [sp, #72]
   105c8:	2b00      	cmp	r3, #0
   105ca:	d003      	beq.n	105d4 <.text+0x105d4>
   105cc:	9805      	ldr	r0, [sp, #20]
   105ce:	9912      	ldr	r1, [sp, #72]
   105d0:	f001 fa80 	bl	11ad4 <_free_r>
   105d4:	9c04      	ldr	r4, [sp, #16]
   105d6:	89a3      	ldrh	r3, [r4, #12]
   105d8:	0658      	lsls	r0, r3, #25
   105da:	d51a      	bpl.n	10612 <.text+0x10612>
   105dc:	2101      	movs	r1, #1
   105de:	4249      	negs	r1, r1
   105e0:	9108      	str	r1, [sp, #32]
   105e2:	e016      	b.n	10612 <.text+0x10612>
   105e4:	2245      	movs	r2, #69
   105e6:	921a      	str	r2, [sp, #104]
   105e8:	f7ff f8b9 	bl	f75e <.text+0xf75e>
   105ec:	4f12      	ldr	r7, [pc, #72]	(10638 <.text+0x10638>)
   105ee:	2606      	movs	r6, #6
   105f0:	9610      	str	r6, [sp, #64]
   105f2:	e00a      	b.n	1060a <.text+0x1060a>
   105f4:	4b11      	ldr	r3, [pc, #68]	(1063c <.text+0x1063c>)
   105f6:	278e      	movs	r7, #142
   105f8:	2200      	movs	r2, #0
   105fa:	446b      	add	r3, sp
   105fc:	00ff      	lsls	r7, r7, #3
   105fe:	701a      	strb	r2, [r3, #0]
   10600:	446f      	add	r7, sp
   10602:	2e00      	cmp	r6, #0
   10604:	9610      	str	r6, [sp, #64]
   10606:	da00      	bge.n	1060a <.text+0x1060a>
   10608:	9210      	str	r2, [sp, #64]
   1060a:	2300      	movs	r3, #0
   1060c:	930f      	str	r3, [sp, #60]
   1060e:	f7ff faf5 	bl	fbfc <.text+0xfbfc>
   10612:	23d9      	movs	r3, #217
   10614:	9808      	ldr	r0, [sp, #32]
   10616:	00db      	lsls	r3, r3, #3
   10618:	449d      	add	sp, r3
   1061a:	bcf0      	pop	{r4, r5, r6, r7}
   1061c:	bc02      	pop	{r1}
   1061e:	4708      	bx	r1
	...
   10628:	0694      	lsls	r4, r2, #26
   1062a:	0000      	lsls	r0, r0, #0
   1062c:	d774      	bvc.n	10718 <_wcsrtombs_r+0x68>
   1062e:	0001      	lsls	r1, r0, #0
   10630:	06ad      	lsls	r5, r5, #26
   10632:	0000      	lsls	r0, r0, #0
   10634:	d784      	bvc.n	10540 <.text+0x10540>
   10636:	0001      	lsls	r1, r0, #0
   10638:	ded0      	bal.n	105dc <.text+0x105dc>
   1063a:	0001      	lsls	r1, r0, #0
   1063c:	06c7      	lsls	r7, r0, #27
	...

00010640 <vfprintf>:
   10640:	b530      	push	{r4, r5, lr}
   10642:	1c13      	adds	r3, r2, #0
   10644:	4a05      	ldr	r2, [pc, #20]	(1065c <.text+0x1065c>)
   10646:	1c0d      	adds	r5, r1, #0
   10648:	1c04      	adds	r4, r0, #0
   1064a:	1c21      	adds	r1, r4, #0
   1064c:	6810      	ldr	r0, [r2, #0]
   1064e:	1c2a      	adds	r2, r5, #0
   10650:	f7fe fde6 	bl	f220 <_vfprintf_r>
   10654:	bc30      	pop	{r4, r5}
   10656:	bc02      	pop	{r1}
   10658:	4708      	bx	r1
   1065a:	0000      	lsls	r0, r0, #0
   1065c:	0064      	lsls	r4, r4, #1
   1065e:	4000      	ands	r0, r0

00010660 <_wcrtomb_r>:
   10660:	b530      	push	{r4, r5, lr}
   10662:	b083      	sub	sp, #12
   10664:	1c05      	adds	r5, r0, #0
   10666:	1c1c      	adds	r4, r3, #0
   10668:	2900      	cmp	r1, #0
   1066a:	d102      	bne.n	10672 <_wcrtomb_r+0x12>
   1066c:	4669      	mov	r1, sp
   1066e:	3102      	adds	r1, #2
   10670:	2200      	movs	r2, #0
   10672:	1c23      	adds	r3, r4, #0
   10674:	f000 f888 	bl	10788 <_wctomb_r>
   10678:	1c43      	adds	r3, r0, #1
   1067a:	d105      	bne.n	10688 <_wcrtomb_r+0x28>
   1067c:	2300      	movs	r3, #0
   1067e:	6023      	str	r3, [r4, #0]
   10680:	238a      	movs	r3, #138
   10682:	2001      	movs	r0, #1
   10684:	602b      	str	r3, [r5, #0]
   10686:	4240      	negs	r0, r0
   10688:	b003      	add	sp, #12
   1068a:	bc30      	pop	{r4, r5}
   1068c:	bc02      	pop	{r1}
   1068e:	4708      	bx	r1

00010690 <wcrtomb>:
   10690:	b530      	push	{r4, r5, lr}
   10692:	1c13      	adds	r3, r2, #0
   10694:	4a05      	ldr	r2, [pc, #20]	(106ac <.text+0x106ac>)
   10696:	1c0d      	adds	r5, r1, #0
   10698:	1c04      	adds	r4, r0, #0
   1069a:	1c21      	adds	r1, r4, #0
   1069c:	6810      	ldr	r0, [r2, #0]
   1069e:	1c2a      	adds	r2, r5, #0
   106a0:	f7ff ffde 	bl	10660 <_wcrtomb_r>
   106a4:	bc30      	pop	{r4, r5}
   106a6:	bc02      	pop	{r1}
   106a8:	4708      	bx	r1
   106aa:	0000      	lsls	r0, r0, #0
   106ac:	0064      	lsls	r4, r4, #1
   106ae:	4000      	ands	r0, r0

000106b0 <_wcsrtombs_r>:
   106b0:	b5f0      	push	{r4, r5, r6, r7, lr}
   106b2:	b089      	sub	sp, #36
   106b4:	9002      	str	r0, [sp, #8]
   106b6:	9101      	str	r1, [sp, #4]
   106b8:	9200      	str	r2, [sp, #0]
   106ba:	1c1d      	adds	r5, r3, #0
   106bc:	9f0e      	ldr	r7, [sp, #56]
   106be:	2900      	cmp	r1, #0
   106c0:	d101      	bne.n	106c6 <_wcsrtombs_r+0x16>
   106c2:	2501      	movs	r5, #1
   106c4:	426d      	negs	r5, r5
   106c6:	9900      	ldr	r1, [sp, #0]
   106c8:	9a01      	ldr	r2, [sp, #4]
   106ca:	680e      	ldr	r6, [r1, #0]
   106cc:	2400      	movs	r4, #0
   106ce:	9203      	str	r2, [sp, #12]
   106d0:	e03f      	b.n	10752 <_wcsrtombs_r+0xa2>
   106d2:	683b      	ldr	r3, [r7, #0]
   106d4:	9304      	str	r3, [sp, #16]
   106d6:	6879      	ldr	r1, [r7, #4]
   106d8:	9105      	str	r1, [sp, #20]
   106da:	4669      	mov	r1, sp
   106dc:	6832      	ldr	r2, [r6, #0]
   106de:	9802      	ldr	r0, [sp, #8]
   106e0:	311a      	adds	r1, #26
   106e2:	1c3b      	adds	r3, r7, #0
   106e4:	f7ff ffbc 	bl	10660 <_wcrtomb_r>
   106e8:	1c42      	adds	r2, r0, #1
   106ea:	d107      	bne.n	106fc <_wcsrtombs_r+0x4c>
   106ec:	9902      	ldr	r1, [sp, #8]
   106ee:	238a      	movs	r3, #138
   106f0:	2401      	movs	r4, #1
   106f2:	600b      	str	r3, [r1, #0]
   106f4:	4264      	negs	r4, r4
   106f6:	2300      	movs	r3, #0
   106f8:	603b      	str	r3, [r7, #0]
   106fa:	e02c      	b.n	10756 <_wcsrtombs_r+0xa6>
   106fc:	1a2b      	subs	r3, r5, r0
   106fe:	429c      	cmp	r4, r3
   10700:	d822      	bhi.n	10748 <_wcsrtombs_r+0x98>
   10702:	42a8      	cmp	r0, r5
   10704:	d220      	bcs.n	10748 <_wcsrtombs_r+0x98>
   10706:	9a01      	ldr	r2, [sp, #4]
   10708:	1824      	adds	r4, r4, r0
   1070a:	2a00      	cmp	r2, #0
   1070c:	d00f      	beq.n	1072e <_wcsrtombs_r+0x7e>
   1070e:	2200      	movs	r2, #0
   10710:	e007      	b.n	10722 <_wcsrtombs_r+0x72>
   10712:	466b      	mov	r3, sp
   10714:	331a      	adds	r3, #26
   10716:	5cd3      	ldrb	r3, [r2, r3]
   10718:	9903      	ldr	r1, [sp, #12]
   1071a:	700b      	strb	r3, [r1, #0]
   1071c:	3101      	adds	r1, #1
   1071e:	9103      	str	r1, [sp, #12]
   10720:	3201      	adds	r2, #1
   10722:	4282      	cmp	r2, r0
   10724:	dbf5      	blt.n	10712 <_wcsrtombs_r+0x62>
   10726:	9a00      	ldr	r2, [sp, #0]
   10728:	6813      	ldr	r3, [r2, #0]
   1072a:	3304      	adds	r3, #4
   1072c:	6013      	str	r3, [r2, #0]
   1072e:	6833      	ldr	r3, [r6, #0]
   10730:	2b00      	cmp	r3, #0
   10732:	d001      	beq.n	10738 <_wcsrtombs_r+0x88>
   10734:	3604      	adds	r6, #4
   10736:	e00c      	b.n	10752 <_wcsrtombs_r+0xa2>
   10738:	9901      	ldr	r1, [sp, #4]
   1073a:	2900      	cmp	r1, #0
   1073c:	d001      	beq.n	10742 <_wcsrtombs_r+0x92>
   1073e:	9a00      	ldr	r2, [sp, #0]
   10740:	6013      	str	r3, [r2, #0]
   10742:	3c01      	subs	r4, #1
   10744:	603b      	str	r3, [r7, #0]
   10746:	e006      	b.n	10756 <_wcsrtombs_r+0xa6>
   10748:	9b04      	ldr	r3, [sp, #16]
   1074a:	9905      	ldr	r1, [sp, #20]
   1074c:	603b      	str	r3, [r7, #0]
   1074e:	6079      	str	r1, [r7, #4]
   10750:	e001      	b.n	10756 <_wcsrtombs_r+0xa6>
   10752:	42ac      	cmp	r4, r5
   10754:	d3bd      	bcc.n	106d2 <_wcsrtombs_r+0x22>
   10756:	1c20      	adds	r0, r4, #0
   10758:	b009      	add	sp, #36
   1075a:	bcf0      	pop	{r4, r5, r6, r7}
   1075c:	bc02      	pop	{r1}
   1075e:	4708      	bx	r1

00010760 <wcsrtombs>:
   10760:	b570      	push	{r4, r5, r6, lr}
   10762:	1c16      	adds	r6, r2, #0
   10764:	4a07      	ldr	r2, [pc, #28]	(10784 <.text+0x10784>)
   10766:	1c0d      	adds	r5, r1, #0
   10768:	b081      	sub	sp, #4
   1076a:	1c04      	adds	r4, r0, #0
   1076c:	1c21      	adds	r1, r4, #0
   1076e:	6810      	ldr	r0, [r2, #0]
   10770:	9300      	str	r3, [sp, #0]
   10772:	1c2a      	adds	r2, r5, #0
   10774:	1c33      	adds	r3, r6, #0
   10776:	f7ff ff9b 	bl	106b0 <_wcsrtombs_r>
   1077a:	b001      	add	sp, #4
   1077c:	bc70      	pop	{r4, r5, r6}
   1077e:	bc02      	pop	{r1}
   10780:	4708      	bx	r1
   10782:	0000      	lsls	r0, r0, #0
   10784:	0064      	lsls	r4, r4, #1
   10786:	4000      	ands	r0, r0

00010788 <_wctomb_r>:
   10788:	b5f0      	push	{r4, r5, r6, r7, lr}
   1078a:	4e9c      	ldr	r6, [pc, #624]	(109fc <.text+0x109fc>)
   1078c:	1c30      	adds	r0, r6, #0
   1078e:	1c0d      	adds	r5, r1, #0
   10790:	1c14      	adds	r4, r2, #0
   10792:	1c1f      	adds	r7, r3, #0
   10794:	f7fe fd2c 	bl	f1f0 <strlen>
   10798:	2801      	cmp	r0, #1
   1079a:	d800      	bhi.n	1079e <_wctomb_r+0x16>
   1079c:	e121      	b.n	109e2 <_wctomb_r+0x25a>
   1079e:	4998      	ldr	r1, [pc, #608]	(10a00 <.text+0x10a00>)
   107a0:	1c30      	adds	r0, r6, #0
   107a2:	f002 fd53 	bl	1324c <strcmp>
   107a6:	2800      	cmp	r0, #0
   107a8:	d000      	beq.n	107ac <_wctomb_r+0x24>
   107aa:	e097      	b.n	108dc <_wctomb_r+0x154>
   107ac:	2d00      	cmp	r5, #0
   107ae:	d100      	bne.n	107b2 <_wctomb_r+0x2a>
   107b0:	e11c      	b.n	109ec <_wctomb_r+0x264>
   107b2:	2c7f      	cmp	r4, #127
   107b4:	dc00      	bgt.n	107b8 <_wctomb_r+0x30>
   107b6:	e116      	b.n	109e6 <_wctomb_r+0x25e>
   107b8:	1c22      	adds	r2, r4, #0
   107ba:	4b92      	ldr	r3, [pc, #584]	(10a04 <.text+0x10a04>)
   107bc:	3a80      	subs	r2, #128
   107be:	429a      	cmp	r2, r3
   107c0:	d80d      	bhi.n	107de <_wctomb_r+0x56>
   107c2:	0562      	lsls	r2, r4, #21
   107c4:	2340      	movs	r3, #64
   107c6:	425b      	negs	r3, r3
   107c8:	0ed2      	lsrs	r2, r2, #27
   107ca:	431a      	orrs	r2, r3
   107cc:	702a      	strb	r2, [r5, #0]
   107ce:	233f      	movs	r3, #63
   107d0:	1c22      	adds	r2, r4, #0
   107d2:	401a      	ands	r2, r3
   107d4:	2380      	movs	r3, #128
   107d6:	425b      	negs	r3, r3
   107d8:	431a      	orrs	r2, r3
   107da:	706a      	strb	r2, [r5, #1]
   107dc:	e0a4      	b.n	10928 <_wctomb_r+0x1a0>
   107de:	488a      	ldr	r0, [pc, #552]	(10a08 <.text+0x10a08>)
   107e0:	4b8a      	ldr	r3, [pc, #552]	(10a0c <.text+0x10a0c>)
   107e2:	1822      	adds	r2, r4, r0
   107e4:	429a      	cmp	r2, r3
   107e6:	d817      	bhi.n	10818 <_wctomb_r+0x90>
   107e8:	4b89      	ldr	r3, [pc, #548]	(10a10 <.text+0x10a10>)
   107ea:	18e2      	adds	r2, r4, r3
   107ec:	4b89      	ldr	r3, [pc, #548]	(10a14 <.text+0x10a14>)
   107ee:	429a      	cmp	r2, r3
   107f0:	d800      	bhi.n	107f4 <_wctomb_r+0x6c>
   107f2:	e0fd      	b.n	109f0 <_wctomb_r+0x268>
   107f4:	0422      	lsls	r2, r4, #16
   107f6:	2320      	movs	r3, #32
   107f8:	425b      	negs	r3, r3
   107fa:	0f12      	lsrs	r2, r2, #28
   107fc:	431a      	orrs	r2, r3
   107fe:	702a      	strb	r2, [r5, #0]
   10800:	0523      	lsls	r3, r4, #20
   10802:	2280      	movs	r2, #128
   10804:	4252      	negs	r2, r2
   10806:	0e9b      	lsrs	r3, r3, #26
   10808:	4313      	orrs	r3, r2
   1080a:	706b      	strb	r3, [r5, #1]
   1080c:	233f      	movs	r3, #63
   1080e:	4023      	ands	r3, r4
   10810:	4313      	orrs	r3, r2
   10812:	2003      	movs	r0, #3
   10814:	70ab      	strb	r3, [r5, #2]
   10816:	e0ed      	b.n	109f4 <_wctomb_r+0x26c>
   10818:	487f      	ldr	r0, [pc, #508]	(10a18 <.text+0x10a18>)
   1081a:	4b80      	ldr	r3, [pc, #512]	(10a1c <.text+0x10a1c>)
   1081c:	1822      	adds	r2, r4, r0
   1081e:	429a      	cmp	r2, r3
   10820:	d816      	bhi.n	10850 <_wctomb_r+0xc8>
   10822:	02e2      	lsls	r2, r4, #11
   10824:	2310      	movs	r3, #16
   10826:	425b      	negs	r3, r3
   10828:	0f52      	lsrs	r2, r2, #29
   1082a:	431a      	orrs	r2, r3
   1082c:	702a      	strb	r2, [r5, #0]
   1082e:	03a3      	lsls	r3, r4, #14
   10830:	2280      	movs	r2, #128
   10832:	4252      	negs	r2, r2
   10834:	0e9b      	lsrs	r3, r3, #26
   10836:	4313      	orrs	r3, r2
   10838:	706b      	strb	r3, [r5, #1]
   1083a:	0523      	lsls	r3, r4, #20
   1083c:	0e9b      	lsrs	r3, r3, #26
   1083e:	1c69      	adds	r1, r5, #1
   10840:	4313      	orrs	r3, r2
   10842:	704b      	strb	r3, [r1, #1]
   10844:	233f      	movs	r3, #63
   10846:	4023      	ands	r3, r4
   10848:	4313      	orrs	r3, r2
   1084a:	2004      	movs	r0, #4
   1084c:	708b      	strb	r3, [r1, #2]
   1084e:	e0d1      	b.n	109f4 <_wctomb_r+0x26c>
   10850:	4b73      	ldr	r3, [pc, #460]	(10a20 <.text+0x10a20>)
   10852:	18e2      	adds	r2, r4, r3
   10854:	4b73      	ldr	r3, [pc, #460]	(10a24 <.text+0x10a24>)
   10856:	429a      	cmp	r2, r3
   10858:	d81b      	bhi.n	10892 <_wctomb_r+0x10a>
   1085a:	01a2      	lsls	r2, r4, #6
   1085c:	2308      	movs	r3, #8
   1085e:	425b      	negs	r3, r3
   10860:	0f92      	lsrs	r2, r2, #30
   10862:	431a      	orrs	r2, r3
   10864:	702a      	strb	r2, [r5, #0]
   10866:	0223      	lsls	r3, r4, #8
   10868:	2280      	movs	r2, #128
   1086a:	4252      	negs	r2, r2
   1086c:	0e9b      	lsrs	r3, r3, #26
   1086e:	4313      	orrs	r3, r2
   10870:	706b      	strb	r3, [r5, #1]
   10872:	03a3      	lsls	r3, r4, #14
   10874:	0e9b      	lsrs	r3, r3, #26
   10876:	1c69      	adds	r1, r5, #1
   10878:	4313      	orrs	r3, r2
   1087a:	704b      	strb	r3, [r1, #1]
   1087c:	0523      	lsls	r3, r4, #20
   1087e:	0e9b      	lsrs	r3, r3, #26
   10880:	1c48      	adds	r0, r1, #1
   10882:	4313      	orrs	r3, r2
   10884:	7043      	strb	r3, [r0, #1]
   10886:	233f      	movs	r3, #63
   10888:	4023      	ands	r3, r4
   1088a:	4313      	orrs	r3, r2
   1088c:	7083      	strb	r3, [r0, #2]
   1088e:	2005      	movs	r0, #5
   10890:	e0b0      	b.n	109f4 <_wctomb_r+0x26c>
   10892:	4b65      	ldr	r3, [pc, #404]	(10a28 <.text+0x10a28>)
   10894:	429c      	cmp	r4, r3
   10896:	dc00      	bgt.n	1089a <_wctomb_r+0x112>
   10898:	e0aa      	b.n	109f0 <_wctomb_r+0x268>
   1089a:	0062      	lsls	r2, r4, #1
   1089c:	2304      	movs	r3, #4
   1089e:	425b      	negs	r3, r3
   108a0:	0fd2      	lsrs	r2, r2, #31
   108a2:	431a      	orrs	r2, r3
   108a4:	702a      	strb	r2, [r5, #0]
   108a6:	00a3      	lsls	r3, r4, #2
   108a8:	2280      	movs	r2, #128
   108aa:	4252      	negs	r2, r2
   108ac:	0e9b      	lsrs	r3, r3, #26
   108ae:	4313      	orrs	r3, r2
   108b0:	706b      	strb	r3, [r5, #1]
   108b2:	0223      	lsls	r3, r4, #8
   108b4:	0e9b      	lsrs	r3, r3, #26
   108b6:	1c68      	adds	r0, r5, #1
   108b8:	4313      	orrs	r3, r2
   108ba:	7043      	strb	r3, [r0, #1]
   108bc:	03a3      	lsls	r3, r4, #14
   108be:	0e9b      	lsrs	r3, r3, #26
   108c0:	1c41      	adds	r1, r0, #1
   108c2:	4313      	orrs	r3, r2
   108c4:	704b      	strb	r3, [r1, #1]
   108c6:	0523      	lsls	r3, r4, #20
   108c8:	0e9b      	lsrs	r3, r3, #26
   108ca:	1c48      	adds	r0, r1, #1
   108cc:	4313      	orrs	r3, r2
   108ce:	7043      	strb	r3, [r0, #1]
   108d0:	233f      	movs	r3, #63
   108d2:	4023      	ands	r3, r4
   108d4:	4313      	orrs	r3, r2
   108d6:	7083      	strb	r3, [r0, #2]
   108d8:	2006      	movs	r0, #6
   108da:	e08b      	b.n	109f4 <_wctomb_r+0x26c>
   108dc:	4953      	ldr	r1, [pc, #332]	(10a2c <.text+0x10a2c>)
   108de:	1c30      	adds	r0, r6, #0
   108e0:	f002 fcb4 	bl	1324c <strcmp>
   108e4:	2800      	cmp	r0, #0
   108e6:	d121      	bne.n	1092c <_wctomb_r+0x1a4>
   108e8:	2d00      	cmp	r5, #0
   108ea:	d07f      	beq.n	109ec <_wctomb_r+0x264>
   108ec:	0423      	lsls	r3, r4, #16
   108ee:	0e1a      	lsrs	r2, r3, #24
   108f0:	2a00      	cmp	r2, #0
   108f2:	d078      	beq.n	109e6 <_wctomb_r+0x25e>
   108f4:	1c13      	adds	r3, r2, #0
   108f6:	337f      	adds	r3, #127
   108f8:	061b      	lsls	r3, r3, #24
   108fa:	0e1b      	lsrs	r3, r3, #24
   108fc:	2b1e      	cmp	r3, #30
   108fe:	d905      	bls.n	1090c <_wctomb_r+0x184>
   10900:	1c13      	adds	r3, r2, #0
   10902:	3320      	adds	r3, #32
   10904:	061b      	lsls	r3, r3, #24
   10906:	0e1b      	lsrs	r3, r3, #24
   10908:	2b0f      	cmp	r3, #15
   1090a:	d871      	bhi.n	109f0 <_wctomb_r+0x268>
   1090c:	20c0      	movs	r0, #192
   1090e:	0623      	lsls	r3, r4, #24
   10910:	0600      	lsls	r0, r0, #24
   10912:	0e19      	lsrs	r1, r3, #24
   10914:	181b      	adds	r3, r3, r0
   10916:	0e1b      	lsrs	r3, r3, #24
   10918:	2b3e      	cmp	r3, #62
   1091a:	d903      	bls.n	10924 <_wctomb_r+0x19c>
   1091c:	2380      	movs	r3, #128
   1091e:	404b      	eors	r3, r1
   10920:	2b7c      	cmp	r3, #124
   10922:	d865      	bhi.n	109f0 <_wctomb_r+0x268>
   10924:	702a      	strb	r2, [r5, #0]
   10926:	7069      	strb	r1, [r5, #1]
   10928:	2002      	movs	r0, #2
   1092a:	e063      	b.n	109f4 <_wctomb_r+0x26c>
   1092c:	4940      	ldr	r1, [pc, #256]	(10a30 <.text+0x10a30>)
   1092e:	1c30      	adds	r0, r6, #0
   10930:	f002 fc8c 	bl	1324c <strcmp>
   10934:	2800      	cmp	r0, #0
   10936:	d114      	bne.n	10962 <_wctomb_r+0x1da>
   10938:	2d00      	cmp	r5, #0
   1093a:	d057      	beq.n	109ec <_wctomb_r+0x264>
   1093c:	0423      	lsls	r3, r4, #16
   1093e:	0e1a      	lsrs	r2, r3, #24
   10940:	2a00      	cmp	r2, #0
   10942:	d050      	beq.n	109e6 <_wctomb_r+0x25e>
   10944:	1c13      	adds	r3, r2, #0
   10946:	335f      	adds	r3, #95
   10948:	061b      	lsls	r3, r3, #24
   1094a:	0e1b      	lsrs	r3, r3, #24
   1094c:	2b5d      	cmp	r3, #93
   1094e:	d84f      	bhi.n	109f0 <_wctomb_r+0x268>
   10950:	20be      	movs	r0, #190
   10952:	0623      	lsls	r3, r4, #24
   10954:	05c0      	lsls	r0, r0, #23
   10956:	0e19      	lsrs	r1, r3, #24
   10958:	181b      	adds	r3, r3, r0
   1095a:	0e1b      	lsrs	r3, r3, #24
   1095c:	2b5d      	cmp	r3, #93
   1095e:	d847      	bhi.n	109f0 <_wctomb_r+0x268>
   10960:	e7e0      	b.n	10924 <_wctomb_r+0x19c>
   10962:	4934      	ldr	r1, [pc, #208]	(10a34 <.text+0x10a34>)
   10964:	1c30      	adds	r0, r6, #0
   10966:	f002 fc71 	bl	1324c <strcmp>
   1096a:	2800      	cmp	r0, #0
   1096c:	d139      	bne.n	109e2 <_wctomb_r+0x25a>
   1096e:	2d00      	cmp	r5, #0
   10970:	d03a      	beq.n	109e8 <_wctomb_r+0x260>
   10972:	0623      	lsls	r3, r4, #24
   10974:	0e1e      	lsrs	r6, r3, #24
   10976:	0423      	lsls	r3, r4, #16
   10978:	0e19      	lsrs	r1, r3, #24
   1097a:	2900      	cmp	r1, #0
   1097c:	d01f      	beq.n	109be <_wctomb_r+0x236>
   1097e:	1c0b      	adds	r3, r1, #0
   10980:	3b21      	subs	r3, #33
   10982:	061b      	lsls	r3, r3, #24
   10984:	0e1b      	lsrs	r3, r3, #24
   10986:	2b5d      	cmp	r3, #93
   10988:	d832      	bhi.n	109f0 <_wctomb_r+0x268>
   1098a:	1c33      	adds	r3, r6, #0
   1098c:	3b21      	subs	r3, #33
   1098e:	061b      	lsls	r3, r3, #24
   10990:	0e1b      	lsrs	r3, r3, #24
   10992:	2b5d      	cmp	r3, #93
   10994:	d82c      	bhi.n	109f0 <_wctomb_r+0x268>
   10996:	683b      	ldr	r3, [r7, #0]
   10998:	2b00      	cmp	r3, #0
   1099a:	d001      	beq.n	109a0 <_wctomb_r+0x218>
   1099c:	2000      	movs	r0, #0
   1099e:	e00a      	b.n	109b6 <_wctomb_r+0x22e>
   109a0:	2301      	movs	r3, #1
   109a2:	603b      	str	r3, [r7, #0]
   109a4:	231b      	movs	r3, #27
   109a6:	702b      	strb	r3, [r5, #0]
   109a8:	2324      	movs	r3, #36
   109aa:	706b      	strb	r3, [r5, #1]
   109ac:	1c6a      	adds	r2, r5, #1
   109ae:	2342      	movs	r3, #66
   109b0:	7053      	strb	r3, [r2, #1]
   109b2:	1c95      	adds	r5, r2, #2
   109b4:	2003      	movs	r0, #3
   109b6:	3002      	adds	r0, #2
   109b8:	7029      	strb	r1, [r5, #0]
   109ba:	706e      	strb	r6, [r5, #1]
   109bc:	e01a      	b.n	109f4 <_wctomb_r+0x26c>
   109be:	683b      	ldr	r3, [r7, #0]
   109c0:	2b00      	cmp	r3, #0
   109c2:	d101      	bne.n	109c8 <_wctomb_r+0x240>
   109c4:	2000      	movs	r0, #0
   109c6:	e009      	b.n	109dc <_wctomb_r+0x254>
   109c8:	231b      	movs	r3, #27
   109ca:	6039      	str	r1, [r7, #0]
   109cc:	702b      	strb	r3, [r5, #0]
   109ce:	2328      	movs	r3, #40
   109d0:	706b      	strb	r3, [r5, #1]
   109d2:	1c6a      	adds	r2, r5, #1
   109d4:	2342      	movs	r3, #66
   109d6:	7053      	strb	r3, [r2, #1]
   109d8:	1c95      	adds	r5, r2, #2
   109da:	2003      	movs	r0, #3
   109dc:	3001      	adds	r0, #1
   109de:	702e      	strb	r6, [r5, #0]
   109e0:	e008      	b.n	109f4 <_wctomb_r+0x26c>
   109e2:	2d00      	cmp	r5, #0
   109e4:	d002      	beq.n	109ec <_wctomb_r+0x264>
   109e6:	702c      	strb	r4, [r5, #0]
   109e8:	2001      	movs	r0, #1
   109ea:	e003      	b.n	109f4 <_wctomb_r+0x26c>
   109ec:	2000      	movs	r0, #0
   109ee:	e001      	b.n	109f4 <_wctomb_r+0x26c>
   109f0:	2001      	movs	r0, #1
   109f2:	4240      	negs	r0, r0
   109f4:	bcf0      	pop	{r4, r5, r6, r7}
   109f6:	bc02      	pop	{r1}
   109f8:	4708      	bx	r1
   109fa:	0000      	lsls	r0, r0, #0
   109fc:	046c      	lsls	r4, r5, #17
   109fe:	4000      	ands	r0, r0
   10a00:	ded8      	bal.n	109b4 <_wctomb_r+0x22c>
   10a02:	0001      	lsls	r1, r0, #0
   10a04:	077f      	lsls	r7, r7, #29
   10a06:	0000      	lsls	r0, r0, #0
   10a08:	f800 ffff 	strb.w	pc, [r0, #255]!
   10a0c:	f7ff 0000 	undefined
   10a10:	2800      	cmp	r0, #0
   10a12:	ffff 07ff 	vqshl.u64	q8, <illegal reg q15.5>, #63
   10a16:	0000      	lsls	r0, r0, #0
   10a18:	0000      	lsls	r0, r0, #0
   10a1a:	ffff ffff 	undefined
   10a1e:	001e      	lsls	r6, r3, #0
   10a20:	0000      	lsls	r0, r0, #0
   10a22:	ffe0 ffff 	undefined
   10a26:	03df      	lsls	r7, r3, #15
   10a28:	ffff 03ff 	vrsra.u64	q8, <illegal reg q15.5>, #1
   10a2c:	dee0      	bal.n	109f0 <_wctomb_r+0x268>
   10a2e:	0001      	lsls	r1, r0, #0
   10a30:	dee8      	bal.n	10a04 <.text+0x10a04>
   10a32:	0001      	lsls	r1, r0, #0
   10a34:	def0      	bal.n	10a18 <.text+0x10a18>
   10a36:	0001      	lsls	r1, r0, #0

00010a38 <__swsetup>:
   10a38:	b530      	push	{r4, r5, lr}
   10a3a:	4b23      	ldr	r3, [pc, #140]	(10ac8 <.text+0x10ac8>)
   10a3c:	1c04      	adds	r4, r0, #0
   10a3e:	6818      	ldr	r0, [r3, #0]
   10a40:	2800      	cmp	r0, #0
   10a42:	d004      	beq.n	10a4e <__swsetup+0x16>
   10a44:	6b83      	ldr	r3, [r0, #56]
   10a46:	2b00      	cmp	r3, #0
   10a48:	d101      	bne.n	10a4e <__swsetup+0x16>
   10a4a:	f000 ff37 	bl	118bc <__sinit>
   10a4e:	89a2      	ldrh	r2, [r4, #12]
   10a50:	2308      	movs	r3, #8
   10a52:	1c15      	adds	r5, r2, #0
   10a54:	401d      	ands	r5, r3
   10a56:	d11e      	bne.n	10a96 <__swsetup+0x5e>
   10a58:	06d3      	lsls	r3, r2, #27
   10a5a:	d402      	bmi.n	10a62 <__swsetup+0x2a>
   10a5c:	2001      	movs	r0, #1
   10a5e:	4240      	negs	r0, r0
   10a60:	e02f      	b.n	10ac2 <__swsetup+0x8a>
   10a62:	0753      	lsls	r3, r2, #29
   10a64:	d513      	bpl.n	10a8e <__swsetup+0x56>
   10a66:	6b21      	ldr	r1, [r4, #48]
   10a68:	2900      	cmp	r1, #0
   10a6a:	d008      	beq.n	10a7e <__swsetup+0x46>
   10a6c:	1c23      	adds	r3, r4, #0
   10a6e:	3340      	adds	r3, #64
   10a70:	4299      	cmp	r1, r3
   10a72:	d003      	beq.n	10a7c <__swsetup+0x44>
   10a74:	4b14      	ldr	r3, [pc, #80]	(10ac8 <.text+0x10ac8>)
   10a76:	6818      	ldr	r0, [r3, #0]
   10a78:	f001 f82c 	bl	11ad4 <_free_r>
   10a7c:	6325      	str	r5, [r4, #48]
   10a7e:	89a3      	ldrh	r3, [r4, #12]
   10a80:	2224      	movs	r2, #36
   10a82:	4393      	bics	r3, r2
   10a84:	81a3      	strh	r3, [r4, #12]
   10a86:	2300      	movs	r3, #0
   10a88:	6063      	str	r3, [r4, #4]
   10a8a:	6923      	ldr	r3, [r4, #16]
   10a8c:	6023      	str	r3, [r4, #0]
   10a8e:	89a3      	ldrh	r3, [r4, #12]
   10a90:	2208      	movs	r2, #8
   10a92:	4313      	orrs	r3, r2
   10a94:	81a3      	strh	r3, [r4, #12]
   10a96:	6923      	ldr	r3, [r4, #16]
   10a98:	2b00      	cmp	r3, #0
   10a9a:	d102      	bne.n	10aa2 <__swsetup+0x6a>
   10a9c:	1c20      	adds	r0, r4, #0
   10a9e:	f001 fab1 	bl	12004 <__smakebuf>
   10aa2:	89a3      	ldrh	r3, [r4, #12]
   10aa4:	07da      	lsls	r2, r3, #31
   10aa6:	d505      	bpl.n	10ab4 <__swsetup+0x7c>
   10aa8:	2300      	movs	r3, #0
   10aaa:	60a3      	str	r3, [r4, #8]
   10aac:	6963      	ldr	r3, [r4, #20]
   10aae:	425b      	negs	r3, r3
   10ab0:	61a3      	str	r3, [r4, #24]
   10ab2:	e005      	b.n	10ac0 <__swsetup+0x88>
   10ab4:	079a      	lsls	r2, r3, #30
   10ab6:	d501      	bpl.n	10abc <__swsetup+0x84>
   10ab8:	2300      	movs	r3, #0
   10aba:	e000      	b.n	10abe <__swsetup+0x86>
   10abc:	6963      	ldr	r3, [r4, #20]
   10abe:	60a3      	str	r3, [r4, #8]
   10ac0:	2000      	movs	r0, #0
   10ac2:	bc30      	pop	{r4, r5}
   10ac4:	bc02      	pop	{r1}
   10ac6:	4708      	bx	r1
   10ac8:	0064      	lsls	r4, r4, #1
   10aca:	4000      	ands	r0, r0

00010acc <quorem>:
   10acc:	b5f0      	push	{r4, r5, r6, r7, lr}
   10ace:	690a      	ldr	r2, [r1, #16]
   10ad0:	6903      	ldr	r3, [r0, #16]
   10ad2:	b089      	sub	sp, #36
   10ad4:	9001      	str	r0, [sp, #4]
   10ad6:	9100      	str	r1, [sp, #0]
   10ad8:	4293      	cmp	r3, r2
   10ada:	da01      	bge.n	10ae0 <quorem+0x14>
   10adc:	2000      	movs	r0, #0
   10ade:	e089      	b.n	10bf4 <quorem+0x128>
   10ae0:	1e56      	subs	r6, r2, #1
   10ae2:	9800      	ldr	r0, [sp, #0]
   10ae4:	9a01      	ldr	r2, [sp, #4]
   10ae6:	3014      	adds	r0, #20
   10ae8:	3214      	adds	r2, #20
   10aea:	00b3      	lsls	r3, r6, #2
   10aec:	18c1      	adds	r1, r0, r3
   10aee:	18d3      	adds	r3, r2, r3
   10af0:	9106      	str	r1, [sp, #24]
   10af2:	9305      	str	r3, [sp, #20]
   10af4:	6809      	ldr	r1, [r1, #0]
   10af6:	681b      	ldr	r3, [r3, #0]
   10af8:	9008      	str	r0, [sp, #32]
   10afa:	3101      	adds	r1, #1
   10afc:	1c18      	adds	r0, r3, #0
   10afe:	9207      	str	r2, [sp, #28]
   10b00:	9302      	str	r3, [sp, #8]
   10b02:	f002 fc39 	bl	13378 <__aeabi_uidiv>
   10b06:	9004      	str	r0, [sp, #16]
   10b08:	2800      	cmp	r0, #0
   10b0a:	d036      	beq.n	10b7a <quorem+0xae>
   10b0c:	2000      	movs	r0, #0
   10b0e:	9d07      	ldr	r5, [sp, #28]
   10b10:	9f08      	ldr	r7, [sp, #32]
   10b12:	9003      	str	r0, [sp, #12]
   10b14:	4684      	mov	ip, r0
   10b16:	cf04      	ldmia	r7!, {r2}
   10b18:	4c38      	ldr	r4, [pc, #224]	(10bfc <.text+0x10bfc>)
   10b1a:	9804      	ldr	r0, [sp, #16]
   10b1c:	1c13      	adds	r3, r2, #0
   10b1e:	4023      	ands	r3, r4
   10b20:	1c01      	adds	r1, r0, #0
   10b22:	4359      	muls	r1, r3
   10b24:	0c12      	lsrs	r2, r2, #16
   10b26:	4342      	muls	r2, r0
   10b28:	4461      	add	r1, ip
   10b2a:	0c0b      	lsrs	r3, r1, #16
   10b2c:	18d2      	adds	r2, r2, r3
   10b2e:	0c13      	lsrs	r3, r2, #16
   10b30:	469c      	mov	ip, r3
   10b32:	682b      	ldr	r3, [r5, #0]
   10b34:	1c18      	adds	r0, r3, #0
   10b36:	4021      	ands	r1, r4
   10b38:	4020      	ands	r0, r4
   10b3a:	1a40      	subs	r0, r0, r1
   10b3c:	9903      	ldr	r1, [sp, #12]
   10b3e:	4022      	ands	r2, r4
   10b40:	1840      	adds	r0, r0, r1
   10b42:	0c1b      	lsrs	r3, r3, #16
   10b44:	1a9b      	subs	r3, r3, r2
   10b46:	1402      	asrs	r2, r0, #16
   10b48:	189b      	adds	r3, r3, r2
   10b4a:	141a      	asrs	r2, r3, #16
   10b4c:	806b      	strh	r3, [r5, #2]
   10b4e:	9b06      	ldr	r3, [sp, #24]
   10b50:	8028      	strh	r0, [r5, #0]
   10b52:	9203      	str	r2, [sp, #12]
   10b54:	3504      	adds	r5, #4
   10b56:	429f      	cmp	r7, r3
   10b58:	d9dd      	bls.n	10b16 <quorem+0x4a>
   10b5a:	9802      	ldr	r0, [sp, #8]
   10b5c:	2800      	cmp	r0, #0
   10b5e:	d001      	beq.n	10b64 <quorem+0x98>
   10b60:	e00b      	b.n	10b7a <quorem+0xae>
   10b62:	3e01      	subs	r6, #1
   10b64:	9905      	ldr	r1, [sp, #20]
   10b66:	9a07      	ldr	r2, [sp, #28]
   10b68:	3904      	subs	r1, #4
   10b6a:	9105      	str	r1, [sp, #20]
   10b6c:	4291      	cmp	r1, r2
   10b6e:	d902      	bls.n	10b76 <quorem+0xaa>
   10b70:	680b      	ldr	r3, [r1, #0]
   10b72:	2b00      	cmp	r3, #0
   10b74:	d0f5      	beq.n	10b62 <quorem+0x96>
   10b76:	9b01      	ldr	r3, [sp, #4]
   10b78:	611e      	str	r6, [r3, #16]
   10b7a:	9801      	ldr	r0, [sp, #4]
   10b7c:	9900      	ldr	r1, [sp, #0]
   10b7e:	f001 fd9d 	bl	126bc <__mcmp>
   10b82:	2800      	cmp	r0, #0
   10b84:	db35      	blt.n	10bf2 <quorem+0x126>
   10b86:	9804      	ldr	r0, [sp, #16]
   10b88:	3001      	adds	r0, #1
   10b8a:	2700      	movs	r7, #0
   10b8c:	9004      	str	r0, [sp, #16]
   10b8e:	9d07      	ldr	r5, [sp, #28]
   10b90:	46bc      	mov	ip, r7
   10b92:	9908      	ldr	r1, [sp, #32]
   10b94:	c904      	ldmia	r1!, {r2}
   10b96:	4c19      	ldr	r4, [pc, #100]	(10bfc <.text+0x10bfc>)
   10b98:	9108      	str	r1, [sp, #32]
   10b9a:	1c11      	adds	r1, r2, #0
   10b9c:	4021      	ands	r1, r4
   10b9e:	4461      	add	r1, ip
   10ba0:	0c0b      	lsrs	r3, r1, #16
   10ba2:	0c12      	lsrs	r2, r2, #16
   10ba4:	18d2      	adds	r2, r2, r3
   10ba6:	0c13      	lsrs	r3, r2, #16
   10ba8:	469c      	mov	ip, r3
   10baa:	682b      	ldr	r3, [r5, #0]
   10bac:	1c18      	adds	r0, r3, #0
   10bae:	4021      	ands	r1, r4
   10bb0:	4020      	ands	r0, r4
   10bb2:	1a40      	subs	r0, r0, r1
   10bb4:	19c0      	adds	r0, r0, r7
   10bb6:	4022      	ands	r2, r4
   10bb8:	0c1b      	lsrs	r3, r3, #16
   10bba:	1a9b      	subs	r3, r3, r2
   10bbc:	8028      	strh	r0, [r5, #0]
   10bbe:	1402      	asrs	r2, r0, #16
   10bc0:	9906      	ldr	r1, [sp, #24]
   10bc2:	9808      	ldr	r0, [sp, #32]
   10bc4:	189b      	adds	r3, r3, r2
   10bc6:	806b      	strh	r3, [r5, #2]
   10bc8:	141f      	asrs	r7, r3, #16
   10bca:	3504      	adds	r5, #4
   10bcc:	4288      	cmp	r0, r1
   10bce:	d9e0      	bls.n	10b92 <quorem+0xc6>
   10bd0:	9807      	ldr	r0, [sp, #28]
   10bd2:	00b3      	lsls	r3, r6, #2
   10bd4:	18c2      	adds	r2, r0, r3
   10bd6:	6813      	ldr	r3, [r2, #0]
   10bd8:	2b00      	cmp	r3, #0
   10bda:	d001      	beq.n	10be0 <quorem+0x114>
   10bdc:	e009      	b.n	10bf2 <quorem+0x126>
   10bde:	3e01      	subs	r6, #1
   10be0:	9907      	ldr	r1, [sp, #28]
   10be2:	3a04      	subs	r2, #4
   10be4:	428a      	cmp	r2, r1
   10be6:	d902      	bls.n	10bee <quorem+0x122>
   10be8:	6813      	ldr	r3, [r2, #0]
   10bea:	2b00      	cmp	r3, #0
   10bec:	d0f7      	beq.n	10bde <quorem+0x112>
   10bee:	9a01      	ldr	r2, [sp, #4]
   10bf0:	6116      	str	r6, [r2, #16]
   10bf2:	9804      	ldr	r0, [sp, #16]
   10bf4:	b009      	add	sp, #36
   10bf6:	bcf0      	pop	{r4, r5, r6, r7}
   10bf8:	bc02      	pop	{r1}
   10bfa:	4708      	bx	r1
   10bfc:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

00010c00 <_dtoa_r>:
   10c00:	b5f0      	push	{r4, r5, r6, r7, lr}
   10c02:	b0a4      	sub	sp, #144
   10c04:	9103      	str	r1, [sp, #12]
   10c06:	9204      	str	r2, [sp, #16]
   10c08:	6c01      	ldr	r1, [r0, #64]
   10c0a:	9002      	str	r0, [sp, #8]
   10c0c:	9301      	str	r3, [sp, #4]
   10c0e:	9c2b      	ldr	r4, [sp, #172]
   10c10:	2900      	cmp	r1, #0
   10c12:	d00a      	beq.n	10c2a <_dtoa_r+0x2a>
   10c14:	6c43      	ldr	r3, [r0, #68]
   10c16:	604b      	str	r3, [r1, #4]
   10c18:	6c42      	ldr	r2, [r0, #68]
   10c1a:	2301      	movs	r3, #1
   10c1c:	4093      	lsls	r3, r2
   10c1e:	608b      	str	r3, [r1, #8]
   10c20:	f001 fce6 	bl	125f0 <_Bfree>
   10c24:	9802      	ldr	r0, [sp, #8]
   10c26:	2300      	movs	r3, #0
   10c28:	6403      	str	r3, [r0, #64]
   10c2a:	9a03      	ldr	r2, [sp, #12]
   10c2c:	2a00      	cmp	r2, #0
   10c2e:	da05      	bge.n	10c3c <_dtoa_r+0x3c>
   10c30:	2301      	movs	r3, #1
   10c32:	6023      	str	r3, [r4, #0]
   10c34:	4bcd      	ldr	r3, [pc, #820]	(10f6c <.text+0x10f6c>)
   10c36:	401a      	ands	r2, r3
   10c38:	9203      	str	r2, [sp, #12]
   10c3a:	e001      	b.n	10c40 <_dtoa_r+0x40>
   10c3c:	2300      	movs	r3, #0
   10c3e:	6023      	str	r3, [r4, #0]
   10c40:	9e03      	ldr	r6, [sp, #12]
   10c42:	4acb      	ldr	r2, [pc, #812]	(10f70 <.text+0x10f70>)
   10c44:	1c33      	adds	r3, r6, #0
   10c46:	4013      	ands	r3, r2
   10c48:	4293      	cmp	r3, r2
   10c4a:	d119      	bne.n	10c80 <_dtoa_r+0x80>
   10c4c:	4bc9      	ldr	r3, [pc, #804]	(10f74 <.text+0x10f74>)
   10c4e:	992a      	ldr	r1, [sp, #168]
   10c50:	9a04      	ldr	r2, [sp, #16]
   10c52:	600b      	str	r3, [r1, #0]
   10c54:	2a00      	cmp	r2, #0
   10c56:	d104      	bne.n	10c62 <_dtoa_r+0x62>
   10c58:	4bc7      	ldr	r3, [pc, #796]	(10f78 <.text+0x10f78>)
   10c5a:	421e      	tst	r6, r3
   10c5c:	d101      	bne.n	10c62 <_dtoa_r+0x62>
   10c5e:	48c7      	ldr	r0, [pc, #796]	(10f7c <.text+0x10f7c>)
   10c60:	e000      	b.n	10c64 <_dtoa_r+0x64>
   10c62:	48c7      	ldr	r0, [pc, #796]	(10f80 <.text+0x10f80>)
   10c64:	9b2c      	ldr	r3, [sp, #176]
   10c66:	2b00      	cmp	r3, #0
   10c68:	d101      	bne.n	10c6e <_dtoa_r+0x6e>
   10c6a:	f000 fdc3 	bl	117f4 <.text+0x117f4>
   10c6e:	78c3      	ldrb	r3, [r0, #3]
   10c70:	1cc2      	adds	r2, r0, #3
   10c72:	2b00      	cmp	r3, #0
   10c74:	d000      	beq.n	10c78 <_dtoa_r+0x78>
   10c76:	3205      	adds	r2, #5
   10c78:	9c2c      	ldr	r4, [sp, #176]
   10c7a:	6022      	str	r2, [r4, #0]
   10c7c:	f000 fdba 	bl	117f4 <.text+0x117f4>
   10c80:	9803      	ldr	r0, [sp, #12]
   10c82:	9904      	ldr	r1, [sp, #16]
   10c84:	4abf      	ldr	r2, [pc, #764]	(10f84 <.text+0x10f84>)
   10c86:	4bc0      	ldr	r3, [pc, #768]	(10f88 <.text+0x10f88>)
   10c88:	9005      	str	r0, [sp, #20]
   10c8a:	9106      	str	r1, [sp, #24]
   10c8c:	f00c fb4e 	bl	1d32c <____nedf2_from_thumb>
   10c90:	2800      	cmp	r0, #0
   10c92:	d10e      	bne.n	10cb2 <_dtoa_r+0xb2>
   10c94:	992a      	ldr	r1, [sp, #168]
   10c96:	9a2c      	ldr	r2, [sp, #176]
   10c98:	2301      	movs	r3, #1
   10c9a:	600b      	str	r3, [r1, #0]
   10c9c:	2a00      	cmp	r2, #0
   10c9e:	d102      	bne.n	10ca6 <_dtoa_r+0xa6>
   10ca0:	48ba      	ldr	r0, [pc, #744]	(10f8c <.text+0x10f8c>)
   10ca2:	f000 fda7 	bl	117f4 <.text+0x117f4>
   10ca6:	4bba      	ldr	r3, [pc, #744]	(10f90 <.text+0x10f90>)
   10ca8:	9c2c      	ldr	r4, [sp, #176]
   10caa:	1e58      	subs	r0, r3, #1
   10cac:	6023      	str	r3, [r4, #0]
   10cae:	f000 fda1 	bl	117f4 <.text+0x117f4>
   10cb2:	ab22      	add	r3, sp, #136
   10cb4:	9300      	str	r3, [sp, #0]
   10cb6:	9802      	ldr	r0, [sp, #8]
   10cb8:	ab23      	add	r3, sp, #140
   10cba:	9905      	ldr	r1, [sp, #20]
   10cbc:	9a06      	ldr	r2, [sp, #24]
   10cbe:	f001 fe1f 	bl	12900 <_d2b>
   10cc2:	0073      	lsls	r3, r6, #1
   10cc4:	0d5c      	lsrs	r4, r3, #21
   10cc6:	9014      	str	r0, [sp, #80]
   10cc8:	2c00      	cmp	r4, #0
   10cca:	d00b      	beq.n	10ce4 <_dtoa_r+0xe4>
   10ccc:	9805      	ldr	r0, [sp, #20]
   10cce:	9906      	ldr	r1, [sp, #24]
   10cd0:	4ba9      	ldr	r3, [pc, #676]	(10f78 <.text+0x10f78>)
   10cd2:	4ab0      	ldr	r2, [pc, #704]	(10f94 <.text+0x10f94>)
   10cd4:	4003      	ands	r3, r0
   10cd6:	1c18      	adds	r0, r3, #0
   10cd8:	4310      	orrs	r0, r2
   10cda:	4aaf      	ldr	r2, [pc, #700]	(10f98 <.text+0x10f98>)
   10cdc:	2300      	movs	r3, #0
   10cde:	18a6      	adds	r6, r4, r2
   10ce0:	9313      	str	r3, [sp, #76]
   10ce2:	e023      	b.n	10d2c <_dtoa_r+0x12c>
   10ce4:	9b22      	ldr	r3, [sp, #136]
   10ce6:	4cad      	ldr	r4, [pc, #692]	(10f9c <.text+0x10f9c>)
   10ce8:	9a23      	ldr	r2, [sp, #140]
   10cea:	191b      	adds	r3, r3, r4
   10cec:	189d      	adds	r5, r3, r2
   10cee:	2d20      	cmp	r5, #32
   10cf0:	dd09      	ble.n	10d06 <_dtoa_r+0x106>
   10cf2:	2240      	movs	r2, #64
   10cf4:	1b52      	subs	r2, r2, r5
   10cf6:	1c2b      	adds	r3, r5, #0
   10cf8:	9804      	ldr	r0, [sp, #16]
   10cfa:	4096      	lsls	r6, r2
   10cfc:	3b20      	subs	r3, #32
   10cfe:	40d8      	lsrs	r0, r3
   10d00:	1c34      	adds	r4, r6, #0
   10d02:	4304      	orrs	r4, r0
   10d04:	e003      	b.n	10d0e <_dtoa_r+0x10e>
   10d06:	2320      	movs	r3, #32
   10d08:	9c04      	ldr	r4, [sp, #16]
   10d0a:	1b5b      	subs	r3, r3, r5
   10d0c:	409c      	lsls	r4, r3
   10d0e:	1c20      	adds	r0, r4, #0
   10d10:	f00c fb14 	bl	1d33c <____floatsidf_from_thumb>
   10d14:	2c00      	cmp	r4, #0
   10d16:	da03      	bge.n	10d20 <_dtoa_r+0x120>
   10d18:	4aa1      	ldr	r2, [pc, #644]	(10fa0 <.text+0x10fa0>)
   10d1a:	4ba2      	ldr	r3, [pc, #648]	(10fa4 <.text+0x10fa4>)
   10d1c:	f00c fb12 	bl	1d344 <____adddf3_from_thumb>
   10d20:	4aa1      	ldr	r2, [pc, #644]	(10fa8 <.text+0x10fa8>)
   10d22:	4ba2      	ldr	r3, [pc, #648]	(10fac <.text+0x10fac>)
   10d24:	2401      	movs	r4, #1
   10d26:	9413      	str	r4, [sp, #76]
   10d28:	1880      	adds	r0, r0, r2
   10d2a:	18ee      	adds	r6, r5, r3
   10d2c:	4aa0      	ldr	r2, [pc, #640]	(10fb0 <.text+0x10fb0>)
   10d2e:	4ba1      	ldr	r3, [pc, #644]	(10fb4 <.text+0x10fb4>)
   10d30:	f00c fb0c 	bl	1d34c <____subdf3_from_thumb>
   10d34:	4aa0      	ldr	r2, [pc, #640]	(10fb8 <.text+0x10fb8>)
   10d36:	4ba1      	ldr	r3, [pc, #644]	(10fbc <.text+0x10fbc>)
   10d38:	f00c fb0c 	bl	1d354 <____muldf3_from_thumb>
   10d3c:	4aa0      	ldr	r2, [pc, #640]	(10fc0 <.text+0x10fc0>)
   10d3e:	4ba1      	ldr	r3, [pc, #644]	(10fc4 <.text+0x10fc4>)
   10d40:	f00c fb00 	bl	1d344 <____adddf3_from_thumb>
   10d44:	1c04      	adds	r4, r0, #0
   10d46:	1c30      	adds	r0, r6, #0
   10d48:	1c0d      	adds	r5, r1, #0
   10d4a:	f00c faf7 	bl	1d33c <____floatsidf_from_thumb>
   10d4e:	4a9e      	ldr	r2, [pc, #632]	(10fc8 <.text+0x10fc8>)
   10d50:	4b9e      	ldr	r3, [pc, #632]	(10fcc <.text+0x10fcc>)
   10d52:	f00c faff 	bl	1d354 <____muldf3_from_thumb>
   10d56:	1c02      	adds	r2, r0, #0
   10d58:	1c0b      	adds	r3, r1, #0
   10d5a:	1c20      	adds	r0, r4, #0
   10d5c:	1c29      	adds	r1, r5, #0
   10d5e:	f00c faf1 	bl	1d344 <____adddf3_from_thumb>
   10d62:	1c04      	adds	r4, r0, #0
   10d64:	1c0d      	adds	r5, r1, #0
   10d66:	f00c faf9 	bl	1d35c <____fixdfsi_from_thumb>
   10d6a:	1c29      	adds	r1, r5, #0
   10d6c:	900e      	str	r0, [sp, #56]
   10d6e:	4a85      	ldr	r2, [pc, #532]	(10f84 <.text+0x10f84>)
   10d70:	4b85      	ldr	r3, [pc, #532]	(10f88 <.text+0x10f88>)
   10d72:	1c20      	adds	r0, r4, #0
   10d74:	f00c fad6 	bl	1d324 <____ltdf2_from_thumb>
   10d78:	2800      	cmp	r0, #0
   10d7a:	da0d      	bge.n	10d98 <_dtoa_r+0x198>
   10d7c:	980e      	ldr	r0, [sp, #56]
   10d7e:	f00c fadd 	bl	1d33c <____floatsidf_from_thumb>
   10d82:	1c02      	adds	r2, r0, #0
   10d84:	1c0b      	adds	r3, r1, #0
   10d86:	1c20      	adds	r0, r4, #0
   10d88:	1c29      	adds	r1, r5, #0
   10d8a:	f00c facf 	bl	1d32c <____nedf2_from_thumb>
   10d8e:	2800      	cmp	r0, #0
   10d90:	d002      	beq.n	10d98 <_dtoa_r+0x198>
   10d92:	980e      	ldr	r0, [sp, #56]
   10d94:	3801      	subs	r0, #1
   10d96:	900e      	str	r0, [sp, #56]
   10d98:	990e      	ldr	r1, [sp, #56]
   10d9a:	2916      	cmp	r1, #22
   10d9c:	d901      	bls.n	10da2 <_dtoa_r+0x1a2>
   10d9e:	2201      	movs	r2, #1
   10da0:	e012      	b.n	10dc8 <_dtoa_r+0x1c8>
   10da2:	9c0e      	ldr	r4, [sp, #56]
   10da4:	4b8a      	ldr	r3, [pc, #552]	(10fd0 <.text+0x10fd0>)
   10da6:	00e2      	lsls	r2, r4, #3
   10da8:	18d2      	adds	r2, r2, r3
   10daa:	9805      	ldr	r0, [sp, #20]
   10dac:	9906      	ldr	r1, [sp, #24]
   10dae:	6853      	ldr	r3, [r2, #4]
   10db0:	6812      	ldr	r2, [r2, #0]
   10db2:	f00c fab7 	bl	1d324 <____ltdf2_from_thumb>
   10db6:	2800      	cmp	r0, #0
   10db8:	db02      	blt.n	10dc0 <_dtoa_r+0x1c0>
   10dba:	2000      	movs	r0, #0
   10dbc:	900f      	str	r0, [sp, #60]
   10dbe:	e004      	b.n	10dca <_dtoa_r+0x1ca>
   10dc0:	990e      	ldr	r1, [sp, #56]
   10dc2:	3901      	subs	r1, #1
   10dc4:	910e      	str	r1, [sp, #56]
   10dc6:	2200      	movs	r2, #0
   10dc8:	920f      	str	r2, [sp, #60]
   10dca:	9b22      	ldr	r3, [sp, #136]
   10dcc:	1b9b      	subs	r3, r3, r6
   10dce:	1e5a      	subs	r2, r3, #1
   10dd0:	d403      	bmi.n	10dda <_dtoa_r+0x1da>
   10dd2:	2300      	movs	r3, #0
   10dd4:	9211      	str	r2, [sp, #68]
   10dd6:	9309      	str	r3, [sp, #36]
   10dd8:	e003      	b.n	10de2 <_dtoa_r+0x1e2>
   10dda:	4252      	negs	r2, r2
   10ddc:	2400      	movs	r4, #0
   10dde:	9209      	str	r2, [sp, #36]
   10de0:	9411      	str	r4, [sp, #68]
   10de2:	980e      	ldr	r0, [sp, #56]
   10de4:	2800      	cmp	r0, #0
   10de6:	db06      	blt.n	10df6 <_dtoa_r+0x1f6>
   10de8:	9911      	ldr	r1, [sp, #68]
   10dea:	2200      	movs	r2, #0
   10dec:	1809      	adds	r1, r1, r0
   10dee:	9111      	str	r1, [sp, #68]
   10df0:	9012      	str	r0, [sp, #72]
   10df2:	920a      	str	r2, [sp, #40]
   10df4:	e007      	b.n	10e06 <_dtoa_r+0x206>
   10df6:	9b09      	ldr	r3, [sp, #36]
   10df8:	9c0e      	ldr	r4, [sp, #56]
   10dfa:	2100      	movs	r1, #0
   10dfc:	1b1b      	subs	r3, r3, r4
   10dfe:	4260      	negs	r0, r4
   10e00:	9309      	str	r3, [sp, #36]
   10e02:	900a      	str	r0, [sp, #40]
   10e04:	9112      	str	r1, [sp, #72]
   10e06:	9a01      	ldr	r2, [sp, #4]
   10e08:	2a09      	cmp	r2, #9
   10e0a:	d81b      	bhi.n	10e44 <_dtoa_r+0x244>
   10e0c:	2a05      	cmp	r2, #5
   10e0e:	dc01      	bgt.n	10e14 <_dtoa_r+0x214>
   10e10:	2401      	movs	r4, #1
   10e12:	e003      	b.n	10e1c <_dtoa_r+0x21c>
   10e14:	9b01      	ldr	r3, [sp, #4]
   10e16:	3b04      	subs	r3, #4
   10e18:	9301      	str	r3, [sp, #4]
   10e1a:	2400      	movs	r4, #0
   10e1c:	9801      	ldr	r0, [sp, #4]
   10e1e:	2805      	cmp	r0, #5
   10e20:	d803      	bhi.n	10e2a <_dtoa_r+0x22a>
   10e22:	4a6c      	ldr	r2, [pc, #432]	(10fd4 <.text+0x10fd4>)
   10e24:	0083      	lsls	r3, r0, #2
   10e26:	589b      	ldr	r3, [r3, r2]
   10e28:	469f      	mov	pc, r3
   10e2a:	2101      	movs	r1, #1
   10e2c:	4249      	negs	r1, r1
   10e2e:	2201      	movs	r2, #1
   10e30:	910c      	str	r1, [sp, #48]
   10e32:	910d      	str	r1, [sp, #52]
   10e34:	9210      	str	r2, [sp, #64]
   10e36:	e02f      	b.n	10e98 <_dtoa_r+0x298>
   10e38:	2301      	movs	r3, #1
   10e3a:	9310      	str	r3, [sp, #64]
   10e3c:	e020      	b.n	10e80 <_dtoa_r+0x280>
   10e3e:	2001      	movs	r0, #1
   10e40:	9010      	str	r0, [sp, #64]
   10e42:	e00e      	b.n	10e62 <_dtoa_r+0x262>
   10e44:	2100      	movs	r1, #0
   10e46:	9101      	str	r1, [sp, #4]
   10e48:	2401      	movs	r4, #1
   10e4a:	2301      	movs	r3, #1
   10e4c:	425b      	negs	r3, r3
   10e4e:	2200      	movs	r2, #0
   10e50:	2001      	movs	r0, #1
   10e52:	2612      	movs	r6, #18
   10e54:	9229      	str	r2, [sp, #164]
   10e56:	930c      	str	r3, [sp, #48]
   10e58:	930d      	str	r3, [sp, #52]
   10e5a:	9010      	str	r0, [sp, #64]
   10e5c:	e01c      	b.n	10e98 <_dtoa_r+0x298>
   10e5e:	2100      	movs	r1, #0
   10e60:	9110      	str	r1, [sp, #64]
   10e62:	9a29      	ldr	r2, [sp, #164]
   10e64:	2a00      	cmp	r2, #0
   10e66:	dd03      	ble.n	10e70 <_dtoa_r+0x270>
   10e68:	1c16      	adds	r6, r2, #0
   10e6a:	920c      	str	r2, [sp, #48]
   10e6c:	920d      	str	r2, [sp, #52]
   10e6e:	e013      	b.n	10e98 <_dtoa_r+0x298>
   10e70:	2601      	movs	r6, #1
   10e72:	2301      	movs	r3, #1
   10e74:	9329      	str	r3, [sp, #164]
   10e76:	960c      	str	r6, [sp, #48]
   10e78:	960d      	str	r6, [sp, #52]
   10e7a:	e00d      	b.n	10e98 <_dtoa_r+0x298>
   10e7c:	2000      	movs	r0, #0
   10e7e:	9010      	str	r0, [sp, #64]
   10e80:	9b29      	ldr	r3, [sp, #164]
   10e82:	990e      	ldr	r1, [sp, #56]
   10e84:	3301      	adds	r3, #1
   10e86:	18ce      	adds	r6, r1, r3
   10e88:	1e72      	subs	r2, r6, #1
   10e8a:	920d      	str	r2, [sp, #52]
   10e8c:	2e00      	cmp	r6, #0
   10e8e:	dc02      	bgt.n	10e96 <_dtoa_r+0x296>
   10e90:	960c      	str	r6, [sp, #48]
   10e92:	2601      	movs	r6, #1
   10e94:	e000      	b.n	10e98 <_dtoa_r+0x298>
   10e96:	960c      	str	r6, [sp, #48]
   10e98:	9802      	ldr	r0, [sp, #8]
   10e9a:	2300      	movs	r3, #0
   10e9c:	2204      	movs	r2, #4
   10e9e:	6443      	str	r3, [r0, #68]
   10ea0:	e003      	b.n	10eaa <_dtoa_r+0x2aa>
   10ea2:	1c4b      	adds	r3, r1, #1
   10ea4:	9902      	ldr	r1, [sp, #8]
   10ea6:	644b      	str	r3, [r1, #68]
   10ea8:	0052      	lsls	r2, r2, #1
   10eaa:	1c13      	adds	r3, r2, #0
   10eac:	9802      	ldr	r0, [sp, #8]
   10eae:	3314      	adds	r3, #20
   10eb0:	6c41      	ldr	r1, [r0, #68]
   10eb2:	42b3      	cmp	r3, r6
   10eb4:	d9f5      	bls.n	10ea2 <_dtoa_r+0x2a2>
   10eb6:	f001 fcf5 	bl	128a4 <_Balloc>
   10eba:	9902      	ldr	r1, [sp, #8]
   10ebc:	9a0c      	ldr	r2, [sp, #48]
   10ebe:	901a      	str	r0, [sp, #104]
   10ec0:	6408      	str	r0, [r1, #64]
   10ec2:	2a0e      	cmp	r2, #14
   10ec4:	d900      	bls.n	10ec8 <_dtoa_r+0x2c8>
   10ec6:	e1a5      	b.n	11214 <.text+0x11214>
   10ec8:	2c00      	cmp	r4, #0
   10eca:	d100      	bne.n	10ece <_dtoa_r+0x2ce>
   10ecc:	e1a2      	b.n	11214 <.text+0x11214>
   10ece:	9b0e      	ldr	r3, [sp, #56]
   10ed0:	2b00      	cmp	r3, #0
   10ed2:	dd33      	ble.n	10f3c <_dtoa_r+0x33c>
   10ed4:	210f      	movs	r1, #15
   10ed6:	4a3e      	ldr	r2, [pc, #248]	(10fd0 <.text+0x10fd0>)
   10ed8:	400b      	ands	r3, r1
   10eda:	980e      	ldr	r0, [sp, #56]
   10edc:	00db      	lsls	r3, r3, #3
   10ede:	189b      	adds	r3, r3, r2
   10ee0:	1104      	asrs	r4, r0, #4
   10ee2:	681e      	ldr	r6, [r3, #0]
   10ee4:	685f      	ldr	r7, [r3, #4]
   10ee6:	06e2      	lsls	r2, r4, #27
   10ee8:	d402      	bmi.n	10ef0 <_dtoa_r+0x2f0>
   10eea:	2302      	movs	r3, #2
   10eec:	930b      	str	r3, [sp, #44]
   10eee:	e00b      	b.n	10f08 <_dtoa_r+0x308>
   10ef0:	4b39      	ldr	r3, [pc, #228]	(10fd8 <.text+0x10fd8>)
   10ef2:	400c      	ands	r4, r1
   10ef4:	6a1a      	ldr	r2, [r3, #32]
   10ef6:	6a5b      	ldr	r3, [r3, #36]
   10ef8:	9805      	ldr	r0, [sp, #20]
   10efa:	9906      	ldr	r1, [sp, #24]
   10efc:	f00c fa32 	bl	1d364 <____divdf3_from_thumb>
   10f00:	9003      	str	r0, [sp, #12]
   10f02:	9104      	str	r1, [sp, #16]
   10f04:	2003      	movs	r0, #3
   10f06:	900b      	str	r0, [sp, #44]
   10f08:	4d33      	ldr	r5, [pc, #204]	(10fd8 <.text+0x10fd8>)
   10f0a:	e00e      	b.n	10f2a <_dtoa_r+0x32a>
   10f0c:	07e1      	lsls	r1, r4, #31
   10f0e:	d50a      	bpl.n	10f26 <_dtoa_r+0x326>
   10f10:	9a0b      	ldr	r2, [sp, #44]
   10f12:	3201      	adds	r2, #1
   10f14:	920b      	str	r2, [sp, #44]
   10f16:	1c30      	adds	r0, r6, #0
   10f18:	1c39      	adds	r1, r7, #0
   10f1a:	682a      	ldr	r2, [r5, #0]
   10f1c:	686b      	ldr	r3, [r5, #4]
   10f1e:	f00c fa19 	bl	1d354 <____muldf3_from_thumb>
   10f22:	1c06      	adds	r6, r0, #0
   10f24:	1c0f      	adds	r7, r1, #0
   10f26:	1064      	asrs	r4, r4, #1
   10f28:	3508      	adds	r5, #8
   10f2a:	2c00      	cmp	r4, #0
   10f2c:	d1ee      	bne.n	10f0c <_dtoa_r+0x30c>
   10f2e:	9803      	ldr	r0, [sp, #12]
   10f30:	9904      	ldr	r1, [sp, #16]
   10f32:	1c32      	adds	r2, r6, #0
   10f34:	1c3b      	adds	r3, r7, #0
   10f36:	f00c fa15 	bl	1d364 <____divdf3_from_thumb>
   10f3a:	e05c      	b.n	10ff6 <.text+0x10ff6>
   10f3c:	9b0e      	ldr	r3, [sp, #56]
   10f3e:	425c      	negs	r4, r3
   10f40:	2c00      	cmp	r4, #0
   10f42:	d102      	bne.n	10f4a <_dtoa_r+0x34a>
   10f44:	2402      	movs	r4, #2
   10f46:	940b      	str	r4, [sp, #44]
   10f48:	e057      	b.n	10ffa <.text+0x10ffa>
   10f4a:	230f      	movs	r3, #15
   10f4c:	4a20      	ldr	r2, [pc, #128]	(10fd0 <.text+0x10fd0>)
   10f4e:	4023      	ands	r3, r4
   10f50:	00db      	lsls	r3, r3, #3
   10f52:	189b      	adds	r3, r3, r2
   10f54:	681a      	ldr	r2, [r3, #0]
   10f56:	685b      	ldr	r3, [r3, #4]
   10f58:	9805      	ldr	r0, [sp, #20]
   10f5a:	9906      	ldr	r1, [sp, #24]
   10f5c:	f00c f9fa 	bl	1d354 <____muldf3_from_thumb>
   10f60:	4d1d      	ldr	r5, [pc, #116]	(10fd8 <.text+0x10fd8>)
   10f62:	2202      	movs	r2, #2
   10f64:	1124      	asrs	r4, r4, #4
   10f66:	920b      	str	r2, [sp, #44]
   10f68:	e043      	b.n	10ff2 <.text+0x10ff2>
   10f6a:	0000      	lsls	r0, r0, #0
   10f6c:	ffff 7fff 	undefined
   10f70:	0000      	lsls	r0, r0, #0
   10f72:	7ff0      	ldrb	r0, [r6, #31]
   10f74:	270f      	movs	r7, #15
   10f76:	0000      	lsls	r0, r0, #0
   10f78:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
   10f7c:	def8      	bal.n	10f70 <.text+0x10f70>
   10f7e:	0001      	lsls	r1, r0, #0
   10f80:	df04      	svc	4
   10f82:	0001      	lsls	r1, r0, #0
	...
   10f8c:	dec8      	bal.n	10f20 <_dtoa_r+0x320>
   10f8e:	0001      	lsls	r1, r0, #0
   10f90:	dec9      	bal.n	10f26 <_dtoa_r+0x326>
   10f92:	0001      	lsls	r1, r0, #0
   10f94:	0000      	lsls	r0, r0, #0
   10f96:	3ff0      	subs	r7, #240
   10f98:	fc01 ffff 	stc2	15, cr15, [r1], {255}
   10f9c:	0432      	lsls	r2, r6, #16
   10f9e:	0000      	lsls	r0, r0, #0
   10fa0:	0000      	lsls	r0, r0, #0
   10fa2:	41f0      	rors	r0, r6
   10fa4:	0000      	lsls	r0, r0, #0
   10fa6:	0000      	lsls	r0, r0, #0
   10fa8:	0000      	lsls	r0, r0, #0
   10faa:	fe10 fbcd 	cdp2	11, 1, cr15, cr0, cr13, {6}
   10fae:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0
   10fb2:	3ff8      	subs	r7, #248
   10fb4:	0000      	lsls	r0, r0, #0
   10fb6:	0000      	lsls	r0, r0, #0
   10fb8:	87a7      	strh	r7, [r4, #60]
   10fba:	3fd2      	subs	r7, #210
   10fbc:	4361      	muls	r1, r4
   10fbe:	636f      	str	r7, [r5, #52]
   10fc0:	8a28      	ldrh	r0, [r5, #16]
   10fc2:	3fc6      	subs	r7, #198
   10fc4:	c8b3      	ldmia	r0!, {r0, r1, r4, r5, r7}
   10fc6:	8b60      	ldrh	r0, [r4, #26]
   10fc8:	4413      	add	r3, r2
   10fca:	3fd3      	subs	r7, #211
   10fcc:	79fb      	ldrb	r3, [r7, #7]
   10fce:	509f      	str	r7, [r3, r2]
   10fd0:	d7e4      	bvc.n	10f9c <.text+0x10f9c>
   10fd2:	0001      	lsls	r1, r0, #0
   10fd4:	d794      	bvc.n	10f00 <_dtoa_r+0x300>
   10fd6:	0001      	lsls	r1, r0, #0
   10fd8:	d8ac      	bhi.n	10f34 <_dtoa_r+0x334>
   10fda:	0001      	lsls	r1, r0, #0
   10fdc:	07e3      	lsls	r3, r4, #31
   10fde:	d506      	bpl.n	10fee <.text+0x10fee>
   10fe0:	9a0b      	ldr	r2, [sp, #44]
   10fe2:	3201      	adds	r2, #1
   10fe4:	920b      	str	r2, [sp, #44]
   10fe6:	682a      	ldr	r2, [r5, #0]
   10fe8:	686b      	ldr	r3, [r5, #4]
   10fea:	f00c f9b3 	bl	1d354 <____muldf3_from_thumb>
   10fee:	1064      	asrs	r4, r4, #1
   10ff0:	3508      	adds	r5, #8
   10ff2:	2c00      	cmp	r4, #0
   10ff4:	d1f2      	bne.n	10fdc <.text+0x10fdc>
   10ff6:	9003      	str	r0, [sp, #12]
   10ff8:	9104      	str	r1, [sp, #16]
   10ffa:	9b0f      	ldr	r3, [sp, #60]
   10ffc:	2b00      	cmp	r3, #0
   10ffe:	d02f      	beq.n	11060 <.text+0x11060>
   11000:	9c03      	ldr	r4, [sp, #12]
   11002:	9d04      	ldr	r5, [sp, #16]
   11004:	4bce      	ldr	r3, [pc, #824]	(11340 <.text+0x11340>)
   11006:	4acd      	ldr	r2, [pc, #820]	(1133c <.text+0x1133c>)
   11008:	1c20      	adds	r0, r4, #0
   1100a:	1c29      	adds	r1, r5, #0
   1100c:	f00c f98a 	bl	1d324 <____ltdf2_from_thumb>
   11010:	2800      	cmp	r0, #0
   11012:	da25      	bge.n	11060 <.text+0x11060>
   11014:	980c      	ldr	r0, [sp, #48]
   11016:	2800      	cmp	r0, #0
   11018:	dd22      	ble.n	11060 <.text+0x11060>
   1101a:	990d      	ldr	r1, [sp, #52]
   1101c:	2900      	cmp	r1, #0
   1101e:	dc00      	bgt.n	11022 <.text+0x11022>
   11020:	e0f4      	b.n	1120c <.text+0x1120c>
   11022:	9a0e      	ldr	r2, [sp, #56]
   11024:	3a01      	subs	r2, #1
   11026:	9220      	str	r2, [sp, #128]
   11028:	1c20      	adds	r0, r4, #0
   1102a:	4ac6      	ldr	r2, [pc, #792]	(11344 <.text+0x11344>)
   1102c:	4bc6      	ldr	r3, [pc, #792]	(11348 <.text+0x11348>)
   1102e:	1c29      	adds	r1, r5, #0
   11030:	f00c f990 	bl	1d354 <____muldf3_from_thumb>
   11034:	1c04      	adds	r4, r0, #0
   11036:	980b      	ldr	r0, [sp, #44]
   11038:	1c0d      	adds	r5, r1, #0
   1103a:	3001      	adds	r0, #1
   1103c:	9403      	str	r4, [sp, #12]
   1103e:	9504      	str	r5, [sp, #16]
   11040:	f00c f97c 	bl	1d33c <____floatsidf_from_thumb>
   11044:	1c22      	adds	r2, r4, #0
   11046:	1c2b      	adds	r3, r5, #0
   11048:	f00c f984 	bl	1d354 <____muldf3_from_thumb>
   1104c:	4abf      	ldr	r2, [pc, #764]	(1134c <.text+0x1134c>)
   1104e:	4bc0      	ldr	r3, [pc, #768]	(11350 <.text+0x11350>)
   11050:	f00c f978 	bl	1d344 <____adddf3_from_thumb>
   11054:	4bbf      	ldr	r3, [pc, #764]	(11354 <.text+0x11354>)
   11056:	18c4      	adds	r4, r0, r3
   11058:	980d      	ldr	r0, [sp, #52]
   1105a:	1c0d      	adds	r5, r1, #0
   1105c:	9021      	str	r0, [sp, #132]
   1105e:	e032      	b.n	110c6 <.text+0x110c6>
   11060:	9e03      	ldr	r6, [sp, #12]
   11062:	9f04      	ldr	r7, [sp, #16]
   11064:	980b      	ldr	r0, [sp, #44]
   11066:	f00c f969 	bl	1d33c <____floatsidf_from_thumb>
   1106a:	1c32      	adds	r2, r6, #0
   1106c:	1c3b      	adds	r3, r7, #0
   1106e:	f00c f971 	bl	1d354 <____muldf3_from_thumb>
   11072:	4ab6      	ldr	r2, [pc, #728]	(1134c <.text+0x1134c>)
   11074:	4bb6      	ldr	r3, [pc, #728]	(11350 <.text+0x11350>)
   11076:	f00c f965 	bl	1d344 <____adddf3_from_thumb>
   1107a:	9a0c      	ldr	r2, [sp, #48]
   1107c:	1c0d      	adds	r5, r1, #0
   1107e:	49b5      	ldr	r1, [pc, #724]	(11354 <.text+0x11354>)
   11080:	1c04      	adds	r4, r0, #0
   11082:	1864      	adds	r4, r4, r1
   11084:	2a00      	cmp	r2, #0
   11086:	d11a      	bne.n	110be <.text+0x110be>
   11088:	4ab3      	ldr	r2, [pc, #716]	(11358 <.text+0x11358>)
   1108a:	4bb4      	ldr	r3, [pc, #720]	(1135c <.text+0x1135c>)
   1108c:	1c30      	adds	r0, r6, #0
   1108e:	1c39      	adds	r1, r7, #0
   11090:	f00c f95c 	bl	1d34c <____subdf3_from_thumb>
   11094:	1c22      	adds	r2, r4, #0
   11096:	1c2b      	adds	r3, r5, #0
   11098:	1c06      	adds	r6, r0, #0
   1109a:	1c0f      	adds	r7, r1, #0
   1109c:	f00c f966 	bl	1d36c <____gtdf2_from_thumb>
   110a0:	2800      	cmp	r0, #0
   110a2:	dd00      	ble.n	110a6 <.text+0x110a6>
   110a4:	e26f      	b.n	11586 <.text+0x11586>
   110a6:	2080      	movs	r0, #128
   110a8:	0600      	lsls	r0, r0, #24
   110aa:	1822      	adds	r2, r4, r0
   110ac:	1c2b      	adds	r3, r5, #0
   110ae:	1c30      	adds	r0, r6, #0
   110b0:	1c39      	adds	r1, r7, #0
   110b2:	f00c f937 	bl	1d324 <____ltdf2_from_thumb>
   110b6:	2800      	cmp	r0, #0
   110b8:	da00      	bge.n	110bc <.text+0x110bc>
   110ba:	e25a      	b.n	11572 <.text+0x11572>
   110bc:	e0a6      	b.n	1120c <.text+0x1120c>
   110be:	990c      	ldr	r1, [sp, #48]
   110c0:	9a0e      	ldr	r2, [sp, #56]
   110c2:	9121      	str	r1, [sp, #132]
   110c4:	9220      	str	r2, [sp, #128]
   110c6:	9821      	ldr	r0, [sp, #132]
   110c8:	9910      	ldr	r1, [sp, #64]
   110ca:	4aa5      	ldr	r2, [pc, #660]	(11360 <.text+0x11360>)
   110cc:	00c3      	lsls	r3, r0, #3
   110ce:	2900      	cmp	r1, #0
   110d0:	d04c      	beq.n	1116c <.text+0x1116c>
   110d2:	189b      	adds	r3, r3, r2
   110d4:	3b08      	subs	r3, #8
   110d6:	681a      	ldr	r2, [r3, #0]
   110d8:	685b      	ldr	r3, [r3, #4]
   110da:	48a2      	ldr	r0, [pc, #648]	(11364 <.text+0x11364>)
   110dc:	49a2      	ldr	r1, [pc, #648]	(11368 <.text+0x11368>)
   110de:	f00c f941 	bl	1d364 <____divdf3_from_thumb>
   110e2:	1c2b      	adds	r3, r5, #0
   110e4:	1c22      	adds	r2, r4, #0
   110e6:	f00c f931 	bl	1d34c <____subdf3_from_thumb>
   110ea:	9018      	str	r0, [sp, #96]
   110ec:	9119      	str	r1, [sp, #100]
   110ee:	9d03      	ldr	r5, [sp, #12]
   110f0:	9e04      	ldr	r6, [sp, #16]
   110f2:	9f1a      	ldr	r7, [sp, #104]
   110f4:	1c31      	adds	r1, r6, #0
   110f6:	1c28      	adds	r0, r5, #0
   110f8:	f00c f930 	bl	1d35c <____fixdfsi_from_thumb>
   110fc:	1c04      	adds	r4, r0, #0
   110fe:	f00c f91d 	bl	1d33c <____floatsidf_from_thumb>
   11102:	1c02      	adds	r2, r0, #0
   11104:	1c0b      	adds	r3, r1, #0
   11106:	1c28      	adds	r0, r5, #0
   11108:	1c31      	adds	r1, r6, #0
   1110a:	f00c f91f 	bl	1d34c <____subdf3_from_thumb>
   1110e:	3430      	adds	r4, #48
   11110:	703c      	strb	r4, [r7, #0]
   11112:	9a18      	ldr	r2, [sp, #96]
   11114:	9b19      	ldr	r3, [sp, #100]
   11116:	1c05      	adds	r5, r0, #0
   11118:	1c0e      	adds	r6, r1, #0
   1111a:	3701      	adds	r7, #1
   1111c:	f00c f902 	bl	1d324 <____ltdf2_from_thumb>
   11120:	2800      	cmp	r0, #0
   11122:	da00      	bge.n	11126 <.text+0x11126>
   11124:	e334      	b.n	11790 <.text+0x11790>
   11126:	1c2a      	adds	r2, r5, #0
   11128:	1c33      	adds	r3, r6, #0
   1112a:	4985      	ldr	r1, [pc, #532]	(11340 <.text+0x11340>)
   1112c:	4883      	ldr	r0, [pc, #524]	(1133c <.text+0x1133c>)
   1112e:	f00c f90d 	bl	1d34c <____subdf3_from_thumb>
   11132:	9a18      	ldr	r2, [sp, #96]
   11134:	9b19      	ldr	r3, [sp, #100]
   11136:	f00c f8f5 	bl	1d324 <____ltdf2_from_thumb>
   1113a:	2800      	cmp	r0, #0
   1113c:	da00      	bge.n	11140 <.text+0x11140>
   1113e:	e0da      	b.n	112f6 <.text+0x112f6>
   11140:	9a1a      	ldr	r2, [sp, #104]
   11142:	9c21      	ldr	r4, [sp, #132]
   11144:	1abb      	subs	r3, r7, r2
   11146:	42a3      	cmp	r3, r4
   11148:	da60      	bge.n	1120c <.text+0x1120c>
   1114a:	9818      	ldr	r0, [sp, #96]
   1114c:	9919      	ldr	r1, [sp, #100]
   1114e:	4a7d      	ldr	r2, [pc, #500]	(11344 <.text+0x11344>)
   11150:	4b7d      	ldr	r3, [pc, #500]	(11348 <.text+0x11348>)
   11152:	f00c f8ff 	bl	1d354 <____muldf3_from_thumb>
   11156:	4a7b      	ldr	r2, [pc, #492]	(11344 <.text+0x11344>)
   11158:	4b7b      	ldr	r3, [pc, #492]	(11348 <.text+0x11348>)
   1115a:	9018      	str	r0, [sp, #96]
   1115c:	9119      	str	r1, [sp, #100]
   1115e:	1c28      	adds	r0, r5, #0
   11160:	1c31      	adds	r1, r6, #0
   11162:	f00c f8f7 	bl	1d354 <____muldf3_from_thumb>
   11166:	1c05      	adds	r5, r0, #0
   11168:	1c0e      	adds	r6, r1, #0
   1116a:	e7c3      	b.n	110f4 <.text+0x110f4>
   1116c:	189b      	adds	r3, r3, r2
   1116e:	3b08      	subs	r3, #8
   11170:	1c29      	adds	r1, r5, #0
   11172:	1c20      	adds	r0, r4, #0
   11174:	681a      	ldr	r2, [r3, #0]
   11176:	685b      	ldr	r3, [r3, #4]
   11178:	f00c f8ec 	bl	1d354 <____muldf3_from_thumb>
   1117c:	901b      	str	r0, [sp, #108]
   1117e:	911c      	str	r1, [sp, #112]
   11180:	9d03      	ldr	r5, [sp, #12]
   11182:	9e04      	ldr	r6, [sp, #16]
   11184:	2700      	movs	r7, #0
   11186:	1c31      	adds	r1, r6, #0
   11188:	1c28      	adds	r0, r5, #0
   1118a:	f00c f8e7 	bl	1d35c <____fixdfsi_from_thumb>
   1118e:	1c04      	adds	r4, r0, #0
   11190:	f00c f8d4 	bl	1d33c <____floatsidf_from_thumb>
   11194:	1c02      	adds	r2, r0, #0
   11196:	1c0b      	adds	r3, r1, #0
   11198:	1c28      	adds	r0, r5, #0
   1119a:	1c31      	adds	r1, r6, #0
   1119c:	f00c f8d6 	bl	1d34c <____subdf3_from_thumb>
   111a0:	1c05      	adds	r5, r0, #0
   111a2:	981a      	ldr	r0, [sp, #104]
   111a4:	3430      	adds	r4, #48
   111a6:	543c      	strb	r4, [r7, r0]
   111a8:	1c0e      	adds	r6, r1, #0
   111aa:	9921      	ldr	r1, [sp, #132]
   111ac:	3701      	adds	r7, #1
   111ae:	428f      	cmp	r7, r1
   111b0:	d123      	bne.n	111fa <.text+0x111fa>
   111b2:	4a6c      	ldr	r2, [pc, #432]	(11364 <.text+0x11364>)
   111b4:	4b6c      	ldr	r3, [pc, #432]	(11368 <.text+0x11368>)
   111b6:	19c7      	adds	r7, r0, r7
   111b8:	981b      	ldr	r0, [sp, #108]
   111ba:	991c      	ldr	r1, [sp, #112]
   111bc:	f00c f8c2 	bl	1d344 <____adddf3_from_thumb>
   111c0:	1c02      	adds	r2, r0, #0
   111c2:	1c0b      	adds	r3, r1, #0
   111c4:	1c28      	adds	r0, r5, #0
   111c6:	1c31      	adds	r1, r6, #0
   111c8:	f00c f8d0 	bl	1d36c <____gtdf2_from_thumb>
   111cc:	2800      	cmp	r0, #0
   111ce:	dd00      	ble.n	111d2 <.text+0x111d2>
   111d0:	e091      	b.n	112f6 <.text+0x112f6>
   111d2:	9a1b      	ldr	r2, [sp, #108]
   111d4:	9b1c      	ldr	r3, [sp, #112]
   111d6:	4863      	ldr	r0, [pc, #396]	(11364 <.text+0x11364>)
   111d8:	4963      	ldr	r1, [pc, #396]	(11368 <.text+0x11368>)
   111da:	f00c f8b7 	bl	1d34c <____subdf3_from_thumb>
   111de:	1c02      	adds	r2, r0, #0
   111e0:	1c0b      	adds	r3, r1, #0
   111e2:	1c28      	adds	r0, r5, #0
   111e4:	1c31      	adds	r1, r6, #0
   111e6:	f00c f89d 	bl	1d324 <____ltdf2_from_thumb>
   111ea:	2800      	cmp	r0, #0
   111ec:	da0e      	bge.n	1120c <.text+0x1120c>
   111ee:	3f01      	subs	r7, #1
   111f0:	783b      	ldrb	r3, [r7, #0]
   111f2:	2b30      	cmp	r3, #48
   111f4:	d0fb      	beq.n	111ee <.text+0x111ee>
   111f6:	3701      	adds	r7, #1
   111f8:	e086      	b.n	11308 <.text+0x11308>
   111fa:	1c28      	adds	r0, r5, #0
   111fc:	1c31      	adds	r1, r6, #0
   111fe:	4a51      	ldr	r2, [pc, #324]	(11344 <.text+0x11344>)
   11200:	4b51      	ldr	r3, [pc, #324]	(11348 <.text+0x11348>)
   11202:	f00c f8a7 	bl	1d354 <____muldf3_from_thumb>
   11206:	1c05      	adds	r5, r0, #0
   11208:	1c0e      	adds	r6, r1, #0
   1120a:	e7bc      	b.n	11186 <.text+0x11186>
   1120c:	9b05      	ldr	r3, [sp, #20]
   1120e:	9c06      	ldr	r4, [sp, #24]
   11210:	9303      	str	r3, [sp, #12]
   11212:	9404      	str	r4, [sp, #16]
   11214:	9b23      	ldr	r3, [sp, #140]
   11216:	2b00      	cmp	r3, #0
   11218:	da00      	bge.n	1121c <.text+0x1121c>
   1121a:	e088      	b.n	1132e <.text+0x1132e>
   1121c:	9c0e      	ldr	r4, [sp, #56]
   1121e:	2c0e      	cmp	r4, #14
   11220:	dd00      	ble.n	11224 <.text+0x11224>
   11222:	e084      	b.n	1132e <.text+0x1132e>
   11224:	4a4e      	ldr	r2, [pc, #312]	(11360 <.text+0x11360>)
   11226:	00e3      	lsls	r3, r4, #3
   11228:	189b      	adds	r3, r3, r2
   1122a:	6818      	ldr	r0, [r3, #0]
   1122c:	6859      	ldr	r1, [r3, #4]
   1122e:	901d      	str	r0, [sp, #116]
   11230:	911e      	str	r1, [sp, #120]
   11232:	9929      	ldr	r1, [sp, #164]
   11234:	2900      	cmp	r1, #0
   11236:	da02      	bge.n	1123e <.text+0x1123e>
   11238:	9a0c      	ldr	r2, [sp, #48]
   1123a:	2a00      	cmp	r2, #0
   1123c:	dd03      	ble.n	11246 <.text+0x11246>
   1123e:	9c03      	ldr	r4, [sp, #12]
   11240:	9d04      	ldr	r5, [sp, #16]
   11242:	9f1a      	ldr	r7, [sp, #104]
   11244:	e011      	b.n	1126a <.text+0x1126a>
   11246:	9b0c      	ldr	r3, [sp, #48]
   11248:	2b00      	cmp	r3, #0
   1124a:	d000      	beq.n	1124e <.text+0x1124e>
   1124c:	e191      	b.n	11572 <.text+0x11572>
   1124e:	4a42      	ldr	r2, [pc, #264]	(11358 <.text+0x11358>)
   11250:	4b42      	ldr	r3, [pc, #264]	(1135c <.text+0x1135c>)
   11252:	981d      	ldr	r0, [sp, #116]
   11254:	991e      	ldr	r1, [sp, #120]
   11256:	f00c f87d 	bl	1d354 <____muldf3_from_thumb>
   1125a:	9a03      	ldr	r2, [sp, #12]
   1125c:	9b04      	ldr	r3, [sp, #16]
   1125e:	f00c f889 	bl	1d374 <____gedf2_from_thumb>
   11262:	2800      	cmp	r0, #0
   11264:	db00      	blt.n	11268 <.text+0x11268>
   11266:	e184      	b.n	11572 <.text+0x11572>
   11268:	e18d      	b.n	11586 <.text+0x11586>
   1126a:	9a1d      	ldr	r2, [sp, #116]
   1126c:	9b1e      	ldr	r3, [sp, #120]
   1126e:	1c20      	adds	r0, r4, #0
   11270:	1c29      	adds	r1, r5, #0
   11272:	f00c f877 	bl	1d364 <____divdf3_from_thumb>
   11276:	f00c f871 	bl	1d35c <____fixdfsi_from_thumb>
   1127a:	1c06      	adds	r6, r0, #0
   1127c:	f00c f85e 	bl	1d33c <____floatsidf_from_thumb>
   11280:	9a1d      	ldr	r2, [sp, #116]
   11282:	9b1e      	ldr	r3, [sp, #120]
   11284:	f00c f866 	bl	1d354 <____muldf3_from_thumb>
   11288:	1c0b      	adds	r3, r1, #0
   1128a:	1c02      	adds	r2, r0, #0
   1128c:	1c29      	adds	r1, r5, #0
   1128e:	1c20      	adds	r0, r4, #0
   11290:	f00c f85c 	bl	1d34c <____subdf3_from_thumb>
   11294:	1c33      	adds	r3, r6, #0
   11296:	3330      	adds	r3, #48
   11298:	703b      	strb	r3, [r7, #0]
   1129a:	1c04      	adds	r4, r0, #0
   1129c:	1c0d      	adds	r5, r1, #0
   1129e:	981a      	ldr	r0, [sp, #104]
   112a0:	990c      	ldr	r1, [sp, #48]
   112a2:	3701      	adds	r7, #1
   112a4:	1843      	adds	r3, r0, r1
   112a6:	429f      	cmp	r7, r3
   112a8:	d131      	bne.n	1130e <.text+0x1130e>
   112aa:	1c22      	adds	r2, r4, #0
   112ac:	1c2b      	adds	r3, r5, #0
   112ae:	1c20      	adds	r0, r4, #0
   112b0:	1c29      	adds	r1, r5, #0
   112b2:	f00c f847 	bl	1d344 <____adddf3_from_thumb>
   112b6:	9a1d      	ldr	r2, [sp, #116]
   112b8:	9b1e      	ldr	r3, [sp, #120]
   112ba:	1c04      	adds	r4, r0, #0
   112bc:	1c0d      	adds	r5, r1, #0
   112be:	f00c f855 	bl	1d36c <____gtdf2_from_thumb>
   112c2:	2800      	cmp	r0, #0
   112c4:	dc15      	bgt.n	112f2 <.text+0x112f2>
   112c6:	1c20      	adds	r0, r4, #0
   112c8:	1c29      	adds	r1, r5, #0
   112ca:	9a1d      	ldr	r2, [sp, #116]
   112cc:	9b1e      	ldr	r3, [sp, #120]
   112ce:	f00c f831 	bl	1d334 <____eqdf2_from_thumb>
   112d2:	2800      	cmp	r0, #0
   112d4:	d000      	beq.n	112d8 <.text+0x112d8>
   112d6:	e277      	b.n	117c8 <.text+0x117c8>
   112d8:	07f2      	lsls	r2, r6, #31
   112da:	d40a      	bmi.n	112f2 <.text+0x112f2>
   112dc:	e274      	b.n	117c8 <.text+0x117c8>
   112de:	9b1a      	ldr	r3, [sp, #104]
   112e0:	429a      	cmp	r2, r3
   112e2:	d109      	bne.n	112f8 <.text+0x112f8>
   112e4:	9c20      	ldr	r4, [sp, #128]
   112e6:	981a      	ldr	r0, [sp, #104]
   112e8:	3401      	adds	r4, #1
   112ea:	2330      	movs	r3, #48
   112ec:	9420      	str	r4, [sp, #128]
   112ee:	7003      	strb	r3, [r0, #0]
   112f0:	e006      	b.n	11300 <.text+0x11300>
   112f2:	990e      	ldr	r1, [sp, #56]
   112f4:	9120      	str	r1, [sp, #128]
   112f6:	1c3a      	adds	r2, r7, #0
   112f8:	3a01      	subs	r2, #1
   112fa:	7813      	ldrb	r3, [r2, #0]
   112fc:	2b39      	cmp	r3, #57
   112fe:	d0ee      	beq.n	112de <.text+0x112de>
   11300:	7813      	ldrb	r3, [r2, #0]
   11302:	3301      	adds	r3, #1
   11304:	7013      	strb	r3, [r2, #0]
   11306:	1c57      	adds	r7, r2, #1
   11308:	9a20      	ldr	r2, [sp, #128]
   1130a:	920e      	str	r2, [sp, #56]
   1130c:	e25c      	b.n	117c8 <.text+0x117c8>
   1130e:	1c20      	adds	r0, r4, #0
   11310:	1c29      	adds	r1, r5, #0
   11312:	4a0c      	ldr	r2, [pc, #48]	(11344 <.text+0x11344>)
   11314:	4b0c      	ldr	r3, [pc, #48]	(11348 <.text+0x11348>)
   11316:	f00c f81d 	bl	1d354 <____muldf3_from_thumb>
   1131a:	4a14      	ldr	r2, [pc, #80]	(1136c <.text+0x1136c>)
   1131c:	4b14      	ldr	r3, [pc, #80]	(11370 <.text+0x11370>)
   1131e:	1c04      	adds	r4, r0, #0
   11320:	1c0d      	adds	r5, r1, #0
   11322:	f00c f803 	bl	1d32c <____nedf2_from_thumb>
   11326:	2800      	cmp	r0, #0
   11328:	d100      	bne.n	1132c <.text+0x1132c>
   1132a:	e24d      	b.n	117c8 <.text+0x117c8>
   1132c:	e79d      	b.n	1126a <.text+0x1126a>
   1132e:	9c10      	ldr	r4, [sp, #64]
   11330:	2c00      	cmp	r4, #0
   11332:	d11f      	bne.n	11374 <.text+0x11374>
   11334:	9e09      	ldr	r6, [sp, #36]
   11336:	9d0a      	ldr	r5, [sp, #40]
   11338:	2000      	movs	r0, #0
   1133a:	e04c      	b.n	113d6 <.text+0x113d6>
   1133c:	0000      	lsls	r0, r0, #0
   1133e:	3ff0      	subs	r7, #240
   11340:	0000      	lsls	r0, r0, #0
   11342:	0000      	lsls	r0, r0, #0
   11344:	0000      	lsls	r0, r0, #0
   11346:	4024      	ands	r4, r4
   11348:	0000      	lsls	r0, r0, #0
   1134a:	0000      	lsls	r0, r0, #0
   1134c:	0000      	lsls	r0, r0, #0
   1134e:	401c      	ands	r4, r3
   11350:	0000      	lsls	r0, r0, #0
   11352:	0000      	lsls	r0, r0, #0
   11354:	0000      	lsls	r0, r0, #0
   11356:	fcc0 0000 	stc2l	0, cr0, [r0], {0}
   1135a:	4014      	ands	r4, r2
   1135c:	0000      	lsls	r0, r0, #0
   1135e:	0000      	lsls	r0, r0, #0
   11360:	d7e4      	bvc.n	1132c <.text+0x1132c>
   11362:	0001      	lsls	r1, r0, #0
   11364:	0000      	lsls	r0, r0, #0
   11366:	3fe0      	subs	r7, #224
	...
   11374:	9901      	ldr	r1, [sp, #4]
   11376:	2901      	cmp	r1, #1
   11378:	dc0b      	bgt.n	11392 <.text+0x11392>
   1137a:	9a13      	ldr	r2, [sp, #76]
   1137c:	2a00      	cmp	r2, #0
   1137e:	d002      	beq.n	11386 <.text+0x11386>
   11380:	4cc6      	ldr	r4, [pc, #792]	(1169c <.text+0x1169c>)
   11382:	191b      	adds	r3, r3, r4
   11384:	e002      	b.n	1138c <.text+0x1138c>
   11386:	9a22      	ldr	r2, [sp, #136]
   11388:	2336      	movs	r3, #54
   1138a:	1a9b      	subs	r3, r3, r2
   1138c:	9e09      	ldr	r6, [sp, #36]
   1138e:	9d0a      	ldr	r5, [sp, #40]
   11390:	e017      	b.n	113c2 <.text+0x113c2>
   11392:	9a0c      	ldr	r2, [sp, #48]
   11394:	980a      	ldr	r0, [sp, #40]
   11396:	3a01      	subs	r2, #1
   11398:	4290      	cmp	r0, r2
   1139a:	db01      	blt.n	113a0 <.text+0x113a0>
   1139c:	1a85      	subs	r5, r0, r2
   1139e:	e007      	b.n	113b0 <.text+0x113b0>
   113a0:	990a      	ldr	r1, [sp, #40]
   113a2:	1a53      	subs	r3, r2, r1
   113a4:	9a12      	ldr	r2, [sp, #72]
   113a6:	18c9      	adds	r1, r1, r3
   113a8:	18d2      	adds	r2, r2, r3
   113aa:	9212      	str	r2, [sp, #72]
   113ac:	910a      	str	r1, [sp, #40]
   113ae:	2500      	movs	r5, #0
   113b0:	9b0c      	ldr	r3, [sp, #48]
   113b2:	2b00      	cmp	r3, #0
   113b4:	db01      	blt.n	113ba <.text+0x113ba>
   113b6:	9e09      	ldr	r6, [sp, #36]
   113b8:	e003      	b.n	113c2 <.text+0x113c2>
   113ba:	9c09      	ldr	r4, [sp, #36]
   113bc:	980c      	ldr	r0, [sp, #48]
   113be:	2300      	movs	r3, #0
   113c0:	1a26      	subs	r6, r4, r0
   113c2:	9909      	ldr	r1, [sp, #36]
   113c4:	9a11      	ldr	r2, [sp, #68]
   113c6:	18c9      	adds	r1, r1, r3
   113c8:	9109      	str	r1, [sp, #36]
   113ca:	18d2      	adds	r2, r2, r3
   113cc:	9802      	ldr	r0, [sp, #8]
   113ce:	2101      	movs	r1, #1
   113d0:	9211      	str	r2, [sp, #68]
   113d2:	f001 fc4d 	bl	12c70 <_i2b>
   113d6:	9016      	str	r0, [sp, #88]
   113d8:	2e00      	cmp	r6, #0
   113da:	dd0c      	ble.n	113f6 <.text+0x113f6>
   113dc:	9b11      	ldr	r3, [sp, #68]
   113de:	2b00      	cmp	r3, #0
   113e0:	dd09      	ble.n	113f6 <.text+0x113f6>
   113e2:	42b3      	cmp	r3, r6
   113e4:	dd00      	ble.n	113e8 <.text+0x113e8>
   113e6:	1c33      	adds	r3, r6, #0
   113e8:	9c09      	ldr	r4, [sp, #36]
   113ea:	9811      	ldr	r0, [sp, #68]
   113ec:	1ae4      	subs	r4, r4, r3
   113ee:	1ac0      	subs	r0, r0, r3
   113f0:	9409      	str	r4, [sp, #36]
   113f2:	9011      	str	r0, [sp, #68]
   113f4:	1af6      	subs	r6, r6, r3
   113f6:	990a      	ldr	r1, [sp, #40]
   113f8:	2900      	cmp	r1, #0
   113fa:	dd22      	ble.n	11442 <.text+0x11442>
   113fc:	9a10      	ldr	r2, [sp, #64]
   113fe:	2a00      	cmp	r2, #0
   11400:	d019      	beq.n	11436 <.text+0x11436>
   11402:	2d00      	cmp	r5, #0
   11404:	dd10      	ble.n	11428 <.text+0x11428>
   11406:	9916      	ldr	r1, [sp, #88]
   11408:	1c2a      	adds	r2, r5, #0
   1140a:	9802      	ldr	r0, [sp, #8]
   1140c:	f001 fc82 	bl	12d14 <_pow5mult>
   11410:	9016      	str	r0, [sp, #88]
   11412:	9916      	ldr	r1, [sp, #88]
   11414:	9a14      	ldr	r2, [sp, #80]
   11416:	9802      	ldr	r0, [sp, #8]
   11418:	f001 fb94 	bl	12b44 <_multiply>
   1141c:	9914      	ldr	r1, [sp, #80]
   1141e:	1c04      	adds	r4, r0, #0
   11420:	9802      	ldr	r0, [sp, #8]
   11422:	f001 f8e5 	bl	125f0 <_Bfree>
   11426:	9414      	str	r4, [sp, #80]
   11428:	9b0a      	ldr	r3, [sp, #40]
   1142a:	1b5a      	subs	r2, r3, r5
   1142c:	2a00      	cmp	r2, #0
   1142e:	d008      	beq.n	11442 <.text+0x11442>
   11430:	9802      	ldr	r0, [sp, #8]
   11432:	9914      	ldr	r1, [sp, #80]
   11434:	e002      	b.n	1143c <.text+0x1143c>
   11436:	9802      	ldr	r0, [sp, #8]
   11438:	9914      	ldr	r1, [sp, #80]
   1143a:	9a0a      	ldr	r2, [sp, #40]
   1143c:	f001 fc6a 	bl	12d14 <_pow5mult>
   11440:	9014      	str	r0, [sp, #80]
   11442:	9802      	ldr	r0, [sp, #8]
   11444:	2101      	movs	r1, #1
   11446:	f001 fc13 	bl	12c70 <_i2b>
   1144a:	9c12      	ldr	r4, [sp, #72]
   1144c:	9017      	str	r0, [sp, #92]
   1144e:	2c00      	cmp	r4, #0
   11450:	dd05      	ble.n	1145e <.text+0x1145e>
   11452:	9802      	ldr	r0, [sp, #8]
   11454:	9917      	ldr	r1, [sp, #92]
   11456:	1c22      	adds	r2, r4, #0
   11458:	f001 fc5c 	bl	12d14 <_pow5mult>
   1145c:	9017      	str	r0, [sp, #92]
   1145e:	9801      	ldr	r0, [sp, #4]
   11460:	2801      	cmp	r0, #1
   11462:	dc11      	bgt.n	11488 <.text+0x11488>
   11464:	9904      	ldr	r1, [sp, #16]
   11466:	2900      	cmp	r1, #0
   11468:	d10e      	bne.n	11488 <.text+0x11488>
   1146a:	9a03      	ldr	r2, [sp, #12]
   1146c:	4b8c      	ldr	r3, [pc, #560]	(116a0 <.text+0x116a0>)
   1146e:	421a      	tst	r2, r3
   11470:	d10a      	bne.n	11488 <.text+0x11488>
   11472:	4b8c      	ldr	r3, [pc, #560]	(116a4 <.text+0x116a4>)
   11474:	421a      	tst	r2, r3
   11476:	d007      	beq.n	11488 <.text+0x11488>
   11478:	9a09      	ldr	r2, [sp, #36]
   1147a:	9b11      	ldr	r3, [sp, #68]
   1147c:	3201      	adds	r2, #1
   1147e:	3301      	adds	r3, #1
   11480:	2401      	movs	r4, #1
   11482:	9209      	str	r2, [sp, #36]
   11484:	9311      	str	r3, [sp, #68]
   11486:	e000      	b.n	1148a <.text+0x1148a>
   11488:	2400      	movs	r4, #0
   1148a:	9812      	ldr	r0, [sp, #72]
   1148c:	2800      	cmp	r0, #0
   1148e:	d101      	bne.n	11494 <.text+0x11494>
   11490:	2201      	movs	r2, #1
   11492:	e008      	b.n	114a6 <.text+0x114a6>
   11494:	9917      	ldr	r1, [sp, #92]
   11496:	690b      	ldr	r3, [r1, #16]
   11498:	009b      	lsls	r3, r3, #2
   1149a:	185b      	adds	r3, r3, r1
   1149c:	6918      	ldr	r0, [r3, #16]
   1149e:	f001 f8b3 	bl	12608 <_hi0bits>
   114a2:	2320      	movs	r3, #32
   114a4:	1a1a      	subs	r2, r3, r0
   114a6:	9b11      	ldr	r3, [sp, #68]
   114a8:	18d2      	adds	r2, r2, r3
   114aa:	231f      	movs	r3, #31
   114ac:	401a      	ands	r2, r3
   114ae:	d00e      	beq.n	114ce <.text+0x114ce>
   114b0:	2320      	movs	r3, #32
   114b2:	1a9a      	subs	r2, r3, r2
   114b4:	2a04      	cmp	r2, #4
   114b6:	dd08      	ble.n	114ca <.text+0x114ca>
   114b8:	9809      	ldr	r0, [sp, #36]
   114ba:	9911      	ldr	r1, [sp, #68]
   114bc:	1f13      	subs	r3, r2, #4
   114be:	18c0      	adds	r0, r0, r3
   114c0:	18c9      	adds	r1, r1, r3
   114c2:	18f6      	adds	r6, r6, r3
   114c4:	9009      	str	r0, [sp, #36]
   114c6:	9111      	str	r1, [sp, #68]
   114c8:	e00a      	b.n	114e0 <.text+0x114e0>
   114ca:	2a03      	cmp	r2, #3
   114cc:	dc08      	bgt.n	114e0 <.text+0x114e0>
   114ce:	1c13      	adds	r3, r2, #0
   114d0:	9811      	ldr	r0, [sp, #68]
   114d2:	9a09      	ldr	r2, [sp, #36]
   114d4:	331c      	adds	r3, #28
   114d6:	18d2      	adds	r2, r2, r3
   114d8:	18c0      	adds	r0, r0, r3
   114da:	9209      	str	r2, [sp, #36]
   114dc:	9011      	str	r0, [sp, #68]
   114de:	18f6      	adds	r6, r6, r3
   114e0:	9909      	ldr	r1, [sp, #36]
   114e2:	2900      	cmp	r1, #0
   114e4:	dd05      	ble.n	114f2 <.text+0x114f2>
   114e6:	9802      	ldr	r0, [sp, #8]
   114e8:	9914      	ldr	r1, [sp, #80]
   114ea:	9a09      	ldr	r2, [sp, #36]
   114ec:	f001 fae2 	bl	12ab4 <_lshift>
   114f0:	9014      	str	r0, [sp, #80]
   114f2:	9a11      	ldr	r2, [sp, #68]
   114f4:	2a00      	cmp	r2, #0
   114f6:	dd04      	ble.n	11502 <.text+0x11502>
   114f8:	9802      	ldr	r0, [sp, #8]
   114fa:	9917      	ldr	r1, [sp, #92]
   114fc:	f001 fada 	bl	12ab4 <_lshift>
   11500:	9017      	str	r0, [sp, #92]
   11502:	9b0f      	ldr	r3, [sp, #60]
   11504:	2b00      	cmp	r3, #0
   11506:	d01e      	beq.n	11546 <.text+0x11546>
   11508:	9814      	ldr	r0, [sp, #80]
   1150a:	9917      	ldr	r1, [sp, #92]
   1150c:	f001 f8d6 	bl	126bc <__mcmp>
   11510:	2800      	cmp	r0, #0
   11512:	da18      	bge.n	11546 <.text+0x11546>
   11514:	980e      	ldr	r0, [sp, #56]
   11516:	3801      	subs	r0, #1
   11518:	900e      	str	r0, [sp, #56]
   1151a:	9914      	ldr	r1, [sp, #80]
   1151c:	9802      	ldr	r0, [sp, #8]
   1151e:	220a      	movs	r2, #10
   11520:	2300      	movs	r3, #0
   11522:	f001 fbb1 	bl	12c88 <_multadd>
   11526:	9910      	ldr	r1, [sp, #64]
   11528:	9014      	str	r0, [sp, #80]
   1152a:	2900      	cmp	r1, #0
   1152c:	d102      	bne.n	11534 <.text+0x11534>
   1152e:	9a0d      	ldr	r2, [sp, #52]
   11530:	920c      	str	r2, [sp, #48]
   11532:	e008      	b.n	11546 <.text+0x11546>
   11534:	2300      	movs	r3, #0
   11536:	9802      	ldr	r0, [sp, #8]
   11538:	9916      	ldr	r1, [sp, #88]
   1153a:	220a      	movs	r2, #10
   1153c:	f001 fba4 	bl	12c88 <_multadd>
   11540:	9b0d      	ldr	r3, [sp, #52]
   11542:	9016      	str	r0, [sp, #88]
   11544:	930c      	str	r3, [sp, #48]
   11546:	980c      	ldr	r0, [sp, #48]
   11548:	2800      	cmp	r0, #0
   1154a:	dc2a      	bgt.n	115a2 <.text+0x115a2>
   1154c:	9901      	ldr	r1, [sp, #4]
   1154e:	2902      	cmp	r1, #2
   11550:	dd27      	ble.n	115a2 <.text+0x115a2>
   11552:	2800      	cmp	r0, #0
   11554:	d110      	bne.n	11578 <.text+0x11578>
   11556:	9917      	ldr	r1, [sp, #92]
   11558:	9802      	ldr	r0, [sp, #8]
   1155a:	2205      	movs	r2, #5
   1155c:	2300      	movs	r3, #0
   1155e:	f001 fb93 	bl	12c88 <_multadd>
   11562:	9017      	str	r0, [sp, #92]
   11564:	9917      	ldr	r1, [sp, #92]
   11566:	9814      	ldr	r0, [sp, #80]
   11568:	f001 f8a8 	bl	126bc <__mcmp>
   1156c:	2800      	cmp	r0, #0
   1156e:	dc0d      	bgt.n	1158c <.text+0x1158c>
   11570:	e002      	b.n	11578 <.text+0x11578>
   11572:	2200      	movs	r2, #0
   11574:	9216      	str	r2, [sp, #88]
   11576:	9217      	str	r2, [sp, #92]
   11578:	9b29      	ldr	r3, [sp, #164]
   1157a:	9f1a      	ldr	r7, [sp, #104]
   1157c:	43db      	mvns	r3, r3
   1157e:	2400      	movs	r4, #0
   11580:	930e      	str	r3, [sp, #56]
   11582:	9415      	str	r4, [sp, #84]
   11584:	e10c      	b.n	117a0 <.text+0x117a0>
   11586:	2000      	movs	r0, #0
   11588:	9016      	str	r0, [sp, #88]
   1158a:	9017      	str	r0, [sp, #92]
   1158c:	991a      	ldr	r1, [sp, #104]
   1158e:	2331      	movs	r3, #49
   11590:	700b      	strb	r3, [r1, #0]
   11592:	9a0e      	ldr	r2, [sp, #56]
   11594:	1c0f      	adds	r7, r1, #0
   11596:	3201      	adds	r2, #1
   11598:	2300      	movs	r3, #0
   1159a:	3701      	adds	r7, #1
   1159c:	920e      	str	r2, [sp, #56]
   1159e:	9315      	str	r3, [sp, #84]
   115a0:	e0fe      	b.n	117a0 <.text+0x117a0>
   115a2:	9810      	ldr	r0, [sp, #64]
   115a4:	2800      	cmp	r0, #0
   115a6:	d100      	bne.n	115aa <.text+0x115aa>
   115a8:	e0b8      	b.n	1171c <.text+0x1171c>
   115aa:	2e00      	cmp	r6, #0
   115ac:	dd05      	ble.n	115ba <.text+0x115ba>
   115ae:	9802      	ldr	r0, [sp, #8]
   115b0:	9916      	ldr	r1, [sp, #88]
   115b2:	1c32      	adds	r2, r6, #0
   115b4:	f001 fa7e 	bl	12ab4 <_lshift>
   115b8:	9016      	str	r0, [sp, #88]
   115ba:	2c00      	cmp	r4, #0
   115bc:	d101      	bne.n	115c2 <.text+0x115c2>
   115be:	9816      	ldr	r0, [sp, #88]
   115c0:	e013      	b.n	115ea <.text+0x115ea>
   115c2:	9a16      	ldr	r2, [sp, #88]
   115c4:	9802      	ldr	r0, [sp, #8]
   115c6:	6851      	ldr	r1, [r2, #4]
   115c8:	f001 f96c 	bl	128a4 <_Balloc>
   115cc:	9b16      	ldr	r3, [sp, #88]
   115ce:	691a      	ldr	r2, [r3, #16]
   115d0:	9916      	ldr	r1, [sp, #88]
   115d2:	0092      	lsls	r2, r2, #2
   115d4:	1c04      	adds	r4, r0, #0
   115d6:	310c      	adds	r1, #12
   115d8:	3208      	adds	r2, #8
   115da:	300c      	adds	r0, #12
   115dc:	f7fd fdae 	bl	f13c <memcpy>
   115e0:	9802      	ldr	r0, [sp, #8]
   115e2:	1c21      	adds	r1, r4, #0
   115e4:	2201      	movs	r2, #1
   115e6:	f001 fa65 	bl	12ab4 <_lshift>
   115ea:	9c04      	ldr	r4, [sp, #16]
   115ec:	9916      	ldr	r1, [sp, #88]
   115ee:	2301      	movs	r3, #1
   115f0:	401c      	ands	r4, r3
   115f2:	9408      	str	r4, [sp, #32]
   115f4:	9115      	str	r1, [sp, #84]
   115f6:	9016      	str	r0, [sp, #88]
   115f8:	9c1a      	ldr	r4, [sp, #104]
   115fa:	9917      	ldr	r1, [sp, #92]
   115fc:	9814      	ldr	r0, [sp, #80]
   115fe:	f7ff fa65 	bl	10acc <quorem>
   11602:	9915      	ldr	r1, [sp, #84]
   11604:	9007      	str	r0, [sp, #28]
   11606:	1c05      	adds	r5, r0, #0
   11608:	9814      	ldr	r0, [sp, #80]
   1160a:	f001 f857 	bl	126bc <__mcmp>
   1160e:	9917      	ldr	r1, [sp, #92]
   11610:	901f      	str	r0, [sp, #124]
   11612:	9a16      	ldr	r2, [sp, #88]
   11614:	9802      	ldr	r0, [sp, #8]
   11616:	f001 f9dd 	bl	129d4 <__mdiff>
   1161a:	68c3      	ldr	r3, [r0, #12]
   1161c:	3530      	adds	r5, #48
   1161e:	1c06      	adds	r6, r0, #0
   11620:	2b00      	cmp	r3, #0
   11622:	d000      	beq.n	11626 <.text+0x11626>
   11624:	e0e0      	b.n	117e8 <.text+0x117e8>
   11626:	1c31      	adds	r1, r6, #0
   11628:	9814      	ldr	r0, [sp, #80]
   1162a:	f001 f847 	bl	126bc <__mcmp>
   1162e:	1c31      	adds	r1, r6, #0
   11630:	1c07      	adds	r7, r0, #0
   11632:	9802      	ldr	r0, [sp, #8]
   11634:	f000 ffdc 	bl	125f0 <_Bfree>
   11638:	2f00      	cmp	r7, #0
   1163a:	d10d      	bne.n	11658 <.text+0x11658>
   1163c:	9a01      	ldr	r2, [sp, #4]
   1163e:	2a00      	cmp	r2, #0
   11640:	d10a      	bne.n	11658 <.text+0x11658>
   11642:	9b08      	ldr	r3, [sp, #32]
   11644:	2b00      	cmp	r3, #0
   11646:	d107      	bne.n	11658 <.text+0x11658>
   11648:	2d39      	cmp	r5, #57
   1164a:	d031      	beq.n	116b0 <.text+0x116b0>
   1164c:	981f      	ldr	r0, [sp, #124]
   1164e:	2800      	cmp	r0, #0
   11650:	dd21      	ble.n	11696 <.text+0x11696>
   11652:	9d07      	ldr	r5, [sp, #28]
   11654:	3531      	adds	r5, #49
   11656:	e01e      	b.n	11696 <.text+0x11696>
   11658:	991f      	ldr	r1, [sp, #124]
   1165a:	2900      	cmp	r1, #0
   1165c:	db07      	blt.n	1166e <.text+0x1166e>
   1165e:	2900      	cmp	r1, #0
   11660:	d122      	bne.n	116a8 <.text+0x116a8>
   11662:	9a01      	ldr	r2, [sp, #4]
   11664:	2a00      	cmp	r2, #0
   11666:	d11f      	bne.n	116a8 <.text+0x116a8>
   11668:	9b08      	ldr	r3, [sp, #32]
   1166a:	2b00      	cmp	r3, #0
   1166c:	d11c      	bne.n	116a8 <.text+0x116a8>
   1166e:	2f00      	cmp	r7, #0
   11670:	dd11      	ble.n	11696 <.text+0x11696>
   11672:	9914      	ldr	r1, [sp, #80]
   11674:	9802      	ldr	r0, [sp, #8]
   11676:	2201      	movs	r2, #1
   11678:	f001 fa1c 	bl	12ab4 <_lshift>
   1167c:	9917      	ldr	r1, [sp, #92]
   1167e:	9014      	str	r0, [sp, #80]
   11680:	f001 f81c 	bl	126bc <__mcmp>
   11684:	2800      	cmp	r0, #0
   11686:	dc03      	bgt.n	11690 <.text+0x11690>
   11688:	2800      	cmp	r0, #0
   1168a:	d104      	bne.n	11696 <.text+0x11696>
   1168c:	07e8      	lsls	r0, r5, #31
   1168e:	d502      	bpl.n	11696 <.text+0x11696>
   11690:	3501      	adds	r5, #1
   11692:	2d3a      	cmp	r5, #58
   11694:	d00c      	beq.n	116b0 <.text+0x116b0>
   11696:	7025      	strb	r5, [r4, #0]
   11698:	e081      	b.n	1179e <.text+0x1179e>
   1169a:	0000      	lsls	r0, r0, #0
   1169c:	0433      	lsls	r3, r6, #16
   1169e:	0000      	lsls	r0, r0, #0
   116a0:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
   116a4:	0000      	lsls	r0, r0, #0
   116a6:	7ff0      	ldrb	r0, [r6, #31]
   116a8:	2f00      	cmp	r7, #0
   116aa:	dd08      	ble.n	116be <.text+0x116be>
   116ac:	2d39      	cmp	r5, #57
   116ae:	d103      	bne.n	116b8 <.text+0x116b8>
   116b0:	2339      	movs	r3, #57
   116b2:	7023      	strb	r3, [r4, #0]
   116b4:	3401      	adds	r4, #1
   116b6:	e062      	b.n	1177e <.text+0x1177e>
   116b8:	1c6b      	adds	r3, r5, #1
   116ba:	7023      	strb	r3, [r4, #0]
   116bc:	e06f      	b.n	1179e <.text+0x1179e>
   116be:	7025      	strb	r5, [r4, #0]
   116c0:	991a      	ldr	r1, [sp, #104]
   116c2:	9a0c      	ldr	r2, [sp, #48]
   116c4:	3401      	adds	r4, #1
   116c6:	188b      	adds	r3, r1, r2
   116c8:	429c      	cmp	r4, r3
   116ca:	d03c      	beq.n	11746 <.text+0x11746>
   116cc:	2300      	movs	r3, #0
   116ce:	9802      	ldr	r0, [sp, #8]
   116d0:	9914      	ldr	r1, [sp, #80]
   116d2:	220a      	movs	r2, #10
   116d4:	f001 fad8 	bl	12c88 <_multadd>
   116d8:	9b15      	ldr	r3, [sp, #84]
   116da:	9014      	str	r0, [sp, #80]
   116dc:	9816      	ldr	r0, [sp, #88]
   116de:	4283      	cmp	r3, r0
   116e0:	d108      	bne.n	116f4 <.text+0x116f4>
   116e2:	9802      	ldr	r0, [sp, #8]
   116e4:	9916      	ldr	r1, [sp, #88]
   116e6:	220a      	movs	r2, #10
   116e8:	2300      	movs	r3, #0
   116ea:	f001 facd 	bl	12c88 <_multadd>
   116ee:	9016      	str	r0, [sp, #88]
   116f0:	9015      	str	r0, [sp, #84]
   116f2:	e782      	b.n	115fa <.text+0x115fa>
   116f4:	9915      	ldr	r1, [sp, #84]
   116f6:	220a      	movs	r2, #10
   116f8:	2300      	movs	r3, #0
   116fa:	9802      	ldr	r0, [sp, #8]
   116fc:	f001 fac4 	bl	12c88 <_multadd>
   11700:	9916      	ldr	r1, [sp, #88]
   11702:	9015      	str	r0, [sp, #84]
   11704:	220a      	movs	r2, #10
   11706:	9802      	ldr	r0, [sp, #8]
   11708:	2300      	movs	r3, #0
   1170a:	f001 fabd 	bl	12c88 <_multadd>
   1170e:	9016      	str	r0, [sp, #88]
   11710:	e773      	b.n	115fa <.text+0x115fa>
   11712:	991a      	ldr	r1, [sp, #104]
   11714:	2200      	movs	r2, #0
   11716:	190c      	adds	r4, r1, r4
   11718:	9215      	str	r2, [sp, #84]
   1171a:	e014      	b.n	11746 <.text+0x11746>
   1171c:	2400      	movs	r4, #0
   1171e:	9814      	ldr	r0, [sp, #80]
   11720:	9917      	ldr	r1, [sp, #92]
   11722:	f7ff f9d3 	bl	10acc <quorem>
   11726:	9b1a      	ldr	r3, [sp, #104]
   11728:	1c05      	adds	r5, r0, #0
   1172a:	3530      	adds	r5, #48
   1172c:	54e5      	strb	r5, [r4, r3]
   1172e:	980c      	ldr	r0, [sp, #48]
   11730:	3401      	adds	r4, #1
   11732:	4284      	cmp	r4, r0
   11734:	daed      	bge.n	11712 <.text+0x11712>
   11736:	9802      	ldr	r0, [sp, #8]
   11738:	9914      	ldr	r1, [sp, #80]
   1173a:	220a      	movs	r2, #10
   1173c:	2300      	movs	r3, #0
   1173e:	f001 faa3 	bl	12c88 <_multadd>
   11742:	9014      	str	r0, [sp, #80]
   11744:	e7eb      	b.n	1171e <.text+0x1171e>
   11746:	9914      	ldr	r1, [sp, #80]
   11748:	9802      	ldr	r0, [sp, #8]
   1174a:	2201      	movs	r2, #1
   1174c:	f001 f9b2 	bl	12ab4 <_lshift>
   11750:	9917      	ldr	r1, [sp, #92]
   11752:	9014      	str	r0, [sp, #80]
   11754:	f000 ffb2 	bl	126bc <__mcmp>
   11758:	2800      	cmp	r0, #0
   1175a:	dc10      	bgt.n	1177e <.text+0x1177e>
   1175c:	2800      	cmp	r0, #0
   1175e:	d11a      	bne.n	11796 <.text+0x11796>
   11760:	07e9      	lsls	r1, r5, #31
   11762:	d40c      	bmi.n	1177e <.text+0x1177e>
   11764:	e017      	b.n	11796 <.text+0x11796>
   11766:	9b1a      	ldr	r3, [sp, #104]
   11768:	429a      	cmp	r2, r3
   1176a:	d109      	bne.n	11780 <.text+0x11780>
   1176c:	981a      	ldr	r0, [sp, #104]
   1176e:	9c0e      	ldr	r4, [sp, #56]
   11770:	1c07      	adds	r7, r0, #0
   11772:	3401      	adds	r4, #1
   11774:	2331      	movs	r3, #49
   11776:	3701      	adds	r7, #1
   11778:	940e      	str	r4, [sp, #56]
   1177a:	7003      	strb	r3, [r0, #0]
   1177c:	e010      	b.n	117a0 <.text+0x117a0>
   1177e:	1c22      	adds	r2, r4, #0
   11780:	3a01      	subs	r2, #1
   11782:	7813      	ldrb	r3, [r2, #0]
   11784:	2b39      	cmp	r3, #57
   11786:	d0ee      	beq.n	11766 <.text+0x11766>
   11788:	3301      	adds	r3, #1
   1178a:	1c57      	adds	r7, r2, #1
   1178c:	7013      	strb	r3, [r2, #0]
   1178e:	e007      	b.n	117a0 <.text+0x117a0>
   11790:	9920      	ldr	r1, [sp, #128]
   11792:	910e      	str	r1, [sp, #56]
   11794:	e018      	b.n	117c8 <.text+0x117c8>
   11796:	3c01      	subs	r4, #1
   11798:	7823      	ldrb	r3, [r4, #0]
   1179a:	2b30      	cmp	r3, #48
   1179c:	d0fb      	beq.n	11796 <.text+0x11796>
   1179e:	1c67      	adds	r7, r4, #1
   117a0:	9802      	ldr	r0, [sp, #8]
   117a2:	9917      	ldr	r1, [sp, #92]
   117a4:	f000 ff24 	bl	125f0 <_Bfree>
   117a8:	9a16      	ldr	r2, [sp, #88]
   117aa:	2a00      	cmp	r2, #0
   117ac:	d00c      	beq.n	117c8 <.text+0x117c8>
   117ae:	9b15      	ldr	r3, [sp, #84]
   117b0:	2b00      	cmp	r3, #0
   117b2:	d005      	beq.n	117c0 <.text+0x117c0>
   117b4:	4293      	cmp	r3, r2
   117b6:	d003      	beq.n	117c0 <.text+0x117c0>
   117b8:	9802      	ldr	r0, [sp, #8]
   117ba:	1c19      	adds	r1, r3, #0
   117bc:	f000 ff18 	bl	125f0 <_Bfree>
   117c0:	9802      	ldr	r0, [sp, #8]
   117c2:	9916      	ldr	r1, [sp, #88]
   117c4:	f000 ff14 	bl	125f0 <_Bfree>
   117c8:	9802      	ldr	r0, [sp, #8]
   117ca:	9914      	ldr	r1, [sp, #80]
   117cc:	f000 ff10 	bl	125f0 <_Bfree>
   117d0:	2300      	movs	r3, #0
   117d2:	703b      	strb	r3, [r7, #0]
   117d4:	9b0e      	ldr	r3, [sp, #56]
   117d6:	9c2a      	ldr	r4, [sp, #168]
   117d8:	982c      	ldr	r0, [sp, #176]
   117da:	3301      	adds	r3, #1
   117dc:	6023      	str	r3, [r4, #0]
   117de:	2800      	cmp	r0, #0
   117e0:	d000      	beq.n	117e4 <.text+0x117e4>
   117e2:	6007      	str	r7, [r0, #0]
   117e4:	981a      	ldr	r0, [sp, #104]
   117e6:	e005      	b.n	117f4 <.text+0x117f4>
   117e8:	9802      	ldr	r0, [sp, #8]
   117ea:	1c31      	adds	r1, r6, #0
   117ec:	f000 ff00 	bl	125f0 <_Bfree>
   117f0:	2701      	movs	r7, #1
   117f2:	e731      	b.n	11658 <.text+0x11658>
   117f4:	b024      	add	sp, #144
   117f6:	bcf0      	pop	{r4, r5, r6, r7}
   117f8:	bc02      	pop	{r1}
   117fa:	4708      	bx	r1

000117fc <fflush>:
   117fc:	b570      	push	{r4, r5, r6, lr}
   117fe:	1c04      	adds	r4, r0, #0
   11800:	2800      	cmp	r0, #0
   11802:	d105      	bne.n	11810 <fflush+0x14>
   11804:	4b1b      	ldr	r3, [pc, #108]	(11874 <.text+0x11874>)
   11806:	491c      	ldr	r1, [pc, #112]	(11878 <.text+0x11878>)
   11808:	6818      	ldr	r0, [r3, #0]
   1180a:	f000 fb93 	bl	11f34 <_fwalk>
   1180e:	e02e      	b.n	1186e <fflush+0x72>
   11810:	4b1a      	ldr	r3, [pc, #104]	(1187c <.text+0x1187c>)
   11812:	6818      	ldr	r0, [r3, #0]
   11814:	2800      	cmp	r0, #0
   11816:	d004      	beq.n	11822 <fflush+0x26>
   11818:	6b83      	ldr	r3, [r0, #56]
   1181a:	2b00      	cmp	r3, #0
   1181c:	d101      	bne.n	11822 <fflush+0x26>
   1181e:	f000 f84d 	bl	118bc <__sinit>
   11822:	230c      	movs	r3, #12
   11824:	5ee1      	ldrsh	r1, [r4, r3]
   11826:	070b      	lsls	r3, r1, #28
   11828:	d520      	bpl.n	1186c <fflush+0x70>
   1182a:	6926      	ldr	r6, [r4, #16]
   1182c:	2e00      	cmp	r6, #0
   1182e:	d01d      	beq.n	1186c <fflush+0x70>
   11830:	2303      	movs	r3, #3
   11832:	6822      	ldr	r2, [r4, #0]
   11834:	6026      	str	r6, [r4, #0]
   11836:	4219      	tst	r1, r3
   11838:	d008      	beq.n	1184c <fflush+0x50>
   1183a:	2300      	movs	r3, #0
   1183c:	e007      	b.n	1184e <fflush+0x52>
   1183e:	89a3      	ldrh	r3, [r4, #12]
   11840:	2240      	movs	r2, #64
   11842:	2001      	movs	r0, #1
   11844:	4313      	orrs	r3, r2
   11846:	4240      	negs	r0, r0
   11848:	81a3      	strh	r3, [r4, #12]
   1184a:	e010      	b.n	1186e <fflush+0x72>
   1184c:	6963      	ldr	r3, [r4, #20]
   1184e:	1b95      	subs	r5, r2, r6
   11850:	60a3      	str	r3, [r4, #8]
   11852:	e009      	b.n	11868 <fflush+0x6c>
   11854:	69e0      	ldr	r0, [r4, #28]
   11856:	6a63      	ldr	r3, [r4, #36]
   11858:	1c31      	adds	r1, r6, #0
   1185a:	1c2a      	adds	r2, r5, #0
   1185c:	f000 f810 	bl	11880 <.text+0x11880>
   11860:	2800      	cmp	r0, #0
   11862:	ddec      	ble.n	1183e <fflush+0x42>
   11864:	1836      	adds	r6, r6, r0
   11866:	1a2d      	subs	r5, r5, r0
   11868:	2d00      	cmp	r5, #0
   1186a:	dcf3      	bgt.n	11854 <fflush+0x58>
   1186c:	2000      	movs	r0, #0
   1186e:	bc70      	pop	{r4, r5, r6}
   11870:	bc02      	pop	{r1}
   11872:	4708      	bx	r1
   11874:	d7ac      	bvc.n	117d0 <.text+0x117d0>
   11876:	0001      	lsls	r1, r0, #0
   11878:	17fd      	asrs	r5, r7, #31
   1187a:	0001      	lsls	r1, r0, #0
   1187c:	0064      	lsls	r4, r4, #1
   1187e:	4000      	ands	r0, r0
   11880:	4718      	bx	r3
   11882:	46c0      	nop			(mov r8, r8)

00011884 <std>:
   11884:	2300      	movs	r3, #0
   11886:	6003      	str	r3, [r0, #0]
   11888:	6043      	str	r3, [r0, #4]
   1188a:	6083      	str	r3, [r0, #8]
   1188c:	6103      	str	r3, [r0, #16]
   1188e:	6143      	str	r3, [r0, #20]
   11890:	6183      	str	r3, [r0, #24]
   11892:	4b06      	ldr	r3, [pc, #24]	(118ac <.text+0x118ac>)
   11894:	6203      	str	r3, [r0, #32]
   11896:	4b06      	ldr	r3, [pc, #24]	(118b0 <.text+0x118b0>)
   11898:	6243      	str	r3, [r0, #36]
   1189a:	4b06      	ldr	r3, [pc, #24]	(118b4 <.text+0x118b4>)
   1189c:	6283      	str	r3, [r0, #40]
   1189e:	4b06      	ldr	r3, [pc, #24]	(118b8 <.text+0x118b8>)
   118a0:	8181      	strh	r1, [r0, #12]
   118a2:	81c2      	strh	r2, [r0, #14]
   118a4:	61c0      	str	r0, [r0, #28]
   118a6:	62c3      	str	r3, [r0, #44]
   118a8:	4770      	bx	lr
   118aa:	0000      	lsls	r0, r0, #0
   118ac:	3215      	adds	r2, #21
   118ae:	0001      	lsls	r1, r0, #0
   118b0:	31d1      	adds	r1, #209
   118b2:	0001      	lsls	r1, r0, #0
   118b4:	3195      	adds	r1, #149
   118b6:	0001      	lsls	r1, r0, #0
   118b8:	317d      	adds	r1, #125
   118ba:	0001      	lsls	r1, r0, #0

000118bc <__sinit>:
   118bc:	b510      	push	{r4, lr}
   118be:	6b82      	ldr	r2, [r0, #56]
   118c0:	1c04      	adds	r4, r0, #0
   118c2:	2a00      	cmp	r2, #0
   118c4:	d122      	bne.n	1190c <__sinit+0x50>
   118c6:	4b13      	ldr	r3, [pc, #76]	(11914 <.text+0x11914>)
   118c8:	63c3      	str	r3, [r0, #60]
   118ca:	2301      	movs	r3, #1
   118cc:	6383      	str	r3, [r0, #56]
   118ce:	23b8      	movs	r3, #184
   118d0:	009b      	lsls	r3, r3, #2
   118d2:	50c2      	str	r2, [r0, r3]
   118d4:	23b9      	movs	r3, #185
   118d6:	009b      	lsls	r3, r3, #2
   118d8:	2203      	movs	r2, #3
   118da:	21bb      	movs	r1, #187
   118dc:	50c2      	str	r2, [r0, r3]
   118de:	0089      	lsls	r1, r1, #2
   118e0:	23ba      	movs	r3, #186
   118e2:	1842      	adds	r2, r0, r1
   118e4:	009b      	lsls	r3, r3, #2
   118e6:	50c2      	str	r2, [r0, r3]
   118e8:	2104      	movs	r1, #4
   118ea:	6840      	ldr	r0, [r0, #4]
   118ec:	2200      	movs	r2, #0
   118ee:	1c23      	adds	r3, r4, #0
   118f0:	f7ff ffc8 	bl	11884 <std>
   118f4:	68a0      	ldr	r0, [r4, #8]
   118f6:	2109      	movs	r1, #9
   118f8:	2201      	movs	r2, #1
   118fa:	1c23      	adds	r3, r4, #0
   118fc:	f7ff ffc2 	bl	11884 <std>
   11900:	68e0      	ldr	r0, [r4, #12]
   11902:	210a      	movs	r1, #10
   11904:	2202      	movs	r2, #2
   11906:	1c23      	adds	r3, r4, #0
   11908:	f7ff ffbc 	bl	11884 <std>
   1190c:	bc10      	pop	{r4}
   1190e:	bc01      	pop	{r0}
   11910:	4700      	bx	r0
   11912:	0000      	lsls	r0, r0, #0
   11914:	1931      	adds	r1, r6, r4
   11916:	0001      	lsls	r1, r0, #0

00011918 <__sfp_lock_acquire>:
   11918:	4770      	bx	lr
	...

0001191c <__sfp_lock_release>:
   1191c:	4770      	bx	lr
	...

00011920 <__sinit_lock_acquire>:
   11920:	4770      	bx	lr
	...

00011924 <__sinit_lock_release>:
   11924:	4770      	bx	lr
	...

00011928 <__fp_lock>:
   11928:	2000      	movs	r0, #0
   1192a:	4770      	bx	lr

0001192c <__fp_unlock>:
   1192c:	2000      	movs	r0, #0
   1192e:	4770      	bx	lr

00011930 <_cleanup_r>:
   11930:	b500      	push	{lr}
   11932:	4902      	ldr	r1, [pc, #8]	(1193c <.text+0x1193c>)
   11934:	f000 fafe 	bl	11f34 <_fwalk>
   11938:	bc01      	pop	{r0}
   1193a:	4700      	bx	r0
   1193c:	3361      	adds	r3, #97
   1193e:	0001      	lsls	r1, r0, #0

00011940 <_cleanup>:
   11940:	b500      	push	{lr}
   11942:	4b03      	ldr	r3, [pc, #12]	(11950 <.text+0x11950>)
   11944:	6818      	ldr	r0, [r3, #0]
   11946:	f7ff fff3 	bl	11930 <_cleanup_r>
   1194a:	bc01      	pop	{r0}
   1194c:	4700      	bx	r0
   1194e:	0000      	lsls	r0, r0, #0
   11950:	d7ac      	bvc.n	118ac <.text+0x118ac>
   11952:	0001      	lsls	r1, r0, #0

00011954 <__sfmoreglue>:
   11954:	b570      	push	{r4, r5, r6, lr}
   11956:	235c      	movs	r3, #92
   11958:	1c0e      	adds	r6, r1, #0
   1195a:	435e      	muls	r6, r3
   1195c:	1c0d      	adds	r5, r1, #0
   1195e:	1c31      	adds	r1, r6, #0
   11960:	310c      	adds	r1, #12
   11962:	f000 fbbb 	bl	120dc <_malloc_r>
   11966:	2800      	cmp	r0, #0
   11968:	d101      	bne.n	1196e <__sfmoreglue+0x1a>
   1196a:	2400      	movs	r4, #0
   1196c:	e009      	b.n	11982 <__sfmoreglue+0x2e>
   1196e:	1c04      	adds	r4, r0, #0
   11970:	2300      	movs	r3, #0
   11972:	300c      	adds	r0, #12
   11974:	6023      	str	r3, [r4, #0]
   11976:	6065      	str	r5, [r4, #4]
   11978:	60a0      	str	r0, [r4, #8]
   1197a:	2100      	movs	r1, #0
   1197c:	1c32      	adds	r2, r6, #0
   1197e:	f000 fe2b 	bl	125d8 <memset>
   11982:	1c20      	adds	r0, r4, #0
   11984:	bc70      	pop	{r4, r5, r6}
   11986:	bc02      	pop	{r1}
   11988:	4708      	bx	r1
	...

0001198c <__fp_unlock_all>:
   1198c:	b500      	push	{lr}
   1198e:	4b03      	ldr	r3, [pc, #12]	(1199c <.text+0x1199c>)
   11990:	4903      	ldr	r1, [pc, #12]	(119a0 <.text+0x119a0>)
   11992:	6818      	ldr	r0, [r3, #0]
   11994:	f000 face 	bl	11f34 <_fwalk>
   11998:	bc01      	pop	{r0}
   1199a:	4700      	bx	r0
   1199c:	0064      	lsls	r4, r4, #1
   1199e:	4000      	ands	r0, r0
   119a0:	192d      	adds	r5, r5, r4
   119a2:	0001      	lsls	r1, r0, #0

000119a4 <__fp_lock_all>:
   119a4:	b500      	push	{lr}
   119a6:	4b03      	ldr	r3, [pc, #12]	(119b4 <.text+0x119b4>)
   119a8:	4903      	ldr	r1, [pc, #12]	(119b8 <.text+0x119b8>)
   119aa:	6818      	ldr	r0, [r3, #0]
   119ac:	f000 fac2 	bl	11f34 <_fwalk>
   119b0:	bc01      	pop	{r0}
   119b2:	4700      	bx	r0
   119b4:	0064      	lsls	r4, r4, #1
   119b6:	4000      	ands	r0, r0
   119b8:	1929      	adds	r1, r5, r4
   119ba:	0001      	lsls	r1, r0, #0

000119bc <__sfp>:
   119bc:	b530      	push	{r4, r5, lr}
   119be:	4b1c      	ldr	r3, [pc, #112]	(11a30 <.text+0x11a30>)
   119c0:	681c      	ldr	r4, [r3, #0]
   119c2:	6ba3      	ldr	r3, [r4, #56]
   119c4:	1c05      	adds	r5, r0, #0
   119c6:	2b00      	cmp	r3, #0
   119c8:	d102      	bne.n	119d0 <__sfp+0x14>
   119ca:	1c20      	adds	r0, r4, #0
   119cc:	f7ff ff76 	bl	118bc <__sinit>
   119d0:	21b8      	movs	r1, #184
   119d2:	0089      	lsls	r1, r1, #2
   119d4:	1864      	adds	r4, r4, r1
   119d6:	68a0      	ldr	r0, [r4, #8]
   119d8:	6863      	ldr	r3, [r4, #4]
   119da:	e004      	b.n	119e6 <__sfp+0x2a>
   119dc:	210c      	movs	r1, #12
   119de:	5e42      	ldrsh	r2, [r0, r1]
   119e0:	2a00      	cmp	r2, #0
   119e2:	d012      	beq.n	11a0a <__sfp+0x4e>
   119e4:	305c      	adds	r0, #92
   119e6:	3b01      	subs	r3, #1
   119e8:	d5f8      	bpl.n	119dc <__sfp+0x20>
   119ea:	6823      	ldr	r3, [r4, #0]
   119ec:	2b00      	cmp	r3, #0
   119ee:	d106      	bne.n	119fe <__sfp+0x42>
   119f0:	1c28      	adds	r0, r5, #0
   119f2:	2104      	movs	r1, #4
   119f4:	f7ff ffae 	bl	11954 <__sfmoreglue>
   119f8:	6020      	str	r0, [r4, #0]
   119fa:	2800      	cmp	r0, #0
   119fc:	d001      	beq.n	11a02 <__sfp+0x46>
   119fe:	6824      	ldr	r4, [r4, #0]
   11a00:	e7e9      	b.n	119d6 <__sfp+0x1a>
   11a02:	230c      	movs	r3, #12
   11a04:	2000      	movs	r0, #0
   11a06:	602b      	str	r3, [r5, #0]
   11a08:	e00e      	b.n	11a28 <__sfp+0x6c>
   11a0a:	2301      	movs	r3, #1
   11a0c:	425b      	negs	r3, r3
   11a0e:	81c3      	strh	r3, [r0, #14]
   11a10:	2301      	movs	r3, #1
   11a12:	8183      	strh	r3, [r0, #12]
   11a14:	6002      	str	r2, [r0, #0]
   11a16:	6082      	str	r2, [r0, #8]
   11a18:	6042      	str	r2, [r0, #4]
   11a1a:	6102      	str	r2, [r0, #16]
   11a1c:	6142      	str	r2, [r0, #20]
   11a1e:	6182      	str	r2, [r0, #24]
   11a20:	6302      	str	r2, [r0, #48]
   11a22:	6342      	str	r2, [r0, #52]
   11a24:	6442      	str	r2, [r0, #68]
   11a26:	6482      	str	r2, [r0, #72]
   11a28:	bc30      	pop	{r4, r5}
   11a2a:	bc02      	pop	{r1}
   11a2c:	4708      	bx	r1
   11a2e:	0000      	lsls	r0, r0, #0
   11a30:	d7ac      	bvc.n	1198c <__fp_unlock_all>
   11a32:	0001      	lsls	r1, r0, #0

00011a34 <_malloc_trim_r>:
   11a34:	b5f0      	push	{r4, r5, r6, r7, lr}
   11a36:	1c0c      	adds	r4, r1, #0
   11a38:	1c05      	adds	r5, r0, #0
   11a3a:	f000 fdd5 	bl	125e8 <__malloc_lock>
   11a3e:	4f21      	ldr	r7, [pc, #132]	(11ac4 <.text+0x11ac4>)
   11a40:	68bb      	ldr	r3, [r7, #8]
   11a42:	685a      	ldr	r2, [r3, #4]
   11a44:	2303      	movs	r3, #3
   11a46:	1c16      	adds	r6, r2, #0
   11a48:	439e      	bics	r6, r3
   11a4a:	4b1f      	ldr	r3, [pc, #124]	(11ac8 <.text+0x11ac8>)
   11a4c:	1b34      	subs	r4, r6, r4
   11a4e:	18e4      	adds	r4, r4, r3
   11a50:	0b24      	lsrs	r4, r4, #12
   11a52:	3c01      	subs	r4, #1
   11a54:	0324      	lsls	r4, r4, #12
   11a56:	3310      	adds	r3, #16
   11a58:	429c      	cmp	r4, r3
   11a5a:	dd1d      	ble.n	11a98 <_malloc_trim_r+0x64>
   11a5c:	1c28      	adds	r0, r5, #0
   11a5e:	2100      	movs	r1, #0
   11a60:	f00b fc8c 	bl	1d37c <___sbrk_r_from_thumb>
   11a64:	68bb      	ldr	r3, [r7, #8]
   11a66:	18f3      	adds	r3, r6, r3
   11a68:	4298      	cmp	r0, r3
   11a6a:	d115      	bne.n	11a98 <_malloc_trim_r+0x64>
   11a6c:	4261      	negs	r1, r4
   11a6e:	1c28      	adds	r0, r5, #0
   11a70:	f00b fc84 	bl	1d37c <___sbrk_r_from_thumb>
   11a74:	3001      	adds	r0, #1
   11a76:	d114      	bne.n	11aa2 <_malloc_trim_r+0x6e>
   11a78:	2100      	movs	r1, #0
   11a7a:	1c28      	adds	r0, r5, #0
   11a7c:	f00b fc7e 	bl	1d37c <___sbrk_r_from_thumb>
   11a80:	68bc      	ldr	r4, [r7, #8]
   11a82:	1b01      	subs	r1, r0, r4
   11a84:	290f      	cmp	r1, #15
   11a86:	dd07      	ble.n	11a98 <_malloc_trim_r+0x64>
   11a88:	4b10      	ldr	r3, [pc, #64]	(11acc <.text+0x11acc>)
   11a8a:	681b      	ldr	r3, [r3, #0]
   11a8c:	4a10      	ldr	r2, [pc, #64]	(11ad0 <.text+0x11ad0>)
   11a8e:	1ac3      	subs	r3, r0, r3
   11a90:	6013      	str	r3, [r2, #0]
   11a92:	2301      	movs	r3, #1
   11a94:	430b      	orrs	r3, r1
   11a96:	6063      	str	r3, [r4, #4]
   11a98:	1c28      	adds	r0, r5, #0
   11a9a:	f000 fda7 	bl	125ec <__malloc_unlock>
   11a9e:	2000      	movs	r0, #0
   11aa0:	e00c      	b.n	11abc <_malloc_trim_r+0x88>
   11aa2:	2201      	movs	r2, #1
   11aa4:	1b33      	subs	r3, r6, r4
   11aa6:	4313      	orrs	r3, r2
   11aa8:	68b9      	ldr	r1, [r7, #8]
   11aaa:	4a09      	ldr	r2, [pc, #36]	(11ad0 <.text+0x11ad0>)
   11aac:	604b      	str	r3, [r1, #4]
   11aae:	6813      	ldr	r3, [r2, #0]
   11ab0:	1b1b      	subs	r3, r3, r4
   11ab2:	1c28      	adds	r0, r5, #0
   11ab4:	6013      	str	r3, [r2, #0]
   11ab6:	f000 fd99 	bl	125ec <__malloc_unlock>
   11aba:	2001      	movs	r0, #1
   11abc:	bcf0      	pop	{r4, r5, r6, r7}
   11abe:	bc02      	pop	{r1}
   11ac0:	4708      	bx	r1
   11ac2:	0000      	lsls	r0, r0, #0
   11ac4:	0478      	lsls	r0, r7, #17
   11ac6:	4000      	ands	r0, r0
   11ac8:	0fef      	lsrs	r7, r5, #31
   11aca:	0000      	lsls	r0, r0, #0
   11acc:	0884      	lsrs	r4, r0, #2
   11ace:	4000      	ands	r0, r0
   11ad0:	12e0      	asrs	r0, r4, #11
   11ad2:	4000      	ands	r0, r0

00011ad4 <_free_r>:
   11ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
   11ad6:	b081      	sub	sp, #4
   11ad8:	9000      	str	r0, [sp, #0]
   11ada:	1c0c      	adds	r4, r1, #0
   11adc:	2900      	cmp	r1, #0
   11ade:	d100      	bne.n	11ae2 <_free_r+0xe>
   11ae0:	e0bd      	b.n	11c5e <_free_r+0x18a>
   11ae2:	1c26      	adds	r6, r4, #0
   11ae4:	3e08      	subs	r6, #8
   11ae6:	f000 fd7f 	bl	125e8 <__malloc_lock>
   11aea:	6871      	ldr	r1, [r6, #4]
   11aec:	2201      	movs	r2, #1
   11aee:	1c0c      	adds	r4, r1, #0
   11af0:	4394      	bics	r4, r2
   11af2:	1930      	adds	r0, r6, r4
   11af4:	4694      	mov	ip, r2
   11af6:	6842      	ldr	r2, [r0, #4]
   11af8:	4f5b      	ldr	r7, [pc, #364]	(11c68 <.text+0x11c68>)
   11afa:	2303      	movs	r3, #3
   11afc:	1c15      	adds	r5, r2, #0
   11afe:	439d      	bics	r5, r3
   11b00:	68bb      	ldr	r3, [r7, #8]
   11b02:	4662      	mov	r2, ip
   11b04:	4011      	ands	r1, r2
   11b06:	4298      	cmp	r0, r3
   11b08:	d118      	bne.n	11b3c <_free_r+0x68>
   11b0a:	1960      	adds	r0, r4, r5
   11b0c:	2900      	cmp	r1, #0
   11b0e:	d106      	bne.n	11b1e <_free_r+0x4a>
   11b10:	6833      	ldr	r3, [r6, #0]
   11b12:	1af6      	subs	r6, r6, r3
   11b14:	68f2      	ldr	r2, [r6, #12]
   11b16:	18c0      	adds	r0, r0, r3
   11b18:	68b3      	ldr	r3, [r6, #8]
   11b1a:	60da      	str	r2, [r3, #12]
   11b1c:	6093      	str	r3, [r2, #8]
   11b1e:	4663      	mov	r3, ip
   11b20:	4303      	orrs	r3, r0
   11b22:	6073      	str	r3, [r6, #4]
   11b24:	4b51      	ldr	r3, [pc, #324]	(11c6c <.text+0x11c6c>)
   11b26:	681b      	ldr	r3, [r3, #0]
   11b28:	60be      	str	r6, [r7, #8]
   11b2a:	4298      	cmp	r0, r3
   11b2c:	d200      	bcs.n	11b30 <_free_r+0x5c>
   11b2e:	e093      	b.n	11c58 <_free_r+0x184>
   11b30:	4b4f      	ldr	r3, [pc, #316]	(11c70 <.text+0x11c70>)
   11b32:	9800      	ldr	r0, [sp, #0]
   11b34:	6819      	ldr	r1, [r3, #0]
   11b36:	f7ff ff7d 	bl	11a34 <_malloc_trim_r>
   11b3a:	e08d      	b.n	11c58 <_free_r+0x184>
   11b3c:	6045      	str	r5, [r0, #4]
   11b3e:	2900      	cmp	r1, #0
   11b40:	d10c      	bne.n	11b5c <_free_r+0x88>
   11b42:	6833      	ldr	r3, [r6, #0]
   11b44:	1af6      	subs	r6, r6, r3
   11b46:	18e4      	adds	r4, r4, r3
   11b48:	68b2      	ldr	r2, [r6, #8]
   11b4a:	1c3b      	adds	r3, r7, #0
   11b4c:	3308      	adds	r3, #8
   11b4e:	429a      	cmp	r2, r3
   11b50:	d101      	bne.n	11b56 <_free_r+0x82>
   11b52:	2101      	movs	r1, #1
   11b54:	e003      	b.n	11b5e <_free_r+0x8a>
   11b56:	68f3      	ldr	r3, [r6, #12]
   11b58:	60d3      	str	r3, [r2, #12]
   11b5a:	609a      	str	r2, [r3, #8]
   11b5c:	2100      	movs	r1, #0
   11b5e:	1943      	adds	r3, r0, r5
   11b60:	685b      	ldr	r3, [r3, #4]
   11b62:	2201      	movs	r2, #1
   11b64:	4694      	mov	ip, r2
   11b66:	4213      	tst	r3, r2
   11b68:	d114      	bne.n	11b94 <_free_r+0xc0>
   11b6a:	1964      	adds	r4, r4, r5
   11b6c:	2900      	cmp	r1, #0
   11b6e:	d10d      	bne.n	11b8c <_free_r+0xb8>
   11b70:	4b3d      	ldr	r3, [pc, #244]	(11c68 <.text+0x11c68>)
   11b72:	6882      	ldr	r2, [r0, #8]
   11b74:	3308      	adds	r3, #8
   11b76:	429a      	cmp	r2, r3
   11b78:	d108      	bne.n	11b8c <_free_r+0xb8>
   11b7a:	4663      	mov	r3, ip
   11b7c:	4323      	orrs	r3, r4
   11b7e:	60d6      	str	r6, [r2, #12]
   11b80:	6096      	str	r6, [r2, #8]
   11b82:	60f2      	str	r2, [r6, #12]
   11b84:	60b2      	str	r2, [r6, #8]
   11b86:	6073      	str	r3, [r6, #4]
   11b88:	5134      	str	r4, [r6, r4]
   11b8a:	e065      	b.n	11c58 <_free_r+0x184>
   11b8c:	68c2      	ldr	r2, [r0, #12]
   11b8e:	6883      	ldr	r3, [r0, #8]
   11b90:	60da      	str	r2, [r3, #12]
   11b92:	6093      	str	r3, [r2, #8]
   11b94:	2001      	movs	r0, #1
   11b96:	1c23      	adds	r3, r4, #0
   11b98:	4303      	orrs	r3, r0
   11b9a:	6073      	str	r3, [r6, #4]
   11b9c:	5134      	str	r4, [r6, r4]
   11b9e:	2900      	cmp	r1, #0
   11ba0:	d15a      	bne.n	11c58 <_free_r+0x184>
   11ba2:	4b34      	ldr	r3, [pc, #208]	(11c74 <.text+0x11c74>)
   11ba4:	429c      	cmp	r4, r3
   11ba6:	d812      	bhi.n	11bce <_free_r+0xfa>
   11ba8:	08e1      	lsrs	r1, r4, #3
   11baa:	1c0a      	adds	r2, r1, #0
   11bac:	2900      	cmp	r1, #0
   11bae:	da00      	bge.n	11bb2 <_free_r+0xde>
   11bb0:	1cca      	adds	r2, r1, #3
   11bb2:	1092      	asrs	r2, r2, #2
   11bb4:	687b      	ldr	r3, [r7, #4]
   11bb6:	4090      	lsls	r0, r2
   11bb8:	4303      	orrs	r3, r0
   11bba:	4a2b      	ldr	r2, [pc, #172]	(11c68 <.text+0x11c68>)
   11bbc:	607b      	str	r3, [r7, #4]
   11bbe:	00cb      	lsls	r3, r1, #3
   11bc0:	189b      	adds	r3, r3, r2
   11bc2:	689a      	ldr	r2, [r3, #8]
   11bc4:	60f3      	str	r3, [r6, #12]
   11bc6:	60b2      	str	r2, [r6, #8]
   11bc8:	60d6      	str	r6, [r2, #12]
   11bca:	609e      	str	r6, [r3, #8]
   11bcc:	e044      	b.n	11c58 <_free_r+0x184>
   11bce:	0a62      	lsrs	r2, r4, #9
   11bd0:	2a00      	cmp	r2, #0
   11bd2:	d101      	bne.n	11bd8 <_free_r+0x104>
   11bd4:	08e1      	lsrs	r1, r4, #3
   11bd6:	e020      	b.n	11c1a <_free_r+0x146>
   11bd8:	2a04      	cmp	r2, #4
   11bda:	d803      	bhi.n	11be4 <_free_r+0x110>
   11bdc:	09a3      	lsrs	r3, r4, #6
   11bde:	1c19      	adds	r1, r3, #0
   11be0:	3138      	adds	r1, #56
   11be2:	e01a      	b.n	11c1a <_free_r+0x146>
   11be4:	2a14      	cmp	r2, #20
   11be6:	d802      	bhi.n	11bee <_free_r+0x11a>
   11be8:	1c11      	adds	r1, r2, #0
   11bea:	315b      	adds	r1, #91
   11bec:	e015      	b.n	11c1a <_free_r+0x146>
   11bee:	2a54      	cmp	r2, #84
   11bf0:	d803      	bhi.n	11bfa <_free_r+0x126>
   11bf2:	0b23      	lsrs	r3, r4, #12
   11bf4:	1c19      	adds	r1, r3, #0
   11bf6:	316e      	adds	r1, #110
   11bf8:	e00f      	b.n	11c1a <_free_r+0x146>
   11bfa:	23aa      	movs	r3, #170
   11bfc:	005b      	lsls	r3, r3, #1
   11bfe:	429a      	cmp	r2, r3
   11c00:	d803      	bhi.n	11c0a <_free_r+0x136>
   11c02:	0be3      	lsrs	r3, r4, #15
   11c04:	1c19      	adds	r1, r3, #0
   11c06:	3177      	adds	r1, #119
   11c08:	e007      	b.n	11c1a <_free_r+0x146>
   11c0a:	4b1b      	ldr	r3, [pc, #108]	(11c78 <.text+0x11c78>)
   11c0c:	429a      	cmp	r2, r3
   11c0e:	d901      	bls.n	11c14 <_free_r+0x140>
   11c10:	217e      	movs	r1, #126
   11c12:	e002      	b.n	11c1a <_free_r+0x146>
   11c14:	0ca3      	lsrs	r3, r4, #18
   11c16:	1c19      	adds	r1, r3, #0
   11c18:	317c      	adds	r1, #124
   11c1a:	4a13      	ldr	r2, [pc, #76]	(11c68 <.text+0x11c68>)
   11c1c:	00cb      	lsls	r3, r1, #3
   11c1e:	189d      	adds	r5, r3, r2
   11c20:	68a8      	ldr	r0, [r5, #8]
   11c22:	42a8      	cmp	r0, r5
   11c24:	d10e      	bne.n	11c44 <_free_r+0x170>
   11c26:	1c0b      	adds	r3, r1, #0
   11c28:	2900      	cmp	r1, #0
   11c2a:	da00      	bge.n	11c2e <_free_r+0x15a>
   11c2c:	3303      	adds	r3, #3
   11c2e:	109b      	asrs	r3, r3, #2
   11c30:	2201      	movs	r2, #1
   11c32:	409a      	lsls	r2, r3
   11c34:	687b      	ldr	r3, [r7, #4]
   11c36:	4313      	orrs	r3, r2
   11c38:	607b      	str	r3, [r7, #4]
   11c3a:	1c03      	adds	r3, r0, #0
   11c3c:	e008      	b.n	11c50 <_free_r+0x17c>
   11c3e:	6880      	ldr	r0, [r0, #8]
   11c40:	42a8      	cmp	r0, r5
   11c42:	d004      	beq.n	11c4e <_free_r+0x17a>
   11c44:	6843      	ldr	r3, [r0, #4]
   11c46:	2203      	movs	r2, #3
   11c48:	4393      	bics	r3, r2
   11c4a:	429c      	cmp	r4, r3
   11c4c:	d3f7      	bcc.n	11c3e <_free_r+0x16a>
   11c4e:	68c3      	ldr	r3, [r0, #12]
   11c50:	60f3      	str	r3, [r6, #12]
   11c52:	60b0      	str	r0, [r6, #8]
   11c54:	60c6      	str	r6, [r0, #12]
   11c56:	609e      	str	r6, [r3, #8]
   11c58:	9800      	ldr	r0, [sp, #0]
   11c5a:	f000 fcc7 	bl	125ec <__malloc_unlock>
   11c5e:	b001      	add	sp, #4
   11c60:	bcf0      	pop	{r4, r5, r6, r7}
   11c62:	bc01      	pop	{r0}
   11c64:	4700      	bx	r0
   11c66:	0000      	lsls	r0, r0, #0
   11c68:	0478      	lsls	r0, r7, #17
   11c6a:	4000      	ands	r0, r0
   11c6c:	0880      	lsrs	r0, r0, #2
   11c6e:	4000      	ands	r0, r0
   11c70:	12d4      	asrs	r4, r2, #11
   11c72:	4000      	ands	r0, r0
   11c74:	01ff      	lsls	r7, r7, #7
   11c76:	0000      	lsls	r0, r0, #0
   11c78:	0554      	lsls	r4, r2, #21
	...

00011c7c <__sfvwrite>:
   11c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
   11c7e:	688b      	ldr	r3, [r1, #8]
   11c80:	b087      	sub	sp, #28
   11c82:	1c05      	adds	r5, r0, #0
   11c84:	9100      	str	r1, [sp, #0]
   11c86:	2b00      	cmp	r3, #0
   11c88:	d100      	bne.n	11c8c <__sfvwrite+0x10>
   11c8a:	e11c      	b.n	11ec6 <__sfvwrite+0x24a>
   11c8c:	8983      	ldrh	r3, [r0, #12]
   11c8e:	071a      	lsls	r2, r3, #28
   11c90:	d502      	bpl.n	11c98 <__sfvwrite+0x1c>
   11c92:	6903      	ldr	r3, [r0, #16]
   11c94:	2b00      	cmp	r3, #0
   11c96:	d105      	bne.n	11ca4 <__sfvwrite+0x28>
   11c98:	1c28      	adds	r0, r5, #0
   11c9a:	f7fe fecd 	bl	10a38 <__swsetup>
   11c9e:	2800      	cmp	r0, #0
   11ca0:	d000      	beq.n	11ca4 <__sfvwrite+0x28>
   11ca2:	e10d      	b.n	11ec0 <__sfvwrite+0x244>
   11ca4:	9b00      	ldr	r3, [sp, #0]
   11ca6:	681b      	ldr	r3, [r3, #0]
   11ca8:	9304      	str	r3, [sp, #16]
   11caa:	89ab      	ldrh	r3, [r5, #12]
   11cac:	079a      	lsls	r2, r3, #30
   11cae:	d521      	bpl.n	11cf4 <__sfvwrite+0x78>
   11cb0:	2400      	movs	r4, #0
   11cb2:	2600      	movs	r6, #0
   11cb4:	e004      	b.n	11cc0 <__sfvwrite+0x44>
   11cb6:	9b04      	ldr	r3, [sp, #16]
   11cb8:	681e      	ldr	r6, [r3, #0]
   11cba:	685c      	ldr	r4, [r3, #4]
   11cbc:	3308      	adds	r3, #8
   11cbe:	9304      	str	r3, [sp, #16]
   11cc0:	2c00      	cmp	r4, #0
   11cc2:	d0f8      	beq.n	11cb6 <__sfvwrite+0x3a>
   11cc4:	2380      	movs	r3, #128
   11cc6:	00db      	lsls	r3, r3, #3
   11cc8:	69e8      	ldr	r0, [r5, #28]
   11cca:	1c22      	adds	r2, r4, #0
   11ccc:	429c      	cmp	r4, r3
   11cce:	d900      	bls.n	11cd2 <__sfvwrite+0x56>
   11cd0:	1c1a      	adds	r2, r3, #0
   11cd2:	6a6b      	ldr	r3, [r5, #36]
   11cd4:	1c31      	adds	r1, r6, #0
   11cd6:	f000 f8fd 	bl	11ed4 <.text+0x11ed4>
   11cda:	2800      	cmp	r0, #0
   11cdc:	dc00      	bgt.n	11ce0 <__sfvwrite+0x64>
   11cde:	e0eb      	b.n	11eb8 <__sfvwrite+0x23c>
   11ce0:	9a00      	ldr	r2, [sp, #0]
   11ce2:	6893      	ldr	r3, [r2, #8]
   11ce4:	1a1b      	subs	r3, r3, r0
   11ce6:	6093      	str	r3, [r2, #8]
   11ce8:	2b00      	cmp	r3, #0
   11cea:	d100      	bne.n	11cee <__sfvwrite+0x72>
   11cec:	e0eb      	b.n	11ec6 <__sfvwrite+0x24a>
   11cee:	1836      	adds	r6, r6, r0
   11cf0:	1a24      	subs	r4, r4, r0
   11cf2:	e7e5      	b.n	11cc0 <__sfvwrite+0x44>
   11cf4:	07da      	lsls	r2, r3, #31
   11cf6:	d50a      	bpl.n	11d0e <__sfvwrite+0x92>
   11cf8:	2300      	movs	r3, #0
   11cfa:	2700      	movs	r7, #0
   11cfc:	9302      	str	r3, [sp, #8]
   11cfe:	9303      	str	r3, [sp, #12]
   11d00:	9305      	str	r3, [sp, #20]
   11d02:	e07b      	b.n	11dfc <__sfvwrite+0x180>
   11d04:	6820      	ldr	r0, [r4, #0]
   11d06:	6929      	ldr	r1, [r5, #16]
   11d08:	f7ff fee4 	bl	11ad4 <_free_r>
   11d0c:	e0d4      	b.n	11eb8 <__sfvwrite+0x23c>
   11d0e:	2600      	movs	r6, #0
   11d10:	9606      	str	r6, [sp, #24]
   11d12:	e006      	b.n	11d22 <__sfvwrite+0xa6>
   11d14:	9a04      	ldr	r2, [sp, #16]
   11d16:	9b04      	ldr	r3, [sp, #16]
   11d18:	6812      	ldr	r2, [r2, #0]
   11d1a:	685e      	ldr	r6, [r3, #4]
   11d1c:	3308      	adds	r3, #8
   11d1e:	9206      	str	r2, [sp, #24]
   11d20:	9304      	str	r3, [sp, #16]
   11d22:	2e00      	cmp	r6, #0
   11d24:	d0f6      	beq.n	11d14 <__sfvwrite+0x98>
   11d26:	89ab      	ldrh	r3, [r5, #12]
   11d28:	68ac      	ldr	r4, [r5, #8]
   11d2a:	059a      	lsls	r2, r3, #22
   11d2c:	d526      	bpl.n	11d7c <__sfvwrite+0x100>
   11d2e:	42a6      	cmp	r6, r4
   11d30:	d914      	bls.n	11d5c <__sfvwrite+0xe0>
   11d32:	061a      	lsls	r2, r3, #24
   11d34:	d512      	bpl.n	11d5c <__sfvwrite+0xe0>
   11d36:	682b      	ldr	r3, [r5, #0]
   11d38:	6929      	ldr	r1, [r5, #16]
   11d3a:	4c65      	ldr	r4, [pc, #404]	(11ed0 <.text+0x11ed0>)
   11d3c:	1a5f      	subs	r7, r3, r1
   11d3e:	19bb      	adds	r3, r7, r6
   11d40:	6820      	ldr	r0, [r4, #0]
   11d42:	1c1a      	adds	r2, r3, #0
   11d44:	9301      	str	r3, [sp, #4]
   11d46:	f001 f86d 	bl	12e24 <_realloc_r>
   11d4a:	2800      	cmp	r0, #0
   11d4c:	d0da      	beq.n	11d04 <__sfvwrite+0x88>
   11d4e:	9a01      	ldr	r2, [sp, #4]
   11d50:	19c3      	adds	r3, r0, r7
   11d52:	6128      	str	r0, [r5, #16]
   11d54:	602b      	str	r3, [r5, #0]
   11d56:	616a      	str	r2, [r5, #20]
   11d58:	60ae      	str	r6, [r5, #8]
   11d5a:	1c34      	adds	r4, r6, #0
   11d5c:	42a6      	cmp	r6, r4
   11d5e:	d200      	bcs.n	11d62 <__sfvwrite+0xe6>
   11d60:	1c34      	adds	r4, r6, #0
   11d62:	1c22      	adds	r2, r4, #0
   11d64:	6828      	ldr	r0, [r5, #0]
   11d66:	9906      	ldr	r1, [sp, #24]
   11d68:	f000 fc1a 	bl	125a0 <memmove>
   11d6c:	68ab      	ldr	r3, [r5, #8]
   11d6e:	1b1b      	subs	r3, r3, r4
   11d70:	60ab      	str	r3, [r5, #8]
   11d72:	682b      	ldr	r3, [r5, #0]
   11d74:	191b      	adds	r3, r3, r4
   11d76:	1c34      	adds	r4, r6, #0
   11d78:	602b      	str	r3, [r5, #0]
   11d7a:	e029      	b.n	11dd0 <__sfvwrite+0x154>
   11d7c:	6828      	ldr	r0, [r5, #0]
   11d7e:	692b      	ldr	r3, [r5, #16]
   11d80:	4298      	cmp	r0, r3
   11d82:	d90e      	bls.n	11da2 <__sfvwrite+0x126>
   11d84:	42a6      	cmp	r6, r4
   11d86:	d90c      	bls.n	11da2 <__sfvwrite+0x126>
   11d88:	9906      	ldr	r1, [sp, #24]
   11d8a:	1c22      	adds	r2, r4, #0
   11d8c:	f000 fc08 	bl	125a0 <memmove>
   11d90:	682b      	ldr	r3, [r5, #0]
   11d92:	191b      	adds	r3, r3, r4
   11d94:	602b      	str	r3, [r5, #0]
   11d96:	1c28      	adds	r0, r5, #0
   11d98:	f7ff fd30 	bl	117fc <fflush>
   11d9c:	2800      	cmp	r0, #0
   11d9e:	d017      	beq.n	11dd0 <__sfvwrite+0x154>
   11da0:	e08a      	b.n	11eb8 <__sfvwrite+0x23c>
   11da2:	696a      	ldr	r2, [r5, #20]
   11da4:	4296      	cmp	r6, r2
   11da6:	d308      	bcc.n	11dba <__sfvwrite+0x13e>
   11da8:	69e8      	ldr	r0, [r5, #28]
   11daa:	6a6b      	ldr	r3, [r5, #36]
   11dac:	9906      	ldr	r1, [sp, #24]
   11dae:	f000 f891 	bl	11ed4 <.text+0x11ed4>
   11db2:	1c04      	adds	r4, r0, #0
   11db4:	2800      	cmp	r0, #0
   11db6:	dc0b      	bgt.n	11dd0 <__sfvwrite+0x154>
   11db8:	e07e      	b.n	11eb8 <__sfvwrite+0x23c>
   11dba:	9906      	ldr	r1, [sp, #24]
   11dbc:	1c32      	adds	r2, r6, #0
   11dbe:	f000 fbef 	bl	125a0 <memmove>
   11dc2:	68ab      	ldr	r3, [r5, #8]
   11dc4:	1b9b      	subs	r3, r3, r6
   11dc6:	60ab      	str	r3, [r5, #8]
   11dc8:	682b      	ldr	r3, [r5, #0]
   11dca:	199b      	adds	r3, r3, r6
   11dcc:	602b      	str	r3, [r5, #0]
   11dce:	1c34      	adds	r4, r6, #0
   11dd0:	9a00      	ldr	r2, [sp, #0]
   11dd2:	6893      	ldr	r3, [r2, #8]
   11dd4:	1b1b      	subs	r3, r3, r4
   11dd6:	6093      	str	r3, [r2, #8]
   11dd8:	2b00      	cmp	r3, #0
   11dda:	d074      	beq.n	11ec6 <__sfvwrite+0x24a>
   11ddc:	9b06      	ldr	r3, [sp, #24]
   11dde:	1b36      	subs	r6, r6, r4
   11de0:	191b      	adds	r3, r3, r4
   11de2:	9306      	str	r3, [sp, #24]
   11de4:	e79d      	b.n	11d22 <__sfvwrite+0xa6>
   11de6:	9a04      	ldr	r2, [sp, #16]
   11de8:	9b04      	ldr	r3, [sp, #16]
   11dea:	6812      	ldr	r2, [r2, #0]
   11dec:	685b      	ldr	r3, [r3, #4]
   11dee:	9203      	str	r2, [sp, #12]
   11df0:	9a04      	ldr	r2, [sp, #16]
   11df2:	9302      	str	r3, [sp, #8]
   11df4:	3208      	adds	r2, #8
   11df6:	2300      	movs	r3, #0
   11df8:	9204      	str	r2, [sp, #16]
   11dfa:	9305      	str	r3, [sp, #20]
   11dfc:	9a02      	ldr	r2, [sp, #8]
   11dfe:	2a00      	cmp	r2, #0
   11e00:	d0f1      	beq.n	11de6 <__sfvwrite+0x16a>
   11e02:	9b05      	ldr	r3, [sp, #20]
   11e04:	2b00      	cmp	r3, #0
   11e06:	d10f      	bne.n	11e28 <__sfvwrite+0x1ac>
   11e08:	9803      	ldr	r0, [sp, #12]
   11e0a:	210a      	movs	r1, #10
   11e0c:	f000 fbbc 	bl	12588 <memchr>
   11e10:	2800      	cmp	r0, #0
   11e12:	d005      	beq.n	11e20 <__sfvwrite+0x1a4>
   11e14:	9a03      	ldr	r2, [sp, #12]
   11e16:	1a83      	subs	r3, r0, r2
   11e18:	1c5f      	adds	r7, r3, #1
   11e1a:	2301      	movs	r3, #1
   11e1c:	9305      	str	r3, [sp, #20]
   11e1e:	e003      	b.n	11e28 <__sfvwrite+0x1ac>
   11e20:	9f02      	ldr	r7, [sp, #8]
   11e22:	2201      	movs	r2, #1
   11e24:	9205      	str	r2, [sp, #20]
   11e26:	3701      	adds	r7, #1
   11e28:	9b02      	ldr	r3, [sp, #8]
   11e2a:	1c3e      	adds	r6, r7, #0
   11e2c:	429f      	cmp	r7, r3
   11e2e:	d900      	bls.n	11e32 <__sfvwrite+0x1b6>
   11e30:	1c1e      	adds	r6, r3, #0
   11e32:	6828      	ldr	r0, [r5, #0]
   11e34:	692b      	ldr	r3, [r5, #16]
   11e36:	68a9      	ldr	r1, [r5, #8]
   11e38:	696a      	ldr	r2, [r5, #20]
   11e3a:	4298      	cmp	r0, r3
   11e3c:	d90f      	bls.n	11e5e <__sfvwrite+0x1e2>
   11e3e:	188c      	adds	r4, r1, r2
   11e40:	42a6      	cmp	r6, r4
   11e42:	dd0c      	ble.n	11e5e <__sfvwrite+0x1e2>
   11e44:	9903      	ldr	r1, [sp, #12]
   11e46:	1c22      	adds	r2, r4, #0
   11e48:	f000 fbaa 	bl	125a0 <memmove>
   11e4c:	682b      	ldr	r3, [r5, #0]
   11e4e:	191b      	adds	r3, r3, r4
   11e50:	602b      	str	r3, [r5, #0]
   11e52:	1c28      	adds	r0, r5, #0
   11e54:	f7ff fcd2 	bl	117fc <fflush>
   11e58:	2800      	cmp	r0, #0
   11e5a:	d016      	beq.n	11e8a <__sfvwrite+0x20e>
   11e5c:	e02c      	b.n	11eb8 <__sfvwrite+0x23c>
   11e5e:	4296      	cmp	r6, r2
   11e60:	db08      	blt.n	11e74 <__sfvwrite+0x1f8>
   11e62:	69e8      	ldr	r0, [r5, #28]
   11e64:	6a6b      	ldr	r3, [r5, #36]
   11e66:	9903      	ldr	r1, [sp, #12]
   11e68:	f000 f834 	bl	11ed4 <.text+0x11ed4>
   11e6c:	1c04      	adds	r4, r0, #0
   11e6e:	2800      	cmp	r0, #0
   11e70:	dc0b      	bgt.n	11e8a <__sfvwrite+0x20e>
   11e72:	e021      	b.n	11eb8 <__sfvwrite+0x23c>
   11e74:	9903      	ldr	r1, [sp, #12]
   11e76:	1c32      	adds	r2, r6, #0
   11e78:	f000 fb92 	bl	125a0 <memmove>
   11e7c:	68ab      	ldr	r3, [r5, #8]
   11e7e:	1b9b      	subs	r3, r3, r6
   11e80:	60ab      	str	r3, [r5, #8]
   11e82:	682b      	ldr	r3, [r5, #0]
   11e84:	199b      	adds	r3, r3, r6
   11e86:	602b      	str	r3, [r5, #0]
   11e88:	1c34      	adds	r4, r6, #0
   11e8a:	1b3f      	subs	r7, r7, r4
   11e8c:	2f00      	cmp	r7, #0
   11e8e:	d106      	bne.n	11e9e <__sfvwrite+0x222>
   11e90:	1c28      	adds	r0, r5, #0
   11e92:	f7ff fcb3 	bl	117fc <fflush>
   11e96:	2800      	cmp	r0, #0
   11e98:	d10e      	bne.n	11eb8 <__sfvwrite+0x23c>
   11e9a:	2200      	movs	r2, #0
   11e9c:	9205      	str	r2, [sp, #20]
   11e9e:	9a00      	ldr	r2, [sp, #0]
   11ea0:	6893      	ldr	r3, [r2, #8]
   11ea2:	1b1b      	subs	r3, r3, r4
   11ea4:	6093      	str	r3, [r2, #8]
   11ea6:	2b00      	cmp	r3, #0
   11ea8:	d00d      	beq.n	11ec6 <__sfvwrite+0x24a>
   11eaa:	9b03      	ldr	r3, [sp, #12]
   11eac:	9a02      	ldr	r2, [sp, #8]
   11eae:	191b      	adds	r3, r3, r4
   11eb0:	1b12      	subs	r2, r2, r4
   11eb2:	9303      	str	r3, [sp, #12]
   11eb4:	9202      	str	r2, [sp, #8]
   11eb6:	e7a1      	b.n	11dfc <__sfvwrite+0x180>
   11eb8:	89ab      	ldrh	r3, [r5, #12]
   11eba:	2240      	movs	r2, #64
   11ebc:	4313      	orrs	r3, r2
   11ebe:	81ab      	strh	r3, [r5, #12]
   11ec0:	2001      	movs	r0, #1
   11ec2:	4240      	negs	r0, r0
   11ec4:	e000      	b.n	11ec8 <__sfvwrite+0x24c>
   11ec6:	2000      	movs	r0, #0
   11ec8:	b007      	add	sp, #28
   11eca:	bcf0      	pop	{r4, r5, r6, r7}
   11ecc:	bc02      	pop	{r1}
   11ece:	4708      	bx	r1
   11ed0:	0064      	lsls	r4, r4, #1
   11ed2:	4000      	ands	r0, r0
   11ed4:	4718      	bx	r3
   11ed6:	46c0      	nop			(mov r8, r8)

00011ed8 <_fwalk_reent>:
   11ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
   11eda:	b082      	sub	sp, #8
   11edc:	9001      	str	r0, [sp, #4]
   11ede:	9100      	str	r1, [sp, #0]
   11ee0:	f7ff fd1a 	bl	11918 <__sfp_lock_acquire>
   11ee4:	9a01      	ldr	r2, [sp, #4]
   11ee6:	23b8      	movs	r3, #184
   11ee8:	009b      	lsls	r3, r3, #2
   11eea:	18d5      	adds	r5, r2, r3
   11eec:	2700      	movs	r7, #0
   11eee:	e017      	b.n	11f20 <_fwalk_reent+0x48>
   11ef0:	68ab      	ldr	r3, [r5, #8]
   11ef2:	686e      	ldr	r6, [r5, #4]
   11ef4:	1c1c      	adds	r4, r3, #0
   11ef6:	340c      	adds	r4, #12
   11ef8:	e00d      	b.n	11f16 <_fwalk_reent+0x3e>
   11efa:	2200      	movs	r2, #0
   11efc:	5ea3      	ldrsh	r3, [r4, r2]
   11efe:	2b00      	cmp	r3, #0
   11f00:	d008      	beq.n	11f14 <_fwalk_reent+0x3c>
   11f02:	2202      	movs	r2, #2
   11f04:	5ea3      	ldrsh	r3, [r4, r2]
   11f06:	3301      	adds	r3, #1
   11f08:	d004      	beq.n	11f14 <_fwalk_reent+0x3c>
   11f0a:	9801      	ldr	r0, [sp, #4]
   11f0c:	9b00      	ldr	r3, [sp, #0]
   11f0e:	f000 f83c 	bl	11f8a <_fwalk+0x56>
   11f12:	4307      	orrs	r7, r0
   11f14:	345c      	adds	r4, #92
   11f16:	1c21      	adds	r1, r4, #0
   11f18:	390c      	subs	r1, #12
   11f1a:	3e01      	subs	r6, #1
   11f1c:	d5ed      	bpl.n	11efa <_fwalk_reent+0x22>
   11f1e:	682d      	ldr	r5, [r5, #0]
   11f20:	2d00      	cmp	r5, #0
   11f22:	d1e5      	bne.n	11ef0 <_fwalk_reent+0x18>
   11f24:	f7ff fcfa 	bl	1191c <__sfp_lock_release>
   11f28:	1c38      	adds	r0, r7, #0
   11f2a:	b002      	add	sp, #8
   11f2c:	bcf0      	pop	{r4, r5, r6, r7}
   11f2e:	bc02      	pop	{r1}
   11f30:	4708      	bx	r1
	...

00011f34 <_fwalk>:
   11f34:	b5f0      	push	{r4, r5, r6, r7, lr}
   11f36:	b081      	sub	sp, #4
   11f38:	1c04      	adds	r4, r0, #0
   11f3a:	9100      	str	r1, [sp, #0]
   11f3c:	f7ff fcec 	bl	11918 <__sfp_lock_acquire>
   11f40:	22b8      	movs	r2, #184
   11f42:	0092      	lsls	r2, r2, #2
   11f44:	18a5      	adds	r5, r4, r2
   11f46:	2700      	movs	r7, #0
   11f48:	e016      	b.n	11f78 <_fwalk+0x44>
   11f4a:	68ab      	ldr	r3, [r5, #8]
   11f4c:	686e      	ldr	r6, [r5, #4]
   11f4e:	1c1c      	adds	r4, r3, #0
   11f50:	340c      	adds	r4, #12
   11f52:	e00c      	b.n	11f6e <_fwalk+0x3a>
   11f54:	2200      	movs	r2, #0
   11f56:	5ea3      	ldrsh	r3, [r4, r2]
   11f58:	2b00      	cmp	r3, #0
   11f5a:	d007      	beq.n	11f6c <_fwalk+0x38>
   11f5c:	2202      	movs	r2, #2
   11f5e:	5ea3      	ldrsh	r3, [r4, r2]
   11f60:	3301      	adds	r3, #1
   11f62:	d003      	beq.n	11f6c <_fwalk+0x38>
   11f64:	9b00      	ldr	r3, [sp, #0]
   11f66:	f000 f810 	bl	11f8a <_fwalk+0x56>
   11f6a:	4307      	orrs	r7, r0
   11f6c:	345c      	adds	r4, #92
   11f6e:	1c20      	adds	r0, r4, #0
   11f70:	380c      	subs	r0, #12
   11f72:	3e01      	subs	r6, #1
   11f74:	d5ee      	bpl.n	11f54 <_fwalk+0x20>
   11f76:	682d      	ldr	r5, [r5, #0]
   11f78:	2d00      	cmp	r5, #0
   11f7a:	d1e6      	bne.n	11f4a <_fwalk+0x16>
   11f7c:	f7ff fcce 	bl	1191c <__sfp_lock_release>
   11f80:	1c38      	adds	r0, r7, #0
   11f82:	b001      	add	sp, #4
   11f84:	bcf0      	pop	{r4, r5, r6, r7}
   11f86:	bc02      	pop	{r1}
   11f88:	4708      	bx	r1
   11f8a:	4718      	bx	r3

00011f8c <__locale_charset>:
   11f8c:	4b01      	ldr	r3, [pc, #4]	(11f94 <.text+0x11f94>)
   11f8e:	6818      	ldr	r0, [r3, #0]
   11f90:	4770      	bx	lr
   11f92:	0000      	lsls	r0, r0, #0
   11f94:	d7e0      	bvc.n	11f58 <_fwalk+0x24>
   11f96:	0001      	lsls	r1, r0, #0

00011f98 <_localeconv_r>:
   11f98:	4800      	ldr	r0, [pc, #0]	(11f9c <.text+0x11f9c>)
   11f9a:	4770      	bx	lr
   11f9c:	d7b0      	bvc.n	11f00 <_fwalk_reent+0x28>
   11f9e:	0001      	lsls	r1, r0, #0

00011fa0 <_setlocale_r>:
   11fa0:	b570      	push	{r4, r5, r6, lr}
   11fa2:	1c0e      	adds	r6, r1, #0
   11fa4:	1c05      	adds	r5, r0, #0
   11fa6:	1c14      	adds	r4, r2, #0
   11fa8:	490b      	ldr	r1, [pc, #44]	(11fd8 <.text+0x11fd8>)
   11faa:	2a00      	cmp	r2, #0
   11fac:	d101      	bne.n	11fb2 <_setlocale_r+0x12>
   11fae:	1c08      	adds	r0, r1, #0
   11fb0:	e00f      	b.n	11fd2 <_setlocale_r+0x32>
   11fb2:	1c10      	adds	r0, r2, #0
   11fb4:	f001 f94a 	bl	1324c <strcmp>
   11fb8:	2800      	cmp	r0, #0
   11fba:	d007      	beq.n	11fcc <_setlocale_r+0x2c>
   11fbc:	4907      	ldr	r1, [pc, #28]	(11fdc <.text+0x11fdc>)
   11fbe:	1c20      	adds	r0, r4, #0
   11fc0:	f001 f944 	bl	1324c <strcmp>
   11fc4:	2800      	cmp	r0, #0
   11fc6:	d001      	beq.n	11fcc <_setlocale_r+0x2c>
   11fc8:	2000      	movs	r0, #0
   11fca:	e002      	b.n	11fd2 <_setlocale_r+0x32>
   11fcc:	632e      	str	r6, [r5, #48]
   11fce:	636c      	str	r4, [r5, #52]
   11fd0:	4801      	ldr	r0, [pc, #4]	(11fd8 <.text+0x11fd8>)
   11fd2:	bc70      	pop	{r4, r5, r6}
   11fd4:	bc02      	pop	{r1}
   11fd6:	4708      	bx	r1
   11fd8:	df08      	svc	8
   11fda:	0001      	lsls	r1, r0, #0
   11fdc:	dccc      	bgt.n	11f78 <_fwalk+0x44>
   11fde:	0001      	lsls	r1, r0, #0

00011fe0 <setlocale>:
   11fe0:	b510      	push	{r4, lr}
   11fe2:	4b05      	ldr	r3, [pc, #20]	(11ff8 <.text+0x11ff8>)
   11fe4:	1c04      	adds	r4, r0, #0
   11fe6:	1c0a      	adds	r2, r1, #0
   11fe8:	6818      	ldr	r0, [r3, #0]
   11fea:	1c21      	adds	r1, r4, #0
   11fec:	f7ff ffd8 	bl	11fa0 <_setlocale_r>
   11ff0:	bc10      	pop	{r4}
   11ff2:	bc02      	pop	{r1}
   11ff4:	4708      	bx	r1
   11ff6:	0000      	lsls	r0, r0, #0
   11ff8:	0064      	lsls	r4, r4, #1
   11ffa:	4000      	ands	r0, r0

00011ffc <localeconv>:
   11ffc:	4800      	ldr	r0, [pc, #0]	(12000 <.text+0x12000>)
   11ffe:	4770      	bx	lr
   12000:	d7b0      	bvc.n	11f64 <_fwalk+0x30>
   12002:	0001      	lsls	r1, r0, #0

00012004 <__smakebuf>:
   12004:	b5f0      	push	{r4, r5, r6, r7, lr}
   12006:	8983      	ldrh	r3, [r0, #12]
   12008:	b08f      	sub	sp, #60
   1200a:	1c04      	adds	r4, r0, #0
   1200c:	079a      	lsls	r2, r3, #30
   1200e:	d43d      	bmi.n	1208c <__smakebuf+0x88>
   12010:	89c3      	ldrh	r3, [r0, #14]
   12012:	041b      	lsls	r3, r3, #16
   12014:	1419      	asrs	r1, r3, #16
   12016:	2900      	cmp	r1, #0
   12018:	db06      	blt.n	12028 <__smakebuf+0x24>
   1201a:	4b2d      	ldr	r3, [pc, #180]	(120d0 <.text+0x120d0>)
   1201c:	466a      	mov	r2, sp
   1201e:	6818      	ldr	r0, [r3, #0]
   12020:	f00b f9b0 	bl	1d384 <___fstat_r_from_thumb>
   12024:	2800      	cmp	r0, #0
   12026:	da06      	bge.n	12036 <__smakebuf+0x32>
   12028:	89a3      	ldrh	r3, [r4, #12]
   1202a:	2280      	movs	r2, #128
   1202c:	0112      	lsls	r2, r2, #4
   1202e:	4313      	orrs	r3, r2
   12030:	2700      	movs	r7, #0
   12032:	81a3      	strh	r3, [r4, #12]
   12034:	e01d      	b.n	12072 <__smakebuf+0x6e>
   12036:	23f0      	movs	r3, #240
   12038:	9a01      	ldr	r2, [sp, #4]
   1203a:	021b      	lsls	r3, r3, #8
   1203c:	401a      	ands	r2, r3
   1203e:	2380      	movs	r3, #128
   12040:	019b      	lsls	r3, r3, #6
   12042:	2700      	movs	r7, #0
   12044:	429a      	cmp	r2, r3
   12046:	d100      	bne.n	1204a <__smakebuf+0x46>
   12048:	2701      	movs	r7, #1
   1204a:	2380      	movs	r3, #128
   1204c:	021b      	lsls	r3, r3, #8
   1204e:	429a      	cmp	r2, r3
   12050:	d10a      	bne.n	12068 <__smakebuf+0x64>
   12052:	4a20      	ldr	r2, [pc, #128]	(120d4 <.text+0x120d4>)
   12054:	6aa3      	ldr	r3, [r4, #40]
   12056:	4293      	cmp	r3, r2
   12058:	d106      	bne.n	12068 <__smakebuf+0x64>
   1205a:	89a3      	ldrh	r3, [r4, #12]
   1205c:	2280      	movs	r2, #128
   1205e:	00d2      	lsls	r2, r2, #3
   12060:	4313      	orrs	r3, r2
   12062:	81a3      	strh	r3, [r4, #12]
   12064:	64e2      	str	r2, [r4, #76]
   12066:	e004      	b.n	12072 <__smakebuf+0x6e>
   12068:	89a3      	ldrh	r3, [r4, #12]
   1206a:	2280      	movs	r2, #128
   1206c:	0112      	lsls	r2, r2, #4
   1206e:	4313      	orrs	r3, r2
   12070:	81a3      	strh	r3, [r4, #12]
   12072:	4d17      	ldr	r5, [pc, #92]	(120d0 <.text+0x120d0>)
   12074:	2680      	movs	r6, #128
   12076:	00f6      	lsls	r6, r6, #3
   12078:	6828      	ldr	r0, [r5, #0]
   1207a:	1c31      	adds	r1, r6, #0
   1207c:	f000 f82e 	bl	120dc <_malloc_r>
   12080:	2800      	cmp	r0, #0
   12082:	d10a      	bne.n	1209a <__smakebuf+0x96>
   12084:	89a3      	ldrh	r3, [r4, #12]
   12086:	2202      	movs	r2, #2
   12088:	4313      	orrs	r3, r2
   1208a:	81a3      	strh	r3, [r4, #12]
   1208c:	1c23      	adds	r3, r4, #0
   1208e:	3343      	adds	r3, #67
   12090:	6023      	str	r3, [r4, #0]
   12092:	6123      	str	r3, [r4, #16]
   12094:	2301      	movs	r3, #1
   12096:	6163      	str	r3, [r4, #20]
   12098:	e015      	b.n	120c6 <__smakebuf+0xc2>
   1209a:	682a      	ldr	r2, [r5, #0]
   1209c:	4b0e      	ldr	r3, [pc, #56]	(120d8 <.text+0x120d8>)
   1209e:	63d3      	str	r3, [r2, #60]
   120a0:	89a3      	ldrh	r3, [r4, #12]
   120a2:	2280      	movs	r2, #128
   120a4:	4313      	orrs	r3, r2
   120a6:	81a3      	strh	r3, [r4, #12]
   120a8:	6020      	str	r0, [r4, #0]
   120aa:	6120      	str	r0, [r4, #16]
   120ac:	6166      	str	r6, [r4, #20]
   120ae:	2f00      	cmp	r7, #0
   120b0:	d009      	beq.n	120c6 <__smakebuf+0xc2>
   120b2:	230e      	movs	r3, #14
   120b4:	5ee0      	ldrsh	r0, [r4, r3]
   120b6:	f00b f969 	bl	1d38c <__isatty_from_thumb>
   120ba:	2800      	cmp	r0, #0
   120bc:	d003      	beq.n	120c6 <__smakebuf+0xc2>
   120be:	89a3      	ldrh	r3, [r4, #12]
   120c0:	2201      	movs	r2, #1
   120c2:	4313      	orrs	r3, r2
   120c4:	81a3      	strh	r3, [r4, #12]
   120c6:	b00f      	add	sp, #60
   120c8:	bcf0      	pop	{r4, r5, r6, r7}
   120ca:	bc01      	pop	{r0}
   120cc:	4700      	bx	r0
   120ce:	0000      	lsls	r0, r0, #0
   120d0:	0064      	lsls	r4, r4, #1
   120d2:	4000      	ands	r0, r0
   120d4:	3195      	adds	r1, #149
   120d6:	0001      	lsls	r1, r0, #0
   120d8:	1931      	adds	r1, r6, r4
   120da:	0001      	lsls	r1, r0, #0

000120dc <_malloc_r>:
   120dc:	b5f0      	push	{r4, r5, r6, r7, lr}
   120de:	1c0a      	adds	r2, r1, #0
   120e0:	b086      	sub	sp, #24
   120e2:	320b      	adds	r2, #11
   120e4:	9000      	str	r0, [sp, #0]
   120e6:	2a16      	cmp	r2, #22
   120e8:	d802      	bhi.n	120f0 <_malloc_r+0x14>
   120ea:	2010      	movs	r0, #16
   120ec:	9004      	str	r0, [sp, #16]
   120ee:	e004      	b.n	120fa <_malloc_r+0x1e>
   120f0:	2307      	movs	r3, #7
   120f2:	439a      	bics	r2, r3
   120f4:	9204      	str	r2, [sp, #16]
   120f6:	2a00      	cmp	r2, #0
   120f8:	db02      	blt.n	12100 <_malloc_r+0x24>
   120fa:	9a04      	ldr	r2, [sp, #16]
   120fc:	428a      	cmp	r2, r1
   120fe:	d203      	bcs.n	12108 <_malloc_r+0x2c>
   12100:	9800      	ldr	r0, [sp, #0]
   12102:	230c      	movs	r3, #12
   12104:	6003      	str	r3, [r0, #0]
   12106:	e1f2      	b.n	124ee <.text+0x124ee>
   12108:	9800      	ldr	r0, [sp, #0]
   1210a:	f000 fa6d 	bl	125e8 <__malloc_lock>
   1210e:	4bc0      	ldr	r3, [pc, #768]	(12410 <.text+0x12410>)
   12110:	9904      	ldr	r1, [sp, #16]
   12112:	4299      	cmp	r1, r3
   12114:	d816      	bhi.n	12144 <_malloc_r+0x68>
   12116:	08c9      	lsrs	r1, r1, #3
   12118:	4abe      	ldr	r2, [pc, #760]	(12414 <.text+0x12414>)
   1211a:	00cb      	lsls	r3, r1, #3
   1211c:	189b      	adds	r3, r3, r2
   1211e:	68dc      	ldr	r4, [r3, #12]
   12120:	429c      	cmp	r4, r3
   12122:	d104      	bne.n	1212e <_malloc_r+0x52>
   12124:	1c23      	adds	r3, r4, #0
   12126:	3308      	adds	r3, #8
   12128:	68dc      	ldr	r4, [r3, #12]
   1212a:	429c      	cmp	r4, r3
   1212c:	d008      	beq.n	12140 <_malloc_r+0x64>
   1212e:	6861      	ldr	r1, [r4, #4]
   12130:	2303      	movs	r3, #3
   12132:	4399      	bics	r1, r3
   12134:	68e2      	ldr	r2, [r4, #12]
   12136:	68a3      	ldr	r3, [r4, #8]
   12138:	1861      	adds	r1, r4, r1
   1213a:	60da      	str	r2, [r3, #12]
   1213c:	6093      	str	r3, [r2, #8]
   1213e:	e20c      	b.n	1255a <.text+0x1255a>
   12140:	1c8f      	adds	r7, r1, #2
   12142:	e041      	b.n	121c8 <_malloc_r+0xec>
   12144:	9b04      	ldr	r3, [sp, #16]
   12146:	0a5a      	lsrs	r2, r3, #9
   12148:	2a00      	cmp	r2, #0
   1214a:	d101      	bne.n	12150 <_malloc_r+0x74>
   1214c:	08d9      	lsrs	r1, r3, #3
   1214e:	e026      	b.n	1219e <_malloc_r+0xc2>
   12150:	2a04      	cmp	r2, #4
   12152:	d804      	bhi.n	1215e <_malloc_r+0x82>
   12154:	9804      	ldr	r0, [sp, #16]
   12156:	0983      	lsrs	r3, r0, #6
   12158:	1c19      	adds	r1, r3, #0
   1215a:	3138      	adds	r1, #56
   1215c:	e01f      	b.n	1219e <_malloc_r+0xc2>
   1215e:	2a14      	cmp	r2, #20
   12160:	d802      	bhi.n	12168 <_malloc_r+0x8c>
   12162:	1c11      	adds	r1, r2, #0
   12164:	315b      	adds	r1, #91
   12166:	e01a      	b.n	1219e <_malloc_r+0xc2>
   12168:	2a54      	cmp	r2, #84
   1216a:	d804      	bhi.n	12176 <_malloc_r+0x9a>
   1216c:	9904      	ldr	r1, [sp, #16]
   1216e:	0b0b      	lsrs	r3, r1, #12
   12170:	1c19      	adds	r1, r3, #0
   12172:	316e      	adds	r1, #110
   12174:	e013      	b.n	1219e <_malloc_r+0xc2>
   12176:	23aa      	movs	r3, #170
   12178:	005b      	lsls	r3, r3, #1
   1217a:	429a      	cmp	r2, r3
   1217c:	d804      	bhi.n	12188 <_malloc_r+0xac>
   1217e:	9a04      	ldr	r2, [sp, #16]
   12180:	0bd3      	lsrs	r3, r2, #15
   12182:	1c19      	adds	r1, r3, #0
   12184:	3177      	adds	r1, #119
   12186:	e00a      	b.n	1219e <_malloc_r+0xc2>
   12188:	4ba3      	ldr	r3, [pc, #652]	(12418 <.text+0x12418>)
   1218a:	429a      	cmp	r2, r3
   1218c:	d903      	bls.n	12196 <_malloc_r+0xba>
   1218e:	217e      	movs	r1, #126
   12190:	e005      	b.n	1219e <_malloc_r+0xc2>
   12192:	3901      	subs	r1, #1
   12194:	e017      	b.n	121c6 <_malloc_r+0xea>
   12196:	9804      	ldr	r0, [sp, #16]
   12198:	0c83      	lsrs	r3, r0, #18
   1219a:	1c19      	adds	r1, r3, #0
   1219c:	317c      	adds	r1, #124
   1219e:	4a9d      	ldr	r2, [pc, #628]	(12414 <.text+0x12414>)
   121a0:	00cb      	lsls	r3, r1, #3
   121a2:	189d      	adds	r5, r3, r2
   121a4:	68ec      	ldr	r4, [r5, #12]
   121a6:	e00c      	b.n	121c2 <_malloc_r+0xe6>
   121a8:	6862      	ldr	r2, [r4, #4]
   121aa:	2303      	movs	r3, #3
   121ac:	1c10      	adds	r0, r2, #0
   121ae:	9a04      	ldr	r2, [sp, #16]
   121b0:	4398      	bics	r0, r3
   121b2:	1a83      	subs	r3, r0, r2
   121b4:	2b0f      	cmp	r3, #15
   121b6:	dcec      	bgt.n	12192 <_malloc_r+0xb6>
   121b8:	68e2      	ldr	r2, [r4, #12]
   121ba:	2b00      	cmp	r3, #0
   121bc:	db00      	blt.n	121c0 <_malloc_r+0xe4>
   121be:	e1c8      	b.n	12552 <.text+0x12552>
   121c0:	1c14      	adds	r4, r2, #0
   121c2:	42ac      	cmp	r4, r5
   121c4:	d1f0      	bne.n	121a8 <_malloc_r+0xcc>
   121c6:	1c4f      	adds	r7, r1, #1
   121c8:	4894      	ldr	r0, [pc, #592]	(1241c <.text+0x1241c>)
   121ca:	4b92      	ldr	r3, [pc, #584]	(12414 <.text+0x12414>)
   121cc:	6885      	ldr	r5, [r0, #8]
   121ce:	9301      	str	r3, [sp, #4]
   121d0:	4285      	cmp	r5, r0
   121d2:	d100      	bne.n	121d6 <_malloc_r+0xfa>
   121d4:	e081      	b.n	122da <_malloc_r+0x1fe>
   121d6:	686a      	ldr	r2, [r5, #4]
   121d8:	2303      	movs	r3, #3
   121da:	1c14      	adds	r4, r2, #0
   121dc:	9904      	ldr	r1, [sp, #16]
   121de:	439c      	bics	r4, r3
   121e0:	1a60      	subs	r0, r4, r1
   121e2:	280f      	cmp	r0, #15
   121e4:	dd0e      	ble.n	12204 <_malloc_r+0x128>
   121e6:	9b04      	ldr	r3, [sp, #16]
   121e8:	186a      	adds	r2, r5, r1
   121ea:	2101      	movs	r1, #1
   121ec:	430b      	orrs	r3, r1
   121ee:	606b      	str	r3, [r5, #4]
   121f0:	4b8a      	ldr	r3, [pc, #552]	(1241c <.text+0x1241c>)
   121f2:	60da      	str	r2, [r3, #12]
   121f4:	609a      	str	r2, [r3, #8]
   121f6:	60d3      	str	r3, [r2, #12]
   121f8:	6093      	str	r3, [r2, #8]
   121fa:	1c03      	adds	r3, r0, #0
   121fc:	430b      	orrs	r3, r1
   121fe:	6053      	str	r3, [r2, #4]
   12200:	5010      	str	r0, [r2, r0]
   12202:	e009      	b.n	12218 <_malloc_r+0x13c>
   12204:	4985      	ldr	r1, [pc, #532]	(1241c <.text+0x1241c>)
   12206:	60c9      	str	r1, [r1, #12]
   12208:	6089      	str	r1, [r1, #8]
   1220a:	2800      	cmp	r0, #0
   1220c:	db09      	blt.n	12222 <_malloc_r+0x146>
   1220e:	192b      	adds	r3, r5, r4
   12210:	685a      	ldr	r2, [r3, #4]
   12212:	2101      	movs	r1, #1
   12214:	430a      	orrs	r2, r1
   12216:	605a      	str	r2, [r3, #4]
   12218:	9800      	ldr	r0, [sp, #0]
   1221a:	f000 f9e7 	bl	125ec <__malloc_unlock>
   1221e:	1c28      	adds	r0, r5, #0
   12220:	e1a3      	b.n	1256a <.text+0x1256a>
   12222:	4b7f      	ldr	r3, [pc, #508]	(12420 <.text+0x12420>)
   12224:	429c      	cmp	r4, r3
   12226:	d813      	bhi.n	12250 <_malloc_r+0x174>
   12228:	08e1      	lsrs	r1, r4, #3
   1222a:	1c0b      	adds	r3, r1, #0
   1222c:	2900      	cmp	r1, #0
   1222e:	da00      	bge.n	12232 <_malloc_r+0x156>
   12230:	1ccb      	adds	r3, r1, #3
   12232:	9801      	ldr	r0, [sp, #4]
   12234:	109b      	asrs	r3, r3, #2
   12236:	2201      	movs	r2, #1
   12238:	409a      	lsls	r2, r3
   1223a:	6843      	ldr	r3, [r0, #4]
   1223c:	4313      	orrs	r3, r2
   1223e:	6043      	str	r3, [r0, #4]
   12240:	00cb      	lsls	r3, r1, #3
   12242:	181b      	adds	r3, r3, r0
   12244:	689a      	ldr	r2, [r3, #8]
   12246:	60eb      	str	r3, [r5, #12]
   12248:	60aa      	str	r2, [r5, #8]
   1224a:	60d5      	str	r5, [r2, #12]
   1224c:	609d      	str	r5, [r3, #8]
   1224e:	e044      	b.n	122da <_malloc_r+0x1fe>
   12250:	0a62      	lsrs	r2, r4, #9
   12252:	2a00      	cmp	r2, #0
   12254:	d101      	bne.n	1225a <_malloc_r+0x17e>
   12256:	08e2      	lsrs	r2, r4, #3
   12258:	e01f      	b.n	1229a <_malloc_r+0x1be>
   1225a:	2a04      	cmp	r2, #4
   1225c:	d803      	bhi.n	12266 <_malloc_r+0x18a>
   1225e:	09a3      	lsrs	r3, r4, #6
   12260:	1c1a      	adds	r2, r3, #0
   12262:	3238      	adds	r2, #56
   12264:	e019      	b.n	1229a <_malloc_r+0x1be>
   12266:	2a14      	cmp	r2, #20
   12268:	d801      	bhi.n	1226e <_malloc_r+0x192>
   1226a:	325b      	adds	r2, #91
   1226c:	e015      	b.n	1229a <_malloc_r+0x1be>
   1226e:	2a54      	cmp	r2, #84
   12270:	d803      	bhi.n	1227a <_malloc_r+0x19e>
   12272:	0b23      	lsrs	r3, r4, #12
   12274:	1c1a      	adds	r2, r3, #0
   12276:	326e      	adds	r2, #110
   12278:	e00f      	b.n	1229a <_malloc_r+0x1be>
   1227a:	23aa      	movs	r3, #170
   1227c:	005b      	lsls	r3, r3, #1
   1227e:	429a      	cmp	r2, r3
   12280:	d803      	bhi.n	1228a <_malloc_r+0x1ae>
   12282:	0be3      	lsrs	r3, r4, #15
   12284:	1c1a      	adds	r2, r3, #0
   12286:	3277      	adds	r2, #119
   12288:	e007      	b.n	1229a <_malloc_r+0x1be>
   1228a:	4b63      	ldr	r3, [pc, #396]	(12418 <.text+0x12418>)
   1228c:	429a      	cmp	r2, r3
   1228e:	d901      	bls.n	12294 <_malloc_r+0x1b8>
   12290:	227e      	movs	r2, #126
   12292:	e002      	b.n	1229a <_malloc_r+0x1be>
   12294:	0ca3      	lsrs	r3, r4, #18
   12296:	1c1a      	adds	r2, r3, #0
   12298:	327c      	adds	r2, #124
   1229a:	9901      	ldr	r1, [sp, #4]
   1229c:	00d3      	lsls	r3, r2, #3
   1229e:	1858      	adds	r0, r3, r1
   122a0:	6881      	ldr	r1, [r0, #8]
   122a2:	4281      	cmp	r1, r0
   122a4:	d10f      	bne.n	122c6 <_malloc_r+0x1ea>
   122a6:	485b      	ldr	r0, [pc, #364]	(12414 <.text+0x12414>)
   122a8:	1c13      	adds	r3, r2, #0
   122aa:	2a00      	cmp	r2, #0
   122ac:	da00      	bge.n	122b0 <_malloc_r+0x1d4>
   122ae:	3303      	adds	r3, #3
   122b0:	109b      	asrs	r3, r3, #2
   122b2:	2201      	movs	r2, #1
   122b4:	409a      	lsls	r2, r3
   122b6:	6843      	ldr	r3, [r0, #4]
   122b8:	4313      	orrs	r3, r2
   122ba:	6043      	str	r3, [r0, #4]
   122bc:	1c0b      	adds	r3, r1, #0
   122be:	e008      	b.n	122d2 <_malloc_r+0x1f6>
   122c0:	6889      	ldr	r1, [r1, #8]
   122c2:	4281      	cmp	r1, r0
   122c4:	d004      	beq.n	122d0 <_malloc_r+0x1f4>
   122c6:	684b      	ldr	r3, [r1, #4]
   122c8:	2203      	movs	r2, #3
   122ca:	4393      	bics	r3, r2
   122cc:	429c      	cmp	r4, r3
   122ce:	d3f7      	bcc.n	122c0 <_malloc_r+0x1e4>
   122d0:	68cb      	ldr	r3, [r1, #12]
   122d2:	60eb      	str	r3, [r5, #12]
   122d4:	60a9      	str	r1, [r5, #8]
   122d6:	60cd      	str	r5, [r1, #12]
   122d8:	609d      	str	r5, [r3, #8]
   122da:	1c3a      	adds	r2, r7, #0
   122dc:	2f00      	cmp	r7, #0
   122de:	da00      	bge.n	122e2 <_malloc_r+0x206>
   122e0:	1cfa      	adds	r2, r7, #3
   122e2:	2301      	movs	r3, #1
   122e4:	1092      	asrs	r2, r2, #2
   122e6:	1c19      	adds	r1, r3, #0
   122e8:	4091      	lsls	r1, r2
   122ea:	4a4a      	ldr	r2, [pc, #296]	(12414 <.text+0x12414>)
   122ec:	9202      	str	r2, [sp, #8]
   122ee:	6852      	ldr	r2, [r2, #4]
   122f0:	4291      	cmp	r1, r2
   122f2:	d84a      	bhi.n	1238a <_malloc_r+0x2ae>
   122f4:	4211      	tst	r1, r2
   122f6:	d107      	bne.n	12308 <_malloc_r+0x22c>
   122f8:	2303      	movs	r3, #3
   122fa:	439f      	bics	r7, r3
   122fc:	3704      	adds	r7, #4
   122fe:	e000      	b.n	12302 <_malloc_r+0x226>
   12300:	3704      	adds	r7, #4
   12302:	0049      	lsls	r1, r1, #1
   12304:	4211      	tst	r1, r2
   12306:	d0fb      	beq.n	12300 <_malloc_r+0x224>
   12308:	9801      	ldr	r0, [sp, #4]
   1230a:	00fb      	lsls	r3, r7, #3
   1230c:	181b      	adds	r3, r3, r0
   1230e:	9305      	str	r3, [sp, #20]
   12310:	46bc      	mov	ip, r7
   12312:	1c1e      	adds	r6, r3, #0
   12314:	68f4      	ldr	r4, [r6, #12]
   12316:	e00d      	b.n	12334 <_malloc_r+0x258>
   12318:	6862      	ldr	r2, [r4, #4]
   1231a:	2303      	movs	r3, #3
   1231c:	439a      	bics	r2, r3
   1231e:	1c13      	adds	r3, r2, #0
   12320:	9a04      	ldr	r2, [sp, #16]
   12322:	1a9d      	subs	r5, r3, r2
   12324:	2d0f      	cmp	r5, #15
   12326:	dd00      	ble.n	1232a <_malloc_r+0x24e>
   12328:	e0f6      	b.n	12518 <.text+0x12518>
   1232a:	68e0      	ldr	r0, [r4, #12]
   1232c:	2d00      	cmp	r5, #0
   1232e:	db00      	blt.n	12332 <_malloc_r+0x256>
   12330:	e106      	b.n	12540 <.text+0x12540>
   12332:	1c04      	adds	r4, r0, #0
   12334:	42b4      	cmp	r4, r6
   12336:	d1ef      	bne.n	12318 <_malloc_r+0x23c>
   12338:	2301      	movs	r3, #1
   1233a:	449c      	add	ip, r3
   1233c:	4660      	mov	r0, ip
   1233e:	2303      	movs	r3, #3
   12340:	4218      	tst	r0, r3
   12342:	d002      	beq.n	1234a <_malloc_r+0x26e>
   12344:	1c26      	adds	r6, r4, #0
   12346:	3608      	adds	r6, #8
   12348:	e7e4      	b.n	12314 <_malloc_r+0x238>
   1234a:	9805      	ldr	r0, [sp, #20]
   1234c:	1c3c      	adds	r4, r7, #0
   1234e:	2303      	movs	r3, #3
   12350:	421c      	tst	r4, r3
   12352:	d015      	beq.n	12380 <_malloc_r+0x2a4>
   12354:	1c03      	adds	r3, r0, #0
   12356:	6802      	ldr	r2, [r0, #0]
   12358:	3b08      	subs	r3, #8
   1235a:	1c18      	adds	r0, r3, #0
   1235c:	429a      	cmp	r2, r3
   1235e:	d101      	bne.n	12364 <_malloc_r+0x288>
   12360:	3c01      	subs	r4, #1
   12362:	e7f4      	b.n	1234e <_malloc_r+0x272>
   12364:	9a02      	ldr	r2, [sp, #8]
   12366:	6853      	ldr	r3, [r2, #4]
   12368:	0049      	lsls	r1, r1, #1
   1236a:	4299      	cmp	r1, r3
   1236c:	d80d      	bhi.n	1238a <_malloc_r+0x2ae>
   1236e:	2900      	cmp	r1, #0
   12370:	d00b      	beq.n	1238a <_malloc_r+0x2ae>
   12372:	4667      	mov	r7, ip
   12374:	e001      	b.n	1237a <_malloc_r+0x29e>
   12376:	3704      	adds	r7, #4
   12378:	0049      	lsls	r1, r1, #1
   1237a:	4219      	tst	r1, r3
   1237c:	d0fb      	beq.n	12376 <_malloc_r+0x29a>
   1237e:	e7c3      	b.n	12308 <_malloc_r+0x22c>
   12380:	9802      	ldr	r0, [sp, #8]
   12382:	6843      	ldr	r3, [r0, #4]
   12384:	438b      	bics	r3, r1
   12386:	6043      	str	r3, [r0, #4]
   12388:	e7ec      	b.n	12364 <_malloc_r+0x288>
   1238a:	9902      	ldr	r1, [sp, #8]
   1238c:	688f      	ldr	r7, [r1, #8]
   1238e:	687a      	ldr	r2, [r7, #4]
   12390:	2303      	movs	r3, #3
   12392:	439a      	bics	r2, r3
   12394:	9b04      	ldr	r3, [sp, #16]
   12396:	9203      	str	r2, [sp, #12]
   12398:	429a      	cmp	r2, r3
   1239a:	d303      	bcc.n	123a4 <_malloc_r+0x2c8>
   1239c:	1ad0      	subs	r0, r2, r3
   1239e:	280f      	cmp	r0, #15
   123a0:	dd00      	ble.n	123a4 <_malloc_r+0x2c8>
   123a2:	e0a6      	b.n	124f2 <.text+0x124f2>
   123a4:	4b1f      	ldr	r3, [pc, #124]	(12424 <.text+0x12424>)
   123a6:	681b      	ldr	r3, [r3, #0]
   123a8:	9804      	ldr	r0, [sp, #16]
   123aa:	3310      	adds	r3, #16
   123ac:	18c4      	adds	r4, r0, r3
   123ae:	4b1e      	ldr	r3, [pc, #120]	(12428 <.text+0x12428>)
   123b0:	681b      	ldr	r3, [r3, #0]
   123b2:	3301      	adds	r3, #1
   123b4:	d004      	beq.n	123c0 <_malloc_r+0x2e4>
   123b6:	491d      	ldr	r1, [pc, #116]	(1242c <.text+0x1242c>)
   123b8:	4b1d      	ldr	r3, [pc, #116]	(12430 <.text+0x12430>)
   123ba:	1862      	adds	r2, r4, r1
   123bc:	1c14      	adds	r4, r2, #0
   123be:	401c      	ands	r4, r3
   123c0:	9800      	ldr	r0, [sp, #0]
   123c2:	1c21      	adds	r1, r4, #0
   123c4:	f00a ffda 	bl	1d37c <___sbrk_r_from_thumb>
   123c8:	1c42      	adds	r2, r0, #1
   123ca:	d100      	bne.n	123ce <_malloc_r+0x2f2>
   123cc:	e081      	b.n	124d2 <.text+0x124d2>
   123ce:	9b03      	ldr	r3, [sp, #12]
   123d0:	18fe      	adds	r6, r7, r3
   123d2:	1c05      	adds	r5, r0, #0
   123d4:	42b0      	cmp	r0, r6
   123d6:	d203      	bcs.n	123e0 <_malloc_r+0x304>
   123d8:	9902      	ldr	r1, [sp, #8]
   123da:	428f      	cmp	r7, r1
   123dc:	d179      	bne.n	124d2 <.text+0x124d2>
   123de:	e096      	b.n	1250e <.text+0x1250e>
   123e0:	4a14      	ldr	r2, [pc, #80]	(12434 <.text+0x12434>)
   123e2:	6813      	ldr	r3, [r2, #0]
   123e4:	18e1      	adds	r1, r4, r3
   123e6:	6011      	str	r1, [r2, #0]
   123e8:	42b0      	cmp	r0, r6
   123ea:	d10a      	bne.n	12402 <_malloc_r+0x326>
   123ec:	4b0f      	ldr	r3, [pc, #60]	(1242c <.text+0x1242c>)
   123ee:	4218      	tst	r0, r3
   123f0:	d107      	bne.n	12402 <_malloc_r+0x326>
   123f2:	9a02      	ldr	r2, [sp, #8]
   123f4:	9803      	ldr	r0, [sp, #12]
   123f6:	6893      	ldr	r3, [r2, #8]
   123f8:	2101      	movs	r1, #1
   123fa:	1822      	adds	r2, r4, r0
   123fc:	430a      	orrs	r2, r1
   123fe:	605a      	str	r2, [r3, #4]
   12400:	e05b      	b.n	124ba <.text+0x124ba>
   12402:	4a09      	ldr	r2, [pc, #36]	(12428 <.text+0x12428>)
   12404:	6813      	ldr	r3, [r2, #0]
   12406:	3301      	adds	r3, #1
   12408:	d116      	bne.n	12438 <.text+0x12438>
   1240a:	6010      	str	r0, [r2, #0]
   1240c:	e018      	b.n	12440 <.text+0x12440>
   1240e:	0000      	lsls	r0, r0, #0
   12410:	01f7      	lsls	r7, r6, #7
   12412:	0000      	lsls	r0, r0, #0
   12414:	0478      	lsls	r0, r7, #17
   12416:	4000      	ands	r0, r0
   12418:	0554      	lsls	r4, r2, #21
   1241a:	0000      	lsls	r0, r0, #0
   1241c:	0480      	lsls	r0, r0, #18
   1241e:	4000      	ands	r0, r0
   12420:	01ff      	lsls	r7, r7, #7
   12422:	0000      	lsls	r0, r0, #0
   12424:	12d4      	asrs	r4, r2, #11
   12426:	4000      	ands	r0, r0
   12428:	0884      	lsrs	r4, r0, #2
   1242a:	4000      	ands	r0, r0
   1242c:	0fff      	lsrs	r7, r7, #31
   1242e:	0000      	lsls	r0, r0, #0
   12430:	f000 ffff 	bl	13432 <__aeabi_idiv+0x2e>
   12434:	12e0      	asrs	r0, r4, #11
   12436:	4000      	ands	r0, r0
   12438:	4a4e      	ldr	r2, [pc, #312]	(12574 <.text+0x12574>)
   1243a:	1b83      	subs	r3, r0, r6
   1243c:	18cb      	adds	r3, r1, r3
   1243e:	6013      	str	r3, [r2, #0]
   12440:	2307      	movs	r3, #7
   12442:	1c02      	adds	r2, r0, #0
   12444:	401a      	ands	r2, r3
   12446:	d101      	bne.n	1244c <.text+0x1244c>
   12448:	2100      	movs	r1, #0
   1244a:	e002      	b.n	12452 <.text+0x12452>
   1244c:	2308      	movs	r3, #8
   1244e:	1a99      	subs	r1, r3, r2
   12450:	1845      	adds	r5, r0, r1
   12452:	4b49      	ldr	r3, [pc, #292]	(12578 <.text+0x12578>)
   12454:	192a      	adds	r2, r5, r4
   12456:	401a      	ands	r2, r3
   12458:	2380      	movs	r3, #128
   1245a:	015b      	lsls	r3, r3, #5
   1245c:	1a9b      	subs	r3, r3, r2
   1245e:	18cc      	adds	r4, r1, r3
   12460:	1c21      	adds	r1, r4, #0
   12462:	9800      	ldr	r0, [sp, #0]
   12464:	f00a ff8a 	bl	1d37c <___sbrk_r_from_thumb>
   12468:	1c41      	adds	r1, r0, #1
   1246a:	d101      	bne.n	12470 <.text+0x12470>
   1246c:	1c28      	adds	r0, r5, #0
   1246e:	2400      	movs	r4, #0
   12470:	4b40      	ldr	r3, [pc, #256]	(12574 <.text+0x12574>)
   12472:	681a      	ldr	r2, [r3, #0]
   12474:	1912      	adds	r2, r2, r4
   12476:	601a      	str	r2, [r3, #0]
   12478:	1b43      	subs	r3, r0, r5
   1247a:	9a02      	ldr	r2, [sp, #8]
   1247c:	191b      	adds	r3, r3, r4
   1247e:	2101      	movs	r1, #1
   12480:	430b      	orrs	r3, r1
   12482:	6095      	str	r5, [r2, #8]
   12484:	606b      	str	r3, [r5, #4]
   12486:	4297      	cmp	r7, r2
   12488:	d017      	beq.n	124ba <.text+0x124ba>
   1248a:	9b03      	ldr	r3, [sp, #12]
   1248c:	2b0f      	cmp	r3, #15
   1248e:	d801      	bhi.n	12494 <.text+0x12494>
   12490:	6069      	str	r1, [r5, #4]
   12492:	e01e      	b.n	124d2 <.text+0x124d2>
   12494:	9a03      	ldr	r2, [sp, #12]
   12496:	2307      	movs	r3, #7
   12498:	3a0c      	subs	r2, #12
   1249a:	439a      	bics	r2, r3
   1249c:	687b      	ldr	r3, [r7, #4]
   1249e:	400b      	ands	r3, r1
   124a0:	4313      	orrs	r3, r2
   124a2:	607b      	str	r3, [r7, #4]
   124a4:	18b9      	adds	r1, r7, r2
   124a6:	2305      	movs	r3, #5
   124a8:	604b      	str	r3, [r1, #4]
   124aa:	608b      	str	r3, [r1, #8]
   124ac:	2a0f      	cmp	r2, #15
   124ae:	d904      	bls.n	124ba <.text+0x124ba>
   124b0:	1c39      	adds	r1, r7, #0
   124b2:	3108      	adds	r1, #8
   124b4:	9800      	ldr	r0, [sp, #0]
   124b6:	f7ff fb0d 	bl	11ad4 <_free_r>
   124ba:	4b2e      	ldr	r3, [pc, #184]	(12574 <.text+0x12574>)
   124bc:	492f      	ldr	r1, [pc, #188]	(1257c <.text+0x1257c>)
   124be:	681a      	ldr	r2, [r3, #0]
   124c0:	680b      	ldr	r3, [r1, #0]
   124c2:	429a      	cmp	r2, r3
   124c4:	d900      	bls.n	124c8 <.text+0x124c8>
   124c6:	600a      	str	r2, [r1, #0]
   124c8:	492d      	ldr	r1, [pc, #180]	(12580 <.text+0x12580>)
   124ca:	680b      	ldr	r3, [r1, #0]
   124cc:	429a      	cmp	r2, r3
   124ce:	d900      	bls.n	124d2 <.text+0x124d2>
   124d0:	600a      	str	r2, [r1, #0]
   124d2:	9802      	ldr	r0, [sp, #8]
   124d4:	6883      	ldr	r3, [r0, #8]
   124d6:	685a      	ldr	r2, [r3, #4]
   124d8:	9904      	ldr	r1, [sp, #16]
   124da:	2303      	movs	r3, #3
   124dc:	439a      	bics	r2, r3
   124de:	428a      	cmp	r2, r1
   124e0:	d302      	bcc.n	124e8 <.text+0x124e8>
   124e2:	1a50      	subs	r0, r2, r1
   124e4:	280f      	cmp	r0, #15
   124e6:	dc04      	bgt.n	124f2 <.text+0x124f2>
   124e8:	9800      	ldr	r0, [sp, #0]
   124ea:	f000 f87f 	bl	125ec <__malloc_unlock>
   124ee:	2000      	movs	r0, #0
   124f0:	e03c      	b.n	1256c <.text+0x1256c>
   124f2:	9a02      	ldr	r2, [sp, #8]
   124f4:	9b04      	ldr	r3, [sp, #16]
   124f6:	6894      	ldr	r4, [r2, #8]
   124f8:	2101      	movs	r1, #1
   124fa:	430b      	orrs	r3, r1
   124fc:	6063      	str	r3, [r4, #4]
   124fe:	9b04      	ldr	r3, [sp, #16]
   12500:	18e2      	adds	r2, r4, r3
   12502:	9b02      	ldr	r3, [sp, #8]
   12504:	609a      	str	r2, [r3, #8]
   12506:	1c03      	adds	r3, r0, #0
   12508:	430b      	orrs	r3, r1
   1250a:	6053      	str	r3, [r2, #4]
   1250c:	e029      	b.n	12562 <.text+0x12562>
   1250e:	4a19      	ldr	r2, [pc, #100]	(12574 <.text+0x12574>)
   12510:	6813      	ldr	r3, [r2, #0]
   12512:	18e1      	adds	r1, r4, r3
   12514:	6011      	str	r1, [r2, #0]
   12516:	e774      	b.n	12402 <_malloc_r+0x326>
   12518:	9804      	ldr	r0, [sp, #16]
   1251a:	9b04      	ldr	r3, [sp, #16]
   1251c:	1822      	adds	r2, r4, r0
   1251e:	2001      	movs	r0, #1
   12520:	4303      	orrs	r3, r0
   12522:	68e1      	ldr	r1, [r4, #12]
   12524:	6063      	str	r3, [r4, #4]
   12526:	68a3      	ldr	r3, [r4, #8]
   12528:	60d9      	str	r1, [r3, #12]
   1252a:	608b      	str	r3, [r1, #8]
   1252c:	4915      	ldr	r1, [pc, #84]	(12584 <.text+0x12584>)
   1252e:	1c2b      	adds	r3, r5, #0
   12530:	4303      	orrs	r3, r0
   12532:	60ca      	str	r2, [r1, #12]
   12534:	608a      	str	r2, [r1, #8]
   12536:	60d1      	str	r1, [r2, #12]
   12538:	6091      	str	r1, [r2, #8]
   1253a:	6053      	str	r3, [r2, #4]
   1253c:	5155      	str	r5, [r2, r5]
   1253e:	e010      	b.n	12562 <.text+0x12562>
   12540:	18e1      	adds	r1, r4, r3
   12542:	684b      	ldr	r3, [r1, #4]
   12544:	2201      	movs	r2, #1
   12546:	4313      	orrs	r3, r2
   12548:	604b      	str	r3, [r1, #4]
   1254a:	68a3      	ldr	r3, [r4, #8]
   1254c:	60d8      	str	r0, [r3, #12]
   1254e:	6083      	str	r3, [r0, #8]
   12550:	e007      	b.n	12562 <.text+0x12562>
   12552:	68a3      	ldr	r3, [r4, #8]
   12554:	60da      	str	r2, [r3, #12]
   12556:	6093      	str	r3, [r2, #8]
   12558:	1821      	adds	r1, r4, r0
   1255a:	684b      	ldr	r3, [r1, #4]
   1255c:	2201      	movs	r2, #1
   1255e:	4313      	orrs	r3, r2
   12560:	604b      	str	r3, [r1, #4]
   12562:	9800      	ldr	r0, [sp, #0]
   12564:	f000 f842 	bl	125ec <__malloc_unlock>
   12568:	1c20      	adds	r0, r4, #0
   1256a:	3008      	adds	r0, #8
   1256c:	b006      	add	sp, #24
   1256e:	bcf0      	pop	{r4, r5, r6, r7}
   12570:	bc02      	pop	{r1}
   12572:	4708      	bx	r1
   12574:	12e0      	asrs	r0, r4, #11
   12576:	4000      	ands	r0, r0
   12578:	0fff      	lsrs	r7, r7, #31
   1257a:	0000      	lsls	r0, r0, #0
   1257c:	12d8      	asrs	r0, r3, #11
   1257e:	4000      	ands	r0, r0
   12580:	12dc      	asrs	r4, r3, #11
   12582:	4000      	ands	r0, r0
   12584:	0480      	lsls	r0, r0, #18
   12586:	4000      	ands	r0, r0

00012588 <memchr>:
   12588:	23ff      	movs	r3, #255
   1258a:	4019      	ands	r1, r3
   1258c:	e003      	b.n	12596 <memchr+0xe>
   1258e:	7803      	ldrb	r3, [r0, #0]
   12590:	428b      	cmp	r3, r1
   12592:	d003      	beq.n	1259c <memchr+0x14>
   12594:	3001      	adds	r0, #1
   12596:	3a01      	subs	r2, #1
   12598:	d2f9      	bcs.n	1258e <memchr+0x6>
   1259a:	2000      	movs	r0, #0
   1259c:	4770      	bx	lr
   1259e:	46c0      	nop			(mov r8, r8)

000125a0 <memmove>:
   125a0:	b530      	push	{r4, r5, lr}
   125a2:	1c05      	adds	r5, r0, #0
   125a4:	1c04      	adds	r4, r0, #0
   125a6:	42a9      	cmp	r1, r5
   125a8:	d20f      	bcs.n	125ca <memmove+0x2a>
   125aa:	1888      	adds	r0, r1, r2
   125ac:	4285      	cmp	r5, r0
   125ae:	d20c      	bcs.n	125ca <memmove+0x2a>
   125b0:	18a9      	adds	r1, r5, r2
   125b2:	e003      	b.n	125bc <memmove+0x1c>
   125b4:	3801      	subs	r0, #1
   125b6:	7803      	ldrb	r3, [r0, #0]
   125b8:	3901      	subs	r1, #1
   125ba:	700b      	strb	r3, [r1, #0]
   125bc:	3a01      	subs	r2, #1
   125be:	d2f9      	bcs.n	125b4 <memmove+0x14>
   125c0:	e005      	b.n	125ce <memmove+0x2e>
   125c2:	780b      	ldrb	r3, [r1, #0]
   125c4:	3101      	adds	r1, #1
   125c6:	7023      	strb	r3, [r4, #0]
   125c8:	3401      	adds	r4, #1
   125ca:	3a01      	subs	r2, #1
   125cc:	d2f9      	bcs.n	125c2 <memmove+0x22>
   125ce:	1c28      	adds	r0, r5, #0
   125d0:	bc30      	pop	{r4, r5}
   125d2:	bc02      	pop	{r1}
   125d4:	4708      	bx	r1
   125d6:	46c0      	nop			(mov r8, r8)

000125d8 <memset>:
   125d8:	1c03      	adds	r3, r0, #0
   125da:	e001      	b.n	125e0 <memset+0x8>
   125dc:	7019      	strb	r1, [r3, #0]
   125de:	3301      	adds	r3, #1
   125e0:	3a01      	subs	r2, #1
   125e2:	d2fb      	bcs.n	125dc <memset+0x4>
   125e4:	4770      	bx	lr
   125e6:	46c0      	nop			(mov r8, r8)

000125e8 <__malloc_lock>:
   125e8:	4770      	bx	lr
	...

000125ec <__malloc_unlock>:
   125ec:	4770      	bx	lr
   125ee:	46c0      	nop			(mov r8, r8)

000125f0 <_Bfree>:
   125f0:	1c02      	adds	r2, r0, #0
   125f2:	1c08      	adds	r0, r1, #0
   125f4:	2900      	cmp	r1, #0
   125f6:	d005      	beq.n	12604 <_Bfree+0x14>
   125f8:	684b      	ldr	r3, [r1, #4]
   125fa:	6cd1      	ldr	r1, [r2, #76]
   125fc:	009b      	lsls	r3, r3, #2
   125fe:	585a      	ldr	r2, [r3, r1]
   12600:	6002      	str	r2, [r0, #0]
   12602:	5058      	str	r0, [r3, r1]
   12604:	4770      	bx	lr
	...

00012608 <_hi0bits>:
   12608:	4b10      	ldr	r3, [pc, #64]	(1264c <.text+0x1264c>)
   1260a:	4218      	tst	r0, r3
   1260c:	d001      	beq.n	12612 <_hi0bits+0xa>
   1260e:	2200      	movs	r2, #0
   12610:	e001      	b.n	12616 <_hi0bits+0xe>
   12612:	0400      	lsls	r0, r0, #16
   12614:	2210      	movs	r2, #16
   12616:	23ff      	movs	r3, #255
   12618:	061b      	lsls	r3, r3, #24
   1261a:	4218      	tst	r0, r3
   1261c:	d101      	bne.n	12622 <_hi0bits+0x1a>
   1261e:	3208      	adds	r2, #8
   12620:	0200      	lsls	r0, r0, #8
   12622:	23f0      	movs	r3, #240
   12624:	061b      	lsls	r3, r3, #24
   12626:	4218      	tst	r0, r3
   12628:	d101      	bne.n	1262e <_hi0bits+0x26>
   1262a:	3204      	adds	r2, #4
   1262c:	0100      	lsls	r0, r0, #4
   1262e:	23c0      	movs	r3, #192
   12630:	061b      	lsls	r3, r3, #24
   12632:	4218      	tst	r0, r3
   12634:	d101      	bne.n	1263a <_hi0bits+0x32>
   12636:	3202      	adds	r2, #2
   12638:	0080      	lsls	r0, r0, #2
   1263a:	2800      	cmp	r0, #0
   1263c:	db04      	blt.n	12648 <_hi0bits+0x40>
   1263e:	0043      	lsls	r3, r0, #1
   12640:	d401      	bmi.n	12646 <_hi0bits+0x3e>
   12642:	2220      	movs	r2, #32
   12644:	e000      	b.n	12648 <_hi0bits+0x40>
   12646:	3201      	adds	r2, #1
   12648:	1c10      	adds	r0, r2, #0
   1264a:	4770      	bx	lr
   1264c:	0000      	lsls	r0, r0, #0
   1264e:	ffff 6802 	vtbl.8	d22, {d15}, d2

00012650 <_lo0bits>:
   12650:	6802      	ldr	r2, [r0, #0]
   12652:	2307      	movs	r3, #7
   12654:	1c01      	adds	r1, r0, #0
   12656:	421a      	tst	r2, r3
   12658:	d00d      	beq.n	12676 <_lo0bits+0x26>
   1265a:	07d3      	lsls	r3, r2, #31
   1265c:	d501      	bpl.n	12662 <_lo0bits+0x12>
   1265e:	2000      	movs	r0, #0
   12660:	e028      	b.n	126b4 <_lo0bits+0x64>
   12662:	0793      	lsls	r3, r2, #30
   12664:	d503      	bpl.n	1266e <_lo0bits+0x1e>
   12666:	0853      	lsrs	r3, r2, #1
   12668:	6003      	str	r3, [r0, #0]
   1266a:	2001      	movs	r0, #1
   1266c:	e022      	b.n	126b4 <_lo0bits+0x64>
   1266e:	0893      	lsrs	r3, r2, #2
   12670:	6003      	str	r3, [r0, #0]
   12672:	2002      	movs	r0, #2
   12674:	e01e      	b.n	126b4 <_lo0bits+0x64>
   12676:	4b10      	ldr	r3, [pc, #64]	(126b8 <.text+0x126b8>)
   12678:	421a      	tst	r2, r3
   1267a:	d001      	beq.n	12680 <_lo0bits+0x30>
   1267c:	2000      	movs	r0, #0
   1267e:	e001      	b.n	12684 <_lo0bits+0x34>
   12680:	0c12      	lsrs	r2, r2, #16
   12682:	2010      	movs	r0, #16
   12684:	23ff      	movs	r3, #255
   12686:	421a      	tst	r2, r3
   12688:	d101      	bne.n	1268e <_lo0bits+0x3e>
   1268a:	3008      	adds	r0, #8
   1268c:	0a12      	lsrs	r2, r2, #8
   1268e:	230f      	movs	r3, #15
   12690:	421a      	tst	r2, r3
   12692:	d101      	bne.n	12698 <_lo0bits+0x48>
   12694:	3004      	adds	r0, #4
   12696:	0912      	lsrs	r2, r2, #4
   12698:	2303      	movs	r3, #3
   1269a:	421a      	tst	r2, r3
   1269c:	d101      	bne.n	126a2 <_lo0bits+0x52>
   1269e:	3002      	adds	r0, #2
   126a0:	0892      	lsrs	r2, r2, #2
   126a2:	07d3      	lsls	r3, r2, #31
   126a4:	d405      	bmi.n	126b2 <_lo0bits+0x62>
   126a6:	0852      	lsrs	r2, r2, #1
   126a8:	2a00      	cmp	r2, #0
   126aa:	d101      	bne.n	126b0 <_lo0bits+0x60>
   126ac:	2020      	movs	r0, #32
   126ae:	e001      	b.n	126b4 <_lo0bits+0x64>
   126b0:	3001      	adds	r0, #1
   126b2:	600a      	str	r2, [r1, #0]
   126b4:	4770      	bx	lr
   126b6:	0000      	lsls	r0, r0, #0
   126b8:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

000126bc <__mcmp>:
   126bc:	b530      	push	{r4, r5, lr}
   126be:	6903      	ldr	r3, [r0, #16]
   126c0:	690a      	ldr	r2, [r1, #16]
   126c2:	1c04      	adds	r4, r0, #0
   126c4:	1a98      	subs	r0, r3, r2
   126c6:	2800      	cmp	r0, #0
   126c8:	d114      	bne.n	126f4 <__mcmp+0x38>
   126ca:	1c25      	adds	r5, r4, #0
   126cc:	0093      	lsls	r3, r2, #2
   126ce:	3514      	adds	r5, #20
   126d0:	18ea      	adds	r2, r5, r3
   126d2:	3314      	adds	r3, #20
   126d4:	18c9      	adds	r1, r1, r3
   126d6:	3a04      	subs	r2, #4
   126d8:	3904      	subs	r1, #4
   126da:	6814      	ldr	r4, [r2, #0]
   126dc:	680b      	ldr	r3, [r1, #0]
   126de:	429c      	cmp	r4, r3
   126e0:	d006      	beq.n	126f0 <__mcmp+0x34>
   126e2:	429c      	cmp	r4, r3
   126e4:	d202      	bcs.n	126ec <__mcmp+0x30>
   126e6:	2001      	movs	r0, #1
   126e8:	4240      	negs	r0, r0
   126ea:	e003      	b.n	126f4 <__mcmp+0x38>
   126ec:	2001      	movs	r0, #1
   126ee:	e001      	b.n	126f4 <__mcmp+0x38>
   126f0:	42aa      	cmp	r2, r5
   126f2:	d8f0      	bhi.n	126d6 <__mcmp+0x1a>
   126f4:	bc30      	pop	{r4, r5}
   126f6:	bc02      	pop	{r1}
   126f8:	4708      	bx	r1
	...

000126fc <_ulp>:
   126fc:	b530      	push	{r4, r5, lr}
   126fe:	4b11      	ldr	r3, [pc, #68]	(12744 <.text+0x12744>)
   12700:	4a11      	ldr	r2, [pc, #68]	(12748 <.text+0x12748>)
   12702:	4003      	ands	r3, r0
   12704:	189b      	adds	r3, r3, r2
   12706:	2b00      	cmp	r3, #0
   12708:	dd01      	ble.n	1270e <_ulp+0x12>
   1270a:	1c1c      	adds	r4, r3, #0
   1270c:	e007      	b.n	1271e <_ulp+0x22>
   1270e:	425b      	negs	r3, r3
   12710:	151a      	asrs	r2, r3, #20
   12712:	2a13      	cmp	r2, #19
   12714:	dc05      	bgt.n	12722 <_ulp+0x26>
   12716:	2380      	movs	r3, #128
   12718:	031b      	lsls	r3, r3, #12
   1271a:	1c1c      	adds	r4, r3, #0
   1271c:	4114      	asrs	r4, r2
   1271e:	2500      	movs	r5, #0
   12720:	e00a      	b.n	12738 <_ulp+0x3c>
   12722:	3a14      	subs	r2, #20
   12724:	2a1e      	cmp	r2, #30
   12726:	dd01      	ble.n	1272c <_ulp+0x30>
   12728:	2201      	movs	r2, #1
   1272a:	e003      	b.n	12734 <_ulp+0x38>
   1272c:	231f      	movs	r3, #31
   1272e:	1a9b      	subs	r3, r3, r2
   12730:	2201      	movs	r2, #1
   12732:	409a      	lsls	r2, r3
   12734:	2400      	movs	r4, #0
   12736:	1c15      	adds	r5, r2, #0
   12738:	1c29      	adds	r1, r5, #0
   1273a:	1c20      	adds	r0, r4, #0
   1273c:	bc30      	pop	{r4, r5}
   1273e:	bc04      	pop	{r2}
   12740:	4710      	bx	r2
   12742:	0000      	lsls	r0, r0, #0
   12744:	0000      	lsls	r0, r0, #0
   12746:	7ff0      	ldrb	r0, [r6, #31]
   12748:	0000      	lsls	r0, r0, #0
   1274a:	fcc0 b5f0 	stc2l	5, cr11, [r0], {240}

0001274c <_b2d>:
   1274c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1274e:	b083      	sub	sp, #12
   12750:	6903      	ldr	r3, [r0, #16]
   12752:	9100      	str	r1, [sp, #0]
   12754:	1c01      	adds	r1, r0, #0
   12756:	3114      	adds	r1, #20
   12758:	009b      	lsls	r3, r3, #2
   1275a:	18cc      	adds	r4, r1, r3
   1275c:	1f25      	subs	r5, r4, #4
   1275e:	682a      	ldr	r2, [r5, #0]
   12760:	1c10      	adds	r0, r2, #0
   12762:	9101      	str	r1, [sp, #4]
   12764:	9202      	str	r2, [sp, #8]
   12766:	f7ff ff4f 	bl	12608 <_hi0bits>
   1276a:	2320      	movs	r3, #32
   1276c:	9900      	ldr	r1, [sp, #0]
   1276e:	1a1b      	subs	r3, r3, r0
   12770:	600b      	str	r3, [r1, #0]
   12772:	280a      	cmp	r0, #10
   12774:	dc18      	bgt.n	127a8 <_b2d+0x5c>
   12776:	9a01      	ldr	r2, [sp, #4]
   12778:	230b      	movs	r3, #11
   1277a:	1a19      	subs	r1, r3, r0
   1277c:	4295      	cmp	r5, r2
   1277e:	d801      	bhi.n	12784 <_b2d+0x38>
   12780:	2400      	movs	r4, #0
   12782:	e002      	b.n	1278a <_b2d+0x3e>
   12784:	1c23      	adds	r3, r4, #0
   12786:	3b08      	subs	r3, #8
   12788:	681c      	ldr	r4, [r3, #0]
   1278a:	9a02      	ldr	r2, [sp, #8]
   1278c:	4b1e      	ldr	r3, [pc, #120]	(12808 <.text+0x12808>)
   1278e:	40ca      	lsrs	r2, r1
   12790:	1c16      	adds	r6, r2, #0
   12792:	431e      	orrs	r6, r3
   12794:	9a02      	ldr	r2, [sp, #8]
   12796:	1c03      	adds	r3, r0, #0
   12798:	3315      	adds	r3, #21
   1279a:	409a      	lsls	r2, r3
   1279c:	1c13      	adds	r3, r2, #0
   1279e:	1c22      	adds	r2, r4, #0
   127a0:	40ca      	lsrs	r2, r1
   127a2:	1c1f      	adds	r7, r3, #0
   127a4:	4317      	orrs	r7, r2
   127a6:	e029      	b.n	127fc <_b2d+0xb0>
   127a8:	9b01      	ldr	r3, [sp, #4]
   127aa:	429d      	cmp	r5, r3
   127ac:	d801      	bhi.n	127b2 <_b2d+0x66>
   127ae:	2400      	movs	r4, #0
   127b0:	e002      	b.n	127b8 <_b2d+0x6c>
   127b2:	1c25      	adds	r5, r4, #0
   127b4:	3d08      	subs	r5, #8
   127b6:	682c      	ldr	r4, [r5, #0]
   127b8:	380b      	subs	r0, #11
   127ba:	2800      	cmp	r0, #0
   127bc:	d01a      	beq.n	127f4 <_b2d+0xa8>
   127be:	2320      	movs	r3, #32
   127c0:	9901      	ldr	r1, [sp, #4]
   127c2:	1a1b      	subs	r3, r3, r0
   127c4:	469c      	mov	ip, r3
   127c6:	428d      	cmp	r5, r1
   127c8:	d801      	bhi.n	127ce <_b2d+0x82>
   127ca:	2500      	movs	r5, #0
   127cc:	e001      	b.n	127d2 <_b2d+0x86>
   127ce:	1f2b      	subs	r3, r5, #4
   127d0:	681d      	ldr	r5, [r3, #0]
   127d2:	4662      	mov	r2, ip
   127d4:	1c21      	adds	r1, r4, #0
   127d6:	9b02      	ldr	r3, [sp, #8]
   127d8:	40d1      	lsrs	r1, r2
   127da:	4a0b      	ldr	r2, [pc, #44]	(12808 <.text+0x12808>)
   127dc:	4083      	lsls	r3, r0
   127de:	4313      	orrs	r3, r2
   127e0:	1c0e      	adds	r6, r1, #0
   127e2:	1c22      	adds	r2, r4, #0
   127e4:	431e      	orrs	r6, r3
   127e6:	4082      	lsls	r2, r0
   127e8:	1c2b      	adds	r3, r5, #0
   127ea:	4661      	mov	r1, ip
   127ec:	40cb      	lsrs	r3, r1
   127ee:	1c17      	adds	r7, r2, #0
   127f0:	431f      	orrs	r7, r3
   127f2:	e003      	b.n	127fc <_b2d+0xb0>
   127f4:	4b04      	ldr	r3, [pc, #16]	(12808 <.text+0x12808>)
   127f6:	9e02      	ldr	r6, [sp, #8]
   127f8:	1c27      	adds	r7, r4, #0
   127fa:	431e      	orrs	r6, r3
   127fc:	1c30      	adds	r0, r6, #0
   127fe:	1c39      	adds	r1, r7, #0
   12800:	b003      	add	sp, #12
   12802:	bcf0      	pop	{r4, r5, r6, r7}
   12804:	bc04      	pop	{r2}
   12806:	4710      	bx	r2
   12808:	0000      	lsls	r0, r0, #0
   1280a:	3ff0      	subs	r7, #240

0001280c <_ratio>:
   1280c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1280e:	b084      	sub	sp, #16
   12810:	1c0d      	adds	r5, r1, #0
   12812:	a902      	add	r1, sp, #8
   12814:	1c04      	adds	r4, r0, #0
   12816:	f7ff ff99 	bl	1274c <_b2d>
   1281a:	9000      	str	r0, [sp, #0]
   1281c:	9101      	str	r1, [sp, #4]
   1281e:	1c28      	adds	r0, r5, #0
   12820:	a903      	add	r1, sp, #12
   12822:	f7ff ff93 	bl	1274c <_b2d>
   12826:	9b03      	ldr	r3, [sp, #12]
   12828:	1c0f      	adds	r7, r1, #0
   1282a:	9902      	ldr	r1, [sp, #8]
   1282c:	692a      	ldr	r2, [r5, #16]
   1282e:	1ac9      	subs	r1, r1, r3
   12830:	6923      	ldr	r3, [r4, #16]
   12832:	1a9b      	subs	r3, r3, r2
   12834:	015b      	lsls	r3, r3, #5
   12836:	18c9      	adds	r1, r1, r3
   12838:	1c06      	adds	r6, r0, #0
   1283a:	2900      	cmp	r1, #0
   1283c:	dd04      	ble.n	12848 <_ratio+0x3c>
   1283e:	9a00      	ldr	r2, [sp, #0]
   12840:	050b      	lsls	r3, r1, #20
   12842:	189b      	adds	r3, r3, r2
   12844:	9300      	str	r3, [sp, #0]
   12846:	e001      	b.n	1284c <_ratio+0x40>
   12848:	050b      	lsls	r3, r1, #20
   1284a:	1af6      	subs	r6, r6, r3
   1284c:	9800      	ldr	r0, [sp, #0]
   1284e:	9901      	ldr	r1, [sp, #4]
   12850:	1c32      	adds	r2, r6, #0
   12852:	1c3b      	adds	r3, r7, #0
   12854:	f00a fd86 	bl	1d364 <____divdf3_from_thumb>
   12858:	b004      	add	sp, #16
   1285a:	bcf0      	pop	{r4, r5, r6, r7}
   1285c:	bc04      	pop	{r2}
   1285e:	4710      	bx	r2

00012860 <_mprec_log10>:
   12860:	b510      	push	{r4, lr}
   12862:	1c04      	adds	r4, r0, #0
   12864:	2817      	cmp	r0, #23
   12866:	dd02      	ble.n	1286e <_mprec_log10+0xe>
   12868:	490a      	ldr	r1, [pc, #40]	(12894 <.text+0x12894>)
   1286a:	4809      	ldr	r0, [pc, #36]	(12890 <.text+0x12890>)
   1286c:	e00a      	b.n	12884 <_mprec_log10+0x24>
   1286e:	4a0a      	ldr	r2, [pc, #40]	(12898 <.text+0x12898>)
   12870:	00c3      	lsls	r3, r0, #3
   12872:	189b      	adds	r3, r3, r2
   12874:	6818      	ldr	r0, [r3, #0]
   12876:	6859      	ldr	r1, [r3, #4]
   12878:	e006      	b.n	12888 <_mprec_log10+0x28>
   1287a:	4a08      	ldr	r2, [pc, #32]	(1289c <.text+0x1289c>)
   1287c:	4b08      	ldr	r3, [pc, #32]	(128a0 <.text+0x128a0>)
   1287e:	f00a fd69 	bl	1d354 <____muldf3_from_thumb>
   12882:	3c01      	subs	r4, #1
   12884:	2c00      	cmp	r4, #0
   12886:	d1f8      	bne.n	1287a <_mprec_log10+0x1a>
   12888:	bc10      	pop	{r4}
   1288a:	bc04      	pop	{r2}
   1288c:	4710      	bx	r2
   1288e:	0000      	lsls	r0, r0, #0
   12890:	0000      	lsls	r0, r0, #0
   12892:	3ff0      	subs	r7, #240
   12894:	0000      	lsls	r0, r0, #0
   12896:	0000      	lsls	r0, r0, #0
   12898:	d7e4      	bvc.n	12864 <_mprec_log10+0x4>
   1289a:	0001      	lsls	r1, r0, #0
   1289c:	0000      	lsls	r0, r0, #0
   1289e:	4024      	ands	r4, r4
   128a0:	0000      	lsls	r0, r0, #0
	...

000128a4 <_Balloc>:
   128a4:	b5f0      	push	{r4, r5, r6, r7, lr}
   128a6:	6cc3      	ldr	r3, [r0, #76]
   128a8:	1c05      	adds	r5, r0, #0
   128aa:	1c0e      	adds	r6, r1, #0
   128ac:	2b00      	cmp	r3, #0
   128ae:	d108      	bne.n	128c2 <_Balloc+0x1e>
   128b0:	2104      	movs	r1, #4
   128b2:	2210      	movs	r2, #16
   128b4:	f000 fcd6 	bl	13264 <_calloc_r>
   128b8:	64e8      	str	r0, [r5, #76]
   128ba:	2800      	cmp	r0, #0
   128bc:	d101      	bne.n	128c2 <_Balloc+0x1e>
   128be:	2400      	movs	r4, #0
   128c0:	e019      	b.n	128f6 <_Balloc+0x52>
   128c2:	6ceb      	ldr	r3, [r5, #76]
   128c4:	00b2      	lsls	r2, r6, #2
   128c6:	18d2      	adds	r2, r2, r3
   128c8:	6814      	ldr	r4, [r2, #0]
   128ca:	2c00      	cmp	r4, #0
   128cc:	d002      	beq.n	128d4 <_Balloc+0x30>
   128ce:	6823      	ldr	r3, [r4, #0]
   128d0:	6013      	str	r3, [r2, #0]
   128d2:	e00d      	b.n	128f0 <_Balloc+0x4c>
   128d4:	2301      	movs	r3, #1
   128d6:	1c1f      	adds	r7, r3, #0
   128d8:	40b7      	lsls	r7, r6
   128da:	00ba      	lsls	r2, r7, #2
   128dc:	3214      	adds	r2, #20
   128de:	1c28      	adds	r0, r5, #0
   128e0:	2101      	movs	r1, #1
   128e2:	f000 fcbf 	bl	13264 <_calloc_r>
   128e6:	2800      	cmp	r0, #0
   128e8:	d005      	beq.n	128f6 <_Balloc+0x52>
   128ea:	6046      	str	r6, [r0, #4]
   128ec:	6087      	str	r7, [r0, #8]
   128ee:	1c04      	adds	r4, r0, #0
   128f0:	2300      	movs	r3, #0
   128f2:	6123      	str	r3, [r4, #16]
   128f4:	60e3      	str	r3, [r4, #12]
   128f6:	1c20      	adds	r0, r4, #0
   128f8:	bcf0      	pop	{r4, r5, r6, r7}
   128fa:	bc02      	pop	{r1}
   128fc:	4708      	bx	r1
	...

00012900 <_d2b>:
   12900:	b5f0      	push	{r4, r5, r6, r7, lr}
   12902:	b084      	sub	sp, #16
   12904:	1c0c      	adds	r4, r1, #0
   12906:	2101      	movs	r1, #1
   12908:	9300      	str	r3, [sp, #0]
   1290a:	1c15      	adds	r5, r2, #0
   1290c:	f7ff ffca 	bl	128a4 <_Balloc>
   12910:	1c01      	adds	r1, r0, #0
   12912:	3114      	adds	r1, #20
   12914:	4b2b      	ldr	r3, [pc, #172]	(129c4 <.text+0x129c4>)
   12916:	9101      	str	r1, [sp, #4]
   12918:	1c21      	adds	r1, r4, #0
   1291a:	4019      	ands	r1, r3
   1291c:	4b2a      	ldr	r3, [pc, #168]	(129c8 <.text+0x129c8>)
   1291e:	1c22      	adds	r2, r4, #0
   12920:	401a      	ands	r2, r3
   12922:	0d17      	lsrs	r7, r2, #20
   12924:	1c06      	adds	r6, r0, #0
   12926:	9103      	str	r1, [sp, #12]
   12928:	2f00      	cmp	r7, #0
   1292a:	d003      	beq.n	12934 <_d2b+0x34>
   1292c:	2380      	movs	r3, #128
   1292e:	035b      	lsls	r3, r3, #13
   12930:	430b      	orrs	r3, r1
   12932:	9303      	str	r3, [sp, #12]
   12934:	2d00      	cmp	r5, #0
   12936:	d01b      	beq.n	12970 <_d2b+0x70>
   12938:	a802      	add	r0, sp, #8
   1293a:	9502      	str	r5, [sp, #8]
   1293c:	f7ff fe88 	bl	12650 <_lo0bits>
   12940:	9902      	ldr	r1, [sp, #8]
   12942:	2800      	cmp	r0, #0
   12944:	d009      	beq.n	1295a <_d2b+0x5a>
   12946:	9b03      	ldr	r3, [sp, #12]
   12948:	2220      	movs	r2, #32
   1294a:	1a12      	subs	r2, r2, r0
   1294c:	4093      	lsls	r3, r2
   1294e:	430b      	orrs	r3, r1
   12950:	6173      	str	r3, [r6, #20]
   12952:	9b03      	ldr	r3, [sp, #12]
   12954:	40c3      	lsrs	r3, r0
   12956:	9303      	str	r3, [sp, #12]
   12958:	e000      	b.n	1295c <_d2b+0x5c>
   1295a:	6171      	str	r1, [r6, #20]
   1295c:	9b03      	ldr	r3, [sp, #12]
   1295e:	9a01      	ldr	r2, [sp, #4]
   12960:	6053      	str	r3, [r2, #4]
   12962:	2b00      	cmp	r3, #0
   12964:	d001      	beq.n	1296a <_d2b+0x6a>
   12966:	2202      	movs	r2, #2
   12968:	e000      	b.n	1296c <_d2b+0x6c>
   1296a:	2201      	movs	r2, #1
   1296c:	6132      	str	r2, [r6, #16]
   1296e:	e008      	b.n	12982 <_d2b+0x82>
   12970:	a803      	add	r0, sp, #12
   12972:	f7ff fe6d 	bl	12650 <_lo0bits>
   12976:	9b03      	ldr	r3, [sp, #12]
   12978:	6173      	str	r3, [r6, #20]
   1297a:	2301      	movs	r3, #1
   1297c:	6133      	str	r3, [r6, #16]
   1297e:	3020      	adds	r0, #32
   12980:	2201      	movs	r2, #1
   12982:	2f00      	cmp	r7, #0
   12984:	d009      	beq.n	1299a <_d2b+0x9a>
   12986:	4911      	ldr	r1, [pc, #68]	(129cc <.text+0x129cc>)
   12988:	183b      	adds	r3, r7, r0
   1298a:	9a00      	ldr	r2, [sp, #0]
   1298c:	185b      	adds	r3, r3, r1
   1298e:	6013      	str	r3, [r2, #0]
   12990:	9909      	ldr	r1, [sp, #36]
   12992:	2335      	movs	r3, #53
   12994:	1a1b      	subs	r3, r3, r0
   12996:	600b      	str	r3, [r1, #0]
   12998:	e00e      	b.n	129b8 <_d2b+0xb8>
   1299a:	490d      	ldr	r1, [pc, #52]	(129d0 <.text+0x129d0>)
   1299c:	1843      	adds	r3, r0, r1
   1299e:	9900      	ldr	r1, [sp, #0]
   129a0:	0154      	lsls	r4, r2, #5
   129a2:	600b      	str	r3, [r1, #0]
   129a4:	0093      	lsls	r3, r2, #2
   129a6:	9a01      	ldr	r2, [sp, #4]
   129a8:	189b      	adds	r3, r3, r2
   129aa:	3b04      	subs	r3, #4
   129ac:	6818      	ldr	r0, [r3, #0]
   129ae:	f7ff fe2b 	bl	12608 <_hi0bits>
   129b2:	9b09      	ldr	r3, [sp, #36]
   129b4:	1a24      	subs	r4, r4, r0
   129b6:	601c      	str	r4, [r3, #0]
   129b8:	1c30      	adds	r0, r6, #0
   129ba:	b004      	add	sp, #16
   129bc:	bcf0      	pop	{r4, r5, r6, r7}
   129be:	bc02      	pop	{r1}
   129c0:	4708      	bx	r1
   129c2:	0000      	lsls	r0, r0, #0
   129c4:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
   129c8:	ffff 7fff 	undefined
   129cc:	fbcd ffff 	undefined
   129d0:	fbce ffff 	undefined

000129d4 <__mdiff>:
   129d4:	b5f0      	push	{r4, r5, r6, r7, lr}
   129d6:	b083      	sub	sp, #12
   129d8:	1c07      	adds	r7, r0, #0
   129da:	1c0d      	adds	r5, r1, #0
   129dc:	1c08      	adds	r0, r1, #0
   129de:	1c11      	adds	r1, r2, #0
   129e0:	1c16      	adds	r6, r2, #0
   129e2:	f7ff fe6b 	bl	126bc <__mcmp>
   129e6:	1c04      	adds	r4, r0, #0
   129e8:	2800      	cmp	r0, #0
   129ea:	d108      	bne.n	129fe <__mdiff+0x2a>
   129ec:	1c38      	adds	r0, r7, #0
   129ee:	2100      	movs	r1, #0
   129f0:	f7ff ff58 	bl	128a4 <_Balloc>
   129f4:	2301      	movs	r3, #1
   129f6:	1c07      	adds	r7, r0, #0
   129f8:	6103      	str	r3, [r0, #16]
   129fa:	6144      	str	r4, [r0, #20]
   129fc:	e053      	b.n	12aa6 <__mdiff+0xd2>
   129fe:	2800      	cmp	r0, #0
   12a00:	da04      	bge.n	12a0c <__mdiff+0x38>
   12a02:	46b4      	mov	ip, r6
   12a04:	2401      	movs	r4, #1
   12a06:	1c2e      	adds	r6, r5, #0
   12a08:	4665      	mov	r5, ip
   12a0a:	e000      	b.n	12a0e <__mdiff+0x3a>
   12a0c:	2400      	movs	r4, #0
   12a0e:	6869      	ldr	r1, [r5, #4]
   12a10:	1c38      	adds	r0, r7, #0
   12a12:	f7ff ff47 	bl	128a4 <_Balloc>
   12a16:	692a      	ldr	r2, [r5, #16]
   12a18:	3514      	adds	r5, #20
   12a1a:	46ac      	mov	ip, r5
   12a1c:	0093      	lsls	r3, r2, #2
   12a1e:	4463      	add	r3, ip
   12a20:	9301      	str	r3, [sp, #4]
   12a22:	6933      	ldr	r3, [r6, #16]
   12a24:	1c35      	adds	r5, r6, #0
   12a26:	3514      	adds	r5, #20
   12a28:	009b      	lsls	r3, r3, #2
   12a2a:	18eb      	adds	r3, r5, r3
   12a2c:	60c4      	str	r4, [r0, #12]
   12a2e:	9200      	str	r2, [sp, #0]
   12a30:	1c04      	adds	r4, r0, #0
   12a32:	9302      	str	r3, [sp, #8]
   12a34:	1c07      	adds	r7, r0, #0
   12a36:	3414      	adds	r4, #20
   12a38:	2600      	movs	r6, #0
   12a3a:	4662      	mov	r2, ip
   12a3c:	3204      	adds	r2, #4
   12a3e:	4694      	mov	ip, r2
   12a40:	3a04      	subs	r2, #4
   12a42:	ca08      	ldmia	r2!, {r3}
   12a44:	cd01      	ldmia	r5!, {r0}
   12a46:	4a1a      	ldr	r2, [pc, #104]	(12ab0 <.text+0x12ab0>)
   12a48:	1c19      	adds	r1, r3, #0
   12a4a:	4011      	ands	r1, r2
   12a4c:	4002      	ands	r2, r0
   12a4e:	1a89      	subs	r1, r1, r2
   12a50:	1989      	adds	r1, r1, r6
   12a52:	0c1b      	lsrs	r3, r3, #16
   12a54:	0c00      	lsrs	r0, r0, #16
   12a56:	1a1b      	subs	r3, r3, r0
   12a58:	140a      	asrs	r2, r1, #16
   12a5a:	189b      	adds	r3, r3, r2
   12a5c:	8063      	strh	r3, [r4, #2]
   12a5e:	141e      	asrs	r6, r3, #16
   12a60:	9b02      	ldr	r3, [sp, #8]
   12a62:	8021      	strh	r1, [r4, #0]
   12a64:	3404      	adds	r4, #4
   12a66:	429d      	cmp	r5, r3
   12a68:	d210      	bcs.n	12a8c <__mdiff+0xb8>
   12a6a:	e7e6      	b.n	12a3a <__mdiff+0x66>
   12a6c:	4662      	mov	r2, ip
   12a6e:	3204      	adds	r2, #4
   12a70:	4694      	mov	ip, r2
   12a72:	3a04      	subs	r2, #4
   12a74:	ca08      	ldmia	r2!, {r3}
   12a76:	4a0e      	ldr	r2, [pc, #56]	(12ab0 <.text+0x12ab0>)
   12a78:	1c19      	adds	r1, r3, #0
   12a7a:	4011      	ands	r1, r2
   12a7c:	1989      	adds	r1, r1, r6
   12a7e:	0c1b      	lsrs	r3, r3, #16
   12a80:	140a      	asrs	r2, r1, #16
   12a82:	189b      	adds	r3, r3, r2
   12a84:	8063      	strh	r3, [r4, #2]
   12a86:	8021      	strh	r1, [r4, #0]
   12a88:	141e      	asrs	r6, r3, #16
   12a8a:	3404      	adds	r4, #4
   12a8c:	9b01      	ldr	r3, [sp, #4]
   12a8e:	459c      	cmp	ip, r3
   12a90:	d3ec      	bcc.n	12a6c <__mdiff+0x98>
   12a92:	e002      	b.n	12a9a <__mdiff+0xc6>
   12a94:	9a00      	ldr	r2, [sp, #0]
   12a96:	3a01      	subs	r2, #1
   12a98:	9200      	str	r2, [sp, #0]
   12a9a:	3c04      	subs	r4, #4
   12a9c:	6823      	ldr	r3, [r4, #0]
   12a9e:	2b00      	cmp	r3, #0
   12aa0:	d0f8      	beq.n	12a94 <__mdiff+0xc0>
   12aa2:	9b00      	ldr	r3, [sp, #0]
   12aa4:	613b      	str	r3, [r7, #16]
   12aa6:	1c38      	adds	r0, r7, #0
   12aa8:	b003      	add	sp, #12
   12aaa:	bcf0      	pop	{r4, r5, r6, r7}
   12aac:	bc02      	pop	{r1}
   12aae:	4708      	bx	r1
   12ab0:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

00012ab4 <_lshift>:
   12ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
   12ab6:	1c0d      	adds	r5, r1, #0
   12ab8:	692b      	ldr	r3, [r5, #16]
   12aba:	1157      	asrs	r7, r2, #5
   12abc:	3301      	adds	r3, #1
   12abe:	18fe      	adds	r6, r7, r3
   12ac0:	6849      	ldr	r1, [r1, #4]
   12ac2:	68ab      	ldr	r3, [r5, #8]
   12ac4:	b082      	sub	sp, #8
   12ac6:	1c14      	adds	r4, r2, #0
   12ac8:	9000      	str	r0, [sp, #0]
   12aca:	e001      	b.n	12ad0 <_lshift+0x1c>
   12acc:	3101      	adds	r1, #1
   12ace:	005b      	lsls	r3, r3, #1
   12ad0:	429e      	cmp	r6, r3
   12ad2:	dcfb      	bgt.n	12acc <_lshift+0x18>
   12ad4:	9800      	ldr	r0, [sp, #0]
   12ad6:	f7ff fee5 	bl	128a4 <_Balloc>
   12ada:	1c01      	adds	r1, r0, #0
   12adc:	3114      	adds	r1, #20
   12ade:	2200      	movs	r2, #0
   12ae0:	9001      	str	r0, [sp, #4]
   12ae2:	e002      	b.n	12aea <_lshift+0x36>
   12ae4:	2300      	movs	r3, #0
   12ae6:	c108      	stmia	r1!, {r3}
   12ae8:	3201      	adds	r2, #1
   12aea:	42ba      	cmp	r2, r7
   12aec:	dbfa      	blt.n	12ae4 <_lshift+0x30>
   12aee:	692b      	ldr	r3, [r5, #16]
   12af0:	1c2a      	adds	r2, r5, #0
   12af2:	3214      	adds	r2, #20
   12af4:	009b      	lsls	r3, r3, #2
   12af6:	189b      	adds	r3, r3, r2
   12af8:	469c      	mov	ip, r3
   12afa:	231f      	movs	r3, #31
   12afc:	401c      	ands	r4, r3
   12afe:	d010      	beq.n	12b22 <_lshift+0x6e>
   12b00:	2320      	movs	r3, #32
   12b02:	1b1f      	subs	r7, r3, r4
   12b04:	2000      	movs	r0, #0
   12b06:	6813      	ldr	r3, [r2, #0]
   12b08:	40a3      	lsls	r3, r4
   12b0a:	4303      	orrs	r3, r0
   12b0c:	c108      	stmia	r1!, {r3}
   12b0e:	ca08      	ldmia	r2!, {r3}
   12b10:	1c18      	adds	r0, r3, #0
   12b12:	40f8      	lsrs	r0, r7
   12b14:	4562      	cmp	r2, ip
   12b16:	d3f6      	bcc.n	12b06 <_lshift+0x52>
   12b18:	6008      	str	r0, [r1, #0]
   12b1a:	2800      	cmp	r0, #0
   12b1c:	d005      	beq.n	12b2a <_lshift+0x76>
   12b1e:	3601      	adds	r6, #1
   12b20:	e003      	b.n	12b2a <_lshift+0x76>
   12b22:	ca08      	ldmia	r2!, {r3}
   12b24:	c108      	stmia	r1!, {r3}
   12b26:	4562      	cmp	r2, ip
   12b28:	d3fb      	bcc.n	12b22 <_lshift+0x6e>
   12b2a:	9a01      	ldr	r2, [sp, #4]
   12b2c:	1e73      	subs	r3, r6, #1
   12b2e:	9800      	ldr	r0, [sp, #0]
   12b30:	1c29      	adds	r1, r5, #0
   12b32:	6113      	str	r3, [r2, #16]
   12b34:	f7ff fd5c 	bl	125f0 <_Bfree>
   12b38:	9801      	ldr	r0, [sp, #4]
   12b3a:	b002      	add	sp, #8
   12b3c:	bcf0      	pop	{r4, r5, r6, r7}
   12b3e:	bc02      	pop	{r1}
   12b40:	4708      	bx	r1
	...

00012b44 <_multiply>:
   12b44:	b5f0      	push	{r4, r5, r6, r7, lr}
   12b46:	1c15      	adds	r5, r2, #0
   12b48:	692b      	ldr	r3, [r5, #16]
   12b4a:	690a      	ldr	r2, [r1, #16]
   12b4c:	b088      	sub	sp, #32
   12b4e:	1c0c      	adds	r4, r1, #0
   12b50:	429a      	cmp	r2, r3
   12b52:	da02      	bge.n	12b5a <_multiply+0x16>
   12b54:	46ac      	mov	ip, r5
   12b56:	4664      	mov	r4, ip
   12b58:	1c0d      	adds	r5, r1, #0
   12b5a:	6926      	ldr	r6, [r4, #16]
   12b5c:	692f      	ldr	r7, [r5, #16]
   12b5e:	68a3      	ldr	r3, [r4, #8]
   12b60:	19f2      	adds	r2, r6, r7
   12b62:	6861      	ldr	r1, [r4, #4]
   12b64:	9201      	str	r2, [sp, #4]
   12b66:	429a      	cmp	r2, r3
   12b68:	dd00      	ble.n	12b6c <_multiply+0x28>
   12b6a:	3101      	adds	r1, #1
   12b6c:	f7ff fe9a 	bl	128a4 <_Balloc>
   12b70:	9a01      	ldr	r2, [sp, #4]
   12b72:	1c01      	adds	r1, r0, #0
   12b74:	3114      	adds	r1, #20
   12b76:	0093      	lsls	r3, r2, #2
   12b78:	18cb      	adds	r3, r1, r3
   12b7a:	1c0a      	adds	r2, r1, #0
   12b7c:	9000      	str	r0, [sp, #0]
   12b7e:	9302      	str	r3, [sp, #8]
   12b80:	e001      	b.n	12b86 <_multiply+0x42>
   12b82:	2300      	movs	r3, #0
   12b84:	c208      	stmia	r2!, {r3}
   12b86:	9b02      	ldr	r3, [sp, #8]
   12b88:	429a      	cmp	r2, r3
   12b8a:	d3fa      	bcc.n	12b82 <_multiply+0x3e>
   12b8c:	3414      	adds	r4, #20
   12b8e:	00b3      	lsls	r3, r6, #2
   12b90:	18e3      	adds	r3, r4, r3
   12b92:	3514      	adds	r5, #20
   12b94:	9303      	str	r3, [sp, #12]
   12b96:	00bb      	lsls	r3, r7, #2
   12b98:	18eb      	adds	r3, r5, r3
   12b9a:	9407      	str	r4, [sp, #28]
   12b9c:	9504      	str	r5, [sp, #16]
   12b9e:	9305      	str	r3, [sp, #20]
   12ba0:	9106      	str	r1, [sp, #24]
   12ba2:	e04b      	b.n	12c3c <_multiply+0xf8>
   12ba4:	9a04      	ldr	r2, [sp, #16]
   12ba6:	8817      	ldrh	r7, [r2, #0]
   12ba8:	2f00      	cmp	r7, #0
   12baa:	d01e      	beq.n	12bea <_multiply+0xa6>
   12bac:	2300      	movs	r3, #0
   12bae:	9e07      	ldr	r6, [sp, #28]
   12bb0:	9d06      	ldr	r5, [sp, #24]
   12bb2:	469c      	mov	ip, r3
   12bb4:	ce04      	ldmia	r6!, {r2}
   12bb6:	482d      	ldr	r0, [pc, #180]	(12c6c <.text+0x12c6c>)
   12bb8:	1c13      	adds	r3, r2, #0
   12bba:	4003      	ands	r3, r0
   12bbc:	1c3c      	adds	r4, r7, #0
   12bbe:	435c      	muls	r4, r3
   12bc0:	6829      	ldr	r1, [r5, #0]
   12bc2:	1c0b      	adds	r3, r1, #0
   12bc4:	4003      	ands	r3, r0
   12bc6:	4463      	add	r3, ip
   12bc8:	0c12      	lsrs	r2, r2, #16
   12bca:	18e4      	adds	r4, r4, r3
   12bcc:	1c3b      	adds	r3, r7, #0
   12bce:	4353      	muls	r3, r2
   12bd0:	0c09      	lsrs	r1, r1, #16
   12bd2:	0c22      	lsrs	r2, r4, #16
   12bd4:	185b      	adds	r3, r3, r1
   12bd6:	189b      	adds	r3, r3, r2
   12bd8:	0c1a      	lsrs	r2, r3, #16
   12bda:	806b      	strh	r3, [r5, #2]
   12bdc:	9b03      	ldr	r3, [sp, #12]
   12bde:	802c      	strh	r4, [r5, #0]
   12be0:	4694      	mov	ip, r2
   12be2:	3504      	adds	r5, #4
   12be4:	429e      	cmp	r6, r3
   12be6:	d3e5      	bcc.n	12bb4 <_multiply+0x70>
   12be8:	602a      	str	r2, [r5, #0]
   12bea:	9a04      	ldr	r2, [sp, #16]
   12bec:	8857      	ldrh	r7, [r2, #2]
   12bee:	2f00      	cmp	r7, #0
   12bf0:	d01e      	beq.n	12c30 <_multiply+0xec>
   12bf2:	9b06      	ldr	r3, [sp, #24]
   12bf4:	2200      	movs	r2, #0
   12bf6:	681d      	ldr	r5, [r3, #0]
   12bf8:	9e07      	ldr	r6, [sp, #28]
   12bfa:	1c1c      	adds	r4, r3, #0
   12bfc:	4694      	mov	ip, r2
   12bfe:	ce04      	ldmia	r6!, {r2}
   12c00:	481a      	ldr	r0, [pc, #104]	(12c6c <.text+0x12c6c>)
   12c02:	1c13      	adds	r3, r2, #0
   12c04:	4003      	ands	r3, r0
   12c06:	1c39      	adds	r1, r7, #0
   12c08:	4359      	muls	r1, r3
   12c0a:	0c12      	lsrs	r2, r2, #16
   12c0c:	437a      	muls	r2, r7
   12c0e:	8863      	ldrh	r3, [r4, #2]
   12c10:	4463      	add	r3, ip
   12c12:	18c9      	adds	r1, r1, r3
   12c14:	8061      	strh	r1, [r4, #2]
   12c16:	8025      	strh	r5, [r4, #0]
   12c18:	3404      	adds	r4, #4
   12c1a:	6823      	ldr	r3, [r4, #0]
   12c1c:	4003      	ands	r3, r0
   12c1e:	18d2      	adds	r2, r2, r3
   12c20:	0c09      	lsrs	r1, r1, #16
   12c22:	1855      	adds	r5, r2, r1
   12c24:	9a03      	ldr	r2, [sp, #12]
   12c26:	0c2b      	lsrs	r3, r5, #16
   12c28:	469c      	mov	ip, r3
   12c2a:	4296      	cmp	r6, r2
   12c2c:	d3e7      	bcc.n	12bfe <_multiply+0xba>
   12c2e:	6025      	str	r5, [r4, #0]
   12c30:	9b04      	ldr	r3, [sp, #16]
   12c32:	9a06      	ldr	r2, [sp, #24]
   12c34:	3304      	adds	r3, #4
   12c36:	3204      	adds	r2, #4
   12c38:	9304      	str	r3, [sp, #16]
   12c3a:	9206      	str	r2, [sp, #24]
   12c3c:	9b04      	ldr	r3, [sp, #16]
   12c3e:	9a05      	ldr	r2, [sp, #20]
   12c40:	4293      	cmp	r3, r2
   12c42:	d3af      	bcc.n	12ba4 <_multiply+0x60>
   12c44:	9a02      	ldr	r2, [sp, #8]
   12c46:	e002      	b.n	12c4e <_multiply+0x10a>
   12c48:	9b01      	ldr	r3, [sp, #4]
   12c4a:	3b01      	subs	r3, #1
   12c4c:	9301      	str	r3, [sp, #4]
   12c4e:	9b01      	ldr	r3, [sp, #4]
   12c50:	2b00      	cmp	r3, #0
   12c52:	dd03      	ble.n	12c5c <_multiply+0x118>
   12c54:	3a04      	subs	r2, #4
   12c56:	6813      	ldr	r3, [r2, #0]
   12c58:	2b00      	cmp	r3, #0
   12c5a:	d0f5      	beq.n	12c48 <_multiply+0x104>
   12c5c:	9b00      	ldr	r3, [sp, #0]
   12c5e:	9a01      	ldr	r2, [sp, #4]
   12c60:	1c18      	adds	r0, r3, #0
   12c62:	b008      	add	sp, #32
   12c64:	611a      	str	r2, [r3, #16]
   12c66:	bcf0      	pop	{r4, r5, r6, r7}
   12c68:	bc02      	pop	{r1}
   12c6a:	4708      	bx	r1
   12c6c:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

00012c70 <_i2b>:
   12c70:	b510      	push	{r4, lr}
   12c72:	1c0c      	adds	r4, r1, #0
   12c74:	2101      	movs	r1, #1
   12c76:	f7ff fe15 	bl	128a4 <_Balloc>
   12c7a:	2301      	movs	r3, #1
   12c7c:	6144      	str	r4, [r0, #20]
   12c7e:	6103      	str	r3, [r0, #16]
   12c80:	bc10      	pop	{r4}
   12c82:	bc02      	pop	{r1}
   12c84:	4708      	bx	r1
	...

00012c88 <_multadd>:
   12c88:	b5f0      	push	{r4, r5, r6, r7, lr}
   12c8a:	b082      	sub	sp, #8
   12c8c:	1c1e      	adds	r6, r3, #0
   12c8e:	1c0c      	adds	r4, r1, #0
   12c90:	2300      	movs	r3, #0
   12c92:	9001      	str	r0, [sp, #4]
   12c94:	9200      	str	r2, [sp, #0]
   12c96:	690f      	ldr	r7, [r1, #16]
   12c98:	1c0d      	adds	r5, r1, #0
   12c9a:	3414      	adds	r4, #20
   12c9c:	469c      	mov	ip, r3
   12c9e:	6822      	ldr	r2, [r4, #0]
   12ca0:	481b      	ldr	r0, [pc, #108]	(12d10 <.text+0x12d10>)
   12ca2:	9b00      	ldr	r3, [sp, #0]
   12ca4:	1c11      	adds	r1, r2, #0
   12ca6:	4001      	ands	r1, r0
   12ca8:	4359      	muls	r1, r3
   12caa:	0c12      	lsrs	r2, r2, #16
   12cac:	1989      	adds	r1, r1, r6
   12cae:	1c1e      	adds	r6, r3, #0
   12cb0:	1c33      	adds	r3, r6, #0
   12cb2:	4353      	muls	r3, r2
   12cb4:	0c0a      	lsrs	r2, r1, #16
   12cb6:	189b      	adds	r3, r3, r2
   12cb8:	0c1e      	lsrs	r6, r3, #16
   12cba:	4001      	ands	r1, r0
   12cbc:	041b      	lsls	r3, r3, #16
   12cbe:	185b      	adds	r3, r3, r1
   12cc0:	c408      	stmia	r4!, {r3}
   12cc2:	2301      	movs	r3, #1
   12cc4:	449c      	add	ip, r3
   12cc6:	45bc      	cmp	ip, r7
   12cc8:	dbe9      	blt.n	12c9e <_multadd+0x16>
   12cca:	2e00      	cmp	r6, #0
   12ccc:	d01a      	beq.n	12d04 <_multadd+0x7c>
   12cce:	68ab      	ldr	r3, [r5, #8]
   12cd0:	429f      	cmp	r7, r3
   12cd2:	db12      	blt.n	12cfa <_multadd+0x72>
   12cd4:	6869      	ldr	r1, [r5, #4]
   12cd6:	9801      	ldr	r0, [sp, #4]
   12cd8:	3101      	adds	r1, #1
   12cda:	f7ff fde3 	bl	128a4 <_Balloc>
   12cde:	692a      	ldr	r2, [r5, #16]
   12ce0:	1c29      	adds	r1, r5, #0
   12ce2:	0092      	lsls	r2, r2, #2
   12ce4:	1c04      	adds	r4, r0, #0
   12ce6:	310c      	adds	r1, #12
   12ce8:	3208      	adds	r2, #8
   12cea:	300c      	adds	r0, #12
   12cec:	f7fc fa26 	bl	f13c <memcpy>
   12cf0:	1c29      	adds	r1, r5, #0
   12cf2:	9801      	ldr	r0, [sp, #4]
   12cf4:	f7ff fc7c 	bl	125f0 <_Bfree>
   12cf8:	1c25      	adds	r5, r4, #0
   12cfa:	00bb      	lsls	r3, r7, #2
   12cfc:	195b      	adds	r3, r3, r5
   12cfe:	615e      	str	r6, [r3, #20]
   12d00:	1c7b      	adds	r3, r7, #1
   12d02:	612b      	str	r3, [r5, #16]
   12d04:	1c28      	adds	r0, r5, #0
   12d06:	b002      	add	sp, #8
   12d08:	bcf0      	pop	{r4, r5, r6, r7}
   12d0a:	bc02      	pop	{r1}
   12d0c:	4708      	bx	r1
   12d0e:	0000      	lsls	r0, r0, #0
   12d10:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

00012d14 <_pow5mult>:
   12d14:	b5f0      	push	{r4, r5, r6, r7, lr}
   12d16:	b081      	sub	sp, #4
   12d18:	2303      	movs	r3, #3
   12d1a:	1c06      	adds	r6, r0, #0
   12d1c:	9100      	str	r1, [sp, #0]
   12d1e:	1c14      	adds	r4, r2, #0
   12d20:	401a      	ands	r2, r3
   12d22:	d008      	beq.n	12d36 <_pow5mult+0x22>
   12d24:	4b1c      	ldr	r3, [pc, #112]	(12d98 <.text+0x12d98>)
   12d26:	0092      	lsls	r2, r2, #2
   12d28:	18d2      	adds	r2, r2, r3
   12d2a:	3a04      	subs	r2, #4
   12d2c:	6812      	ldr	r2, [r2, #0]
   12d2e:	2300      	movs	r3, #0
   12d30:	f7ff ffaa 	bl	12c88 <_multadd>
   12d34:	9000      	str	r0, [sp, #0]
   12d36:	10a7      	asrs	r7, r4, #2
   12d38:	2f00      	cmp	r7, #0
   12d3a:	d028      	beq.n	12d8e <_pow5mult+0x7a>
   12d3c:	6cb5      	ldr	r5, [r6, #72]
   12d3e:	2d00      	cmp	r5, #0
   12d40:	d109      	bne.n	12d56 <_pow5mult+0x42>
   12d42:	1c30      	adds	r0, r6, #0
   12d44:	4915      	ldr	r1, [pc, #84]	(12d9c <.text+0x12d9c>)
   12d46:	f7ff ff93 	bl	12c70 <_i2b>
   12d4a:	2300      	movs	r3, #0
   12d4c:	1c05      	adds	r5, r0, #0
   12d4e:	64b0      	str	r0, [r6, #72]
   12d50:	6003      	str	r3, [r0, #0]
   12d52:	e000      	b.n	12d56 <_pow5mult+0x42>
   12d54:	1c25      	adds	r5, r4, #0
   12d56:	07fb      	lsls	r3, r7, #31
   12d58:	d50a      	bpl.n	12d70 <_pow5mult+0x5c>
   12d5a:	9900      	ldr	r1, [sp, #0]
   12d5c:	1c2a      	adds	r2, r5, #0
   12d5e:	1c30      	adds	r0, r6, #0
   12d60:	f7ff fef0 	bl	12b44 <_multiply>
   12d64:	9900      	ldr	r1, [sp, #0]
   12d66:	1c04      	adds	r4, r0, #0
   12d68:	1c30      	adds	r0, r6, #0
   12d6a:	f7ff fc41 	bl	125f0 <_Bfree>
   12d6e:	9400      	str	r4, [sp, #0]
   12d70:	107f      	asrs	r7, r7, #1
   12d72:	2f00      	cmp	r7, #0
   12d74:	d00b      	beq.n	12d8e <_pow5mult+0x7a>
   12d76:	682c      	ldr	r4, [r5, #0]
   12d78:	2c00      	cmp	r4, #0
   12d7a:	d1eb      	bne.n	12d54 <_pow5mult+0x40>
   12d7c:	1c29      	adds	r1, r5, #0
   12d7e:	1c2a      	adds	r2, r5, #0
   12d80:	1c30      	adds	r0, r6, #0
   12d82:	f7ff fedf 	bl	12b44 <_multiply>
   12d86:	6028      	str	r0, [r5, #0]
   12d88:	1c05      	adds	r5, r0, #0
   12d8a:	6004      	str	r4, [r0, #0]
   12d8c:	e7e3      	b.n	12d56 <_pow5mult+0x42>
   12d8e:	9800      	ldr	r0, [sp, #0]
   12d90:	b001      	add	sp, #4
   12d92:	bcf0      	pop	{r4, r5, r6, r7}
   12d94:	bc02      	pop	{r1}
   12d96:	4708      	bx	r1
   12d98:	d8fc      	bhi.n	12d94 <_pow5mult+0x80>
   12d9a:	0001      	lsls	r1, r0, #0
   12d9c:	0271      	lsls	r1, r6, #9
	...

00012da0 <_s2b>:
   12da0:	b5f0      	push	{r4, r5, r6, r7, lr}
   12da2:	b082      	sub	sp, #8
   12da4:	9001      	str	r0, [sp, #4]
   12da6:	1c18      	adds	r0, r3, #0
   12da8:	1c0d      	adds	r5, r1, #0
   12daa:	3008      	adds	r0, #8
   12dac:	2109      	movs	r1, #9
   12dae:	9300      	str	r3, [sp, #0]
   12db0:	1c16      	adds	r6, r2, #0
   12db2:	f000 fb27 	bl	13404 <__aeabi_idiv>
   12db6:	2301      	movs	r3, #1
   12db8:	2100      	movs	r1, #0
   12dba:	e001      	b.n	12dc0 <_s2b+0x20>
   12dbc:	005b      	lsls	r3, r3, #1
   12dbe:	3101      	adds	r1, #1
   12dc0:	4298      	cmp	r0, r3
   12dc2:	dcfb      	bgt.n	12dbc <_s2b+0x1c>
   12dc4:	9801      	ldr	r0, [sp, #4]
   12dc6:	f7ff fd6d 	bl	128a4 <_Balloc>
   12dca:	9b07      	ldr	r3, [sp, #28]
   12dcc:	6143      	str	r3, [r0, #20]
   12dce:	2301      	movs	r3, #1
   12dd0:	1c01      	adds	r1, r0, #0
   12dd2:	6103      	str	r3, [r0, #16]
   12dd4:	2e09      	cmp	r6, #9
   12dd6:	dd11      	ble.n	12dfc <_s2b+0x5c>
   12dd8:	1c2f      	adds	r7, r5, #0
   12dda:	3709      	adds	r7, #9
   12ddc:	2409      	movs	r4, #9
   12dde:	5d63      	ldrb	r3, [r4, r5]
   12de0:	9801      	ldr	r0, [sp, #4]
   12de2:	3b30      	subs	r3, #48
   12de4:	220a      	movs	r2, #10
   12de6:	f7ff ff4f 	bl	12c88 <_multadd>
   12dea:	3401      	adds	r4, #1
   12dec:	1c01      	adds	r1, r0, #0
   12dee:	42b4      	cmp	r4, r6
   12df0:	d1f5      	bne.n	12dde <_s2b+0x3e>
   12df2:	19bb      	adds	r3, r7, r6
   12df4:	1c1d      	adds	r5, r3, #0
   12df6:	3d08      	subs	r5, #8
   12df8:	1c34      	adds	r4, r6, #0
   12dfa:	e00b      	b.n	12e14 <_s2b+0x74>
   12dfc:	350a      	adds	r5, #10
   12dfe:	2409      	movs	r4, #9
   12e00:	e008      	b.n	12e14 <_s2b+0x74>
   12e02:	782b      	ldrb	r3, [r5, #0]
   12e04:	9801      	ldr	r0, [sp, #4]
   12e06:	3b30      	subs	r3, #48
   12e08:	220a      	movs	r2, #10
   12e0a:	f7ff ff3d 	bl	12c88 <_multadd>
   12e0e:	3501      	adds	r5, #1
   12e10:	1c01      	adds	r1, r0, #0
   12e12:	3401      	adds	r4, #1
   12e14:	9b00      	ldr	r3, [sp, #0]
   12e16:	429c      	cmp	r4, r3
   12e18:	dbf3      	blt.n	12e02 <_s2b+0x62>
   12e1a:	1c08      	adds	r0, r1, #0
   12e1c:	b002      	add	sp, #8
   12e1e:	bcf0      	pop	{r4, r5, r6, r7}
   12e20:	bc02      	pop	{r1}
   12e22:	4708      	bx	r1

00012e24 <_realloc_r>:
   12e24:	b5f0      	push	{r4, r5, r6, r7, lr}
   12e26:	b08b      	sub	sp, #44
   12e28:	9003      	str	r0, [sp, #12]
   12e2a:	1c0f      	adds	r7, r1, #0
   12e2c:	9202      	str	r2, [sp, #8]
   12e2e:	2900      	cmp	r1, #0
   12e30:	d103      	bne.n	12e3a <_realloc_r+0x16>
   12e32:	1c11      	adds	r1, r2, #0
   12e34:	f7ff f952 	bl	120dc <_malloc_r>
   12e38:	e01c      	b.n	12e74 <_realloc_r+0x50>
   12e3a:	9803      	ldr	r0, [sp, #12]
   12e3c:	1c3e      	adds	r6, r7, #0
   12e3e:	f7ff fbd3 	bl	125e8 <__malloc_lock>
   12e42:	3e08      	subs	r6, #8
   12e44:	9a02      	ldr	r2, [sp, #8]
   12e46:	6870      	ldr	r0, [r6, #4]
   12e48:	320b      	adds	r2, #11
   12e4a:	9004      	str	r0, [sp, #16]
   12e4c:	2a16      	cmp	r2, #22
   12e4e:	d803      	bhi.n	12e58 <_realloc_r+0x34>
   12e50:	2110      	movs	r1, #16
   12e52:	9108      	str	r1, [sp, #32]
   12e54:	9101      	str	r1, [sp, #4]
   12e56:	e005      	b.n	12e64 <_realloc_r+0x40>
   12e58:	2307      	movs	r3, #7
   12e5a:	439a      	bics	r2, r3
   12e5c:	9201      	str	r2, [sp, #4]
   12e5e:	9208      	str	r2, [sp, #32]
   12e60:	2a00      	cmp	r2, #0
   12e62:	db03      	blt.n	12e6c <_realloc_r+0x48>
   12e64:	9a08      	ldr	r2, [sp, #32]
   12e66:	9b02      	ldr	r3, [sp, #8]
   12e68:	429a      	cmp	r2, r3
   12e6a:	d205      	bcs.n	12e78 <_realloc_r+0x54>
   12e6c:	9d03      	ldr	r5, [sp, #12]
   12e6e:	230c      	movs	r3, #12
   12e70:	602b      	str	r3, [r5, #0]
   12e72:	2000      	movs	r0, #0
   12e74:	900a      	str	r0, [sp, #40]
   12e76:	e152      	b.n	1311e <_realloc_r+0x2fa>
   12e78:	9d04      	ldr	r5, [sp, #16]
   12e7a:	2403      	movs	r4, #3
   12e7c:	9901      	ldr	r1, [sp, #4]
   12e7e:	43a5      	bics	r5, r4
   12e80:	428d      	cmp	r5, r1
   12e82:	db00      	blt.n	12e86 <_realloc_r+0x62>
   12e84:	e11a      	b.n	130bc <_realloc_r+0x298>
   12e86:	4aa8      	ldr	r2, [pc, #672]	(13128 <.text+0x13128>)
   12e88:	6893      	ldr	r3, [r2, #8]
   12e8a:	1971      	adds	r1, r6, r5
   12e8c:	9205      	str	r2, [sp, #20]
   12e8e:	9306      	str	r3, [sp, #24]
   12e90:	6848      	ldr	r0, [r1, #4]
   12e92:	4299      	cmp	r1, r3
   12e94:	d008      	beq.n	12ea8 <_realloc_r+0x84>
   12e96:	2301      	movs	r3, #1
   12e98:	1c02      	adds	r2, r0, #0
   12e9a:	439a      	bics	r2, r3
   12e9c:	188a      	adds	r2, r1, r2
   12e9e:	6852      	ldr	r2, [r2, #4]
   12ea0:	421a      	tst	r2, r3
   12ea2:	d100      	bne.n	12ea6 <_realloc_r+0x82>
   12ea4:	e133      	b.n	1310e <_realloc_r+0x2ea>
   12ea6:	e01c      	b.n	12ee2 <_realloc_r+0xbe>
   12ea8:	9b08      	ldr	r3, [sp, #32]
   12eaa:	43a0      	bics	r0, r4
   12eac:	1942      	adds	r2, r0, r5
   12eae:	3310      	adds	r3, #16
   12eb0:	429a      	cmp	r2, r3
   12eb2:	db18      	blt.n	12ee6 <_realloc_r+0xc2>
   12eb4:	9d08      	ldr	r5, [sp, #32]
   12eb6:	1b53      	subs	r3, r2, r5
   12eb8:	2201      	movs	r2, #1
   12eba:	1971      	adds	r1, r6, r5
   12ebc:	4313      	orrs	r3, r2
   12ebe:	604b      	str	r3, [r1, #4]
   12ec0:	6873      	ldr	r3, [r6, #4]
   12ec2:	9805      	ldr	r0, [sp, #20]
   12ec4:	4013      	ands	r3, r2
   12ec6:	432b      	orrs	r3, r5
   12ec8:	6081      	str	r1, [r0, #8]
   12eca:	6073      	str	r3, [r6, #4]
   12ecc:	9803      	ldr	r0, [sp, #12]
   12ece:	f7ff fb8d 	bl	125ec <__malloc_unlock>
   12ed2:	3608      	adds	r6, #8
   12ed4:	960a      	str	r6, [sp, #40]
   12ed6:	e122      	b.n	1311e <_realloc_r+0x2fa>
   12ed8:	68ca      	ldr	r2, [r1, #12]
   12eda:	688b      	ldr	r3, [r1, #8]
   12edc:	60da      	str	r2, [r3, #12]
   12ede:	6093      	str	r3, [r2, #8]
   12ee0:	e0b3      	b.n	1304a <_realloc_r+0x226>
   12ee2:	2100      	movs	r1, #0
   12ee4:	2000      	movs	r0, #0
   12ee6:	9a04      	ldr	r2, [sp, #16]
   12ee8:	07d2      	lsls	r2, r2, #31
   12eea:	d500      	bpl.n	12eee <_realloc_r+0xca>
   12eec:	e099      	b.n	13022 <_realloc_r+0x1fe>
   12eee:	6833      	ldr	r3, [r6, #0]
   12ef0:	1af4      	subs	r4, r6, r3
   12ef2:	6862      	ldr	r2, [r4, #4]
   12ef4:	2303      	movs	r3, #3
   12ef6:	439a      	bics	r2, r3
   12ef8:	2900      	cmp	r1, #0
   12efa:	d059      	beq.n	12fb0 <_realloc_r+0x18c>
   12efc:	18ab      	adds	r3, r5, r2
   12efe:	9300      	str	r3, [sp, #0]
   12f00:	9b06      	ldr	r3, [sp, #24]
   12f02:	4299      	cmp	r1, r3
   12f04:	d149      	bne.n	12f9a <_realloc_r+0x176>
   12f06:	9900      	ldr	r1, [sp, #0]
   12f08:	9b08      	ldr	r3, [sp, #32]
   12f0a:	1840      	adds	r0, r0, r1
   12f0c:	3310      	adds	r3, #16
   12f0e:	9007      	str	r0, [sp, #28]
   12f10:	4298      	cmp	r0, r3
   12f12:	db4d      	blt.n	12fb0 <_realloc_r+0x18c>
   12f14:	68e2      	ldr	r2, [r4, #12]
   12f16:	68a3      	ldr	r3, [r4, #8]
   12f18:	60da      	str	r2, [r3, #12]
   12f1a:	6093      	str	r3, [r2, #8]
   12f1c:	1c22      	adds	r2, r4, #0
   12f1e:	3208      	adds	r2, #8
   12f20:	1f2e      	subs	r6, r5, #4
   12f22:	920a      	str	r2, [sp, #40]
   12f24:	2e24      	cmp	r6, #36
   12f26:	d824      	bhi.n	12f72 <_realloc_r+0x14e>
   12f28:	1c38      	adds	r0, r7, #0
   12f2a:	1c15      	adds	r5, r2, #0
   12f2c:	2e13      	cmp	r6, #19
   12f2e:	d917      	bls.n	12f60 <_realloc_r+0x13c>
   12f30:	1c3a      	adds	r2, r7, #0
   12f32:	ca08      	ldmia	r2!, {r3}
   12f34:	60a3      	str	r3, [r4, #8]
   12f36:	687b      	ldr	r3, [r7, #4]
   12f38:	3508      	adds	r5, #8
   12f3a:	60e3      	str	r3, [r4, #12]
   12f3c:	1d10      	adds	r0, r2, #4
   12f3e:	2e1b      	cmp	r6, #27
   12f40:	d90e      	bls.n	12f60 <_realloc_r+0x13c>
   12f42:	6853      	ldr	r3, [r2, #4]
   12f44:	6123      	str	r3, [r4, #16]
   12f46:	6843      	ldr	r3, [r0, #4]
   12f48:	1d02      	adds	r2, r0, #4
   12f4a:	6163      	str	r3, [r4, #20]
   12f4c:	3508      	adds	r5, #8
   12f4e:	1d10      	adds	r0, r2, #4
   12f50:	2e24      	cmp	r6, #36
   12f52:	d105      	bne.n	12f60 <_realloc_r+0x13c>
   12f54:	6853      	ldr	r3, [r2, #4]
   12f56:	61a3      	str	r3, [r4, #24]
   12f58:	6843      	ldr	r3, [r0, #4]
   12f5a:	61e3      	str	r3, [r4, #28]
   12f5c:	3508      	adds	r5, #8
   12f5e:	3008      	adds	r0, #8
   12f60:	1c01      	adds	r1, r0, #0
   12f62:	c908      	ldmia	r1!, {r3}
   12f64:	1c2a      	adds	r2, r5, #0
   12f66:	c208      	stmia	r2!, {r3}
   12f68:	6843      	ldr	r3, [r0, #4]
   12f6a:	606b      	str	r3, [r5, #4]
   12f6c:	684b      	ldr	r3, [r1, #4]
   12f6e:	6053      	str	r3, [r2, #4]
   12f70:	e004      	b.n	12f7c <_realloc_r+0x158>
   12f72:	980a      	ldr	r0, [sp, #40]
   12f74:	1c39      	adds	r1, r7, #0
   12f76:	1c32      	adds	r2, r6, #0
   12f78:	f7ff fb12 	bl	125a0 <memmove>
   12f7c:	9b08      	ldr	r3, [sp, #32]
   12f7e:	9807      	ldr	r0, [sp, #28]
   12f80:	18e1      	adds	r1, r4, r3
   12f82:	2201      	movs	r2, #1
   12f84:	1ac3      	subs	r3, r0, r3
   12f86:	4313      	orrs	r3, r2
   12f88:	604b      	str	r3, [r1, #4]
   12f8a:	9d05      	ldr	r5, [sp, #20]
   12f8c:	6863      	ldr	r3, [r4, #4]
   12f8e:	60a9      	str	r1, [r5, #8]
   12f90:	9d08      	ldr	r5, [sp, #32]
   12f92:	4013      	ands	r3, r2
   12f94:	432b      	orrs	r3, r5
   12f96:	6063      	str	r3, [r4, #4]
   12f98:	e08c      	b.n	130b4 <_realloc_r+0x290>
   12f9a:	9b00      	ldr	r3, [sp, #0]
   12f9c:	18c0      	adds	r0, r0, r3
   12f9e:	9b01      	ldr	r3, [sp, #4]
   12fa0:	9009      	str	r0, [sp, #36]
   12fa2:	4298      	cmp	r0, r3
   12fa4:	db04      	blt.n	12fb0 <_realloc_r+0x18c>
   12fa6:	68ca      	ldr	r2, [r1, #12]
   12fa8:	688b      	ldr	r3, [r1, #8]
   12faa:	60da      	str	r2, [r3, #12]
   12fac:	6093      	str	r3, [r2, #8]
   12fae:	e004      	b.n	12fba <_realloc_r+0x196>
   12fb0:	9801      	ldr	r0, [sp, #4]
   12fb2:	1952      	adds	r2, r2, r5
   12fb4:	9209      	str	r2, [sp, #36]
   12fb6:	4282      	cmp	r2, r0
   12fb8:	db33      	blt.n	13022 <_realloc_r+0x1fe>
   12fba:	68e2      	ldr	r2, [r4, #12]
   12fbc:	68a3      	ldr	r3, [r4, #8]
   12fbe:	1f2e      	subs	r6, r5, #4
   12fc0:	60da      	str	r2, [r3, #12]
   12fc2:	6093      	str	r3, [r2, #8]
   12fc4:	1c22      	adds	r2, r4, #0
   12fc6:	3208      	adds	r2, #8
   12fc8:	2e24      	cmp	r6, #36
   12fca:	d824      	bhi.n	13016 <_realloc_r+0x1f2>
   12fcc:	1c38      	adds	r0, r7, #0
   12fce:	1c15      	adds	r5, r2, #0
   12fd0:	2e13      	cmp	r6, #19
   12fd2:	d917      	bls.n	13004 <_realloc_r+0x1e0>
   12fd4:	1c3a      	adds	r2, r7, #0
   12fd6:	ca08      	ldmia	r2!, {r3}
   12fd8:	60a3      	str	r3, [r4, #8]
   12fda:	687b      	ldr	r3, [r7, #4]
   12fdc:	3508      	adds	r5, #8
   12fde:	60e3      	str	r3, [r4, #12]
   12fe0:	1d10      	adds	r0, r2, #4
   12fe2:	2e1b      	cmp	r6, #27
   12fe4:	d90e      	bls.n	13004 <_realloc_r+0x1e0>
   12fe6:	6853      	ldr	r3, [r2, #4]
   12fe8:	6123      	str	r3, [r4, #16]
   12fea:	6843      	ldr	r3, [r0, #4]
   12fec:	1d02      	adds	r2, r0, #4
   12fee:	6163      	str	r3, [r4, #20]
   12ff0:	3508      	adds	r5, #8
   12ff2:	1d10      	adds	r0, r2, #4
   12ff4:	2e24      	cmp	r6, #36
   12ff6:	d105      	bne.n	13004 <_realloc_r+0x1e0>
   12ff8:	6853      	ldr	r3, [r2, #4]
   12ffa:	61a3      	str	r3, [r4, #24]
   12ffc:	6843      	ldr	r3, [r0, #4]
   12ffe:	61e3      	str	r3, [r4, #28]
   13000:	3508      	adds	r5, #8
   13002:	3008      	adds	r0, #8
   13004:	1c01      	adds	r1, r0, #0
   13006:	c908      	ldmia	r1!, {r3}
   13008:	1c2a      	adds	r2, r5, #0
   1300a:	c208      	stmia	r2!, {r3}
   1300c:	6843      	ldr	r3, [r0, #4]
   1300e:	606b      	str	r3, [r5, #4]
   13010:	684b      	ldr	r3, [r1, #4]
   13012:	6053      	str	r3, [r2, #4]
   13014:	e054      	b.n	130c0 <_realloc_r+0x29c>
   13016:	1c10      	adds	r0, r2, #0
   13018:	1c39      	adds	r1, r7, #0
   1301a:	1c32      	adds	r2, r6, #0
   1301c:	f7ff fac0 	bl	125a0 <memmove>
   13020:	e04e      	b.n	130c0 <_realloc_r+0x29c>
   13022:	9803      	ldr	r0, [sp, #12]
   13024:	9902      	ldr	r1, [sp, #8]
   13026:	f7ff f859 	bl	120dc <_malloc_r>
   1302a:	900a      	str	r0, [sp, #40]
   1302c:	2800      	cmp	r0, #0
   1302e:	d041      	beq.n	130b4 <_realloc_r+0x290>
   13030:	6873      	ldr	r3, [r6, #4]
   13032:	990a      	ldr	r1, [sp, #40]
   13034:	2201      	movs	r2, #1
   13036:	4393      	bics	r3, r2
   13038:	3908      	subs	r1, #8
   1303a:	18f3      	adds	r3, r6, r3
   1303c:	4299      	cmp	r1, r3
   1303e:	d106      	bne.n	1304e <_realloc_r+0x22a>
   13040:	684b      	ldr	r3, [r1, #4]
   13042:	2203      	movs	r2, #3
   13044:	4393      	bics	r3, r2
   13046:	18ed      	adds	r5, r5, r3
   13048:	9509      	str	r5, [sp, #36]
   1304a:	1c34      	adds	r4, r6, #0
   1304c:	e038      	b.n	130c0 <_realloc_r+0x29c>
   1304e:	3d04      	subs	r5, #4
   13050:	2d24      	cmp	r5, #36
   13052:	d826      	bhi.n	130a2 <_realloc_r+0x27e>
   13054:	1c38      	adds	r0, r7, #0
   13056:	9c0a      	ldr	r4, [sp, #40]
   13058:	2d13      	cmp	r5, #19
   1305a:	d919      	bls.n	13090 <_realloc_r+0x26c>
   1305c:	1c3a      	adds	r2, r7, #0
   1305e:	ca08      	ldmia	r2!, {r3}
   13060:	1c21      	adds	r1, r4, #0
   13062:	c108      	stmia	r1!, {r3}
   13064:	687b      	ldr	r3, [r7, #4]
   13066:	1d10      	adds	r0, r2, #4
   13068:	6063      	str	r3, [r4, #4]
   1306a:	1d0c      	adds	r4, r1, #4
   1306c:	2d1b      	cmp	r5, #27
   1306e:	d90f      	bls.n	13090 <_realloc_r+0x26c>
   13070:	6853      	ldr	r3, [r2, #4]
   13072:	604b      	str	r3, [r1, #4]
   13074:	6843      	ldr	r3, [r0, #4]
   13076:	1d21      	adds	r1, r4, #4
   13078:	1d02      	adds	r2, r0, #4
   1307a:	6063      	str	r3, [r4, #4]
   1307c:	1d10      	adds	r0, r2, #4
   1307e:	1d0c      	adds	r4, r1, #4
   13080:	2d24      	cmp	r5, #36
   13082:	d105      	bne.n	13090 <_realloc_r+0x26c>
   13084:	6853      	ldr	r3, [r2, #4]
   13086:	604b      	str	r3, [r1, #4]
   13088:	6843      	ldr	r3, [r0, #4]
   1308a:	3008      	adds	r0, #8
   1308c:	6063      	str	r3, [r4, #4]
   1308e:	3408      	adds	r4, #8
   13090:	1c01      	adds	r1, r0, #0
   13092:	c908      	ldmia	r1!, {r3}
   13094:	1c22      	adds	r2, r4, #0
   13096:	c208      	stmia	r2!, {r3}
   13098:	6843      	ldr	r3, [r0, #4]
   1309a:	6063      	str	r3, [r4, #4]
   1309c:	684b      	ldr	r3, [r1, #4]
   1309e:	6053      	str	r3, [r2, #4]
   130a0:	e004      	b.n	130ac <_realloc_r+0x288>
   130a2:	980a      	ldr	r0, [sp, #40]
   130a4:	1c39      	adds	r1, r7, #0
   130a6:	1c2a      	adds	r2, r5, #0
   130a8:	f7ff fa7a 	bl	125a0 <memmove>
   130ac:	9803      	ldr	r0, [sp, #12]
   130ae:	1c39      	adds	r1, r7, #0
   130b0:	f7fe fd10 	bl	11ad4 <_free_r>
   130b4:	9803      	ldr	r0, [sp, #12]
   130b6:	f7ff fa99 	bl	125ec <__malloc_unlock>
   130ba:	e030      	b.n	1311e <_realloc_r+0x2fa>
   130bc:	9509      	str	r5, [sp, #36]
   130be:	1c34      	adds	r4, r6, #0
   130c0:	9909      	ldr	r1, [sp, #36]
   130c2:	9a08      	ldr	r2, [sp, #32]
   130c4:	1a88      	subs	r0, r1, r2
   130c6:	6863      	ldr	r3, [r4, #4]
   130c8:	280f      	cmp	r0, #15
   130ca:	d911      	bls.n	130f0 <_realloc_r+0x2cc>
   130cc:	18a1      	adds	r1, r4, r2
   130ce:	9d08      	ldr	r5, [sp, #32]
   130d0:	2201      	movs	r2, #1
   130d2:	4013      	ands	r3, r2
   130d4:	432b      	orrs	r3, r5
   130d6:	6063      	str	r3, [r4, #4]
   130d8:	1c03      	adds	r3, r0, #0
   130da:	4313      	orrs	r3, r2
   130dc:	604b      	str	r3, [r1, #4]
   130de:	1808      	adds	r0, r1, r0
   130e0:	6843      	ldr	r3, [r0, #4]
   130e2:	4313      	orrs	r3, r2
   130e4:	6043      	str	r3, [r0, #4]
   130e6:	3108      	adds	r1, #8
   130e8:	9803      	ldr	r0, [sp, #12]
   130ea:	f7fe fcf3 	bl	11ad4 <_free_r>
   130ee:	e008      	b.n	13102 <_realloc_r+0x2de>
   130f0:	2101      	movs	r1, #1
   130f2:	9809      	ldr	r0, [sp, #36]
   130f4:	400b      	ands	r3, r1
   130f6:	4303      	orrs	r3, r0
   130f8:	6063      	str	r3, [r4, #4]
   130fa:	1822      	adds	r2, r4, r0
   130fc:	6853      	ldr	r3, [r2, #4]
   130fe:	430b      	orrs	r3, r1
   13100:	6053      	str	r3, [r2, #4]
   13102:	9803      	ldr	r0, [sp, #12]
   13104:	f7ff fa72 	bl	125ec <__malloc_unlock>
   13108:	3408      	adds	r4, #8
   1310a:	940a      	str	r4, [sp, #40]
   1310c:	e007      	b.n	1311e <_realloc_r+0x2fa>
   1310e:	43a0      	bics	r0, r4
   13110:	9b01      	ldr	r3, [sp, #4]
   13112:	1942      	adds	r2, r0, r5
   13114:	9209      	str	r2, [sp, #36]
   13116:	429a      	cmp	r2, r3
   13118:	db00      	blt.n	1311c <_realloc_r+0x2f8>
   1311a:	e6dd      	b.n	12ed8 <_realloc_r+0xb4>
   1311c:	e6e3      	b.n	12ee6 <_realloc_r+0xc2>
   1311e:	980a      	ldr	r0, [sp, #40]
   13120:	b00b      	add	sp, #44
   13122:	bcf0      	pop	{r4, r5, r6, r7}
   13124:	bc02      	pop	{r1}
   13126:	4708      	bx	r1
   13128:	0478      	lsls	r0, r7, #17
   1312a:	4000      	ands	r0, r0

0001312c <isinf>:
   1312c:	b510      	push	{r4, lr}
   1312e:	1c0c      	adds	r4, r1, #0
   13130:	4262      	negs	r2, r4
   13132:	4907      	ldr	r1, [pc, #28]	(13150 <.text+0x13150>)
   13134:	4322      	orrs	r2, r4
   13136:	4001      	ands	r1, r0
   13138:	0fd2      	lsrs	r2, r2, #31
   1313a:	4b06      	ldr	r3, [pc, #24]	(13154 <.text+0x13154>)
   1313c:	4311      	orrs	r1, r2
   1313e:	1a5b      	subs	r3, r3, r1
   13140:	425a      	negs	r2, r3
   13142:	4313      	orrs	r3, r2
   13144:	0fdb      	lsrs	r3, r3, #31
   13146:	2001      	movs	r0, #1
   13148:	1ac0      	subs	r0, r0, r3
   1314a:	bc10      	pop	{r4}
   1314c:	bc02      	pop	{r1}
   1314e:	4708      	bx	r1
   13150:	ffff 7fff 	undefined
   13154:	0000      	lsls	r0, r0, #0
   13156:	7ff0      	ldrb	r0, [r6, #31]

00013158 <isnan>:
   13158:	b510      	push	{r4, lr}
   1315a:	1c0c      	adds	r4, r1, #0
   1315c:	4262      	negs	r2, r4
   1315e:	4905      	ldr	r1, [pc, #20]	(13174 <.text+0x13174>)
   13160:	4322      	orrs	r2, r4
   13162:	4001      	ands	r1, r0
   13164:	0fd2      	lsrs	r2, r2, #31
   13166:	4804      	ldr	r0, [pc, #16]	(13178 <.text+0x13178>)
   13168:	4311      	orrs	r1, r2
   1316a:	1a40      	subs	r0, r0, r1
   1316c:	0fc0      	lsrs	r0, r0, #31
   1316e:	bc10      	pop	{r4}
   13170:	bc02      	pop	{r1}
   13172:	4708      	bx	r1
   13174:	ffff 7fff 	undefined
   13178:	0000      	lsls	r0, r0, #0
   1317a:	7ff0      	ldrb	r0, [r6, #31]

0001317c <__sclose>:
   1317c:	b500      	push	{lr}
   1317e:	4b04      	ldr	r3, [pc, #16]	(13190 <.text+0x13190>)
   13180:	1c02      	adds	r2, r0, #0
   13182:	6818      	ldr	r0, [r3, #0]
   13184:	230e      	movs	r3, #14
   13186:	5ed1      	ldrsh	r1, [r2, r3]
   13188:	f00a f904 	bl	1d394 <___close_r_from_thumb>
   1318c:	bc02      	pop	{r1}
   1318e:	4708      	bx	r1
   13190:	0064      	lsls	r4, r4, #1
   13192:	4000      	ands	r0, r0

00013194 <__sseek>:
   13194:	b530      	push	{r4, r5, lr}
   13196:	1c13      	adds	r3, r2, #0
   13198:	4a0b      	ldr	r2, [pc, #44]	(131c8 <.text+0x131c8>)
   1319a:	1c05      	adds	r5, r0, #0
   1319c:	1c0c      	adds	r4, r1, #0
   1319e:	6810      	ldr	r0, [r2, #0]
   131a0:	220e      	movs	r2, #14
   131a2:	5ea9      	ldrsh	r1, [r5, r2]
   131a4:	1c22      	adds	r2, r4, #0
   131a6:	f00a f8f9 	bl	1d39c <___lseek_r_from_thumb>
   131aa:	89aa      	ldrh	r2, [r5, #12]
   131ac:	1c43      	adds	r3, r0, #1
   131ae:	d103      	bne.n	131b8 <__sseek+0x24>
   131b0:	4b06      	ldr	r3, [pc, #24]	(131cc <.text+0x131cc>)
   131b2:	4013      	ands	r3, r2
   131b4:	81ab      	strh	r3, [r5, #12]
   131b6:	e004      	b.n	131c2 <__sseek+0x2e>
   131b8:	2380      	movs	r3, #128
   131ba:	015b      	lsls	r3, r3, #5
   131bc:	4313      	orrs	r3, r2
   131be:	81ab      	strh	r3, [r5, #12]
   131c0:	6528      	str	r0, [r5, #80]
   131c2:	bc30      	pop	{r4, r5}
   131c4:	bc02      	pop	{r1}
   131c6:	4708      	bx	r1
   131c8:	0064      	lsls	r4, r4, #1
   131ca:	4000      	ands	r0, r0
   131cc:	efff ffff 	undefined

000131d0 <__swrite>:
   131d0:	b570      	push	{r4, r5, r6, lr}
   131d2:	8983      	ldrh	r3, [r0, #12]
   131d4:	1c04      	adds	r4, r0, #0
   131d6:	1c0d      	adds	r5, r1, #0
   131d8:	1c16      	adds	r6, r2, #0
   131da:	05da      	lsls	r2, r3, #23
   131dc:	d507      	bpl.n	131ee <__swrite+0x1e>
   131de:	4b0b      	ldr	r3, [pc, #44]	(1320c <.text+0x1320c>)
   131e0:	2200      	movs	r2, #0
   131e2:	6818      	ldr	r0, [r3, #0]
   131e4:	230e      	movs	r3, #14
   131e6:	5ee1      	ldrsh	r1, [r4, r3]
   131e8:	2302      	movs	r3, #2
   131ea:	f00a f8d7 	bl	1d39c <___lseek_r_from_thumb>
   131ee:	89a3      	ldrh	r3, [r4, #12]
   131f0:	4a07      	ldr	r2, [pc, #28]	(13210 <.text+0x13210>)
   131f2:	4013      	ands	r3, r2
   131f4:	81a3      	strh	r3, [r4, #12]
   131f6:	4b05      	ldr	r3, [pc, #20]	(1320c <.text+0x1320c>)
   131f8:	220e      	movs	r2, #14
   131fa:	5ea1      	ldrsh	r1, [r4, r2]
   131fc:	6818      	ldr	r0, [r3, #0]
   131fe:	1c2a      	adds	r2, r5, #0
   13200:	1c33      	adds	r3, r6, #0
   13202:	f00a f8cf 	bl	1d3a4 <___write_r_from_thumb>
   13206:	bc70      	pop	{r4, r5, r6}
   13208:	bc02      	pop	{r1}
   1320a:	4708      	bx	r1
   1320c:	0064      	lsls	r4, r4, #1
   1320e:	4000      	ands	r0, r0
   13210:	efff ffff 	undefined

00013214 <__sread>:
   13214:	b530      	push	{r4, r5, lr}
   13216:	1c13      	adds	r3, r2, #0
   13218:	4a0a      	ldr	r2, [pc, #40]	(13244 <.text+0x13244>)
   1321a:	1c05      	adds	r5, r0, #0
   1321c:	1c0c      	adds	r4, r1, #0
   1321e:	6810      	ldr	r0, [r2, #0]
   13220:	220e      	movs	r2, #14
   13222:	5ea9      	ldrsh	r1, [r5, r2]
   13224:	1c22      	adds	r2, r4, #0
   13226:	f00a f8c1 	bl	1d3ac <___read_r_from_thumb>
   1322a:	2800      	cmp	r0, #0
   1322c:	db03      	blt.n	13236 <__sread+0x22>
   1322e:	6d2b      	ldr	r3, [r5, #80]
   13230:	181b      	adds	r3, r3, r0
   13232:	652b      	str	r3, [r5, #80]
   13234:	e003      	b.n	1323e <__sread+0x2a>
   13236:	89ab      	ldrh	r3, [r5, #12]
   13238:	4a03      	ldr	r2, [pc, #12]	(13248 <.text+0x13248>)
   1323a:	4013      	ands	r3, r2
   1323c:	81ab      	strh	r3, [r5, #12]
   1323e:	bc30      	pop	{r4, r5}
   13240:	bc02      	pop	{r1}
   13242:	4708      	bx	r1
   13244:	0064      	lsls	r4, r4, #1
   13246:	4000      	ands	r0, r0
   13248:	efff ffff 	undefined

0001324c <strcmp>:
   1324c:	e001      	b.n	13252 <strcmp+0x6>
   1324e:	3001      	adds	r0, #1
   13250:	3101      	adds	r1, #1
   13252:	7802      	ldrb	r2, [r0, #0]
   13254:	2a00      	cmp	r2, #0
   13256:	d002      	beq.n	1325e <strcmp+0x12>
   13258:	780b      	ldrb	r3, [r1, #0]
   1325a:	4293      	cmp	r3, r2
   1325c:	d0f7      	beq.n	1324e <strcmp+0x2>
   1325e:	7808      	ldrb	r0, [r1, #0]
   13260:	1a10      	subs	r0, r2, r0
   13262:	4770      	bx	lr

00013264 <_calloc_r>:
   13264:	b530      	push	{r4, r5, lr}
   13266:	4351      	muls	r1, r2
   13268:	f7fe ff38 	bl	120dc <_malloc_r>
   1326c:	1c04      	adds	r4, r0, #0
   1326e:	2800      	cmp	r0, #0
   13270:	d022      	beq.n	132b8 <_calloc_r+0x54>
   13272:	1c03      	adds	r3, r0, #0
   13274:	3b08      	subs	r3, #8
   13276:	685b      	ldr	r3, [r3, #4]
   13278:	2203      	movs	r2, #3
   1327a:	4393      	bics	r3, r2
   1327c:	1f1a      	subs	r2, r3, #4
   1327e:	2a24      	cmp	r2, #36
   13280:	d817      	bhi.n	132b2 <_calloc_r+0x4e>
   13282:	1c01      	adds	r1, r0, #0
   13284:	2a13      	cmp	r2, #19
   13286:	d90e      	bls.n	132a6 <_calloc_r+0x42>
   13288:	2500      	movs	r5, #0
   1328a:	c020      	stmia	r0!, {r5}
   1328c:	6065      	str	r5, [r4, #4]
   1328e:	1d01      	adds	r1, r0, #4
   13290:	2a1b      	cmp	r2, #27
   13292:	d908      	bls.n	132a6 <_calloc_r+0x42>
   13294:	1d0b      	adds	r3, r1, #4
   13296:	6045      	str	r5, [r0, #4]
   13298:	604d      	str	r5, [r1, #4]
   1329a:	1d19      	adds	r1, r3, #4
   1329c:	2a24      	cmp	r2, #36
   1329e:	d102      	bne.n	132a6 <_calloc_r+0x42>
   132a0:	605d      	str	r5, [r3, #4]
   132a2:	604d      	str	r5, [r1, #4]
   132a4:	3108      	adds	r1, #8
   132a6:	2200      	movs	r2, #0
   132a8:	1c0b      	adds	r3, r1, #0
   132aa:	c304      	stmia	r3!, {r2}
   132ac:	604a      	str	r2, [r1, #4]
   132ae:	605a      	str	r2, [r3, #4]
   132b0:	e002      	b.n	132b8 <_calloc_r+0x54>
   132b2:	2100      	movs	r1, #0
   132b4:	f7ff f990 	bl	125d8 <memset>
   132b8:	1c20      	adds	r0, r4, #0
   132ba:	bc30      	pop	{r4, r5}
   132bc:	bc02      	pop	{r1}
   132be:	4708      	bx	r1

000132c0 <_fclose_r>:
   132c0:	b570      	push	{r4, r5, r6, lr}
   132c2:	1c05      	adds	r5, r0, #0
   132c4:	1c0c      	adds	r4, r1, #0
   132c6:	2900      	cmp	r1, #0
   132c8:	d00e      	beq.n	132e8 <_fclose_r+0x28>
   132ca:	f7fe fb25 	bl	11918 <__sfp_lock_acquire>
   132ce:	2d00      	cmp	r5, #0
   132d0:	d005      	beq.n	132de <_fclose_r+0x1e>
   132d2:	6bab      	ldr	r3, [r5, #56]
   132d4:	2b00      	cmp	r3, #0
   132d6:	d102      	bne.n	132de <_fclose_r+0x1e>
   132d8:	1c28      	adds	r0, r5, #0
   132da:	f7fe faef 	bl	118bc <__sinit>
   132de:	89a3      	ldrh	r3, [r4, #12]
   132e0:	2b00      	cmp	r3, #0
   132e2:	d103      	bne.n	132ec <_fclose_r+0x2c>
   132e4:	f7fe fb1a 	bl	1191c <__sfp_lock_release>
   132e8:	2600      	movs	r6, #0
   132ea:	e032      	b.n	13352 <_fclose_r+0x92>
   132ec:	071a      	lsls	r2, r3, #28
   132ee:	d401      	bmi.n	132f4 <_fclose_r+0x34>
   132f0:	2600      	movs	r6, #0
   132f2:	e003      	b.n	132fc <_fclose_r+0x3c>
   132f4:	1c20      	adds	r0, r4, #0
   132f6:	f7fe fa81 	bl	117fc <fflush>
   132fa:	1c06      	adds	r6, r0, #0
   132fc:	6ae3      	ldr	r3, [r4, #44]
   132fe:	2b00      	cmp	r3, #0
   13300:	d006      	beq.n	13310 <_fclose_r+0x50>
   13302:	69e0      	ldr	r0, [r4, #28]
   13304:	f000 f836 	bl	13374 <.text+0x13374>
   13308:	2800      	cmp	r0, #0
   1330a:	da01      	bge.n	13310 <_fclose_r+0x50>
   1330c:	2601      	movs	r6, #1
   1330e:	4276      	negs	r6, r6
   13310:	89a3      	ldrh	r3, [r4, #12]
   13312:	061a      	lsls	r2, r3, #24
   13314:	d503      	bpl.n	1331e <_fclose_r+0x5e>
   13316:	6921      	ldr	r1, [r4, #16]
   13318:	1c28      	adds	r0, r5, #0
   1331a:	f7fe fbdb 	bl	11ad4 <_free_r>
   1331e:	6b21      	ldr	r1, [r4, #48]
   13320:	2900      	cmp	r1, #0
   13322:	d009      	beq.n	13338 <_fclose_r+0x78>
   13324:	1c23      	adds	r3, r4, #0
   13326:	3340      	adds	r3, #64
   13328:	4299      	cmp	r1, r3
   1332a:	d003      	beq.n	13334 <_fclose_r+0x74>
   1332c:	4b0b      	ldr	r3, [pc, #44]	(1335c <.text+0x1335c>)
   1332e:	6818      	ldr	r0, [r3, #0]
   13330:	f7fe fbd0 	bl	11ad4 <_free_r>
   13334:	2300      	movs	r3, #0
   13336:	6323      	str	r3, [r4, #48]
   13338:	6c61      	ldr	r1, [r4, #68]
   1333a:	2900      	cmp	r1, #0
   1333c:	d005      	beq.n	1334a <_fclose_r+0x8a>
   1333e:	4b07      	ldr	r3, [pc, #28]	(1335c <.text+0x1335c>)
   13340:	6818      	ldr	r0, [r3, #0]
   13342:	f7fe fbc7 	bl	11ad4 <_free_r>
   13346:	2300      	movs	r3, #0
   13348:	6463      	str	r3, [r4, #68]
   1334a:	2300      	movs	r3, #0
   1334c:	81a3      	strh	r3, [r4, #12]
   1334e:	f7fe fae5 	bl	1191c <__sfp_lock_release>
   13352:	1c30      	adds	r0, r6, #0
   13354:	bc70      	pop	{r4, r5, r6}
   13356:	bc02      	pop	{r1}
   13358:	4708      	bx	r1
   1335a:	0000      	lsls	r0, r0, #0
   1335c:	0064      	lsls	r4, r4, #1
   1335e:	4000      	ands	r0, r0

00013360 <fclose>:
   13360:	b500      	push	{lr}
   13362:	4b03      	ldr	r3, [pc, #12]	(13370 <.text+0x13370>)
   13364:	1c01      	adds	r1, r0, #0
   13366:	6818      	ldr	r0, [r3, #0]
   13368:	f7ff ffaa 	bl	132c0 <_fclose_r>
   1336c:	bc02      	pop	{r1}
   1336e:	4708      	bx	r1
   13370:	0064      	lsls	r4, r4, #1
   13372:	4000      	ands	r0, r0
   13374:	4718      	bx	r3
   13376:	46c0      	nop			(mov r8, r8)

00013378 <__aeabi_uidiv>:
   13378:	2900      	cmp	r1, #0
   1337a:	d034      	beq.n	133e6 <__aeabi_uidiv+0x6e>
   1337c:	2301      	movs	r3, #1
   1337e:	2200      	movs	r2, #0
   13380:	b410      	push	{r4}
   13382:	4288      	cmp	r0, r1
   13384:	d32c      	bcc.n	133e0 <__aeabi_uidiv+0x68>
   13386:	2401      	movs	r4, #1
   13388:	0724      	lsls	r4, r4, #28
   1338a:	42a1      	cmp	r1, r4
   1338c:	d204      	bcs.n	13398 <__aeabi_uidiv+0x20>
   1338e:	4281      	cmp	r1, r0
   13390:	d202      	bcs.n	13398 <__aeabi_uidiv+0x20>
   13392:	0109      	lsls	r1, r1, #4
   13394:	011b      	lsls	r3, r3, #4
   13396:	e7f8      	b.n	1338a <__aeabi_uidiv+0x12>
   13398:	00e4      	lsls	r4, r4, #3
   1339a:	42a1      	cmp	r1, r4
   1339c:	d204      	bcs.n	133a8 <__aeabi_uidiv+0x30>
   1339e:	4281      	cmp	r1, r0
   133a0:	d202      	bcs.n	133a8 <__aeabi_uidiv+0x30>
   133a2:	0049      	lsls	r1, r1, #1
   133a4:	005b      	lsls	r3, r3, #1
   133a6:	e7f8      	b.n	1339a <__aeabi_uidiv+0x22>
   133a8:	4288      	cmp	r0, r1
   133aa:	d301      	bcc.n	133b0 <__aeabi_uidiv+0x38>
   133ac:	1a40      	subs	r0, r0, r1
   133ae:	431a      	orrs	r2, r3
   133b0:	084c      	lsrs	r4, r1, #1
   133b2:	42a0      	cmp	r0, r4
   133b4:	d302      	bcc.n	133bc <__aeabi_uidiv+0x44>
   133b6:	1b00      	subs	r0, r0, r4
   133b8:	085c      	lsrs	r4, r3, #1
   133ba:	4322      	orrs	r2, r4
   133bc:	088c      	lsrs	r4, r1, #2
   133be:	42a0      	cmp	r0, r4
   133c0:	d302      	bcc.n	133c8 <__aeabi_uidiv+0x50>
   133c2:	1b00      	subs	r0, r0, r4
   133c4:	089c      	lsrs	r4, r3, #2
   133c6:	4322      	orrs	r2, r4
   133c8:	08cc      	lsrs	r4, r1, #3
   133ca:	42a0      	cmp	r0, r4
   133cc:	d302      	bcc.n	133d4 <__aeabi_uidiv+0x5c>
   133ce:	1b00      	subs	r0, r0, r4
   133d0:	08dc      	lsrs	r4, r3, #3
   133d2:	4322      	orrs	r2, r4
   133d4:	2800      	cmp	r0, #0
   133d6:	d003      	beq.n	133e0 <__aeabi_uidiv+0x68>
   133d8:	091b      	lsrs	r3, r3, #4
   133da:	d001      	beq.n	133e0 <__aeabi_uidiv+0x68>
   133dc:	0909      	lsrs	r1, r1, #4
   133de:	e7e3      	b.n	133a8 <__aeabi_uidiv+0x30>
   133e0:	1c10      	adds	r0, r2, #0
   133e2:	bc10      	pop	{r4}
   133e4:	4770      	bx	lr
   133e6:	b502      	push	{r1, lr}
   133e8:	f000 f92e 	bl	13648 <__aeabi_idiv0>
   133ec:	2000      	movs	r0, #0
   133ee:	bc06      	pop	{r1, r2}
   133f0:	4710      	bx	r2
	...

000133f4 <__aeabi_uidivmod>:
   133f4:	b503      	push	{r0, r1, lr}
   133f6:	f7ff ffbf 	bl	13378 <__aeabi_uidiv>
   133fa:	bc0e      	pop	{r1, r2, r3}
   133fc:	4342      	muls	r2, r0
   133fe:	1a89      	subs	r1, r1, r2
   13400:	4718      	bx	r3
   13402:	46c0      	nop			(mov r8, r8)

00013404 <__aeabi_idiv>:
   13404:	2900      	cmp	r1, #0
   13406:	d041      	beq.n	1348c <__aeabi_idiv+0x88>
   13408:	b410      	push	{r4}
   1340a:	1c04      	adds	r4, r0, #0
   1340c:	404c      	eors	r4, r1
   1340e:	46a4      	mov	ip, r4
   13410:	2301      	movs	r3, #1
   13412:	2200      	movs	r2, #0
   13414:	2900      	cmp	r1, #0
   13416:	d500      	bpl.n	1341a <__aeabi_idiv+0x16>
   13418:	4249      	negs	r1, r1
   1341a:	2800      	cmp	r0, #0
   1341c:	d500      	bpl.n	13420 <__aeabi_idiv+0x1c>
   1341e:	4240      	negs	r0, r0
   13420:	4288      	cmp	r0, r1
   13422:	d32c      	bcc.n	1347e <__aeabi_idiv+0x7a>
   13424:	2401      	movs	r4, #1
   13426:	0724      	lsls	r4, r4, #28
   13428:	42a1      	cmp	r1, r4
   1342a:	d204      	bcs.n	13436 <__aeabi_idiv+0x32>
   1342c:	4281      	cmp	r1, r0
   1342e:	d202      	bcs.n	13436 <__aeabi_idiv+0x32>
   13430:	0109      	lsls	r1, r1, #4
   13432:	011b      	lsls	r3, r3, #4
   13434:	e7f8      	b.n	13428 <__aeabi_idiv+0x24>
   13436:	00e4      	lsls	r4, r4, #3
   13438:	42a1      	cmp	r1, r4
   1343a:	d204      	bcs.n	13446 <__aeabi_idiv+0x42>
   1343c:	4281      	cmp	r1, r0
   1343e:	d202      	bcs.n	13446 <__aeabi_idiv+0x42>
   13440:	0049      	lsls	r1, r1, #1
   13442:	005b      	lsls	r3, r3, #1
   13444:	e7f8      	b.n	13438 <__aeabi_idiv+0x34>
   13446:	4288      	cmp	r0, r1
   13448:	d301      	bcc.n	1344e <__aeabi_idiv+0x4a>
   1344a:	1a40      	subs	r0, r0, r1
   1344c:	431a      	orrs	r2, r3
   1344e:	084c      	lsrs	r4, r1, #1
   13450:	42a0      	cmp	r0, r4
   13452:	d302      	bcc.n	1345a <__aeabi_idiv+0x56>
   13454:	1b00      	subs	r0, r0, r4
   13456:	085c      	lsrs	r4, r3, #1
   13458:	4322      	orrs	r2, r4
   1345a:	088c      	lsrs	r4, r1, #2
   1345c:	42a0      	cmp	r0, r4
   1345e:	d302      	bcc.n	13466 <__aeabi_idiv+0x62>
   13460:	1b00      	subs	r0, r0, r4
   13462:	089c      	lsrs	r4, r3, #2
   13464:	4322      	orrs	r2, r4
   13466:	08cc      	lsrs	r4, r1, #3
   13468:	42a0      	cmp	r0, r4
   1346a:	d302      	bcc.n	13472 <__aeabi_idiv+0x6e>
   1346c:	1b00      	subs	r0, r0, r4
   1346e:	08dc      	lsrs	r4, r3, #3
   13470:	4322      	orrs	r2, r4
   13472:	2800      	cmp	r0, #0
   13474:	d003      	beq.n	1347e <__aeabi_idiv+0x7a>
   13476:	091b      	lsrs	r3, r3, #4
   13478:	d001      	beq.n	1347e <__aeabi_idiv+0x7a>
   1347a:	0909      	lsrs	r1, r1, #4
   1347c:	e7e3      	b.n	13446 <__aeabi_idiv+0x42>
   1347e:	1c10      	adds	r0, r2, #0
   13480:	4664      	mov	r4, ip
   13482:	2c00      	cmp	r4, #0
   13484:	d500      	bpl.n	13488 <__aeabi_idiv+0x84>
   13486:	4240      	negs	r0, r0
   13488:	bc10      	pop	{r4}
   1348a:	4770      	bx	lr
   1348c:	b502      	push	{r1, lr}
   1348e:	f000 f8db 	bl	13648 <__aeabi_idiv0>
   13492:	2000      	movs	r0, #0
   13494:	bc06      	pop	{r1, r2}
   13496:	4710      	bx	r2

00013498 <__aeabi_idivmod>:
   13498:	b503      	push	{r0, r1, lr}
   1349a:	f7ff ffb3 	bl	13404 <__aeabi_idiv>
   1349e:	bc0e      	pop	{r1, r2, r3}
   134a0:	4342      	muls	r2, r0
   134a2:	1a89      	subs	r1, r1, r2
   134a4:	4718      	bx	r3
   134a6:	46c0      	nop			(mov r8, r8)

000134a8 <__umodsi3>:
   134a8:	2900      	cmp	r1, #0
   134aa:	d05a      	beq.n	13562 <__umodsi3+0xba>
   134ac:	2301      	movs	r3, #1
   134ae:	4288      	cmp	r0, r1
   134b0:	d200      	bcs.n	134b4 <__umodsi3+0xc>
   134b2:	4770      	bx	lr
   134b4:	b410      	push	{r4}
   134b6:	2401      	movs	r4, #1
   134b8:	0724      	lsls	r4, r4, #28
   134ba:	42a1      	cmp	r1, r4
   134bc:	d204      	bcs.n	134c8 <__umodsi3+0x20>
   134be:	4281      	cmp	r1, r0
   134c0:	d202      	bcs.n	134c8 <__umodsi3+0x20>
   134c2:	0109      	lsls	r1, r1, #4
   134c4:	011b      	lsls	r3, r3, #4
   134c6:	e7f8      	b.n	134ba <__umodsi3+0x12>
   134c8:	00e4      	lsls	r4, r4, #3
   134ca:	42a1      	cmp	r1, r4
   134cc:	d204      	bcs.n	134d8 <__umodsi3+0x30>
   134ce:	4281      	cmp	r1, r0
   134d0:	d202      	bcs.n	134d8 <__umodsi3+0x30>
   134d2:	0049      	lsls	r1, r1, #1
   134d4:	005b      	lsls	r3, r3, #1
   134d6:	e7f8      	b.n	134ca <__umodsi3+0x22>
   134d8:	2200      	movs	r2, #0
   134da:	4288      	cmp	r0, r1
   134dc:	d300      	bcc.n	134e0 <__umodsi3+0x38>
   134de:	1a40      	subs	r0, r0, r1
   134e0:	084c      	lsrs	r4, r1, #1
   134e2:	42a0      	cmp	r0, r4
   134e4:	d305      	bcc.n	134f2 <__umodsi3+0x4a>
   134e6:	1b00      	subs	r0, r0, r4
   134e8:	469c      	mov	ip, r3
   134ea:	2401      	movs	r4, #1
   134ec:	41e3      	rors	r3, r4
   134ee:	431a      	orrs	r2, r3
   134f0:	4663      	mov	r3, ip
   134f2:	088c      	lsrs	r4, r1, #2
   134f4:	42a0      	cmp	r0, r4
   134f6:	d305      	bcc.n	13504 <__umodsi3+0x5c>
   134f8:	1b00      	subs	r0, r0, r4
   134fa:	469c      	mov	ip, r3
   134fc:	2402      	movs	r4, #2
   134fe:	41e3      	rors	r3, r4
   13500:	431a      	orrs	r2, r3
   13502:	4663      	mov	r3, ip
   13504:	08cc      	lsrs	r4, r1, #3
   13506:	42a0      	cmp	r0, r4
   13508:	d305      	bcc.n	13516 <__umodsi3+0x6e>
   1350a:	1b00      	subs	r0, r0, r4
   1350c:	469c      	mov	ip, r3
   1350e:	2403      	movs	r4, #3
   13510:	41e3      	rors	r3, r4
   13512:	431a      	orrs	r2, r3
   13514:	4663      	mov	r3, ip
   13516:	469c      	mov	ip, r3
   13518:	2800      	cmp	r0, #0
   1351a:	d003      	beq.n	13524 <__umodsi3+0x7c>
   1351c:	091b      	lsrs	r3, r3, #4
   1351e:	d001      	beq.n	13524 <__umodsi3+0x7c>
   13520:	0909      	lsrs	r1, r1, #4
   13522:	e7d9      	b.n	134d8 <__umodsi3+0x30>
   13524:	240e      	movs	r4, #14
   13526:	0724      	lsls	r4, r4, #28
   13528:	4022      	ands	r2, r4
   1352a:	d018      	beq.n	1355e <__umodsi3+0xb6>
   1352c:	4663      	mov	r3, ip
   1352e:	2407      	movs	r4, #7
   13530:	4223      	tst	r3, r4
   13532:	d014      	beq.n	1355e <__umodsi3+0xb6>
   13534:	4663      	mov	r3, ip
   13536:	2403      	movs	r4, #3
   13538:	41e3      	rors	r3, r4
   1353a:	421a      	tst	r2, r3
   1353c:	d001      	beq.n	13542 <__umodsi3+0x9a>
   1353e:	08cc      	lsrs	r4, r1, #3
   13540:	1900      	adds	r0, r0, r4
   13542:	4663      	mov	r3, ip
   13544:	2402      	movs	r4, #2
   13546:	41e3      	rors	r3, r4
   13548:	421a      	tst	r2, r3
   1354a:	d001      	beq.n	13550 <__umodsi3+0xa8>
   1354c:	088c      	lsrs	r4, r1, #2
   1354e:	1900      	adds	r0, r0, r4
   13550:	4663      	mov	r3, ip
   13552:	2401      	movs	r4, #1
   13554:	41e3      	rors	r3, r4
   13556:	421a      	tst	r2, r3
   13558:	d001      	beq.n	1355e <__umodsi3+0xb6>
   1355a:	084c      	lsrs	r4, r1, #1
   1355c:	1900      	adds	r0, r0, r4
   1355e:	bc10      	pop	{r4}
   13560:	4770      	bx	lr
   13562:	b502      	push	{r1, lr}
   13564:	f000 f870 	bl	13648 <__aeabi_idiv0>
   13568:	2000      	movs	r0, #0
   1356a:	bc06      	pop	{r1, r2}
   1356c:	4710      	bx	r2
   1356e:	46c0      	nop			(mov r8, r8)

00013570 <__modsi3>:
   13570:	2301      	movs	r3, #1
   13572:	2900      	cmp	r1, #0
   13574:	d062      	beq.n	1363c <__modsi3+0xcc>
   13576:	d500      	bpl.n	1357a <__modsi3+0xa>
   13578:	4249      	negs	r1, r1
   1357a:	b410      	push	{r4}
   1357c:	b401      	push	{r0}
   1357e:	2800      	cmp	r0, #0
   13580:	d500      	bpl.n	13584 <__modsi3+0x14>
   13582:	4240      	negs	r0, r0
   13584:	4288      	cmp	r0, r1
   13586:	d353      	bcc.n	13630 <__modsi3+0xc0>
   13588:	2401      	movs	r4, #1
   1358a:	0724      	lsls	r4, r4, #28
   1358c:	42a1      	cmp	r1, r4
   1358e:	d204      	bcs.n	1359a <__modsi3+0x2a>
   13590:	4281      	cmp	r1, r0
   13592:	d202      	bcs.n	1359a <__modsi3+0x2a>
   13594:	0109      	lsls	r1, r1, #4
   13596:	011b      	lsls	r3, r3, #4
   13598:	e7f8      	b.n	1358c <__modsi3+0x1c>
   1359a:	00e4      	lsls	r4, r4, #3
   1359c:	42a1      	cmp	r1, r4
   1359e:	d204      	bcs.n	135aa <__modsi3+0x3a>
   135a0:	4281      	cmp	r1, r0
   135a2:	d202      	bcs.n	135aa <__modsi3+0x3a>
   135a4:	0049      	lsls	r1, r1, #1
   135a6:	005b      	lsls	r3, r3, #1
   135a8:	e7f8      	b.n	1359c <__modsi3+0x2c>
   135aa:	2200      	movs	r2, #0
   135ac:	4288      	cmp	r0, r1
   135ae:	d300      	bcc.n	135b2 <__modsi3+0x42>
   135b0:	1a40      	subs	r0, r0, r1
   135b2:	084c      	lsrs	r4, r1, #1
   135b4:	42a0      	cmp	r0, r4
   135b6:	d305      	bcc.n	135c4 <__modsi3+0x54>
   135b8:	1b00      	subs	r0, r0, r4
   135ba:	469c      	mov	ip, r3
   135bc:	2401      	movs	r4, #1
   135be:	41e3      	rors	r3, r4
   135c0:	431a      	orrs	r2, r3
   135c2:	4663      	mov	r3, ip
   135c4:	088c      	lsrs	r4, r1, #2
   135c6:	42a0      	cmp	r0, r4
   135c8:	d305      	bcc.n	135d6 <__modsi3+0x66>
   135ca:	1b00      	subs	r0, r0, r4
   135cc:	469c      	mov	ip, r3
   135ce:	2402      	movs	r4, #2
   135d0:	41e3      	rors	r3, r4
   135d2:	431a      	orrs	r2, r3
   135d4:	4663      	mov	r3, ip
   135d6:	08cc      	lsrs	r4, r1, #3
   135d8:	42a0      	cmp	r0, r4
   135da:	d305      	bcc.n	135e8 <__modsi3+0x78>
   135dc:	1b00      	subs	r0, r0, r4
   135de:	469c      	mov	ip, r3
   135e0:	2403      	movs	r4, #3
   135e2:	41e3      	rors	r3, r4
   135e4:	431a      	orrs	r2, r3
   135e6:	4663      	mov	r3, ip
   135e8:	469c      	mov	ip, r3
   135ea:	2800      	cmp	r0, #0
   135ec:	d003      	beq.n	135f6 <__modsi3+0x86>
   135ee:	091b      	lsrs	r3, r3, #4
   135f0:	d001      	beq.n	135f6 <__modsi3+0x86>
   135f2:	0909      	lsrs	r1, r1, #4
   135f4:	e7d9      	b.n	135aa <__modsi3+0x3a>
   135f6:	240e      	movs	r4, #14
   135f8:	0724      	lsls	r4, r4, #28
   135fa:	4022      	ands	r2, r4
   135fc:	d018      	beq.n	13630 <__modsi3+0xc0>
   135fe:	4663      	mov	r3, ip
   13600:	2407      	movs	r4, #7
   13602:	4223      	tst	r3, r4
   13604:	d014      	beq.n	13630 <__modsi3+0xc0>
   13606:	4663      	mov	r3, ip
   13608:	2403      	movs	r4, #3
   1360a:	41e3      	rors	r3, r4
   1360c:	421a      	tst	r2, r3
   1360e:	d001      	beq.n	13614 <__modsi3+0xa4>
   13610:	08cc      	lsrs	r4, r1, #3
   13612:	1900      	adds	r0, r0, r4
   13614:	4663      	mov	r3, ip
   13616:	2402      	movs	r4, #2
   13618:	41e3      	rors	r3, r4
   1361a:	421a      	tst	r2, r3
   1361c:	d001      	beq.n	13622 <__modsi3+0xb2>
   1361e:	088c      	lsrs	r4, r1, #2
   13620:	1900      	adds	r0, r0, r4
   13622:	4663      	mov	r3, ip
   13624:	2401      	movs	r4, #1
   13626:	41e3      	rors	r3, r4
   13628:	421a      	tst	r2, r3
   1362a:	d001      	beq.n	13630 <__modsi3+0xc0>
   1362c:	084c      	lsrs	r4, r1, #1
   1362e:	1900      	adds	r0, r0, r4
   13630:	bc10      	pop	{r4}
   13632:	2c00      	cmp	r4, #0
   13634:	d500      	bpl.n	13638 <__modsi3+0xc8>
   13636:	4240      	negs	r0, r0
   13638:	bc10      	pop	{r4}
   1363a:	4770      	bx	lr
   1363c:	b502      	push	{r1, lr}
   1363e:	f000 f803 	bl	13648 <__aeabi_idiv0>
   13642:	2000      	movs	r0, #0
   13644:	bc06      	pop	{r1, r2}
   13646:	4710      	bx	r2

00013648 <__aeabi_idiv0>:
   13648:	4770      	bx	lr
   1364a:	46c0      	nop			(mov r8, r8)

0001364c <__aeabi_drsub>:
   1364c:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
   13650:	ea000000 	b	13658 <__adddf3>

00013654 <__aeabi_dsub>:
   13654:	e2222102 	eor	r2, r2, #-2147483648	; 0x80000000

00013658 <__adddf3>:
   13658:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   1365c:	e1a04080 	mov	r4, r0, lsl #1
   13660:	e1a05082 	mov	r5, r2, lsl #1
   13664:	e1340005 	teq	r4, r5
   13668:	01310003 	teqeq	r1, r3
   1366c:	1194c001 	orrnes	ip, r4, r1
   13670:	1195c003 	orrnes	ip, r5, r3
   13674:	11f0cac4 	mvnnes	ip, r4, asr #21
   13678:	11f0cac5 	mvnnes	ip, r5, asr #21
   1367c:	0a00008c 	beq	138b4 <__adddf3+0x25c>
   13680:	e1a04aa4 	mov	r4, r4, lsr #21
   13684:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
   13688:	b2655000 	rsblt	r5, r5, #0	; 0x0
   1368c:	da000006 	ble	136ac <__adddf3+0x54>
   13690:	e0844005 	add	r4, r4, r5
   13694:	e0213003 	eor	r3, r1, r3
   13698:	e0202002 	eor	r2, r0, r2
   1369c:	e0231001 	eor	r1, r3, r1
   136a0:	e0220000 	eor	r0, r2, r0
   136a4:	e0213003 	eor	r3, r1, r3
   136a8:	e0202002 	eor	r2, r0, r2
   136ac:	e3550036 	cmp	r5, #54	; 0x36
   136b0:	88bd4030 	ldmhiia	sp!, {r4, r5, lr}
   136b4:	812fff1e 	bxhi	lr
   136b8:	e3100102 	tst	r0, #-2147483648	; 0x80000000
   136bc:	e1a00600 	mov	r0, r0, lsl #12
   136c0:	e3a0c601 	mov	ip, #1048576	; 0x100000
   136c4:	e18c0620 	orr	r0, ip, r0, lsr #12
   136c8:	0a000001 	beq	136d4 <__adddf3+0x7c>
   136cc:	e2711000 	rsbs	r1, r1, #0	; 0x0
   136d0:	e2e00000 	rsc	r0, r0, #0	; 0x0
   136d4:	e3120102 	tst	r2, #-2147483648	; 0x80000000
   136d8:	e1a02602 	mov	r2, r2, lsl #12
   136dc:	e18c2622 	orr	r2, ip, r2, lsr #12
   136e0:	0a000001 	beq	136ec <__adddf3+0x94>
   136e4:	e2733000 	rsbs	r3, r3, #0	; 0x0
   136e8:	e2e22000 	rsc	r2, r2, #0	; 0x0
   136ec:	e1340005 	teq	r4, r5
   136f0:	0a000069 	beq	1389c <__adddf3+0x244>
   136f4:	e2444001 	sub	r4, r4, #1	; 0x1
   136f8:	e275e020 	rsbs	lr, r5, #32	; 0x20
   136fc:	ba000005 	blt	13718 <__adddf3+0xc0>
   13700:	e1a0ce13 	mov	ip, r3, lsl lr
   13704:	e0911533 	adds	r1, r1, r3, lsr r5
   13708:	e2a00000 	adc	r0, r0, #0	; 0x0
   1370c:	e0911e12 	adds	r1, r1, r2, lsl lr
   13710:	e0b00552 	adcs	r0, r0, r2, asr r5
   13714:	ea000006 	b	13734 <__adddf3+0xdc>
   13718:	e2455020 	sub	r5, r5, #32	; 0x20
   1371c:	e28ee020 	add	lr, lr, #32	; 0x20
   13720:	e3530001 	cmp	r3, #1	; 0x1
   13724:	e1a0ce12 	mov	ip, r2, lsl lr
   13728:	238cc002 	orrcs	ip, ip, #2	; 0x2
   1372c:	e0911552 	adds	r1, r1, r2, asr r5
   13730:	e0b00fc2 	adcs	r0, r0, r2, asr #31
   13734:	e2005102 	and	r5, r0, #-2147483648	; 0x80000000
   13738:	5a000002 	bpl	13748 <__adddf3+0xf0>
   1373c:	e27cc000 	rsbs	ip, ip, #0	; 0x0
   13740:	e2f11000 	rscs	r1, r1, #0	; 0x0
   13744:	e2e00000 	rsc	r0, r0, #0	; 0x0
   13748:	e3500601 	cmp	r0, #1048576	; 0x100000
   1374c:	3a00000f 	bcc	13790 <__adddf3+0x138>
   13750:	e3500602 	cmp	r0, #2097152	; 0x200000
   13754:	3a000006 	bcc	13774 <__adddf3+0x11c>
   13758:	e1b000a0 	movs	r0, r0, lsr #1
   1375c:	e1b01061 	movs	r1, r1, rrx
   13760:	e1a0c06c 	mov	ip, ip, rrx
   13764:	e2844001 	add	r4, r4, #1	; 0x1
   13768:	e1a02a84 	mov	r2, r4, lsl #21
   1376c:	e3720501 	cmn	r2, #4194304	; 0x400000
   13770:	2a00006b 	bcs	13924 <__adddf3+0x2cc>
   13774:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
   13778:	01b0c0a1 	moveqs	ip, r1, lsr #1
   1377c:	e2b11000 	adcs	r1, r1, #0	; 0x0
   13780:	e0a00a04 	adc	r0, r0, r4, lsl #20
   13784:	e1800005 	orr	r0, r0, r5
   13788:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   1378c:	e12fff1e 	bx	lr
   13790:	e1b0c08c 	movs	ip, ip, lsl #1
   13794:	e0b11001 	adcs	r1, r1, r1
   13798:	e0a00000 	adc	r0, r0, r0
   1379c:	e3100601 	tst	r0, #1048576	; 0x100000
   137a0:	e2444001 	sub	r4, r4, #1	; 0x1
   137a4:	1afffff2 	bne	13774 <__adddf3+0x11c>
   137a8:	e3300000 	teq	r0, #0	; 0x0
   137ac:	13a03014 	movne	r3, #20	; 0x14
   137b0:	03a03034 	moveq	r3, #52	; 0x34
   137b4:	01a00001 	moveq	r0, r1
   137b8:	03a01000 	moveq	r1, #0	; 0x0
   137bc:	e1a02000 	mov	r2, r0
   137c0:	e3520801 	cmp	r2, #65536	; 0x10000
   137c4:	21a02822 	movcs	r2, r2, lsr #16
   137c8:	22433010 	subcs	r3, r3, #16	; 0x10
   137cc:	e3520c01 	cmp	r2, #256	; 0x100
   137d0:	21a02422 	movcs	r2, r2, lsr #8
   137d4:	22433008 	subcs	r3, r3, #8	; 0x8
   137d8:	e3520010 	cmp	r2, #16	; 0x10
   137dc:	21a02222 	movcs	r2, r2, lsr #4
   137e0:	22433004 	subcs	r3, r3, #4	; 0x4
   137e4:	e3520004 	cmp	r2, #4	; 0x4
   137e8:	22433002 	subcs	r3, r3, #2	; 0x2
   137ec:	304330a2 	subcc	r3, r3, r2, lsr #1
   137f0:	e04331a2 	sub	r3, r3, r2, lsr #3
   137f4:	e2532020 	subs	r2, r3, #32	; 0x20
   137f8:	aa000007 	bge	1381c <__adddf3+0x1c4>
   137fc:	e292200c 	adds	r2, r2, #12	; 0xc
   13800:	da000004 	ble	13818 <__adddf3+0x1c0>
   13804:	e282c014 	add	ip, r2, #20	; 0x14
   13808:	e262200c 	rsb	r2, r2, #12	; 0xc
   1380c:	e1a01c10 	mov	r1, r0, lsl ip
   13810:	e1a00230 	mov	r0, r0, lsr r2
   13814:	ea000004 	b	1382c <__adddf3+0x1d4>
   13818:	e2822014 	add	r2, r2, #20	; 0x14
   1381c:	d262c020 	rsble	ip, r2, #32	; 0x20
   13820:	e1a00210 	mov	r0, r0, lsl r2
   13824:	d1800c31 	orrle	r0, r0, r1, lsr ip
   13828:	d1a01211 	movle	r1, r1, lsl r2
   1382c:	e0544003 	subs	r4, r4, r3
   13830:	a0800a04 	addge	r0, r0, r4, lsl #20
   13834:	a1800005 	orrge	r0, r0, r5
   13838:	a8bd4030 	ldmgeia	sp!, {r4, r5, lr}
   1383c:	a12fff1e 	bxge	lr
   13840:	e1e04004 	mvn	r4, r4
   13844:	e254401f 	subs	r4, r4, #31	; 0x1f
   13848:	aa00000f 	bge	1388c <__adddf3+0x234>
   1384c:	e294400c 	adds	r4, r4, #12	; 0xc
   13850:	ca000006 	bgt	13870 <__adddf3+0x218>
   13854:	e2844014 	add	r4, r4, #20	; 0x14
   13858:	e2642020 	rsb	r2, r4, #32	; 0x20
   1385c:	e1a01431 	mov	r1, r1, lsr r4
   13860:	e1811210 	orr	r1, r1, r0, lsl r2
   13864:	e1850430 	orr	r0, r5, r0, lsr r4
   13868:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   1386c:	e12fff1e 	bx	lr
   13870:	e264400c 	rsb	r4, r4, #12	; 0xc
   13874:	e2642020 	rsb	r2, r4, #32	; 0x20
   13878:	e1a01231 	mov	r1, r1, lsr r2
   1387c:	e1811410 	orr	r1, r1, r0, lsl r4
   13880:	e1a00005 	mov	r0, r5
   13884:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   13888:	e12fff1e 	bx	lr
   1388c:	e1a01430 	mov	r1, r0, lsr r4
   13890:	e1a00005 	mov	r0, r5
   13894:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   13898:	e12fff1e 	bx	lr
   1389c:	e3340000 	teq	r4, #0	; 0x0
   138a0:	e2222601 	eor	r2, r2, #1048576	; 0x100000
   138a4:	02200601 	eoreq	r0, r0, #1048576	; 0x100000
   138a8:	02844001 	addeq	r4, r4, #1	; 0x1
   138ac:	12455001 	subne	r5, r5, #1	; 0x1
   138b0:	eaffff8f 	b	136f4 <__adddf3+0x9c>
   138b4:	e1f0cac4 	mvns	ip, r4, asr #21
   138b8:	11f0cac5 	mvnnes	ip, r5, asr #21
   138bc:	0a00001d 	beq	13938 <__adddf3+0x2e0>
   138c0:	e1340005 	teq	r4, r5
   138c4:	01310003 	teqeq	r1, r3
   138c8:	0a000004 	beq	138e0 <__adddf3+0x288>
   138cc:	e3340000 	teq	r4, #0	; 0x0
   138d0:	01a00002 	moveq	r0, r2
   138d4:	01a01003 	moveq	r1, r3
   138d8:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   138dc:	e12fff1e 	bx	lr
   138e0:	e1300002 	teq	r0, r2
   138e4:	13a00000 	movne	r0, #0	; 0x0
   138e8:	13a01000 	movne	r1, #0	; 0x0
   138ec:	18bd4030 	ldmneia	sp!, {r4, r5, lr}
   138f0:	112fff1e 	bxne	lr
   138f4:	e1b0caa4 	movs	ip, r4, lsr #21
   138f8:	1a000004 	bne	13910 <__adddf3+0x2b8>
   138fc:	e1b01081 	movs	r1, r1, lsl #1
   13900:	e0b00000 	adcs	r0, r0, r0
   13904:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
   13908:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   1390c:	e12fff1e 	bx	lr
   13910:	e2944501 	adds	r4, r4, #4194304	; 0x400000
   13914:	32800601 	addcc	r0, r0, #1048576	; 0x100000
   13918:	38bd4030 	ldmccia	sp!, {r4, r5, lr}
   1391c:	312fff1e 	bxcc	lr
   13920:	e2005102 	and	r5, r0, #-2147483648	; 0x80000000
   13924:	e385047f 	orr	r0, r5, #2130706432	; 0x7f000000
   13928:	e380060f 	orr	r0, r0, #15728640	; 0xf00000
   1392c:	e3a01000 	mov	r1, #0	; 0x0
   13930:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   13934:	e12fff1e 	bx	lr
   13938:	e1f0cac4 	mvns	ip, r4, asr #21
   1393c:	11a00002 	movne	r0, r2
   13940:	11a01003 	movne	r1, r3
   13944:	01f0cac5 	mvneqs	ip, r5, asr #21
   13948:	11a02000 	movne	r2, r0
   1394c:	11a03001 	movne	r3, r1
   13950:	e1914600 	orrs	r4, r1, r0, lsl #12
   13954:	01935602 	orreqs	r5, r3, r2, lsl #12
   13958:	01300002 	teqeq	r0, r2
   1395c:	13800702 	orrne	r0, r0, #524288	; 0x80000
   13960:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   13964:	e12fff1e 	bx	lr

00013968 <__aeabi_ui2d>:
   13968:	e3300000 	teq	r0, #0	; 0x0
   1396c:	03a01000 	moveq	r1, #0	; 0x0
   13970:	012fff1e 	bxeq	lr
   13974:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   13978:	e3a04b01 	mov	r4, #1024	; 0x400
   1397c:	e2844032 	add	r4, r4, #50	; 0x32
   13980:	e3a05000 	mov	r5, #0	; 0x0
   13984:	e1a01000 	mov	r1, r0
   13988:	e3a00000 	mov	r0, #0	; 0x0
   1398c:	eaffff85 	b	137a8 <__adddf3+0x150>

00013990 <__aeabi_i2d>:
   13990:	e3300000 	teq	r0, #0	; 0x0
   13994:	03a01000 	moveq	r1, #0	; 0x0
   13998:	012fff1e 	bxeq	lr
   1399c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   139a0:	e3a04b01 	mov	r4, #1024	; 0x400
   139a4:	e2844032 	add	r4, r4, #50	; 0x32
   139a8:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
   139ac:	42600000 	rsbmi	r0, r0, #0	; 0x0
   139b0:	e1a01000 	mov	r1, r0
   139b4:	e3a00000 	mov	r0, #0	; 0x0
   139b8:	eaffff7a 	b	137a8 <__adddf3+0x150>

000139bc <__aeabi_f2d>:
   139bc:	e1b02080 	movs	r2, r0, lsl #1
   139c0:	e1a001c2 	mov	r0, r2, asr #3
   139c4:	e1a00060 	mov	r0, r0, rrx
   139c8:	e1a01e02 	mov	r1, r2, lsl #28
   139cc:	121234ff 	andnes	r3, r2, #-16777216	; 0xff000000
   139d0:	133304ff 	teqne	r3, #-16777216	; 0xff000000
   139d4:	1220030e 	eorne	r0, r0, #939524096	; 0x38000000
   139d8:	112fff1e 	bxne	lr
   139dc:	e3320000 	teq	r2, #0	; 0x0
   139e0:	133304ff 	teqne	r3, #-16777216	; 0xff000000
   139e4:	012fff1e 	bxeq	lr
   139e8:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   139ec:	e3a04d0e 	mov	r4, #896	; 0x380
   139f0:	e2005102 	and	r5, r0, #-2147483648	; 0x80000000
   139f4:	e3c00102 	bic	r0, r0, #-2147483648	; 0x80000000
   139f8:	eaffff6a 	b	137a8 <__adddf3+0x150>

000139fc <__aeabi_ul2d>:
   139fc:	e1902001 	orrs	r2, r0, r1
   13a00:	012fff1e 	bxeq	lr
   13a04:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   13a08:	e3a05000 	mov	r5, #0	; 0x0
   13a0c:	ea000006 	b	13a2c <__aeabi_l2d+0x1c>

00013a10 <__aeabi_l2d>:
   13a10:	e1902001 	orrs	r2, r0, r1
   13a14:	012fff1e 	bxeq	lr
   13a18:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   13a1c:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
   13a20:	5a000001 	bpl	13a2c <__aeabi_l2d+0x1c>
   13a24:	e2700000 	rsbs	r0, r0, #0	; 0x0
   13a28:	e2e11000 	rsc	r1, r1, #0	; 0x0
   13a2c:	e3a04b01 	mov	r4, #1024	; 0x400
   13a30:	e2844032 	add	r4, r4, #50	; 0x32
   13a34:	e1a0c000 	mov	ip, r0
   13a38:	e1a00001 	mov	r0, r1
   13a3c:	e1a0100c 	mov	r1, ip
   13a40:	e1b0cb20 	movs	ip, r0, lsr #22
   13a44:	0affff3f 	beq	13748 <__adddf3+0xf0>
   13a48:	e3a02003 	mov	r2, #3	; 0x3
   13a4c:	e1b0c1ac 	movs	ip, ip, lsr #3
   13a50:	12822003 	addne	r2, r2, #3	; 0x3
   13a54:	e1b0c1ac 	movs	ip, ip, lsr #3
   13a58:	12822003 	addne	r2, r2, #3	; 0x3
   13a5c:	e08221ac 	add	r2, r2, ip, lsr #3
   13a60:	e2623020 	rsb	r3, r2, #32	; 0x20
   13a64:	e1a0c311 	mov	ip, r1, lsl r3
   13a68:	e1a01231 	mov	r1, r1, lsr r2
   13a6c:	e1811310 	orr	r1, r1, r0, lsl r3
   13a70:	e1a00230 	mov	r0, r0, lsr r2
   13a74:	e0844002 	add	r4, r4, r2
   13a78:	eaffff32 	b	13748 <__adddf3+0xf0>

00013a7c <__aeabi_dmul>:
   13a7c:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
   13a80:	e3a0c0ff 	mov	ip, #255	; 0xff
   13a84:	e38ccc07 	orr	ip, ip, #1792	; 0x700
   13a88:	e01c4a20 	ands	r4, ip, r0, lsr #20
   13a8c:	101c5a22 	andnes	r5, ip, r2, lsr #20
   13a90:	1134000c 	teqne	r4, ip
   13a94:	1135000c 	teqne	r5, ip
   13a98:	0b000075 	bleq	13c74 <__aeabi_dmul+0x1f8>
   13a9c:	e0844005 	add	r4, r4, r5
   13aa0:	e0206002 	eor	r6, r0, r2
   13aa4:	e1c00a8c 	bic	r0, r0, ip, lsl #21
   13aa8:	e1c22a8c 	bic	r2, r2, ip, lsl #21
   13aac:	e1915600 	orrs	r5, r1, r0, lsl #12
   13ab0:	11935602 	orrnes	r5, r3, r2, lsl #12
   13ab4:	e3800601 	orr	r0, r0, #1048576	; 0x100000
   13ab8:	e3822601 	orr	r2, r2, #1048576	; 0x100000
   13abc:	0a00001d 	beq	13b38 <__aeabi_dmul+0xbc>
   13ac0:	e08ec391 	umull	ip, lr, r1, r3
   13ac4:	e3a05000 	mov	r5, #0	; 0x0
   13ac8:	e0a5e390 	umlal	lr, r5, r0, r3
   13acc:	e2063102 	and	r3, r6, #-2147483648	; 0x80000000
   13ad0:	e0a5e291 	umlal	lr, r5, r1, r2
   13ad4:	e3a06000 	mov	r6, #0	; 0x0
   13ad8:	e0a65290 	umlal	r5, r6, r0, r2
   13adc:	e33c0000 	teq	ip, #0	; 0x0
   13ae0:	138ee001 	orrne	lr, lr, #1	; 0x1
   13ae4:	e24440ff 	sub	r4, r4, #255	; 0xff
   13ae8:	e3560c02 	cmp	r6, #512	; 0x200
   13aec:	e2c44c03 	sbc	r4, r4, #768	; 0x300
   13af0:	2a000002 	bcs	13b00 <__aeabi_dmul+0x84>
   13af4:	e1b0e08e 	movs	lr, lr, lsl #1
   13af8:	e0b55005 	adcs	r5, r5, r5
   13afc:	e0a66006 	adc	r6, r6, r6
   13b00:	e1830586 	orr	r0, r3, r6, lsl #11
   13b04:	e1800aa5 	orr	r0, r0, r5, lsr #21
   13b08:	e1a01585 	mov	r1, r5, lsl #11
   13b0c:	e1811aae 	orr	r1, r1, lr, lsr #21
   13b10:	e1a0e58e 	mov	lr, lr, lsl #11
   13b14:	e254c0fd 	subs	ip, r4, #253	; 0xfd
   13b18:	835c0c07 	cmphi	ip, #1792	; 0x700
   13b1c:	8a000011 	bhi	13b68 <__aeabi_dmul+0xec>
   13b20:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
   13b24:	01b0e0a1 	moveqs	lr, r1, lsr #1
   13b28:	e2b11000 	adcs	r1, r1, #0	; 0x0
   13b2c:	e0a00a04 	adc	r0, r0, r4, lsl #20
   13b30:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   13b34:	e12fff1e 	bx	lr
   13b38:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
   13b3c:	e1860000 	orr	r0, r6, r0
   13b40:	e1811003 	orr	r1, r1, r3
   13b44:	e0200002 	eor	r0, r0, r2
   13b48:	e05440ac 	subs	r4, r4, ip, lsr #1
   13b4c:	c074500c 	rsbgts	r5, r4, ip
   13b50:	c1800a04 	orrgt	r0, r0, r4, lsl #20
   13b54:	c8bd4070 	ldmgtia	sp!, {r4, r5, r6, lr}
   13b58:	c12fff1e 	bxgt	lr
   13b5c:	e3800601 	orr	r0, r0, #1048576	; 0x100000
   13b60:	e3a0e000 	mov	lr, #0	; 0x0
   13b64:	e2544001 	subs	r4, r4, #1	; 0x1
   13b68:	ca00005d 	bgt	13ce4 <__aeabi_dmul+0x268>
   13b6c:	e3740036 	cmn	r4, #54	; 0x36
   13b70:	d3a01000 	movle	r1, #0	; 0x0
   13b74:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
   13b78:	d8bd4070 	ldmleia	sp!, {r4, r5, r6, lr}
   13b7c:	d12fff1e 	bxle	lr
   13b80:	e2644000 	rsb	r4, r4, #0	; 0x0
   13b84:	e2544020 	subs	r4, r4, #32	; 0x20
   13b88:	aa00001a 	bge	13bf8 <__aeabi_dmul+0x17c>
   13b8c:	e294400c 	adds	r4, r4, #12	; 0xc
   13b90:	ca00000c 	bgt	13bc8 <__aeabi_dmul+0x14c>
   13b94:	e2844014 	add	r4, r4, #20	; 0x14
   13b98:	e2645020 	rsb	r5, r4, #32	; 0x20
   13b9c:	e1a03511 	mov	r3, r1, lsl r5
   13ba0:	e1a01431 	mov	r1, r1, lsr r4
   13ba4:	e1811510 	orr	r1, r1, r0, lsl r5
   13ba8:	e2002102 	and	r2, r0, #-2147483648	; 0x80000000
   13bac:	e3c00102 	bic	r0, r0, #-2147483648	; 0x80000000
   13bb0:	e0911fa3 	adds	r1, r1, r3, lsr #31
   13bb4:	e0a20430 	adc	r0, r2, r0, lsr r4
   13bb8:	e19ee083 	orrs	lr, lr, r3, lsl #1
   13bbc:	01c11fa3 	biceq	r1, r1, r3, lsr #31
   13bc0:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   13bc4:	e12fff1e 	bx	lr
   13bc8:	e264400c 	rsb	r4, r4, #12	; 0xc
   13bcc:	e2645020 	rsb	r5, r4, #32	; 0x20
   13bd0:	e1a03411 	mov	r3, r1, lsl r4
   13bd4:	e1a01531 	mov	r1, r1, lsr r5
   13bd8:	e1811410 	orr	r1, r1, r0, lsl r4
   13bdc:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   13be0:	e0911fa3 	adds	r1, r1, r3, lsr #31
   13be4:	e2a00000 	adc	r0, r0, #0	; 0x0
   13be8:	e19ee083 	orrs	lr, lr, r3, lsl #1
   13bec:	01c11fa3 	biceq	r1, r1, r3, lsr #31
   13bf0:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   13bf4:	e12fff1e 	bx	lr
   13bf8:	e2645020 	rsb	r5, r4, #32	; 0x20
   13bfc:	e18ee511 	orr	lr, lr, r1, lsl r5
   13c00:	e1a03431 	mov	r3, r1, lsr r4
   13c04:	e1833510 	orr	r3, r3, r0, lsl r5
   13c08:	e1a01430 	mov	r1, r0, lsr r4
   13c0c:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   13c10:	e1c11430 	bic	r1, r1, r0, lsr r4
   13c14:	e0811fa3 	add	r1, r1, r3, lsr #31
   13c18:	e19ee083 	orrs	lr, lr, r3, lsl #1
   13c1c:	01c11fa3 	biceq	r1, r1, r3, lsr #31
   13c20:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   13c24:	e12fff1e 	bx	lr
   13c28:	e3340000 	teq	r4, #0	; 0x0
   13c2c:	1a000008 	bne	13c54 <__aeabi_dmul+0x1d8>
   13c30:	e2006102 	and	r6, r0, #-2147483648	; 0x80000000
   13c34:	e1b01081 	movs	r1, r1, lsl #1
   13c38:	e0a00000 	adc	r0, r0, r0
   13c3c:	e3100601 	tst	r0, #1048576	; 0x100000
   13c40:	02444001 	subeq	r4, r4, #1	; 0x1
   13c44:	0afffffa 	beq	13c34 <__aeabi_dmul+0x1b8>
   13c48:	e1800006 	orr	r0, r0, r6
   13c4c:	e3350000 	teq	r5, #0	; 0x0
   13c50:	11a0f00e 	movne	pc, lr
   13c54:	e2026102 	and	r6, r2, #-2147483648	; 0x80000000
   13c58:	e1b03083 	movs	r3, r3, lsl #1
   13c5c:	e0a22002 	adc	r2, r2, r2
   13c60:	e3120601 	tst	r2, #1048576	; 0x100000
   13c64:	02455001 	subeq	r5, r5, #1	; 0x1
   13c68:	0afffffa 	beq	13c58 <__aeabi_dmul+0x1dc>
   13c6c:	e1822006 	orr	r2, r2, r6
   13c70:	e1a0f00e 	mov	pc, lr
   13c74:	e134000c 	teq	r4, ip
   13c78:	e00c5a22 	and	r5, ip, r2, lsr #20
   13c7c:	1135000c 	teqne	r5, ip
   13c80:	0a000007 	beq	13ca4 <__aeabi_dmul+0x228>
   13c84:	e1916080 	orrs	r6, r1, r0, lsl #1
   13c88:	11936082 	orrnes	r6, r3, r2, lsl #1
   13c8c:	1affffe5 	bne	13c28 <__aeabi_dmul+0x1ac>
   13c90:	e0200002 	eor	r0, r0, r2
   13c94:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   13c98:	e3a01000 	mov	r1, #0	; 0x0
   13c9c:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   13ca0:	e12fff1e 	bx	lr
   13ca4:	e1916080 	orrs	r6, r1, r0, lsl #1
   13ca8:	01a01003 	moveq	r1, r3
   13cac:	01a00002 	moveq	r0, r2
   13cb0:	11936082 	orrnes	r6, r3, r2, lsl #1
   13cb4:	0a000010 	beq	13cfc <__aeabi_dmul+0x280>
   13cb8:	e134000c 	teq	r4, ip
   13cbc:	1a000001 	bne	13cc8 <__aeabi_dmul+0x24c>
   13cc0:	e1916600 	orrs	r6, r1, r0, lsl #12
   13cc4:	1a00000c 	bne	13cfc <__aeabi_dmul+0x280>
   13cc8:	e135000c 	teq	r5, ip
   13ccc:	1a000003 	bne	13ce0 <__aeabi_dmul+0x264>
   13cd0:	e1936602 	orrs	r6, r3, r2, lsl #12
   13cd4:	11a01003 	movne	r1, r3
   13cd8:	11a00002 	movne	r0, r2
   13cdc:	1a000006 	bne	13cfc <__aeabi_dmul+0x280>
   13ce0:	e0200002 	eor	r0, r0, r2
   13ce4:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   13ce8:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   13cec:	e380060f 	orr	r0, r0, #15728640	; 0xf00000
   13cf0:	e3a01000 	mov	r1, #0	; 0x0
   13cf4:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   13cf8:	e12fff1e 	bx	lr
   13cfc:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   13d00:	e380073e 	orr	r0, r0, #16252928	; 0xf80000
   13d04:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   13d08:	e12fff1e 	bx	lr

00013d0c <__aeabi_ddiv>:
   13d0c:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
   13d10:	e3a0c0ff 	mov	ip, #255	; 0xff
   13d14:	e38ccc07 	orr	ip, ip, #1792	; 0x700
   13d18:	e01c4a20 	ands	r4, ip, r0, lsr #20
   13d1c:	101c5a22 	andnes	r5, ip, r2, lsr #20
   13d20:	1134000c 	teqne	r4, ip
   13d24:	1135000c 	teqne	r5, ip
   13d28:	0b00005e 	bleq	13ea8 <__aeabi_ddiv+0x19c>
   13d2c:	e0444005 	sub	r4, r4, r5
   13d30:	e020e002 	eor	lr, r0, r2
   13d34:	e1935602 	orrs	r5, r3, r2, lsl #12
   13d38:	e1a00600 	mov	r0, r0, lsl #12
   13d3c:	0a00004c 	beq	13e74 <__aeabi_ddiv+0x168>
   13d40:	e1a02602 	mov	r2, r2, lsl #12
   13d44:	e3a05201 	mov	r5, #268435456	; 0x10000000
   13d48:	e1852222 	orr	r2, r5, r2, lsr #4
   13d4c:	e1822c23 	orr	r2, r2, r3, lsr #24
   13d50:	e1a03403 	mov	r3, r3, lsl #8
   13d54:	e1855220 	orr	r5, r5, r0, lsr #4
   13d58:	e1855c21 	orr	r5, r5, r1, lsr #24
   13d5c:	e1a06401 	mov	r6, r1, lsl #8
   13d60:	e20e0102 	and	r0, lr, #-2147483648	; 0x80000000
   13d64:	e1550002 	cmp	r5, r2
   13d68:	01560003 	cmpeq	r6, r3
   13d6c:	e2a440fd 	adc	r4, r4, #253	; 0xfd
   13d70:	e2844c03 	add	r4, r4, #768	; 0x300
   13d74:	2a000001 	bcs	13d80 <__aeabi_ddiv+0x74>
   13d78:	e1b020a2 	movs	r2, r2, lsr #1
   13d7c:	e1a03063 	mov	r3, r3, rrx
   13d80:	e0566003 	subs	r6, r6, r3
   13d84:	e0c55002 	sbc	r5, r5, r2
   13d88:	e1b020a2 	movs	r2, r2, lsr #1
   13d8c:	e1a03063 	mov	r3, r3, rrx
   13d90:	e3a01601 	mov	r1, #1048576	; 0x100000
   13d94:	e3a0c702 	mov	ip, #524288	; 0x80000
   13d98:	e056e003 	subs	lr, r6, r3
   13d9c:	e0d5e002 	sbcs	lr, r5, r2
   13da0:	20466003 	subcs	r6, r6, r3
   13da4:	21a0500e 	movcs	r5, lr
   13da8:	2181100c 	orrcs	r1, r1, ip
   13dac:	e1b020a2 	movs	r2, r2, lsr #1
   13db0:	e1a03063 	mov	r3, r3, rrx
   13db4:	e056e003 	subs	lr, r6, r3
   13db8:	e0d5e002 	sbcs	lr, r5, r2
   13dbc:	20466003 	subcs	r6, r6, r3
   13dc0:	21a0500e 	movcs	r5, lr
   13dc4:	218110ac 	orrcs	r1, r1, ip, lsr #1
   13dc8:	e1b020a2 	movs	r2, r2, lsr #1
   13dcc:	e1a03063 	mov	r3, r3, rrx
   13dd0:	e056e003 	subs	lr, r6, r3
   13dd4:	e0d5e002 	sbcs	lr, r5, r2
   13dd8:	20466003 	subcs	r6, r6, r3
   13ddc:	21a0500e 	movcs	r5, lr
   13de0:	2181112c 	orrcs	r1, r1, ip, lsr #2
   13de4:	e1b020a2 	movs	r2, r2, lsr #1
   13de8:	e1a03063 	mov	r3, r3, rrx
   13dec:	e056e003 	subs	lr, r6, r3
   13df0:	e0d5e002 	sbcs	lr, r5, r2
   13df4:	20466003 	subcs	r6, r6, r3
   13df8:	21a0500e 	movcs	r5, lr
   13dfc:	218111ac 	orrcs	r1, r1, ip, lsr #3
   13e00:	e195e006 	orrs	lr, r5, r6
   13e04:	0a00000d 	beq	13e40 <__aeabi_ddiv+0x134>
   13e08:	e1a05205 	mov	r5, r5, lsl #4
   13e0c:	e1855e26 	orr	r5, r5, r6, lsr #28
   13e10:	e1a06206 	mov	r6, r6, lsl #4
   13e14:	e1a02182 	mov	r2, r2, lsl #3
   13e18:	e1822ea3 	orr	r2, r2, r3, lsr #29
   13e1c:	e1a03183 	mov	r3, r3, lsl #3
   13e20:	e1b0c22c 	movs	ip, ip, lsr #4
   13e24:	1affffdb 	bne	13d98 <__aeabi_ddiv+0x8c>
   13e28:	e3100601 	tst	r0, #1048576	; 0x100000
   13e2c:	1a000006 	bne	13e4c <__aeabi_ddiv+0x140>
   13e30:	e1800001 	orr	r0, r0, r1
   13e34:	e3a01000 	mov	r1, #0	; 0x0
   13e38:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
   13e3c:	eaffffd5 	b	13d98 <__aeabi_ddiv+0x8c>
   13e40:	e3100601 	tst	r0, #1048576	; 0x100000
   13e44:	01800001 	orreq	r0, r0, r1
   13e48:	03a01000 	moveq	r1, #0	; 0x0
   13e4c:	e254c0fd 	subs	ip, r4, #253	; 0xfd
   13e50:	835c0c07 	cmphi	ip, #1792	; 0x700
   13e54:	8affff43 	bhi	13b68 <__aeabi_dmul+0xec>
   13e58:	e055c002 	subs	ip, r5, r2
   13e5c:	0056c003 	subeqs	ip, r6, r3
   13e60:	01b0c0a1 	moveqs	ip, r1, lsr #1
   13e64:	e2b11000 	adcs	r1, r1, #0	; 0x0
   13e68:	e0a00a04 	adc	r0, r0, r4, lsl #20
   13e6c:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   13e70:	e12fff1e 	bx	lr
   13e74:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
   13e78:	e18e0620 	orr	r0, lr, r0, lsr #12
   13e7c:	e09440ac 	adds	r4, r4, ip, lsr #1
   13e80:	c074500c 	rsbgts	r5, r4, ip
   13e84:	c1800a04 	orrgt	r0, r0, r4, lsl #20
   13e88:	c8bd4070 	ldmgtia	sp!, {r4, r5, r6, lr}
   13e8c:	c12fff1e 	bxgt	lr
   13e90:	e3800601 	orr	r0, r0, #1048576	; 0x100000
   13e94:	e3a0e000 	mov	lr, #0	; 0x0
   13e98:	e2544001 	subs	r4, r4, #1	; 0x1
   13e9c:	eaffff31 	b	13b68 <__aeabi_dmul+0xec>
   13ea0:	e185e006 	orr	lr, r5, r6
   13ea4:	eaffff2f 	b	13b68 <__aeabi_dmul+0xec>
   13ea8:	e00c5a22 	and	r5, ip, r2, lsr #20
   13eac:	e134000c 	teq	r4, ip
   13eb0:	0135000c 	teqeq	r5, ip
   13eb4:	0affff90 	beq	13cfc <__aeabi_dmul+0x280>
   13eb8:	e134000c 	teq	r4, ip
   13ebc:	1a000006 	bne	13edc <__aeabi_ddiv+0x1d0>
   13ec0:	e1914600 	orrs	r4, r1, r0, lsl #12
   13ec4:	1affff8c 	bne	13cfc <__aeabi_dmul+0x280>
   13ec8:	e135000c 	teq	r5, ip
   13ecc:	1affff83 	bne	13ce0 <__aeabi_dmul+0x264>
   13ed0:	e1a01003 	mov	r1, r3
   13ed4:	e1a00002 	mov	r0, r2
   13ed8:	eaffff87 	b	13cfc <__aeabi_dmul+0x280>
   13edc:	e135000c 	teq	r5, ip
   13ee0:	1a000004 	bne	13ef8 <__aeabi_ddiv+0x1ec>
   13ee4:	e1935602 	orrs	r5, r3, r2, lsl #12
   13ee8:	0affff68 	beq	13c90 <__aeabi_dmul+0x214>
   13eec:	e1a01003 	mov	r1, r3
   13ef0:	e1a00002 	mov	r0, r2
   13ef4:	eaffff80 	b	13cfc <__aeabi_dmul+0x280>
   13ef8:	e1916080 	orrs	r6, r1, r0, lsl #1
   13efc:	11936082 	orrnes	r6, r3, r2, lsl #1
   13f00:	1affff48 	bne	13c28 <__aeabi_dmul+0x1ac>
   13f04:	e1914080 	orrs	r4, r1, r0, lsl #1
   13f08:	1affff74 	bne	13ce0 <__aeabi_dmul+0x264>
   13f0c:	e1935082 	orrs	r5, r3, r2, lsl #1
   13f10:	1affff5e 	bne	13c90 <__aeabi_dmul+0x214>
   13f14:	eaffff78 	b	13cfc <__aeabi_dmul+0x280>

00013f18 <__gedf2>:
   13f18:	e3e0c000 	mvn	ip, #0	; 0x0
   13f1c:	ea000002 	b	13f2c <__cmpdf2+0x4>

00013f20 <__ledf2>:
   13f20:	e3a0c001 	mov	ip, #1	; 0x1
   13f24:	ea000000 	b	13f2c <__cmpdf2+0x4>

00013f28 <__cmpdf2>:
   13f28:	e3a0c001 	mov	ip, #1	; 0x1
   13f2c:	e50dc004 	str	ip, [sp, #-4]
   13f30:	e1a0c080 	mov	ip, r0, lsl #1
   13f34:	e1f0cacc 	mvns	ip, ip, asr #21
   13f38:	e1a0c082 	mov	ip, r2, lsl #1
   13f3c:	11f0cacc 	mvnnes	ip, ip, asr #21
   13f40:	0a00000d 	beq	13f7c <__cmpdf2+0x54>
   13f44:	e191c080 	orrs	ip, r1, r0, lsl #1
   13f48:	0193c082 	orreqs	ip, r3, r2, lsl #1
   13f4c:	11300002 	teqne	r0, r2
   13f50:	01310003 	teqeq	r1, r3
   13f54:	03a00000 	moveq	r0, #0	; 0x0
   13f58:	012fff1e 	bxeq	lr
   13f5c:	e3700000 	cmn	r0, #0	; 0x0
   13f60:	e1300002 	teq	r0, r2
   13f64:	51500002 	cmppl	r0, r2
   13f68:	01510003 	cmpeq	r1, r3
   13f6c:	21a00fc2 	movcs	r0, r2, asr #31
   13f70:	31e00fc2 	mvncc	r0, r2, asr #31
   13f74:	e3800001 	orr	r0, r0, #1	; 0x1
   13f78:	e12fff1e 	bx	lr
   13f7c:	e1a0c080 	mov	ip, r0, lsl #1
   13f80:	e1f0cacc 	mvns	ip, ip, asr #21
   13f84:	1a000001 	bne	13f90 <__cmpdf2+0x68>
   13f88:	e191c600 	orrs	ip, r1, r0, lsl #12
   13f8c:	1a000004 	bne	13fa4 <__cmpdf2+0x7c>
   13f90:	e1a0c082 	mov	ip, r2, lsl #1
   13f94:	e1f0cacc 	mvns	ip, ip, asr #21
   13f98:	1affffe9 	bne	13f44 <__cmpdf2+0x1c>
   13f9c:	e193c602 	orrs	ip, r3, r2, lsl #12
   13fa0:	0affffe7 	beq	13f44 <__cmpdf2+0x1c>
   13fa4:	e51d0004 	ldr	r0, [sp, #-4]
   13fa8:	e12fff1e 	bx	lr

00013fac <__aeabi_cdrcmple>:
   13fac:	e1a0c000 	mov	ip, r0
   13fb0:	e1a00002 	mov	r0, r2
   13fb4:	e1a0200c 	mov	r2, ip
   13fb8:	e1a0c001 	mov	ip, r1
   13fbc:	e1a01003 	mov	r1, r3
   13fc0:	e1a0300c 	mov	r3, ip
   13fc4:	eaffffff 	b	13fc8 <__aeabi_cdcmpeq>

00013fc8 <__aeabi_cdcmpeq>:
   13fc8:	e92d4001 	stmdb	sp!, {r0, lr}
   13fcc:	ebffffd5 	bl	13f28 <__cmpdf2>
   13fd0:	e3500000 	cmp	r0, #0	; 0x0
   13fd4:	43700000 	cmnmi	r0, #0	; 0x0
   13fd8:	e8bd4001 	ldmia	sp!, {r0, lr}
   13fdc:	e12fff1e 	bx	lr

00013fe0 <__aeabi_dcmpeq>:
   13fe0:	e52de008 	str	lr, [sp, #-8]!
   13fe4:	ebfffff7 	bl	13fc8 <__aeabi_cdcmpeq>
   13fe8:	03a00001 	moveq	r0, #1	; 0x1
   13fec:	13a00000 	movne	r0, #0	; 0x0
   13ff0:	e49de008 	ldr	lr, [sp], #8
   13ff4:	e12fff1e 	bx	lr

00013ff8 <__aeabi_dcmplt>:
   13ff8:	e52de008 	str	lr, [sp, #-8]!
   13ffc:	ebfffff1 	bl	13fc8 <__aeabi_cdcmpeq>
   14000:	33a00001 	movcc	r0, #1	; 0x1
   14004:	23a00000 	movcs	r0, #0	; 0x0
   14008:	e49de008 	ldr	lr, [sp], #8
   1400c:	e12fff1e 	bx	lr

00014010 <__aeabi_dcmple>:
   14010:	e52de008 	str	lr, [sp, #-8]!
   14014:	ebffffeb 	bl	13fc8 <__aeabi_cdcmpeq>
   14018:	93a00001 	movls	r0, #1	; 0x1
   1401c:	83a00000 	movhi	r0, #0	; 0x0
   14020:	e49de008 	ldr	lr, [sp], #8
   14024:	e12fff1e 	bx	lr

00014028 <__aeabi_dcmpge>:
   14028:	e52de008 	str	lr, [sp, #-8]!
   1402c:	ebffffde 	bl	13fac <__aeabi_cdrcmple>
   14030:	93a00001 	movls	r0, #1	; 0x1
   14034:	83a00000 	movhi	r0, #0	; 0x0
   14038:	e49de008 	ldr	lr, [sp], #8
   1403c:	e12fff1e 	bx	lr

00014040 <__aeabi_dcmpgt>:
   14040:	e52de008 	str	lr, [sp, #-8]!
   14044:	ebffffd8 	bl	13fac <__aeabi_cdrcmple>
   14048:	33a00001 	movcc	r0, #1	; 0x1
   1404c:	23a00000 	movcs	r0, #0	; 0x0
   14050:	e49de008 	ldr	lr, [sp], #8
   14054:	e12fff1e 	bx	lr

00014058 <__aeabi_d2iz>:
   14058:	e1a02080 	mov	r2, r0, lsl #1
   1405c:	e2922602 	adds	r2, r2, #2097152	; 0x200000
   14060:	2a00000c 	bcs	14098 <__aeabi_d2iz+0x40>
   14064:	5a000009 	bpl	14090 <__aeabi_d2iz+0x38>
   14068:	e3e03e3e 	mvn	r3, #992	; 0x3e0
   1406c:	e0532ac2 	subs	r2, r3, r2, asr #21
   14070:	9a00000a 	bls	140a0 <__aeabi_d2iz+0x48>
   14074:	e1a03580 	mov	r3, r0, lsl #11
   14078:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
   1407c:	e1833aa1 	orr	r3, r3, r1, lsr #21
   14080:	e3100102 	tst	r0, #-2147483648	; 0x80000000
   14084:	e1a00233 	mov	r0, r3, lsr r2
   14088:	12600000 	rsbne	r0, r0, #0	; 0x0
   1408c:	e12fff1e 	bx	lr
   14090:	e3a00000 	mov	r0, #0	; 0x0
   14094:	e12fff1e 	bx	lr
   14098:	e1911600 	orrs	r1, r1, r0, lsl #12
   1409c:	1a000002 	bne	140ac <__aeabi_d2iz+0x54>
   140a0:	e2100102 	ands	r0, r0, #-2147483648	; 0x80000000
   140a4:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
   140a8:	e12fff1e 	bx	lr
   140ac:	e3a00000 	mov	r0, #0	; 0x0
   140b0:	e12fff1e 	bx	lr

000140b4 <__aeabi_d2f>:
   140b4:	e1a02080 	mov	r2, r0, lsl #1
   140b8:	e2523207 	subs	r3, r2, #1879048192	; 0x70000000
   140bc:	2253c602 	subcss	ip, r3, #2097152	; 0x200000
   140c0:	227cc57f 	rsbcss	ip, ip, #532676608	; 0x1fc00000
   140c4:	9a000006 	bls	140e4 <__aeabi_d2f+0x30>
   140c8:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
   140cc:	e1a02181 	mov	r2, r1, lsl #3
   140d0:	e18c1ea1 	orr	r1, ip, r1, lsr #29
   140d4:	e3520102 	cmp	r2, #-2147483648	; 0x80000000
   140d8:	e0a10103 	adc	r0, r1, r3, lsl #2
   140dc:	03c00001 	biceq	r0, r0, #1	; 0x1
   140e0:	e12fff1e 	bx	lr
   140e4:	e3100101 	tst	r0, #1073741824	; 0x40000000
   140e8:	1a00000f 	bne	1412c <__aeabi_d2f+0x78>
   140ec:	e293262e 	adds	r2, r3, #48234496	; 0x2e00000
   140f0:	b2000102 	andlt	r0, r0, #-2147483648	; 0x80000000
   140f4:	b12fff1e 	bxlt	lr
   140f8:	e3800601 	orr	r0, r0, #1048576	; 0x100000
   140fc:	e1a02aa2 	mov	r2, r2, lsr #21
   14100:	e2622018 	rsb	r2, r2, #24	; 0x18
   14104:	e262c020 	rsb	ip, r2, #32	; 0x20
   14108:	e1b03c11 	movs	r3, r1, lsl ip
   1410c:	e1a01231 	mov	r1, r1, lsr r2
   14110:	13811001 	orrne	r1, r1, #1	; 0x1
   14114:	e1a03580 	mov	r3, r0, lsl #11
   14118:	e1a035a3 	mov	r3, r3, lsr #11
   1411c:	e1811c13 	orr	r1, r1, r3, lsl ip
   14120:	e1a03233 	mov	r3, r3, lsr r2
   14124:	e1a03083 	mov	r3, r3, lsl #1
   14128:	eaffffe6 	b	140c8 <__aeabi_d2f+0x14>
   1412c:	e1f03ac2 	mvns	r3, r2, asr #21
   14130:	1a000003 	bne	14144 <__aeabi_d2f+0x90>
   14134:	e1913600 	orrs	r3, r1, r0, lsl #12
   14138:	13a0047f 	movne	r0, #2130706432	; 0x7f000000
   1413c:	13800503 	orrne	r0, r0, #12582912	; 0xc00000
   14140:	112fff1e 	bxne	lr
   14144:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   14148:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   1414c:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   14150:	e12fff1e 	bx	lr

00014154 <__aeabi_frsub>:
   14154:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
   14158:	ea000000 	b	14160 <__addsf3>

0001415c <__aeabi_fsub>:
   1415c:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000

00014160 <__addsf3>:
   14160:	e1b02080 	movs	r2, r0, lsl #1
   14164:	11b03081 	movnes	r3, r1, lsl #1
   14168:	11320003 	teqne	r2, r3
   1416c:	11f0cc42 	mvnnes	ip, r2, asr #24
   14170:	11f0cc43 	mvnnes	ip, r3, asr #24
   14174:	0a000047 	beq	14298 <__addsf3+0x138>
   14178:	e1a02c22 	mov	r2, r2, lsr #24
   1417c:	e0723c23 	rsbs	r3, r2, r3, lsr #24
   14180:	c0822003 	addgt	r2, r2, r3
   14184:	c0201001 	eorgt	r1, r0, r1
   14188:	c0210000 	eorgt	r0, r1, r0
   1418c:	c0201001 	eorgt	r1, r0, r1
   14190:	b2633000 	rsblt	r3, r3, #0	; 0x0
   14194:	e3530019 	cmp	r3, #25	; 0x19
   14198:	812fff1e 	bxhi	lr
   1419c:	e3100102 	tst	r0, #-2147483648	; 0x80000000
   141a0:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   141a4:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
   141a8:	12600000 	rsbne	r0, r0, #0	; 0x0
   141ac:	e3110102 	tst	r1, #-2147483648	; 0x80000000
   141b0:	e3811502 	orr	r1, r1, #8388608	; 0x800000
   141b4:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
   141b8:	12611000 	rsbne	r1, r1, #0	; 0x0
   141bc:	e1320003 	teq	r2, r3
   141c0:	0a00002e 	beq	14280 <__addsf3+0x120>
   141c4:	e2422001 	sub	r2, r2, #1	; 0x1
   141c8:	e0900351 	adds	r0, r0, r1, asr r3
   141cc:	e2633020 	rsb	r3, r3, #32	; 0x20
   141d0:	e1a01311 	mov	r1, r1, lsl r3
   141d4:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
   141d8:	5a000001 	bpl	141e4 <__addsf3+0x84>
   141dc:	e2711000 	rsbs	r1, r1, #0	; 0x0
   141e0:	e2e00000 	rsc	r0, r0, #0	; 0x0
   141e4:	e3500502 	cmp	r0, #8388608	; 0x800000
   141e8:	3a00000b 	bcc	1421c <__addsf3+0xbc>
   141ec:	e3500401 	cmp	r0, #16777216	; 0x1000000
   141f0:	3a000004 	bcc	14208 <__addsf3+0xa8>
   141f4:	e1b000a0 	movs	r0, r0, lsr #1
   141f8:	e1a01061 	mov	r1, r1, rrx
   141fc:	e2822001 	add	r2, r2, #1	; 0x1
   14200:	e35200fe 	cmp	r2, #254	; 0xfe
   14204:	2a000038 	bcs	142ec <__addsf3+0x18c>
   14208:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
   1420c:	e0a00b82 	adc	r0, r0, r2, lsl #23
   14210:	03c00001 	biceq	r0, r0, #1	; 0x1
   14214:	e1800003 	orr	r0, r0, r3
   14218:	e12fff1e 	bx	lr
   1421c:	e1b01081 	movs	r1, r1, lsl #1
   14220:	e0a00000 	adc	r0, r0, r0
   14224:	e3100502 	tst	r0, #8388608	; 0x800000
   14228:	e2422001 	sub	r2, r2, #1	; 0x1
   1422c:	1afffff5 	bne	14208 <__addsf3+0xa8>
   14230:	e1b0c620 	movs	ip, r0, lsr #12
   14234:	01a00600 	moveq	r0, r0, lsl #12
   14238:	0242200c 	subeq	r2, r2, #12	; 0xc
   1423c:	e31008ff 	tst	r0, #16711680	; 0xff0000
   14240:	01a00400 	moveq	r0, r0, lsl #8
   14244:	02422008 	subeq	r2, r2, #8	; 0x8
   14248:	e310060f 	tst	r0, #15728640	; 0xf00000
   1424c:	01a00200 	moveq	r0, r0, lsl #4
   14250:	02422004 	subeq	r2, r2, #4	; 0x4
   14254:	e3100503 	tst	r0, #12582912	; 0xc00000
   14258:	01a00100 	moveq	r0, r0, lsl #2
   1425c:	02422002 	subeq	r2, r2, #2	; 0x2
   14260:	e3500502 	cmp	r0, #8388608	; 0x800000
   14264:	31a00080 	movcc	r0, r0, lsl #1
   14268:	e2d22000 	sbcs	r2, r2, #0	; 0x0
   1426c:	a0800b82 	addge	r0, r0, r2, lsl #23
   14270:	b2622000 	rsblt	r2, r2, #0	; 0x0
   14274:	a1800003 	orrge	r0, r0, r3
   14278:	b1830230 	orrlt	r0, r3, r0, lsr r2
   1427c:	e12fff1e 	bx	lr
   14280:	e3320000 	teq	r2, #0	; 0x0
   14284:	e2211502 	eor	r1, r1, #8388608	; 0x800000
   14288:	02200502 	eoreq	r0, r0, #8388608	; 0x800000
   1428c:	02822001 	addeq	r2, r2, #1	; 0x1
   14290:	12433001 	subne	r3, r3, #1	; 0x1
   14294:	eaffffca 	b	141c4 <__addsf3+0x64>
   14298:	e1a03081 	mov	r3, r1, lsl #1
   1429c:	e1f0cc42 	mvns	ip, r2, asr #24
   142a0:	11f0cc43 	mvnnes	ip, r3, asr #24
   142a4:	0a000013 	beq	142f8 <__addsf3+0x198>
   142a8:	e1320003 	teq	r2, r3
   142ac:	0a000002 	beq	142bc <__addsf3+0x15c>
   142b0:	e3320000 	teq	r2, #0	; 0x0
   142b4:	01a00001 	moveq	r0, r1
   142b8:	e12fff1e 	bx	lr
   142bc:	e1300001 	teq	r0, r1
   142c0:	13a00000 	movne	r0, #0	; 0x0
   142c4:	112fff1e 	bxne	lr
   142c8:	e31204ff 	tst	r2, #-16777216	; 0xff000000
   142cc:	1a000002 	bne	142dc <__addsf3+0x17c>
   142d0:	e1b00080 	movs	r0, r0, lsl #1
   142d4:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
   142d8:	e12fff1e 	bx	lr
   142dc:	e2922402 	adds	r2, r2, #33554432	; 0x2000000
   142e0:	32800502 	addcc	r0, r0, #8388608	; 0x800000
   142e4:	312fff1e 	bxcc	lr
   142e8:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
   142ec:	e383047f 	orr	r0, r3, #2130706432	; 0x7f000000
   142f0:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   142f4:	e12fff1e 	bx	lr
   142f8:	e1f02c42 	mvns	r2, r2, asr #24
   142fc:	11a00001 	movne	r0, r1
   14300:	01f03c43 	mvneqs	r3, r3, asr #24
   14304:	11a01000 	movne	r1, r0
   14308:	e1b02480 	movs	r2, r0, lsl #9
   1430c:	01b03481 	moveqs	r3, r1, lsl #9
   14310:	01300001 	teqeq	r0, r1
   14314:	13800501 	orrne	r0, r0, #4194304	; 0x400000
   14318:	e12fff1e 	bx	lr

0001431c <__aeabi_ui2f>:
   1431c:	e3a03000 	mov	r3, #0	; 0x0
   14320:	ea000001 	b	1432c <__aeabi_i2f+0x8>

00014324 <__aeabi_i2f>:
   14324:	e2103102 	ands	r3, r0, #-2147483648	; 0x80000000
   14328:	42600000 	rsbmi	r0, r0, #0	; 0x0
   1432c:	e1b0c000 	movs	ip, r0
   14330:	012fff1e 	bxeq	lr
   14334:	e383344b 	orr	r3, r3, #1258291200	; 0x4b000000
   14338:	e1a01000 	mov	r1, r0
   1433c:	e3a00000 	mov	r0, #0	; 0x0
   14340:	ea00000f 	b	14384 <__aeabi_l2f+0x30>

00014344 <__aeabi_ul2f>:
   14344:	e1902001 	orrs	r2, r0, r1
   14348:	012fff1e 	bxeq	lr
   1434c:	e3a03000 	mov	r3, #0	; 0x0
   14350:	ea000005 	b	1436c <__aeabi_l2f+0x18>

00014354 <__aeabi_l2f>:
   14354:	e1902001 	orrs	r2, r0, r1
   14358:	012fff1e 	bxeq	lr
   1435c:	e2113102 	ands	r3, r1, #-2147483648	; 0x80000000
   14360:	5a000001 	bpl	1436c <__aeabi_l2f+0x18>
   14364:	e2700000 	rsbs	r0, r0, #0	; 0x0
   14368:	e2e11000 	rsc	r1, r1, #0	; 0x0
   1436c:	e1b0c001 	movs	ip, r1
   14370:	01a0c000 	moveq	ip, r0
   14374:	01a01000 	moveq	r1, r0
   14378:	03a00000 	moveq	r0, #0	; 0x0
   1437c:	e383345b 	orr	r3, r3, #1526726656	; 0x5b000000
   14380:	02433201 	subeq	r3, r3, #268435456	; 0x10000000
   14384:	e2433502 	sub	r3, r3, #8388608	; 0x800000
   14388:	e3a02017 	mov	r2, #23	; 0x17
   1438c:	e35c0801 	cmp	ip, #65536	; 0x10000
   14390:	21a0c82c 	movcs	ip, ip, lsr #16
   14394:	22422010 	subcs	r2, r2, #16	; 0x10
   14398:	e35c0c01 	cmp	ip, #256	; 0x100
   1439c:	21a0c42c 	movcs	ip, ip, lsr #8
   143a0:	22422008 	subcs	r2, r2, #8	; 0x8
   143a4:	e35c0010 	cmp	ip, #16	; 0x10
   143a8:	21a0c22c 	movcs	ip, ip, lsr #4
   143ac:	22422004 	subcs	r2, r2, #4	; 0x4
   143b0:	e35c0004 	cmp	ip, #4	; 0x4
   143b4:	22422002 	subcs	r2, r2, #2	; 0x2
   143b8:	304220ac 	subcc	r2, r2, ip, lsr #1
   143bc:	e05221ac 	subs	r2, r2, ip, lsr #3
   143c0:	e0433b82 	sub	r3, r3, r2, lsl #23
   143c4:	ba000006 	blt	143e4 <__aeabi_l2f+0x90>
   143c8:	e0833211 	add	r3, r3, r1, lsl r2
   143cc:	e1a0c210 	mov	ip, r0, lsl r2
   143d0:	e2622020 	rsb	r2, r2, #32	; 0x20
   143d4:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
   143d8:	e0a30230 	adc	r0, r3, r0, lsr r2
   143dc:	03c00001 	biceq	r0, r0, #1	; 0x1
   143e0:	e12fff1e 	bx	lr
   143e4:	e2822020 	add	r2, r2, #32	; 0x20
   143e8:	e1a0c211 	mov	ip, r1, lsl r2
   143ec:	e2622020 	rsb	r2, r2, #32	; 0x20
   143f0:	e190008c 	orrs	r0, r0, ip, lsl #1
   143f4:	e0a30231 	adc	r0, r3, r1, lsr r2
   143f8:	01c00fac 	biceq	r0, r0, ip, lsr #31
   143fc:	e12fff1e 	bx	lr

00014400 <__aeabi_fmul>:
   14400:	e3a0c0ff 	mov	ip, #255	; 0xff
   14404:	e01c2ba0 	ands	r2, ip, r0, lsr #23
   14408:	101c3ba1 	andnes	r3, ip, r1, lsr #23
   1440c:	1132000c 	teqne	r2, ip
   14410:	1133000c 	teqne	r3, ip
   14414:	0a00003e 	beq	14514 <__aeabi_fmul+0x114>
   14418:	e0822003 	add	r2, r2, r3
   1441c:	e020c001 	eor	ip, r0, r1
   14420:	e1b00480 	movs	r0, r0, lsl #9
   14424:	11b01481 	movnes	r1, r1, lsl #9
   14428:	0a000010 	beq	14470 <__aeabi_fmul+0x70>
   1442c:	e3a03302 	mov	r3, #134217728	; 0x8000000
   14430:	e18302a0 	orr	r0, r3, r0, lsr #5
   14434:	e18312a1 	orr	r1, r3, r1, lsr #5
   14438:	e0813190 	umull	r3, r1, r0, r1
   1443c:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
   14440:	e3510502 	cmp	r1, #8388608	; 0x800000
   14444:	31a01081 	movcc	r1, r1, lsl #1
   14448:	31811fa3 	orrcc	r1, r1, r3, lsr #31
   1444c:	31a03083 	movcc	r3, r3, lsl #1
   14450:	e1800001 	orr	r0, r0, r1
   14454:	e2c2207f 	sbc	r2, r2, #127	; 0x7f
   14458:	e35200fd 	cmp	r2, #253	; 0xfd
   1445c:	8a00000f 	bhi	144a0 <__aeabi_fmul+0xa0>
   14460:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
   14464:	e0a00b82 	adc	r0, r0, r2, lsl #23
   14468:	03c00001 	biceq	r0, r0, #1	; 0x1
   1446c:	e12fff1e 	bx	lr
   14470:	e3300000 	teq	r0, #0	; 0x0
   14474:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
   14478:	01a01481 	moveq	r1, r1, lsl #9
   1447c:	e18c04a0 	orr	r0, ip, r0, lsr #9
   14480:	e18004a1 	orr	r0, r0, r1, lsr #9
   14484:	e252207f 	subs	r2, r2, #127	; 0x7f
   14488:	c27230ff 	rsbgts	r3, r2, #255	; 0xff
   1448c:	c1800b82 	orrgt	r0, r0, r2, lsl #23
   14490:	c12fff1e 	bxgt	lr
   14494:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   14498:	e3a03000 	mov	r3, #0	; 0x0
   1449c:	e2522001 	subs	r2, r2, #1	; 0x1
   144a0:	ca000035 	bgt	1457c <__aeabi_fmul+0x17c>
   144a4:	e3720019 	cmn	r2, #25	; 0x19
   144a8:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
   144ac:	d12fff1e 	bxle	lr
   144b0:	e2622000 	rsb	r2, r2, #0	; 0x0
   144b4:	e1b01080 	movs	r1, r0, lsl #1
   144b8:	e1a01231 	mov	r1, r1, lsr r2
   144bc:	e2622020 	rsb	r2, r2, #32	; 0x20
   144c0:	e1a0c210 	mov	ip, r0, lsl r2
   144c4:	e1b00061 	movs	r0, r1, rrx
   144c8:	e2a00000 	adc	r0, r0, #0	; 0x0
   144cc:	e193308c 	orrs	r3, r3, ip, lsl #1
   144d0:	01c00fac 	biceq	r0, r0, ip, lsr #31
   144d4:	e12fff1e 	bx	lr
   144d8:	e3320000 	teq	r2, #0	; 0x0
   144dc:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
   144e0:	01a00080 	moveq	r0, r0, lsl #1
   144e4:	03100502 	tsteq	r0, #8388608	; 0x800000
   144e8:	02422001 	subeq	r2, r2, #1	; 0x1
   144ec:	0afffffb 	beq	144e0 <__aeabi_fmul+0xe0>
   144f0:	e180000c 	orr	r0, r0, ip
   144f4:	e3330000 	teq	r3, #0	; 0x0
   144f8:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
   144fc:	01a01081 	moveq	r1, r1, lsl #1
   14500:	03110502 	tsteq	r1, #8388608	; 0x800000
   14504:	02433001 	subeq	r3, r3, #1	; 0x1
   14508:	0afffffb 	beq	144fc <__aeabi_fmul+0xfc>
   1450c:	e181100c 	orr	r1, r1, ip
   14510:	eaffffc0 	b	14418 <__aeabi_fmul+0x18>
   14514:	e00c3ba1 	and	r3, ip, r1, lsr #23
   14518:	e132000c 	teq	r2, ip
   1451c:	1133000c 	teqne	r3, ip
   14520:	0a000005 	beq	1453c <__aeabi_fmul+0x13c>
   14524:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
   14528:	13d1c102 	bicnes	ip, r1, #-2147483648	; 0x80000000
   1452c:	1affffe9 	bne	144d8 <__aeabi_fmul+0xd8>
   14530:	e0200001 	eor	r0, r0, r1
   14534:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   14538:	e12fff1e 	bx	lr
   1453c:	e3300000 	teq	r0, #0	; 0x0
   14540:	13300102 	teqne	r0, #-2147483648	; 0x80000000
   14544:	01a00001 	moveq	r0, r1
   14548:	13310000 	teqne	r1, #0	; 0x0
   1454c:	13310102 	teqne	r1, #-2147483648	; 0x80000000
   14550:	0a00000d 	beq	1458c <__aeabi_fmul+0x18c>
   14554:	e132000c 	teq	r2, ip
   14558:	1a000001 	bne	14564 <__aeabi_fmul+0x164>
   1455c:	e1b02480 	movs	r2, r0, lsl #9
   14560:	1a000009 	bne	1458c <__aeabi_fmul+0x18c>
   14564:	e133000c 	teq	r3, ip
   14568:	1a000002 	bne	14578 <__aeabi_fmul+0x178>
   1456c:	e1b03481 	movs	r3, r1, lsl #9
   14570:	11a00001 	movne	r0, r1
   14574:	1a000004 	bne	1458c <__aeabi_fmul+0x18c>
   14578:	e0200001 	eor	r0, r0, r1
   1457c:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   14580:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   14584:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   14588:	e12fff1e 	bx	lr
   1458c:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   14590:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
   14594:	e12fff1e 	bx	lr

00014598 <__aeabi_fdiv>:
   14598:	e3a0c0ff 	mov	ip, #255	; 0xff
   1459c:	e01c2ba0 	ands	r2, ip, r0, lsr #23
   145a0:	101c3ba1 	andnes	r3, ip, r1, lsr #23
   145a4:	1132000c 	teqne	r2, ip
   145a8:	1133000c 	teqne	r3, ip
   145ac:	0a00003a 	beq	1469c <__aeabi_fdiv+0x104>
   145b0:	e0422003 	sub	r2, r2, r3
   145b4:	e020c001 	eor	ip, r0, r1
   145b8:	e1b01481 	movs	r1, r1, lsl #9
   145bc:	e1a00480 	mov	r0, r0, lsl #9
   145c0:	0a00001c 	beq	14638 <__aeabi_fdiv+0xa0>
   145c4:	e3a03201 	mov	r3, #268435456	; 0x10000000
   145c8:	e1831221 	orr	r1, r3, r1, lsr #4
   145cc:	e1833220 	orr	r3, r3, r0, lsr #4
   145d0:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
   145d4:	e1530001 	cmp	r3, r1
   145d8:	31a03083 	movcc	r3, r3, lsl #1
   145dc:	e2a2207d 	adc	r2, r2, #125	; 0x7d
   145e0:	e3a0c502 	mov	ip, #8388608	; 0x800000
   145e4:	e1530001 	cmp	r3, r1
   145e8:	20433001 	subcs	r3, r3, r1
   145ec:	2180000c 	orrcs	r0, r0, ip
   145f0:	e15300a1 	cmp	r3, r1, lsr #1
   145f4:	204330a1 	subcs	r3, r3, r1, lsr #1
   145f8:	218000ac 	orrcs	r0, r0, ip, lsr #1
   145fc:	e1530121 	cmp	r3, r1, lsr #2
   14600:	20433121 	subcs	r3, r3, r1, lsr #2
   14604:	2180012c 	orrcs	r0, r0, ip, lsr #2
   14608:	e15301a1 	cmp	r3, r1, lsr #3
   1460c:	204331a1 	subcs	r3, r3, r1, lsr #3
   14610:	218001ac 	orrcs	r0, r0, ip, lsr #3
   14614:	e1b03203 	movs	r3, r3, lsl #4
   14618:	11b0c22c 	movnes	ip, ip, lsr #4
   1461c:	1afffff0 	bne	145e4 <__aeabi_fdiv+0x4c>
   14620:	e35200fd 	cmp	r2, #253	; 0xfd
   14624:	8affff9d 	bhi	144a0 <__aeabi_fmul+0xa0>
   14628:	e1530001 	cmp	r3, r1
   1462c:	e0a00b82 	adc	r0, r0, r2, lsl #23
   14630:	03c00001 	biceq	r0, r0, #1	; 0x1
   14634:	e12fff1e 	bx	lr
   14638:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
   1463c:	e18c04a0 	orr	r0, ip, r0, lsr #9
   14640:	e292207f 	adds	r2, r2, #127	; 0x7f
   14644:	c27230ff 	rsbgts	r3, r2, #255	; 0xff
   14648:	c1800b82 	orrgt	r0, r0, r2, lsl #23
   1464c:	c12fff1e 	bxgt	lr
   14650:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   14654:	e3a03000 	mov	r3, #0	; 0x0
   14658:	e2522001 	subs	r2, r2, #1	; 0x1
   1465c:	eaffff8f 	b	144a0 <__aeabi_fmul+0xa0>
   14660:	e3320000 	teq	r2, #0	; 0x0
   14664:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
   14668:	01a00080 	moveq	r0, r0, lsl #1
   1466c:	03100502 	tsteq	r0, #8388608	; 0x800000
   14670:	02422001 	subeq	r2, r2, #1	; 0x1
   14674:	0afffffb 	beq	14668 <__aeabi_fdiv+0xd0>
   14678:	e180000c 	orr	r0, r0, ip
   1467c:	e3330000 	teq	r3, #0	; 0x0
   14680:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
   14684:	01a01081 	moveq	r1, r1, lsl #1
   14688:	03110502 	tsteq	r1, #8388608	; 0x800000
   1468c:	02433001 	subeq	r3, r3, #1	; 0x1
   14690:	0afffffb 	beq	14684 <__aeabi_fdiv+0xec>
   14694:	e181100c 	orr	r1, r1, ip
   14698:	eaffffc4 	b	145b0 <__aeabi_fdiv+0x18>
   1469c:	e00c3ba1 	and	r3, ip, r1, lsr #23
   146a0:	e132000c 	teq	r2, ip
   146a4:	1a000005 	bne	146c0 <__aeabi_fdiv+0x128>
   146a8:	e1b02480 	movs	r2, r0, lsl #9
   146ac:	1affffb6 	bne	1458c <__aeabi_fmul+0x18c>
   146b0:	e133000c 	teq	r3, ip
   146b4:	1affffaf 	bne	14578 <__aeabi_fmul+0x178>
   146b8:	e1a00001 	mov	r0, r1
   146bc:	eaffffb2 	b	1458c <__aeabi_fmul+0x18c>
   146c0:	e133000c 	teq	r3, ip
   146c4:	1a000003 	bne	146d8 <__aeabi_fdiv+0x140>
   146c8:	e1b03481 	movs	r3, r1, lsl #9
   146cc:	0affff97 	beq	14530 <__aeabi_fmul+0x130>
   146d0:	e1a00001 	mov	r0, r1
   146d4:	eaffffac 	b	1458c <__aeabi_fmul+0x18c>
   146d8:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
   146dc:	13d1c102 	bicnes	ip, r1, #-2147483648	; 0x80000000
   146e0:	1affffde 	bne	14660 <__aeabi_fdiv+0xc8>
   146e4:	e3d02102 	bics	r2, r0, #-2147483648	; 0x80000000
   146e8:	1affffa2 	bne	14578 <__aeabi_fmul+0x178>
   146ec:	e3d13102 	bics	r3, r1, #-2147483648	; 0x80000000
   146f0:	1affff8e 	bne	14530 <__aeabi_fmul+0x130>
   146f4:	eaffffa4 	b	1458c <__aeabi_fmul+0x18c>

000146f8 <__gesf2>:
   146f8:	e3e0c000 	mvn	ip, #0	; 0x0
   146fc:	ea000002 	b	1470c <__cmpsf2+0x4>

00014700 <__lesf2>:
   14700:	e3a0c001 	mov	ip, #1	; 0x1
   14704:	ea000000 	b	1470c <__cmpsf2+0x4>

00014708 <__cmpsf2>:
   14708:	e3a0c001 	mov	ip, #1	; 0x1
   1470c:	e50dc004 	str	ip, [sp, #-4]
   14710:	e1a02080 	mov	r2, r0, lsl #1
   14714:	e1a03081 	mov	r3, r1, lsl #1
   14718:	e1f0cc42 	mvns	ip, r2, asr #24
   1471c:	11f0cc43 	mvnnes	ip, r3, asr #24
   14720:	0a000006 	beq	14740 <__cmpsf2+0x38>
   14724:	e192c0a3 	orrs	ip, r2, r3, lsr #1
   14728:	11300001 	teqne	r0, r1
   1472c:	50520003 	subpls	r0, r2, r3
   14730:	81a00fc1 	movhi	r0, r1, asr #31
   14734:	31e00fc1 	mvncc	r0, r1, asr #31
   14738:	13800001 	orrne	r0, r0, #1	; 0x1
   1473c:	e12fff1e 	bx	lr
   14740:	e1f0cc42 	mvns	ip, r2, asr #24
   14744:	1a000001 	bne	14750 <__cmpsf2+0x48>
   14748:	e1b0c480 	movs	ip, r0, lsl #9
   1474c:	1a000003 	bne	14760 <__cmpsf2+0x58>
   14750:	e1f0cc43 	mvns	ip, r3, asr #24
   14754:	1afffff2 	bne	14724 <__cmpsf2+0x1c>
   14758:	e1b0c481 	movs	ip, r1, lsl #9
   1475c:	0afffff0 	beq	14724 <__cmpsf2+0x1c>
   14760:	e51d0004 	ldr	r0, [sp, #-4]
   14764:	e12fff1e 	bx	lr

00014768 <__aeabi_cfrcmple>:
   14768:	e1a0c000 	mov	ip, r0
   1476c:	e1a00001 	mov	r0, r1
   14770:	e1a0100c 	mov	r1, ip
   14774:	eaffffff 	b	14778 <__aeabi_cfcmpeq>

00014778 <__aeabi_cfcmpeq>:
   14778:	e92d400f 	stmdb	sp!, {r0, r1, r2, r3, lr}
   1477c:	ebffffe1 	bl	14708 <__cmpsf2>
   14780:	e3500000 	cmp	r0, #0	; 0x0
   14784:	43700000 	cmnmi	r0, #0	; 0x0
   14788:	e8bd400f 	ldmia	sp!, {r0, r1, r2, r3, lr}
   1478c:	e12fff1e 	bx	lr

00014790 <__aeabi_fcmpeq>:
   14790:	e52de008 	str	lr, [sp, #-8]!
   14794:	ebfffff7 	bl	14778 <__aeabi_cfcmpeq>
   14798:	03a00001 	moveq	r0, #1	; 0x1
   1479c:	13a00000 	movne	r0, #0	; 0x0
   147a0:	e49de008 	ldr	lr, [sp], #8
   147a4:	e12fff1e 	bx	lr

000147a8 <__aeabi_fcmplt>:
   147a8:	e52de008 	str	lr, [sp, #-8]!
   147ac:	ebfffff1 	bl	14778 <__aeabi_cfcmpeq>
   147b0:	33a00001 	movcc	r0, #1	; 0x1
   147b4:	23a00000 	movcs	r0, #0	; 0x0
   147b8:	e49de008 	ldr	lr, [sp], #8
   147bc:	e12fff1e 	bx	lr

000147c0 <__aeabi_fcmple>:
   147c0:	e52de008 	str	lr, [sp, #-8]!
   147c4:	ebffffeb 	bl	14778 <__aeabi_cfcmpeq>
   147c8:	93a00001 	movls	r0, #1	; 0x1
   147cc:	83a00000 	movhi	r0, #0	; 0x0
   147d0:	e49de008 	ldr	lr, [sp], #8
   147d4:	e12fff1e 	bx	lr

000147d8 <__aeabi_fcmpge>:
   147d8:	e52de008 	str	lr, [sp, #-8]!
   147dc:	ebffffe1 	bl	14768 <__aeabi_cfrcmple>
   147e0:	93a00001 	movls	r0, #1	; 0x1
   147e4:	83a00000 	movhi	r0, #0	; 0x0
   147e8:	e49de008 	ldr	lr, [sp], #8
   147ec:	e12fff1e 	bx	lr

000147f0 <__aeabi_fcmpgt>:
   147f0:	e52de008 	str	lr, [sp, #-8]!
   147f4:	ebffffdb 	bl	14768 <__aeabi_cfrcmple>
   147f8:	33a00001 	movcc	r0, #1	; 0x1
   147fc:	23a00000 	movcs	r0, #0	; 0x0
   14800:	e49de008 	ldr	lr, [sp], #8
   14804:	e12fff1e 	bx	lr

00014808 <__aeabi_f2iz>:
   14808:	e1a02080 	mov	r2, r0, lsl #1
   1480c:	e352047f 	cmp	r2, #2130706432	; 0x7f000000
   14810:	3a000008 	bcc	14838 <__aeabi_f2iz+0x30>
   14814:	e3a0309e 	mov	r3, #158	; 0x9e
   14818:	e0532c22 	subs	r2, r3, r2, lsr #24
   1481c:	9a000007 	bls	14840 <__aeabi_f2iz+0x38>
   14820:	e1a03400 	mov	r3, r0, lsl #8
   14824:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
   14828:	e3100102 	tst	r0, #-2147483648	; 0x80000000
   1482c:	e1a00233 	mov	r0, r3, lsr r2
   14830:	12600000 	rsbne	r0, r0, #0	; 0x0
   14834:	e12fff1e 	bx	lr
   14838:	e3a00000 	mov	r0, #0	; 0x0
   1483c:	e12fff1e 	bx	lr
   14840:	e3720061 	cmn	r2, #97	; 0x61
   14844:	1a000001 	bne	14850 <__aeabi_f2iz+0x48>
   14848:	e1b02480 	movs	r2, r0, lsl #9
   1484c:	1a000002 	bne	1485c <__aeabi_f2iz+0x54>
   14850:	e2100102 	ands	r0, r0, #-2147483648	; 0x80000000
   14854:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
   14858:	e12fff1e 	bx	lr
   1485c:	e3a00000 	mov	r0, #0	; 0x0
   14860:	e12fff1e 	bx	lr

00014864 <__aeabi_f2uiz>:
   14864:	e1b02080 	movs	r2, r0, lsl #1
   14868:	2a000008 	bcs	14890 <__aeabi_f2uiz+0x2c>
   1486c:	e352047f 	cmp	r2, #2130706432	; 0x7f000000
   14870:	3a000006 	bcc	14890 <__aeabi_f2uiz+0x2c>
   14874:	e3a0309e 	mov	r3, #158	; 0x9e
   14878:	e0532c22 	subs	r2, r3, r2, lsr #24
   1487c:	4a000005 	bmi	14898 <__aeabi_f2uiz+0x34>
   14880:	e1a03400 	mov	r3, r0, lsl #8
   14884:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
   14888:	e1a00233 	mov	r0, r3, lsr r2
   1488c:	e12fff1e 	bx	lr
   14890:	e3a00000 	mov	r0, #0	; 0x0
   14894:	e12fff1e 	bx	lr
   14898:	e3720061 	cmn	r2, #97	; 0x61
   1489c:	1a000001 	bne	148a8 <__aeabi_f2uiz+0x44>
   148a0:	e1b02480 	movs	r2, r0, lsl #9
   148a4:	1a000001 	bne	148b0 <__aeabi_f2uiz+0x4c>
   148a8:	e3e00000 	mvn	r0, #0	; 0x0
   148ac:	e12fff1e 	bx	lr
   148b0:	e3a00000 	mov	r0, #0	; 0x0
   148b4:	e12fff1e 	bx	lr
   148b8:	e1a0c00d 	mov	ip, sp
   148bc:	e92dd8f0 	stmdb	sp!, {r4, r5, r6, r7, fp, ip, lr, pc}
   148c0:	e24cb004 	sub	fp, ip, #4	; 0x4
   148c4:	e24dd014 	sub	sp, sp, #20	; 0x14
   148c8:	e50b0020 	str	r0, [fp, #-32]
   148cc:	e50b1024 	str	r1, [fp, #-36]
   148d0:	e50b2028 	str	r2, [fp, #-40]
   148d4:	e50b302c 	str	r3, [fp, #-44]
   148d8:	e51b3020 	ldr	r3, [fp, #-32]
   148dc:	e50b3030 	str	r3, [fp, #-48]
   148e0:	e51b3030 	ldr	r3, [fp, #-48]
   148e4:	e3530000 	cmp	r3, #0	; 0x0
   148e8:	0a000002 	beq	148f8 <__aeabi_f2uiz+0x94>
   148ec:	e51b3030 	ldr	r3, [fp, #-48]
   148f0:	e3530001 	cmp	r3, #1	; 0x1
   148f4:	0a000220 	beq	1517c <__aeabi_f2uiz+0x918>
   148f8:	e51b3024 	ldr	r3, [fp, #-36]
   148fc:	e5932000 	ldr	r2, [r3]
   14900:	e59f3bd8 	ldr	r3, [pc, #3032]	; 154e0 <__aeabi_f2uiz+0xc7c>
   14904:	e5832000 	str	r2, [r3]
   14908:	e59f2bc8 	ldr	r2, [pc, #3016]	; 154d8 <__aeabi_f2uiz+0xc74>
   1490c:	e59f3c00 	ldr	r3, [pc, #3072]	; 15514 <__aeabi_f2uiz+0xcb0>
   14910:	e5823000 	str	r3, [r2]
   14914:	e59f3c00 	ldr	r3, [pc, #3072]	; 1551c <__aeabi_f2uiz+0xcb8>
   14918:	e5931000 	ldr	r1, [r3]
   1491c:	e59f2b08 	ldr	r2, [pc, #2824]	; 1542c <__aeabi_f2uiz+0xbc8>
   14920:	e59f3b08 	ldr	r3, [pc, #2824]	; 15430 <__aeabi_f2uiz+0xbcc>
   14924:	e5823000 	str	r3, [r2]
   14928:	e59f3afc 	ldr	r3, [pc, #2812]	; 1542c <__aeabi_f2uiz+0xbc8>
   1492c:	e5933000 	ldr	r3, [r3]
   14930:	e5813000 	str	r3, [r1]
   14934:	e5912000 	ldr	r2, [r1]
   14938:	e59f3b9c 	ldr	r3, [pc, #2972]	; 154dc <__aeabi_f2uiz+0xc78>
   1493c:	e5832000 	str	r2, [r3]
   14940:	e59f2be0 	ldr	r2, [pc, #3040]	; 15528 <__aeabi_f2uiz+0xcc4>
   14944:	e59f3bc8 	ldr	r3, [pc, #3016]	; 15514 <__aeabi_f2uiz+0xcb0>
   14948:	e5823000 	str	r3, [r2]
   1494c:	e59f2ae0 	ldr	r2, [pc, #2784]	; 15434 <__aeabi_f2uiz+0xbd0>
   14950:	e59f3ae0 	ldr	r3, [pc, #2784]	; 15438 <__aeabi_f2uiz+0xbd4>
   14954:	e5823000 	str	r3, [r2]
   14958:	e59f2adc 	ldr	r2, [pc, #2780]	; 1543c <__aeabi_f2uiz+0xbd8>
   1495c:	e59f3adc 	ldr	r3, [pc, #2780]	; 15440 <__aeabi_f2uiz+0xbdc>
   14960:	e5823000 	str	r3, [r2]
   14964:	e59f2b78 	ldr	r2, [pc, #2936]	; 154e4 <__aeabi_f2uiz+0xc80>
   14968:	e59f3ad4 	ldr	r3, [pc, #2772]	; 15444 <__aeabi_f2uiz+0xbe0>
   1496c:	e5823000 	str	r3, [r2]
   14970:	e59f3abc 	ldr	r3, [pc, #2748]	; 15434 <__aeabi_f2uiz+0xbd0>
   14974:	e5932000 	ldr	r2, [r3]
   14978:	e59f3ab4 	ldr	r3, [pc, #2740]	; 15434 <__aeabi_f2uiz+0xbd0>
   1497c:	e5933000 	ldr	r3, [r3]
   14980:	e1a00002 	mov	r0, r2
   14984:	e1a01003 	mov	r1, r3
   14988:	ebfffe9c 	bl	14400 <__aeabi_fmul>
   1498c:	e1a03000 	mov	r3, r0
   14990:	e1a02003 	mov	r2, r3
   14994:	e59f3b10 	ldr	r3, [pc, #2832]	; 154ac <__aeabi_f2uiz+0xc48>
   14998:	e5832000 	str	r2, [r3]
   1499c:	e59f3a98 	ldr	r3, [pc, #2712]	; 1543c <__aeabi_f2uiz+0xbd8>
   149a0:	e5932000 	ldr	r2, [r3]
   149a4:	e59f3a90 	ldr	r3, [pc, #2704]	; 1543c <__aeabi_f2uiz+0xbd8>
   149a8:	e5933000 	ldr	r3, [r3]
   149ac:	e1a00002 	mov	r0, r2
   149b0:	e1a01003 	mov	r1, r3
   149b4:	ebfffe91 	bl	14400 <__aeabi_fmul>
   149b8:	e1a03000 	mov	r3, r0
   149bc:	e1a02003 	mov	r2, r3
   149c0:	e59f3aec 	ldr	r3, [pc, #2796]	; 154b4 <__aeabi_f2uiz+0xc50>
   149c4:	e5832000 	str	r2, [r3]
   149c8:	e59f3adc 	ldr	r3, [pc, #2780]	; 154ac <__aeabi_f2uiz+0xc48>
   149cc:	e5932000 	ldr	r2, [r3]
   149d0:	e59f3adc 	ldr	r3, [pc, #2780]	; 154b4 <__aeabi_f2uiz+0xc50>
   149d4:	e5933000 	ldr	r3, [r3]
   149d8:	e1a00002 	mov	r0, r2
   149dc:	e1a01003 	mov	r1, r3
   149e0:	ebfffddd 	bl	1415c <__aeabi_fsub>
   149e4:	e1a03000 	mov	r3, r0
   149e8:	e1a02003 	mov	r2, r3
   149ec:	e59f3acc 	ldr	r3, [pc, #2764]	; 154c0 <__aeabi_f2uiz+0xc5c>
   149f0:	e5832000 	str	r2, [r3]
   149f4:	e59f3ab0 	ldr	r3, [pc, #2736]	; 154ac <__aeabi_f2uiz+0xc48>
   149f8:	e5932000 	ldr	r2, [r3]
   149fc:	e59f3aa8 	ldr	r3, [pc, #2728]	; 154ac <__aeabi_f2uiz+0xc48>
   14a00:	e5933000 	ldr	r3, [r3]
   14a04:	e1a00002 	mov	r0, r2
   14a08:	e1a01003 	mov	r1, r3
   14a0c:	ebfffe7b 	bl	14400 <__aeabi_fmul>
   14a10:	e1a03000 	mov	r3, r0
   14a14:	e1a02003 	mov	r2, r3
   14a18:	e59f3a7c 	ldr	r3, [pc, #2684]	; 1549c <__aeabi_f2uiz+0xc38>
   14a1c:	e5832000 	str	r2, [r3]
   14a20:	e59f3a8c 	ldr	r3, [pc, #2700]	; 154b4 <__aeabi_f2uiz+0xc50>
   14a24:	e5932000 	ldr	r2, [r3]
   14a28:	e59f3a84 	ldr	r3, [pc, #2692]	; 154b4 <__aeabi_f2uiz+0xc50>
   14a2c:	e5933000 	ldr	r3, [r3]
   14a30:	e1a00002 	mov	r0, r2
   14a34:	e1a01003 	mov	r1, r3
   14a38:	ebfffe70 	bl	14400 <__aeabi_fmul>
   14a3c:	e1a03000 	mov	r3, r0
   14a40:	e1a02003 	mov	r2, r3
   14a44:	e59f39fc 	ldr	r3, [pc, #2556]	; 15448 <__aeabi_f2uiz+0xbe4>
   14a48:	e5832000 	str	r2, [r3]
   14a4c:	e59f3a48 	ldr	r3, [pc, #2632]	; 1549c <__aeabi_f2uiz+0xc38>
   14a50:	e5932000 	ldr	r2, [r3]
   14a54:	e59f39ec 	ldr	r3, [pc, #2540]	; 15448 <__aeabi_f2uiz+0xbe4>
   14a58:	e5933000 	ldr	r3, [r3]
   14a5c:	e1a00002 	mov	r0, r2
   14a60:	e1a01003 	mov	r1, r3
   14a64:	ebfffdbc 	bl	1415c <__aeabi_fsub>
   14a68:	e1a03000 	mov	r3, r0
   14a6c:	e1a02003 	mov	r2, r3
   14a70:	e59f3a28 	ldr	r3, [pc, #2600]	; 154a0 <__aeabi_f2uiz+0xc3c>
   14a74:	e5832000 	str	r2, [r3]
   14a78:	e59f29cc 	ldr	r2, [pc, #2508]	; 1544c <__aeabi_f2uiz+0xbe8>
   14a7c:	e59f39cc 	ldr	r3, [pc, #2508]	; 15450 <__aeabi_f2uiz+0xbec>
   14a80:	e5823000 	str	r3, [r2]
   14a84:	e59f29c8 	ldr	r2, [pc, #2504]	; 15454 <__aeabi_f2uiz+0xbf0>
   14a88:	e59f39a0 	ldr	r3, [pc, #2464]	; 15430 <__aeabi_f2uiz+0xbcc>
   14a8c:	e5823000 	str	r3, [r2]
   14a90:	e59f2a9c 	ldr	r2, [pc, #2716]	; 15534 <__aeabi_f2uiz+0xcd0>
   14a94:	e3a03001 	mov	r3, #1	; 0x1
   14a98:	e5823000 	str	r3, [r2]
   14a9c:	ea00019d 	b	15118 <__aeabi_f2uiz+0x8b4>
   14aa0:	e59f3a8c 	ldr	r3, [pc, #2700]	; 15534 <__aeabi_f2uiz+0xcd0>
   14aa4:	e5933000 	ldr	r3, [r3]
   14aa8:	e1a03103 	mov	r3, r3, lsl #2
   14aac:	e1a02003 	mov	r2, r3
   14ab0:	e59f399c 	ldr	r3, [pc, #2460]	; 15454 <__aeabi_f2uiz+0xbf0>
   14ab4:	e0825003 	add	r5, r2, r3
   14ab8:	e59f3a74 	ldr	r3, [pc, #2676]	; 15534 <__aeabi_f2uiz+0xcd0>
   14abc:	e5933000 	ldr	r3, [r3]
   14ac0:	e1a03103 	mov	r3, r3, lsl #2
   14ac4:	e1a02003 	mov	r2, r3
   14ac8:	e59f3984 	ldr	r3, [pc, #2436]	; 15454 <__aeabi_f2uiz+0xbf0>
   14acc:	e2433004 	sub	r3, r3, #4	; 0x4
   14ad0:	e0823003 	add	r3, r2, r3
   14ad4:	e5934000 	ldr	r4, [r3]
   14ad8:	e59f3a54 	ldr	r3, [pc, #2644]	; 15534 <__aeabi_f2uiz+0xcd0>
   14adc:	e5933000 	ldr	r3, [r3]
   14ae0:	e1a03083 	mov	r3, r3, lsl #1
   14ae4:	e2433001 	sub	r3, r3, #1	; 0x1
   14ae8:	e1a00003 	mov	r0, r3
   14aec:	ebfffe0c 	bl	14324 <__aeabi_i2f>
   14af0:	e1a03000 	mov	r3, r0
   14af4:	e1a00004 	mov	r0, r4
   14af8:	e1a01003 	mov	r1, r3
   14afc:	ebfffe3f 	bl	14400 <__aeabi_fmul>
   14b00:	e1a03000 	mov	r3, r0
   14b04:	e1a04003 	mov	r4, r3
   14b08:	e59f3a24 	ldr	r3, [pc, #2596]	; 15534 <__aeabi_f2uiz+0xcd0>
   14b0c:	e5933000 	ldr	r3, [r3]
   14b10:	e1a00003 	mov	r0, r3
   14b14:	ebfffe02 	bl	14324 <__aeabi_i2f>
   14b18:	e1a03000 	mov	r3, r0
   14b1c:	e1a00004 	mov	r0, r4
   14b20:	e1a01003 	mov	r1, r3
   14b24:	ebfffe9b 	bl	14598 <__aeabi_fdiv>
   14b28:	e1a03000 	mov	r3, r0
   14b2c:	e5853000 	str	r3, [r5]
   14b30:	e59f2920 	ldr	r2, [pc, #2336]	; 15458 <__aeabi_f2uiz+0xbf4>
   14b34:	e3a03002 	mov	r3, #2	; 0x2
   14b38:	e5823000 	str	r3, [r2]
   14b3c:	e59f2a00 	ldr	r2, [pc, #2560]	; 15544 <__aeabi_f2uiz+0xce0>
   14b40:	e3a03000 	mov	r3, #0	; 0x0
   14b44:	e5823000 	str	r3, [r2]
   14b48:	e59f290c 	ldr	r2, [pc, #2316]	; 1545c <__aeabi_f2uiz+0xbf8>
   14b4c:	e3a03001 	mov	r3, #1	; 0x1
   14b50:	e5823000 	str	r3, [r2]
   14b54:	e59f39d8 	ldr	r3, [pc, #2520]	; 15534 <__aeabi_f2uiz+0xcd0>
   14b58:	e5932000 	ldr	r2, [r3]
   14b5c:	e59f39e0 	ldr	r3, [pc, #2528]	; 15544 <__aeabi_f2uiz+0xce0>
   14b60:	e5933000 	ldr	r3, [r3]
   14b64:	e0632002 	rsb	r2, r3, r2
   14b68:	e59f38ec 	ldr	r3, [pc, #2284]	; 1545c <__aeabi_f2uiz+0xbf8>
   14b6c:	e5933000 	ldr	r3, [r3]
   14b70:	e0822003 	add	r2, r2, r3
   14b74:	e59f38e0 	ldr	r3, [pc, #2272]	; 1545c <__aeabi_f2uiz+0xbf8>
   14b78:	e5933000 	ldr	r3, [r3]
   14b7c:	e1a00002 	mov	r0, r2
   14b80:	e1a01003 	mov	r1, r3
   14b84:	eb0021c2 	bl	1d294 <____divsi3_from_arm>
   14b88:	e1a03000 	mov	r3, r0
   14b8c:	e1a02003 	mov	r2, r3
   14b90:	e59f38c8 	ldr	r3, [pc, #2248]	; 15460 <__aeabi_f2uiz+0xbfc>
   14b94:	e5832000 	str	r2, [r3]
   14b98:	ea000142 	b	150a8 <__aeabi_f2uiz+0x844>
   14b9c:	e59f39a0 	ldr	r3, [pc, #2464]	; 15544 <__aeabi_f2uiz+0xce0>
   14ba0:	e5934000 	ldr	r4, [r3]
   14ba4:	e59f3988 	ldr	r3, [pc, #2440]	; 15534 <__aeabi_f2uiz+0xcd0>
   14ba8:	e5935000 	ldr	r5, [r3]
   14bac:	e59f3980 	ldr	r3, [pc, #2432]	; 15534 <__aeabi_f2uiz+0xcd0>
   14bb0:	e5933000 	ldr	r3, [r3]
   14bb4:	e2432001 	sub	r2, r3, #1	; 0x1
   14bb8:	e59f3974 	ldr	r3, [pc, #2420]	; 15534 <__aeabi_f2uiz+0xcd0>
   14bbc:	e5933000 	ldr	r3, [r3]
   14bc0:	e2433001 	sub	r3, r3, #1	; 0x1
   14bc4:	e0010293 	mul	r1, r3, r2
   14bc8:	e59f3974 	ldr	r3, [pc, #2420]	; 15544 <__aeabi_f2uiz+0xce0>
   14bcc:	e5932000 	ldr	r2, [r3]
   14bd0:	e59f396c 	ldr	r3, [pc, #2412]	; 15544 <__aeabi_f2uiz+0xce0>
   14bd4:	e5933000 	ldr	r3, [r3]
   14bd8:	e0030392 	mul	r3, r2, r3
   14bdc:	e0633001 	rsb	r3, r3, r1
   14be0:	e1a00003 	mov	r0, r3
   14be4:	ebfffdce 	bl	14324 <__aeabi_i2f>
   14be8:	e1a06000 	mov	r6, r0
   14bec:	e59f3940 	ldr	r3, [pc, #2368]	; 15534 <__aeabi_f2uiz+0xcd0>
   14bf0:	e5933000 	ldr	r3, [r3]
   14bf4:	e1a03083 	mov	r3, r3, lsl #1
   14bf8:	e2432001 	sub	r2, r3, #1	; 0x1
   14bfc:	e59f3930 	ldr	r3, [pc, #2352]	; 15534 <__aeabi_f2uiz+0xcd0>
   14c00:	e5933000 	ldr	r3, [r3]
   14c04:	e1a03083 	mov	r3, r3, lsl #1
   14c08:	e2433003 	sub	r3, r3, #3	; 0x3
   14c0c:	e0030392 	mul	r3, r2, r3
   14c10:	e1a00003 	mov	r0, r3
   14c14:	ebfffdc2 	bl	14324 <__aeabi_i2f>
   14c18:	e1a03000 	mov	r3, r0
   14c1c:	e1a00006 	mov	r0, r6
   14c20:	e1a01003 	mov	r1, r3
   14c24:	ebfffe5b 	bl	14598 <__aeabi_fdiv>
   14c28:	e1a03000 	mov	r3, r0
   14c2c:	e1a02003 	mov	r2, r3
   14c30:	e59f18ec 	ldr	r1, [pc, #2284]	; 15524 <__aeabi_f2uiz+0xcc0>
   14c34:	e1a03004 	mov	r3, r4
   14c38:	e1a03083 	mov	r3, r3, lsl #1
   14c3c:	e0833004 	add	r3, r3, r4
   14c40:	e1a03103 	mov	r3, r3, lsl #2
   14c44:	e0833004 	add	r3, r3, r4
   14c48:	e0833005 	add	r3, r3, r5
   14c4c:	e7812103 	str	r2, [r1, r3, lsl #2]
   14c50:	e59f38ec 	ldr	r3, [pc, #2284]	; 15544 <__aeabi_f2uiz+0xce0>
   14c54:	e5933000 	ldr	r3, [r3]
   14c58:	e3530000 	cmp	r3, #0	; 0x0
   14c5c:	da0000af 	ble	14f20 <__aeabi_f2uiz+0x6bc>
   14c60:	e59f38cc 	ldr	r3, [pc, #2252]	; 15534 <__aeabi_f2uiz+0xcd0>
   14c64:	e5932000 	ldr	r2, [r3]
   14c68:	e59f38d4 	ldr	r3, [pc, #2260]	; 15544 <__aeabi_f2uiz+0xce0>
   14c6c:	e5933000 	ldr	r3, [r3]
   14c70:	e0633002 	rsb	r3, r3, r2
   14c74:	e2832001 	add	r2, r3, #1	; 0x1
   14c78:	e59f37d8 	ldr	r3, [pc, #2008]	; 15458 <__aeabi_f2uiz+0xbf4>
   14c7c:	e5933000 	ldr	r3, [r3]
   14c80:	e0030392 	mul	r3, r2, r3
   14c84:	e1a00003 	mov	r0, r3
   14c88:	ebfffda5 	bl	14324 <__aeabi_i2f>
   14c8c:	e1a04000 	mov	r4, r0
   14c90:	e59f389c 	ldr	r3, [pc, #2204]	; 15534 <__aeabi_f2uiz+0xcd0>
   14c94:	e5932000 	ldr	r2, [r3]
   14c98:	e59f38a4 	ldr	r3, [pc, #2212]	; 15544 <__aeabi_f2uiz+0xce0>
   14c9c:	e5933000 	ldr	r3, [r3]
   14ca0:	e0823003 	add	r3, r2, r3
   14ca4:	e1a00003 	mov	r0, r3
   14ca8:	ebfffd9d 	bl	14324 <__aeabi_i2f>
   14cac:	e1a03000 	mov	r3, r0
   14cb0:	e1a00004 	mov	r0, r4
   14cb4:	e1a01003 	mov	r1, r3
   14cb8:	ebfffe36 	bl	14598 <__aeabi_fdiv>
   14cbc:	e1a03000 	mov	r3, r0
   14cc0:	e1a02003 	mov	r2, r3
   14cc4:	e59f3798 	ldr	r3, [pc, #1944]	; 15464 <__aeabi_f2uiz+0xc00>
   14cc8:	e5832000 	str	r2, [r3]
   14ccc:	e59f3870 	ldr	r3, [pc, #2160]	; 15544 <__aeabi_f2uiz+0xce0>
   14cd0:	e5932000 	ldr	r2, [r3]
   14cd4:	e1a03002 	mov	r3, r2
   14cd8:	e1a03083 	mov	r3, r3, lsl #1
   14cdc:	e0833002 	add	r3, r3, r2
   14ce0:	e1a03103 	mov	r3, r3, lsl #2
   14ce4:	e0832002 	add	r2, r3, r2
   14ce8:	e59f3844 	ldr	r3, [pc, #2116]	; 15534 <__aeabi_f2uiz+0xcd0>
   14cec:	e5933000 	ldr	r3, [r3]
   14cf0:	e0823003 	add	r3, r2, r3
   14cf4:	e1a02103 	mov	r2, r3, lsl #2
   14cf8:	e59f3754 	ldr	r3, [pc, #1876]	; 15454 <__aeabi_f2uiz+0xbf0>
   14cfc:	e0827003 	add	r7, r2, r3
   14d00:	e59f383c 	ldr	r3, [pc, #2108]	; 15544 <__aeabi_f2uiz+0xce0>
   14d04:	e5932000 	ldr	r2, [r3]
   14d08:	e1a03002 	mov	r3, r2
   14d0c:	e1a03083 	mov	r3, r3, lsl #1
   14d10:	e0833002 	add	r3, r3, r2
   14d14:	e1a03103 	mov	r3, r3, lsl #2
   14d18:	e0832002 	add	r2, r3, r2
   14d1c:	e59f3810 	ldr	r3, [pc, #2064]	; 15534 <__aeabi_f2uiz+0xcd0>
   14d20:	e5933000 	ldr	r3, [r3]
   14d24:	e0823003 	add	r3, r2, r3
   14d28:	e1a01103 	mov	r1, r3, lsl #2
   14d2c:	e3e02033 	mvn	r2, #51	; 0x33
   14d30:	e59f371c 	ldr	r3, [pc, #1820]	; 15454 <__aeabi_f2uiz+0xbf0>
   14d34:	e0823003 	add	r3, r2, r3
   14d38:	e0813003 	add	r3, r1, r3
   14d3c:	e5933000 	ldr	r3, [r3]
   14d40:	e1a00003 	mov	r0, r3
   14d44:	ebfffb1c 	bl	139bc <__aeabi_f2d>
   14d48:	e1a05000 	mov	r5, r0
   14d4c:	e1a06001 	mov	r6, r1
   14d50:	e59f370c 	ldr	r3, [pc, #1804]	; 15464 <__aeabi_f2uiz+0xc00>
   14d54:	e5933000 	ldr	r3, [r3]
   14d58:	e1a00003 	mov	r0, r3
   14d5c:	ebfffb16 	bl	139bc <__aeabi_f2d>
   14d60:	e1a03000 	mov	r3, r0
   14d64:	e1a04001 	mov	r4, r1
   14d68:	e1a00003 	mov	r0, r3
   14d6c:	e1a01004 	mov	r1, r4
   14d70:	eb002159 	bl	1d2dc <__sqrt_from_arm>
   14d74:	e1a03000 	mov	r3, r0
   14d78:	e1a04001 	mov	r4, r1
   14d7c:	e1a00005 	mov	r0, r5
   14d80:	e1a01006 	mov	r1, r6
   14d84:	e1a02003 	mov	r2, r3
   14d88:	e1a03004 	mov	r3, r4
   14d8c:	ebfffb3a 	bl	13a7c <__aeabi_dmul>
   14d90:	e1a03000 	mov	r3, r0
   14d94:	e1a04001 	mov	r4, r1
   14d98:	e1a00003 	mov	r0, r3
   14d9c:	e1a01004 	mov	r1, r4
   14da0:	ebfffcc3 	bl	140b4 <__aeabi_d2f>
   14da4:	e1a03000 	mov	r3, r0
   14da8:	e5873000 	str	r3, [r7]
   14dac:	e59f26a4 	ldr	r2, [pc, #1700]	; 15458 <__aeabi_f2uiz+0xbf4>
   14db0:	e3a03001 	mov	r3, #1	; 0x1
   14db4:	e5823000 	str	r3, [r2]
   14db8:	e59f3774 	ldr	r3, [pc, #1908]	; 15534 <__aeabi_f2uiz+0xcd0>
   14dbc:	e5932000 	ldr	r2, [r3]
   14dc0:	e1a03002 	mov	r3, r2
   14dc4:	e1a03083 	mov	r3, r3, lsl #1
   14dc8:	e0833002 	add	r3, r3, r2
   14dcc:	e1a03103 	mov	r3, r3, lsl #2
   14dd0:	e0832002 	add	r2, r3, r2
   14dd4:	e59f3768 	ldr	r3, [pc, #1896]	; 15544 <__aeabi_f2uiz+0xce0>
   14dd8:	e5933000 	ldr	r3, [r3]
   14ddc:	e0823003 	add	r3, r2, r3
   14de0:	e2434001 	sub	r4, r3, #1	; 0x1
   14de4:	e59f3758 	ldr	r3, [pc, #1880]	; 15544 <__aeabi_f2uiz+0xce0>
   14de8:	e5932000 	ldr	r2, [r3]
   14dec:	e1a03002 	mov	r3, r2
   14df0:	e1a03083 	mov	r3, r3, lsl #1
   14df4:	e0833002 	add	r3, r3, r2
   14df8:	e1a03103 	mov	r3, r3, lsl #2
   14dfc:	e0832002 	add	r2, r3, r2
   14e00:	e59f372c 	ldr	r3, [pc, #1836]	; 15534 <__aeabi_f2uiz+0xcd0>
   14e04:	e5933000 	ldr	r3, [r3]
   14e08:	e0823003 	add	r3, r2, r3
   14e0c:	e1a02103 	mov	r2, r3, lsl #2
   14e10:	e59f363c 	ldr	r3, [pc, #1596]	; 15454 <__aeabi_f2uiz+0xbf0>
   14e14:	e0823003 	add	r3, r2, r3
   14e18:	e5931000 	ldr	r1, [r3]
   14e1c:	e59f3710 	ldr	r3, [pc, #1808]	; 15534 <__aeabi_f2uiz+0xcd0>
   14e20:	e5932000 	ldr	r2, [r3]
   14e24:	e1a03002 	mov	r3, r2
   14e28:	e1a03083 	mov	r3, r3, lsl #1
   14e2c:	e0833002 	add	r3, r3, r2
   14e30:	e1a03103 	mov	r3, r3, lsl #2
   14e34:	e0832002 	add	r2, r3, r2
   14e38:	e59f3704 	ldr	r3, [pc, #1796]	; 15544 <__aeabi_f2uiz+0xce0>
   14e3c:	e5933000 	ldr	r3, [r3]
   14e40:	e0823003 	add	r3, r2, r3
   14e44:	e2432001 	sub	r2, r3, #1	; 0x1
   14e48:	e59f36e0 	ldr	r3, [pc, #1760]	; 15530 <__aeabi_f2uiz+0xccc>
   14e4c:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   14e50:	e1a00001 	mov	r0, r1
   14e54:	e1a01003 	mov	r1, r3
   14e58:	ebfffd68 	bl	14400 <__aeabi_fmul>
   14e5c:	e1a03000 	mov	r3, r0
   14e60:	e1a02003 	mov	r2, r3
   14e64:	e59f36c4 	ldr	r3, [pc, #1732]	; 15530 <__aeabi_f2uiz+0xccc>
   14e68:	e7832104 	str	r2, [r3, r4, lsl #2]
   14e6c:	e59f36c0 	ldr	r3, [pc, #1728]	; 15534 <__aeabi_f2uiz+0xcd0>
   14e70:	e5932000 	ldr	r2, [r3]
   14e74:	e1a03002 	mov	r3, r2
   14e78:	e1a03083 	mov	r3, r3, lsl #1
   14e7c:	e0833002 	add	r3, r3, r2
   14e80:	e1a03103 	mov	r3, r3, lsl #2
   14e84:	e0832002 	add	r2, r3, r2
   14e88:	e59f36b4 	ldr	r3, [pc, #1716]	; 15544 <__aeabi_f2uiz+0xce0>
   14e8c:	e5933000 	ldr	r3, [r3]
   14e90:	e0823003 	add	r3, r2, r3
   14e94:	e2434001 	sub	r4, r3, #1	; 0x1
   14e98:	e59f36a4 	ldr	r3, [pc, #1700]	; 15544 <__aeabi_f2uiz+0xce0>
   14e9c:	e5932000 	ldr	r2, [r3]
   14ea0:	e1a03002 	mov	r3, r2
   14ea4:	e1a03083 	mov	r3, r3, lsl #1
   14ea8:	e0833002 	add	r3, r3, r2
   14eac:	e1a03103 	mov	r3, r3, lsl #2
   14eb0:	e0832002 	add	r2, r3, r2
   14eb4:	e59f3678 	ldr	r3, [pc, #1656]	; 15534 <__aeabi_f2uiz+0xcd0>
   14eb8:	e5933000 	ldr	r3, [r3]
   14ebc:	e0823003 	add	r3, r2, r3
   14ec0:	e1a02103 	mov	r2, r3, lsl #2
   14ec4:	e59f3588 	ldr	r3, [pc, #1416]	; 15454 <__aeabi_f2uiz+0xbf0>
   14ec8:	e0823003 	add	r3, r2, r3
   14ecc:	e5931000 	ldr	r1, [r3]
   14ed0:	e59f365c 	ldr	r3, [pc, #1628]	; 15534 <__aeabi_f2uiz+0xcd0>
   14ed4:	e5932000 	ldr	r2, [r3]
   14ed8:	e1a03002 	mov	r3, r2
   14edc:	e1a03083 	mov	r3, r3, lsl #1
   14ee0:	e0833002 	add	r3, r3, r2
   14ee4:	e1a03103 	mov	r3, r3, lsl #2
   14ee8:	e0832002 	add	r2, r3, r2
   14eec:	e59f3650 	ldr	r3, [pc, #1616]	; 15544 <__aeabi_f2uiz+0xce0>
   14ef0:	e5933000 	ldr	r3, [r3]
   14ef4:	e0823003 	add	r3, r2, r3
   14ef8:	e2432001 	sub	r2, r3, #1	; 0x1
   14efc:	e59f3634 	ldr	r3, [pc, #1588]	; 15538 <__aeabi_f2uiz+0xcd4>
   14f00:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   14f04:	e1a00001 	mov	r0, r1
   14f08:	e1a01003 	mov	r1, r3
   14f0c:	ebfffd3b 	bl	14400 <__aeabi_fmul>
   14f10:	e1a03000 	mov	r3, r0
   14f14:	e1a02003 	mov	r2, r3
   14f18:	e59f3618 	ldr	r3, [pc, #1560]	; 15538 <__aeabi_f2uiz+0xcd4>
   14f1c:	e7832104 	str	r2, [r3, r4, lsl #2]
   14f20:	e59f361c 	ldr	r3, [pc, #1564]	; 15544 <__aeabi_f2uiz+0xce0>
   14f24:	e5932000 	ldr	r2, [r3]
   14f28:	e1a03002 	mov	r3, r2
   14f2c:	e1a03083 	mov	r3, r3, lsl #1
   14f30:	e0833002 	add	r3, r3, r2
   14f34:	e1a03103 	mov	r3, r3, lsl #2
   14f38:	e0832002 	add	r2, r3, r2
   14f3c:	e59f35f0 	ldr	r3, [pc, #1520]	; 15534 <__aeabi_f2uiz+0xcd0>
   14f40:	e5933000 	ldr	r3, [r3]
   14f44:	e0824003 	add	r4, r2, r3
   14f48:	e59f35f4 	ldr	r3, [pc, #1524]	; 15544 <__aeabi_f2uiz+0xce0>
   14f4c:	e5932000 	ldr	r2, [r3]
   14f50:	e1a03002 	mov	r3, r2
   14f54:	e1a03083 	mov	r3, r3, lsl #1
   14f58:	e0833002 	add	r3, r3, r2
   14f5c:	e1a03103 	mov	r3, r3, lsl #2
   14f60:	e0832002 	add	r2, r3, r2
   14f64:	e59f35c8 	ldr	r3, [pc, #1480]	; 15534 <__aeabi_f2uiz+0xcd0>
   14f68:	e5933000 	ldr	r3, [r3]
   14f6c:	e0823003 	add	r3, r2, r3
   14f70:	e1a02103 	mov	r2, r3, lsl #2
   14f74:	e59f34d8 	ldr	r3, [pc, #1240]	; 15454 <__aeabi_f2uiz+0xbf0>
   14f78:	e0823003 	add	r3, r2, r3
   14f7c:	e5931000 	ldr	r1, [r3]
   14f80:	e59f35bc 	ldr	r3, [pc, #1468]	; 15544 <__aeabi_f2uiz+0xce0>
   14f84:	e5932000 	ldr	r2, [r3]
   14f88:	e1a03002 	mov	r3, r2
   14f8c:	e1a03083 	mov	r3, r3, lsl #1
   14f90:	e0833002 	add	r3, r3, r2
   14f94:	e1a03103 	mov	r3, r3, lsl #2
   14f98:	e0832002 	add	r2, r3, r2
   14f9c:	e59f3590 	ldr	r3, [pc, #1424]	; 15534 <__aeabi_f2uiz+0xcd0>
   14fa0:	e5933000 	ldr	r3, [r3]
   14fa4:	e0822003 	add	r2, r2, r3
   14fa8:	e59f3580 	ldr	r3, [pc, #1408]	; 15530 <__aeabi_f2uiz+0xccc>
   14fac:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   14fb0:	e1a00001 	mov	r0, r1
   14fb4:	e1a01003 	mov	r1, r3
   14fb8:	ebfffd10 	bl	14400 <__aeabi_fmul>
   14fbc:	e1a03000 	mov	r3, r0
   14fc0:	e1a02003 	mov	r2, r3
   14fc4:	e59f3564 	ldr	r3, [pc, #1380]	; 15530 <__aeabi_f2uiz+0xccc>
   14fc8:	e7832104 	str	r2, [r3, r4, lsl #2]
   14fcc:	e59f3570 	ldr	r3, [pc, #1392]	; 15544 <__aeabi_f2uiz+0xce0>
   14fd0:	e5932000 	ldr	r2, [r3]
   14fd4:	e1a03002 	mov	r3, r2
   14fd8:	e1a03083 	mov	r3, r3, lsl #1
   14fdc:	e0833002 	add	r3, r3, r2
   14fe0:	e1a03103 	mov	r3, r3, lsl #2
   14fe4:	e0832002 	add	r2, r3, r2
   14fe8:	e59f3544 	ldr	r3, [pc, #1348]	; 15534 <__aeabi_f2uiz+0xcd0>
   14fec:	e5933000 	ldr	r3, [r3]
   14ff0:	e0824003 	add	r4, r2, r3
   14ff4:	e59f3548 	ldr	r3, [pc, #1352]	; 15544 <__aeabi_f2uiz+0xce0>
   14ff8:	e5932000 	ldr	r2, [r3]
   14ffc:	e1a03002 	mov	r3, r2
   15000:	e1a03083 	mov	r3, r3, lsl #1
   15004:	e0833002 	add	r3, r3, r2
   15008:	e1a03103 	mov	r3, r3, lsl #2
   1500c:	e0832002 	add	r2, r3, r2
   15010:	e59f351c 	ldr	r3, [pc, #1308]	; 15534 <__aeabi_f2uiz+0xcd0>
   15014:	e5933000 	ldr	r3, [r3]
   15018:	e0823003 	add	r3, r2, r3
   1501c:	e1a02103 	mov	r2, r3, lsl #2
   15020:	e59f342c 	ldr	r3, [pc, #1068]	; 15454 <__aeabi_f2uiz+0xbf0>
   15024:	e0823003 	add	r3, r2, r3
   15028:	e5931000 	ldr	r1, [r3]
   1502c:	e59f3510 	ldr	r3, [pc, #1296]	; 15544 <__aeabi_f2uiz+0xce0>
   15030:	e5932000 	ldr	r2, [r3]
   15034:	e1a03002 	mov	r3, r2
   15038:	e1a03083 	mov	r3, r3, lsl #1
   1503c:	e0833002 	add	r3, r3, r2
   15040:	e1a03103 	mov	r3, r3, lsl #2
   15044:	e0832002 	add	r2, r3, r2
   15048:	e59f34e4 	ldr	r3, [pc, #1252]	; 15534 <__aeabi_f2uiz+0xcd0>
   1504c:	e5933000 	ldr	r3, [r3]
   15050:	e0822003 	add	r2, r2, r3
   15054:	e59f34dc 	ldr	r3, [pc, #1244]	; 15538 <__aeabi_f2uiz+0xcd4>
   15058:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   1505c:	e1a00001 	mov	r0, r1
   15060:	e1a01003 	mov	r1, r3
   15064:	ebfffce5 	bl	14400 <__aeabi_fmul>
   15068:	e1a03000 	mov	r3, r0
   1506c:	e1a02003 	mov	r2, r3
   15070:	e59f34c0 	ldr	r3, [pc, #1216]	; 15538 <__aeabi_f2uiz+0xcd4>
   15074:	e7832104 	str	r2, [r3, r4, lsl #2]
   15078:	e59f33e0 	ldr	r3, [pc, #992]	; 15460 <__aeabi_f2uiz+0xbfc>
   1507c:	e5933000 	ldr	r3, [r3]
   15080:	e2432001 	sub	r2, r3, #1	; 0x1
   15084:	e59f33d4 	ldr	r3, [pc, #980]	; 15460 <__aeabi_f2uiz+0xbfc>
   15088:	e5832000 	str	r2, [r3]
   1508c:	e59f34b0 	ldr	r3, [pc, #1200]	; 15544 <__aeabi_f2uiz+0xce0>
   15090:	e5932000 	ldr	r2, [r3]
   15094:	e59f33c0 	ldr	r3, [pc, #960]	; 1545c <__aeabi_f2uiz+0xbf8>
   15098:	e5933000 	ldr	r3, [r3]
   1509c:	e0822003 	add	r2, r2, r3
   150a0:	e59f349c 	ldr	r3, [pc, #1180]	; 15544 <__aeabi_f2uiz+0xce0>
   150a4:	e5832000 	str	r2, [r3]
   150a8:	e59f33b0 	ldr	r3, [pc, #944]	; 15460 <__aeabi_f2uiz+0xbfc>
   150ac:	e5933000 	ldr	r3, [r3]
   150b0:	e3530000 	cmp	r3, #0	; 0x0
   150b4:	cafffeb8 	bgt	14b9c <__aeabi_f2uiz+0x338>
   150b8:	e59f3474 	ldr	r3, [pc, #1140]	; 15534 <__aeabi_f2uiz+0xcd0>
   150bc:	e5934000 	ldr	r4, [r3]
   150c0:	e59f346c 	ldr	r3, [pc, #1132]	; 15534 <__aeabi_f2uiz+0xcd0>
   150c4:	e5933000 	ldr	r3, [r3]
   150c8:	e2833001 	add	r3, r3, #1	; 0x1
   150cc:	e1a00003 	mov	r0, r3
   150d0:	ebfffc93 	bl	14324 <__aeabi_i2f>
   150d4:	e1a02000 	mov	r2, r0
   150d8:	e59f3388 	ldr	r3, [pc, #904]	; 15468 <__aeabi_f2uiz+0xc04>
   150dc:	e7832104 	str	r2, [r3, r4, lsl #2]
   150e0:	e59f344c 	ldr	r3, [pc, #1100]	; 15534 <__aeabi_f2uiz+0xcd0>
   150e4:	e5934000 	ldr	r4, [r3]
   150e8:	e59f3444 	ldr	r3, [pc, #1092]	; 15534 <__aeabi_f2uiz+0xcd0>
   150ec:	e5933000 	ldr	r3, [r3]
   150f0:	e1a00003 	mov	r0, r3
   150f4:	ebfffc8a 	bl	14324 <__aeabi_i2f>
   150f8:	e1a02000 	mov	r2, r0
   150fc:	e59f3368 	ldr	r3, [pc, #872]	; 1546c <__aeabi_f2uiz+0xc08>
   15100:	e7832104 	str	r2, [r3, r4, lsl #2]
   15104:	e59f3428 	ldr	r3, [pc, #1064]	; 15534 <__aeabi_f2uiz+0xcd0>
   15108:	e5933000 	ldr	r3, [r3]
   1510c:	e2832001 	add	r2, r3, #1	; 0x1
   15110:	e59f341c 	ldr	r3, [pc, #1052]	; 15534 <__aeabi_f2uiz+0xcd0>
   15114:	e5832000 	str	r2, [r3]
   15118:	e59f3414 	ldr	r3, [pc, #1044]	; 15534 <__aeabi_f2uiz+0xcd0>
   1511c:	e5932000 	ldr	r2, [r3]
   15120:	e59f33b8 	ldr	r3, [pc, #952]	; 154e0 <__aeabi_f2uiz+0xc7c>
   15124:	e5933000 	ldr	r3, [r3]
   15128:	e1520003 	cmp	r2, r3
   1512c:	dafffe5b 	ble	14aa0 <__aeabi_f2uiz+0x23c>
   15130:	e59f23ec 	ldr	r2, [pc, #1004]	; 15524 <__aeabi_f2uiz+0xcc0>
   15134:	e59f33d8 	ldr	r3, [pc, #984]	; 15514 <__aeabi_f2uiz+0xcb0>
   15138:	e5823038 	str	r3, [r2, #56]
   1513c:	e59f2390 	ldr	r2, [pc, #912]	; 154d4 <__aeabi_f2uiz+0xc70>
   15140:	e59f3328 	ldr	r3, [pc, #808]	; 15470 <__aeabi_f2uiz+0xc0c>
   15144:	e5823000 	str	r3, [r2]
   15148:	e59f3384 	ldr	r3, [pc, #900]	; 154d4 <__aeabi_f2uiz+0xc70>
   1514c:	e5932000 	ldr	r2, [r3]
   15150:	e59f33b8 	ldr	r3, [pc, #952]	; 15510 <__aeabi_f2uiz+0xcac>
   15154:	e5832000 	str	r2, [r3]
   15158:	e59f33b0 	ldr	r3, [pc, #944]	; 15510 <__aeabi_f2uiz+0xcac>
   1515c:	e5932000 	ldr	r2, [r3]
   15160:	e59f33a4 	ldr	r3, [pc, #932]	; 1550c <__aeabi_f2uiz+0xca8>
   15164:	e5832000 	str	r2, [r3]
   15168:	e59f339c 	ldr	r3, [pc, #924]	; 1550c <__aeabi_f2uiz+0xca8>
   1516c:	e5932000 	ldr	r2, [r3]
   15170:	e59f33b4 	ldr	r3, [pc, #948]	; 1552c <__aeabi_f2uiz+0xcc8>
   15174:	e5832000 	str	r2, [r3]
   15178:	ea00082f 	b	1723c <__aeabi_f2uiz+0x29d8>
   1517c:	e59f32c8 	ldr	r3, [pc, #712]	; 1544c <__aeabi_f2uiz+0xbe8>
   15180:	e5933000 	ldr	r3, [r3]
   15184:	e59b0008 	ldr	r0, [fp, #8]
   15188:	e1a01003 	mov	r1, r3
   1518c:	ebfffbf2 	bl	1415c <__aeabi_fsub>
   15190:	e1a03000 	mov	r3, r0
   15194:	e1a02003 	mov	r2, r3
   15198:	e59f339c 	ldr	r3, [pc, #924]	; 1553c <__aeabi_f2uiz+0xcd8>
   1519c:	e5832000 	str	r2, [r3]
   151a0:	e59f3384 	ldr	r3, [pc, #900]	; 1552c <__aeabi_f2uiz+0xcc8>
   151a4:	e5933000 	ldr	r3, [r3]
   151a8:	e1a00003 	mov	r0, r3
   151ac:	e59f1360 	ldr	r1, [pc, #864]	; 15514 <__aeabi_f2uiz+0xcb0>
   151b0:	ebfffd52 	bl	14700 <__lesf2>
   151b4:	e1a03000 	mov	r3, r0
   151b8:	e3530000 	cmp	r3, #0	; 0x0
   151bc:	ba000000 	blt	151c4 <__aeabi_f2uiz+0x960>
   151c0:	ea000008 	b	151e8 <__aeabi_f2uiz+0x984>
   151c4:	e59f3370 	ldr	r3, [pc, #880]	; 1553c <__aeabi_f2uiz+0xcd8>
   151c8:	e5933000 	ldr	r3, [r3]
   151cc:	e1a00003 	mov	r0, r3
   151d0:	e59f133c 	ldr	r1, [pc, #828]	; 15514 <__aeabi_f2uiz+0xcb0>
   151d4:	ebfffd49 	bl	14700 <__lesf2>
   151d8:	e1a03000 	mov	r3, r0
   151dc:	e3530000 	cmp	r3, #0	; 0x0
   151e0:	ba000000 	blt	151e8 <__aeabi_f2uiz+0x984>
   151e4:	eaffffff 	b	151e8 <__aeabi_f2uiz+0x984>
   151e8:	e59f2284 	ldr	r2, [pc, #644]	; 15474 <__aeabi_f2uiz+0xc10>
   151ec:	e59f3284 	ldr	r3, [pc, #644]	; 15478 <__aeabi_f2uiz+0xc14>
   151f0:	e5823000 	str	r3, [r2]
   151f4:	e59f3278 	ldr	r3, [pc, #632]	; 15474 <__aeabi_f2uiz+0xc10>
   151f8:	e5933000 	ldr	r3, [r3]
   151fc:	e1a00003 	mov	r0, r3
   15200:	e59f1274 	ldr	r1, [pc, #628]	; 1547c <__aeabi_f2uiz+0xc18>
   15204:	ebfffce3 	bl	14598 <__aeabi_fdiv>
   15208:	e1a03000 	mov	r3, r0
   1520c:	e1a02003 	mov	r2, r3
   15210:	e59f3268 	ldr	r3, [pc, #616]	; 15480 <__aeabi_f2uiz+0xc1c>
   15214:	e5832000 	str	r2, [r3]
   15218:	e59f3260 	ldr	r3, [pc, #608]	; 15480 <__aeabi_f2uiz+0xc1c>
   1521c:	e5933000 	ldr	r3, [r3]
   15220:	e1a00003 	mov	r0, r3
   15224:	e59b1004 	ldr	r1, [fp, #4]
   15228:	ebfffc74 	bl	14400 <__aeabi_fmul>
   1522c:	e1a03000 	mov	r3, r0
   15230:	e1a02003 	mov	r2, r3
   15234:	e59f3248 	ldr	r3, [pc, #584]	; 15484 <__aeabi_f2uiz+0xc20>
   15238:	e5832000 	str	r2, [r3]
   1523c:	e59f323c 	ldr	r3, [pc, #572]	; 15480 <__aeabi_f2uiz+0xc1c>
   15240:	e5933000 	ldr	r3, [r3]
   15244:	e1a00003 	mov	r0, r3
   15248:	e51b102c 	ldr	r1, [fp, #-44]
   1524c:	ebfffc6b 	bl	14400 <__aeabi_fmul>
   15250:	e1a03000 	mov	r3, r0
   15254:	e1a02003 	mov	r2, r3
   15258:	e59f3228 	ldr	r3, [pc, #552]	; 15488 <__aeabi_f2uiz+0xc24>
   1525c:	e5832000 	str	r2, [r3]
   15260:	e59f321c 	ldr	r3, [pc, #540]	; 15484 <__aeabi_f2uiz+0xc20>
   15264:	e5933000 	ldr	r3, [r3]
   15268:	e1a00003 	mov	r0, r3
   1526c:	ebfff9d2 	bl	139bc <__aeabi_f2d>
   15270:	e1a03000 	mov	r3, r0
   15274:	e1a04001 	mov	r4, r1
   15278:	e1a00003 	mov	r0, r3
   1527c:	e1a01004 	mov	r1, r4
   15280:	eb002021 	bl	1d30c <__sin_from_arm>
   15284:	e1a03000 	mov	r3, r0
   15288:	e1a04001 	mov	r4, r1
   1528c:	e1a00003 	mov	r0, r3
   15290:	e1a01004 	mov	r1, r4
   15294:	ebfffb86 	bl	140b4 <__aeabi_d2f>
   15298:	e1a02000 	mov	r2, r0
   1529c:	e59f31e8 	ldr	r3, [pc, #488]	; 1548c <__aeabi_f2uiz+0xc28>
   152a0:	e5832000 	str	r2, [r3]
   152a4:	e59f31dc 	ldr	r3, [pc, #476]	; 15488 <__aeabi_f2uiz+0xc24>
   152a8:	e5933000 	ldr	r3, [r3]
   152ac:	e1a00003 	mov	r0, r3
   152b0:	ebfff9c1 	bl	139bc <__aeabi_f2d>
   152b4:	e1a03000 	mov	r3, r0
   152b8:	e1a04001 	mov	r4, r1
   152bc:	e1a00003 	mov	r0, r3
   152c0:	e1a01004 	mov	r1, r4
   152c4:	eb002010 	bl	1d30c <__sin_from_arm>
   152c8:	e1a03000 	mov	r3, r0
   152cc:	e1a04001 	mov	r4, r1
   152d0:	e1a00003 	mov	r0, r3
   152d4:	e1a01004 	mov	r1, r4
   152d8:	ebfffb75 	bl	140b4 <__aeabi_d2f>
   152dc:	e1a02000 	mov	r2, r0
   152e0:	e59f31e0 	ldr	r3, [pc, #480]	; 154c8 <__aeabi_f2uiz+0xc64>
   152e4:	e5832000 	str	r2, [r3]
   152e8:	e59f3194 	ldr	r3, [pc, #404]	; 15484 <__aeabi_f2uiz+0xc20>
   152ec:	e5933000 	ldr	r3, [r3]
   152f0:	e1a00003 	mov	r0, r3
   152f4:	ebfff9b0 	bl	139bc <__aeabi_f2d>
   152f8:	e1a03000 	mov	r3, r0
   152fc:	e1a04001 	mov	r4, r1
   15300:	e1a00003 	mov	r0, r3
   15304:	e1a01004 	mov	r1, r4
   15308:	eb001fe4 	bl	1d2a0 <__cos_from_arm>
   1530c:	e1a03000 	mov	r3, r0
   15310:	e1a04001 	mov	r4, r1
   15314:	e1a00003 	mov	r0, r3
   15318:	e1a01004 	mov	r1, r4
   1531c:	ebfffb64 	bl	140b4 <__aeabi_d2f>
   15320:	e1a02000 	mov	r2, r0
   15324:	e59f3164 	ldr	r3, [pc, #356]	; 15490 <__aeabi_f2uiz+0xc2c>
   15328:	e5832000 	str	r2, [r3]
   1532c:	e59f3154 	ldr	r3, [pc, #340]	; 15488 <__aeabi_f2uiz+0xc24>
   15330:	e5933000 	ldr	r3, [r3]
   15334:	e1a00003 	mov	r0, r3
   15338:	ebfff99f 	bl	139bc <__aeabi_f2d>
   1533c:	e1a03000 	mov	r3, r0
   15340:	e1a04001 	mov	r4, r1
   15344:	e1a00003 	mov	r0, r3
   15348:	e1a01004 	mov	r1, r4
   1534c:	eb001fd3 	bl	1d2a0 <__cos_from_arm>
   15350:	e1a03000 	mov	r3, r0
   15354:	e1a04001 	mov	r4, r1
   15358:	e1a00003 	mov	r0, r3
   1535c:	e1a01004 	mov	r1, r4
   15360:	ebfffb53 	bl	140b4 <__aeabi_d2f>
   15364:	e1a02000 	mov	r2, r0
   15368:	e59f3154 	ldr	r3, [pc, #340]	; 154c4 <__aeabi_f2uiz+0xc60>
   1536c:	e5832000 	str	r2, [r3]
   15370:	e59f3150 	ldr	r3, [pc, #336]	; 154c8 <__aeabi_f2uiz+0xc64>
   15374:	e5932000 	ldr	r2, [r3]
   15378:	e59f3148 	ldr	r3, [pc, #328]	; 154c8 <__aeabi_f2uiz+0xc64>
   1537c:	e5933000 	ldr	r3, [r3]
   15380:	e1a00002 	mov	r0, r2
   15384:	e1a01003 	mov	r1, r3
   15388:	ebfffc1c 	bl	14400 <__aeabi_fmul>
   1538c:	e1a03000 	mov	r3, r0
   15390:	e1a02003 	mov	r2, r3
   15394:	e59f311c 	ldr	r3, [pc, #284]	; 154b8 <__aeabi_f2uiz+0xc54>
   15398:	e5832000 	str	r2, [r3]
   1539c:	e59f3120 	ldr	r3, [pc, #288]	; 154c4 <__aeabi_f2uiz+0xc60>
   153a0:	e5932000 	ldr	r2, [r3]
   153a4:	e59f3118 	ldr	r3, [pc, #280]	; 154c4 <__aeabi_f2uiz+0xc60>
   153a8:	e5933000 	ldr	r3, [r3]
   153ac:	e1a00002 	mov	r0, r2
   153b0:	e1a01003 	mov	r1, r3
   153b4:	ebfffc11 	bl	14400 <__aeabi_fmul>
   153b8:	e1a03000 	mov	r3, r0
   153bc:	e1a02003 	mov	r2, r3
   153c0:	e59f30e8 	ldr	r3, [pc, #232]	; 154b0 <__aeabi_f2uiz+0xc4c>
   153c4:	e5832000 	str	r2, [r3]
   153c8:	e59f30bc 	ldr	r3, [pc, #188]	; 1548c <__aeabi_f2uiz+0xc28>
   153cc:	e5932000 	ldr	r2, [r3]
   153d0:	e59f3100 	ldr	r3, [pc, #256]	; 154d8 <__aeabi_f2uiz+0xc74>
   153d4:	e5832004 	str	r2, [r3, #4]
   153d8:	e59f30b0 	ldr	r3, [pc, #176]	; 15490 <__aeabi_f2uiz+0xc2c>
   153dc:	e5932000 	ldr	r2, [r3]
   153e0:	e59f30f4 	ldr	r3, [pc, #244]	; 154dc <__aeabi_f2uiz+0xc78>
   153e4:	e5832004 	str	r2, [r3, #4]
   153e8:	e59f311c 	ldr	r3, [pc, #284]	; 1550c <__aeabi_f2uiz+0xca8>
   153ec:	e5933000 	ldr	r3, [r3]
   153f0:	e51b0028 	ldr	r0, [fp, #-40]
   153f4:	e1a01003 	mov	r1, r3
   153f8:	ebfffcc2 	bl	14708 <__cmpsf2>
   153fc:	e1a03000 	mov	r3, r0
   15400:	e3530000 	cmp	r3, #0	; 0x0
   15404:	1a00004f 	bne	15548 <__aeabi_f2uiz+0xce4>
   15408:	e59f3100 	ldr	r3, [pc, #256]	; 15510 <__aeabi_f2uiz+0xcac>
   1540c:	e5933000 	ldr	r3, [r3]
   15410:	e51b002c 	ldr	r0, [fp, #-44]
   15414:	e1a01003 	mov	r1, r3
   15418:	ebfffcba 	bl	14708 <__cmpsf2>
   1541c:	e1a03000 	mov	r3, r0
   15420:	e3530000 	cmp	r3, #0	; 0x0
   15424:	1a000047 	bne	15548 <__aeabi_f2uiz+0xce4>
   15428:	ea000196 	b	15a88 <__aeabi_f2uiz+0x1224>
   1542c:	40001680 	andmi	r1, r0, r0, lsl #13
   15430:	3f800000 	svccc	0x00800000
   15434:	400013d0 	ldrmid	r1, [r0], -r0
   15438:	45c75119 	strmib	r5, [r7, #281]
   1543c:	400013cc 	andmi	r1, r0, ip, asr #7
   15440:	45c6a605 	strmib	sl, [r6, #1541]
   15444:	45c7199a 	strmib	r1, [r7, #2458]
   15448:	400013b4 	strmih	r1, [r0], -r4
   1544c:	400013ac 	andmi	r1, r0, ip, lsr #7
   15450:	44faa000 	ldrmibt	sl, [sl]
   15454:	40001784 	andmi	r1, r0, r4, lsl #15
   15458:	40001f80 	andmi	r1, r0, r0, lsl #31
   1545c:	40001f7c 	andmi	r1, r0, ip, ror pc
   15460:	40001f78 	andmi	r1, r0, r8, ror pc
   15464:	400013a8 	andmi	r1, r0, r8, lsr #7
   15468:	400016e8 	andmi	r1, r0, r8, ror #13
   1546c:	400016b4 	strmih	r1, [r0], -r4
   15470:	c47a0000 	ldrgtbt	r0, [sl]
   15474:	400013d8 	ldrmid	r1, [r0], -r8
   15478:	40490fdb 	ldrmid	r0, [r9], #-251
   1547c:	43340000 	teqmi	r4, #0	; 0x0
   15480:	400013d4 	ldrmid	r1, [r0], -r4
   15484:	40001390 	mulmi	r0, r0, r3
   15488:	4000138c 	andmi	r1, r0, ip, lsl #7
   1548c:	40001388 	andmi	r1, r0, r8, lsl #7
   15490:	40001380 	andmi	r1, r0, r0, lsl #7
   15494:	40001368 	andmi	r1, r0, r8, ror #6
   15498:	4000136c 	andmi	r1, r0, ip, ror #6
   1549c:	400013b8 	strmih	r1, [r0], -r8
   154a0:	400013b0 	strmih	r1, [r0], -r0
   154a4:	40001370 	andmi	r1, r0, r0, ror r3
   154a8:	4000135c 	andmi	r1, r0, ip, asr r3
   154ac:	400013c4 	andmi	r1, r0, r4, asr #7
   154b0:	40001374 	andmi	r1, r0, r4, ror r3
   154b4:	400013c0 	andmi	r1, r0, r0, asr #7
   154b8:	40001378 	andmi	r1, r0, r8, ror r3
   154bc:	40001350 	andmi	r1, r0, r0, asr r3
   154c0:	400013bc 	strmih	r1, [r0], -ip
   154c4:	4000137c 	andmi	r1, r0, ip, ror r3
   154c8:	40001384 	andmi	r1, r0, r4, lsl #7
   154cc:	40001354 	andmi	r1, r0, r4, asr r3
   154d0:	4000134c 	andmi	r1, r0, ip, asr #6
   154d4:	40001398 	mulmi	r0, r8, r3
   154d8:	40001750 	andmi	r1, r0, r0, asr r7
   154dc:	4000171c 	andmi	r1, r0, ip, lsl r7
   154e0:	40001f8c 	andmi	r1, r0, ip, lsl #31
   154e4:	400013c8 	andmi	r1, r0, r8, asr #7
   154e8:	40001358 	andmi	r1, r0, r8, asr r3
   154ec:	40001334 	andmi	r1, r0, r4, lsr r3
   154f0:	40001338 	andmi	r1, r0, r8, lsr r3
   154f4:	4000133c 	andmi	r1, r0, ip, lsr r3
   154f8:	40001340 	andmi	r1, r0, r0, asr #6
   154fc:	40001348 	andmi	r1, r0, r8, asr #6
   15500:	40001344 	andmi	r1, r0, r4, asr #6
   15504:	40001f74 	andmi	r1, r0, r4, ror pc
   15508:	40001f70 	andmi	r1, r0, r0, ror pc
   1550c:	400013a0 	andmi	r1, r0, r0, lsr #7
   15510:	4000139c 	mulmi	r0, ip, r3
   15514:	00000000 	andeq	r0, r0, r0
   15518:	40001364 	andmi	r1, r0, r4, ror #6
   1551c:	40000888 	andmi	r0, r0, r8, lsl #17
   15520:	40001360 	andmi	r1, r0, r0, ror #6
   15524:	400013dc 	ldrmid	r1, [r0], -ip
   15528:	40001a28 	andmi	r1, r0, r8, lsr #20
   1552c:	400013a4 	andmi	r1, r0, r4, lsr #7
   15530:	4000088c 	andmi	r0, r0, ip, lsl #17
   15534:	40001f88 	andmi	r1, r0, r8, lsl #31
   15538:	40000b30 	andmi	r0, r0, r0, lsr fp
   1553c:	40001394 	mulmi	r0, r4, r3
   15540:	40001ccc 	andmi	r1, r0, ip, asr #25
   15544:	40001f84 	andmi	r1, r0, r4, lsl #31
   15548:	e51f30a4 	ldr	r3, [pc, #-164]	; 154ac <__aeabi_f2uiz+0xc48>
   1554c:	e5934000 	ldr	r4, [r3]
   15550:	e51f3098 	ldr	r3, [pc, #-152]	; 154c0 <__aeabi_f2uiz+0xc5c>
   15554:	e5932000 	ldr	r2, [r3]
   15558:	e51f30a8 	ldr	r3, [pc, #-168]	; 154b8 <__aeabi_f2uiz+0xc54>
   1555c:	e5933000 	ldr	r3, [r3]
   15560:	e1a00002 	mov	r0, r2
   15564:	e1a01003 	mov	r1, r3
   15568:	ebfffba4 	bl	14400 <__aeabi_fmul>
   1556c:	e1a03000 	mov	r3, r0
   15570:	e1a00004 	mov	r0, r4
   15574:	e1a01003 	mov	r1, r3
   15578:	ebfffaf7 	bl	1415c <__aeabi_fsub>
   1557c:	e1a03000 	mov	r3, r0
   15580:	e1a00003 	mov	r0, r3
   15584:	ebfff90c 	bl	139bc <__aeabi_f2d>
   15588:	e1a03000 	mov	r3, r0
   1558c:	e1a04001 	mov	r4, r1
   15590:	e1a00003 	mov	r0, r3
   15594:	e1a01004 	mov	r1, r4
   15598:	eb001f4f 	bl	1d2dc <__sqrt_from_arm>
   1559c:	e1a03000 	mov	r3, r0
   155a0:	e1a04001 	mov	r4, r1
   155a4:	e1a00003 	mov	r0, r3
   155a8:	e1a01004 	mov	r1, r4
   155ac:	ebfffac0 	bl	140b4 <__aeabi_d2f>
   155b0:	e1a02000 	mov	r2, r0
   155b4:	e51f3118 	ldr	r3, [pc, #-280]	; 154a4 <__aeabi_f2uiz+0xc40>
   155b8:	e5832000 	str	r2, [r3]
   155bc:	e51f3120 	ldr	r3, [pc, #-288]	; 154a4 <__aeabi_f2uiz+0xc40>
   155c0:	e5933000 	ldr	r3, [r3]
   155c4:	e1a00003 	mov	r0, r3
   155c8:	e51b1028 	ldr	r1, [fp, #-40]
   155cc:	ebfffb8b 	bl	14400 <__aeabi_fmul>
   155d0:	e1a03000 	mov	r3, r0
   155d4:	e1a02003 	mov	r2, r3
   155d8:	e51f3148 	ldr	r3, [pc, #-328]	; 15498 <__aeabi_f2uiz+0xc34>
   155dc:	e5832000 	str	r2, [r3]
   155e0:	e51f3150 	ldr	r3, [pc, #-336]	; 15498 <__aeabi_f2uiz+0xc34>
   155e4:	e5932000 	ldr	r2, [r3]
   155e8:	e51f3144 	ldr	r3, [pc, #-324]	; 154ac <__aeabi_f2uiz+0xc48>
   155ec:	e5933000 	ldr	r3, [r3]
   155f0:	e1a00002 	mov	r0, r2
   155f4:	e1a01003 	mov	r1, r3
   155f8:	ebfffad8 	bl	14160 <__addsf3>
   155fc:	e1a03000 	mov	r3, r0
   15600:	e1a04003 	mov	r4, r3
   15604:	e51f3174 	ldr	r3, [pc, #-372]	; 15498 <__aeabi_f2uiz+0xc34>
   15608:	e5932000 	ldr	r2, [r3]
   1560c:	e51f3160 	ldr	r3, [pc, #-352]	; 154b4 <__aeabi_f2uiz+0xc50>
   15610:	e5933000 	ldr	r3, [r3]
   15614:	e1a00002 	mov	r0, r2
   15618:	e1a01003 	mov	r1, r3
   1561c:	ebfffacf 	bl	14160 <__addsf3>
   15620:	e1a03000 	mov	r3, r0
   15624:	e1a00004 	mov	r0, r4
   15628:	e1a01003 	mov	r1, r3
   1562c:	ebfffbd9 	bl	14598 <__aeabi_fdiv>
   15630:	e1a03000 	mov	r3, r0
   15634:	e1a05003 	mov	r5, r3
   15638:	e51f31a8 	ldr	r3, [pc, #-424]	; 15498 <__aeabi_f2uiz+0xc34>
   1563c:	e5932000 	ldr	r2, [r3]
   15640:	e51f319c 	ldr	r3, [pc, #-412]	; 154ac <__aeabi_f2uiz+0xc48>
   15644:	e5933000 	ldr	r3, [r3]
   15648:	e1a00002 	mov	r0, r2
   1564c:	e1a01003 	mov	r1, r3
   15650:	ebfffac2 	bl	14160 <__addsf3>
   15654:	e1a03000 	mov	r3, r0
   15658:	e1a04003 	mov	r4, r3
   1565c:	e51f31cc 	ldr	r3, [pc, #-460]	; 15498 <__aeabi_f2uiz+0xc34>
   15660:	e5932000 	ldr	r2, [r3]
   15664:	e51f31b8 	ldr	r3, [pc, #-440]	; 154b4 <__aeabi_f2uiz+0xc50>
   15668:	e5933000 	ldr	r3, [r3]
   1566c:	e1a00002 	mov	r0, r2
   15670:	e1a01003 	mov	r1, r3
   15674:	ebfffab9 	bl	14160 <__addsf3>
   15678:	e1a03000 	mov	r3, r0
   1567c:	e1a00004 	mov	r0, r4
   15680:	e1a01003 	mov	r1, r3
   15684:	ebfffbc3 	bl	14598 <__aeabi_fdiv>
   15688:	e1a03000 	mov	r3, r0
   1568c:	e1a00005 	mov	r0, r5
   15690:	e1a01003 	mov	r1, r3
   15694:	ebfffb59 	bl	14400 <__aeabi_fmul>
   15698:	e1a03000 	mov	r3, r0
   1569c:	e1a02003 	mov	r2, r3
   156a0:	e51f3214 	ldr	r3, [pc, #-532]	; 15494 <__aeabi_f2uiz+0xc30>
   156a4:	e5832000 	str	r2, [r3]
   156a8:	e51f31e8 	ldr	r3, [pc, #-488]	; 154c8 <__aeabi_f2uiz+0xc64>
   156ac:	e5933000 	ldr	r3, [r3]
   156b0:	e1a00003 	mov	r0, r3
   156b4:	ebfff8c0 	bl	139bc <__aeabi_f2d>
   156b8:	e1a05000 	mov	r5, r0
   156bc:	e1a06001 	mov	r6, r1
   156c0:	e51f3234 	ldr	r3, [pc, #-564]	; 15494 <__aeabi_f2uiz+0xc30>
   156c4:	e5932000 	ldr	r2, [r3]
   156c8:	e51f3220 	ldr	r3, [pc, #-544]	; 154b0 <__aeabi_f2uiz+0xc4c>
   156cc:	e5933000 	ldr	r3, [r3]
   156d0:	e1a00002 	mov	r0, r2
   156d4:	e1a01003 	mov	r1, r3
   156d8:	ebfffb48 	bl	14400 <__aeabi_fmul>
   156dc:	e1a03000 	mov	r3, r0
   156e0:	e1a02003 	mov	r2, r3
   156e4:	e51f3234 	ldr	r3, [pc, #-564]	; 154b8 <__aeabi_f2uiz+0xc54>
   156e8:	e5933000 	ldr	r3, [r3]
   156ec:	e1a00002 	mov	r0, r2
   156f0:	e1a01003 	mov	r1, r3
   156f4:	ebfffa99 	bl	14160 <__addsf3>
   156f8:	e1a03000 	mov	r3, r0
   156fc:	e1a00003 	mov	r0, r3
   15700:	ebfff8ad 	bl	139bc <__aeabi_f2d>
   15704:	e1a03000 	mov	r3, r0
   15708:	e1a04001 	mov	r4, r1
   1570c:	e1a00003 	mov	r0, r3
   15710:	e1a01004 	mov	r1, r4
   15714:	eb001ef0 	bl	1d2dc <__sqrt_from_arm>
   15718:	e1a03000 	mov	r3, r0
   1571c:	e1a04001 	mov	r4, r1
   15720:	e1a00005 	mov	r0, r5
   15724:	e1a01006 	mov	r1, r6
   15728:	e1a02003 	mov	r2, r3
   1572c:	e1a03004 	mov	r3, r4
   15730:	ebfff975 	bl	13d0c <__aeabi_ddiv>
   15734:	e1a03000 	mov	r3, r0
   15738:	e1a04001 	mov	r4, r1
   1573c:	e1a00003 	mov	r0, r3
   15740:	e1a01004 	mov	r1, r4
   15744:	ebfffa5a 	bl	140b4 <__aeabi_d2f>
   15748:	e1a02000 	mov	r2, r0
   1574c:	e51f323c 	ldr	r3, [pc, #-572]	; 15518 <__aeabi_f2uiz+0xcb4>
   15750:	e5832000 	str	r2, [r3]
   15754:	e51f3244 	ldr	r3, [pc, #-580]	; 15518 <__aeabi_f2uiz+0xcb4>
   15758:	e5932000 	ldr	r2, [r3]
   1575c:	e51f324c 	ldr	r3, [pc, #-588]	; 15518 <__aeabi_f2uiz+0xcb4>
   15760:	e5933000 	ldr	r3, [r3]
   15764:	e1a00002 	mov	r0, r2
   15768:	e1a01003 	mov	r1, r3
   1576c:	ebfffb23 	bl	14400 <__aeabi_fmul>
   15770:	e1a03000 	mov	r3, r0
   15774:	e1a00003 	mov	r0, r3
   15778:	ebfff88f 	bl	139bc <__aeabi_f2d>
   1577c:	e1a03000 	mov	r3, r0
   15780:	e1a04001 	mov	r4, r1
   15784:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
   15788:	e2800603 	add	r0, r0, #3145728	; 0x300000
   1578c:	e3a01000 	mov	r1, #0	; 0x0
   15790:	e1a02003 	mov	r2, r3
   15794:	e1a03004 	mov	r3, r4
   15798:	ebfff7ad 	bl	13654 <__aeabi_dsub>
   1579c:	e1a03000 	mov	r3, r0
   157a0:	e1a04001 	mov	r4, r1
   157a4:	e1a00003 	mov	r0, r3
   157a8:	e1a01004 	mov	r1, r4
   157ac:	eb001eca 	bl	1d2dc <__sqrt_from_arm>
   157b0:	e1a03000 	mov	r3, r0
   157b4:	e1a04001 	mov	r4, r1
   157b8:	e1a00003 	mov	r0, r3
   157bc:	e1a01004 	mov	r1, r4
   157c0:	ebfffa3b 	bl	140b4 <__aeabi_d2f>
   157c4:	e1a02000 	mov	r2, r0
   157c8:	e51f32b0 	ldr	r3, [pc, #-688]	; 15520 <__aeabi_f2uiz+0xcbc>
   157cc:	e5832000 	str	r2, [r3]
   157d0:	e51b0028 	ldr	r0, [fp, #-40]
   157d4:	e51b1028 	ldr	r1, [fp, #-40]
   157d8:	ebfffb08 	bl	14400 <__aeabi_fmul>
   157dc:	e1a03000 	mov	r3, r0
   157e0:	e1a00003 	mov	r0, r3
   157e4:	ebfff874 	bl	139bc <__aeabi_f2d>
   157e8:	e1a05000 	mov	r5, r0
   157ec:	e1a06001 	mov	r6, r1
   157f0:	e51f3360 	ldr	r3, [pc, #-864]	; 15498 <__aeabi_f2uiz+0xc34>
   157f4:	e5933000 	ldr	r3, [r3]
   157f8:	e1a00003 	mov	r0, r3
   157fc:	ebfff86e 	bl	139bc <__aeabi_f2d>
   15800:	e1a03000 	mov	r3, r0
   15804:	e1a04001 	mov	r4, r1
   15808:	e1a00003 	mov	r0, r3
   1580c:	e1a01004 	mov	r1, r4
   15810:	e1a02003 	mov	r2, r3
   15814:	e1a03004 	mov	r3, r4
   15818:	ebfff78e 	bl	13658 <__adddf3>
   1581c:	e1a03000 	mov	r3, r0
   15820:	e1a04001 	mov	r4, r1
   15824:	e1a00005 	mov	r0, r5
   15828:	e1a01006 	mov	r1, r6
   1582c:	e1a02003 	mov	r2, r3
   15830:	e1a03004 	mov	r3, r4
   15834:	ebfff787 	bl	13658 <__adddf3>
   15838:	e1a03000 	mov	r3, r0
   1583c:	e1a04001 	mov	r4, r1
   15840:	e1a05003 	mov	r5, r3
   15844:	e1a06004 	mov	r6, r4
   15848:	e51f33b4 	ldr	r3, [pc, #-948]	; 1549c <__aeabi_f2uiz+0xc38>
   1584c:	e5934000 	ldr	r4, [r3]
   15850:	e51f33b8 	ldr	r3, [pc, #-952]	; 154a0 <__aeabi_f2uiz+0xc3c>
   15854:	e5932000 	ldr	r2, [r3]
   15858:	e51f33a8 	ldr	r3, [pc, #-936]	; 154b8 <__aeabi_f2uiz+0xc54>
   1585c:	e5933000 	ldr	r3, [r3]
   15860:	e1a00002 	mov	r0, r2
   15864:	e1a01003 	mov	r1, r3
   15868:	ebfffae4 	bl	14400 <__aeabi_fmul>
   1586c:	e1a03000 	mov	r3, r0
   15870:	e1a00004 	mov	r0, r4
   15874:	e1a01003 	mov	r1, r3
   15878:	ebfffa37 	bl	1415c <__aeabi_fsub>
   1587c:	e1a03000 	mov	r3, r0
   15880:	e1a04003 	mov	r4, r3
   15884:	e51f33e8 	ldr	r3, [pc, #-1000]	; 154a4 <__aeabi_f2uiz+0xc40>
   15888:	e5932000 	ldr	r2, [r3]
   1588c:	e51f33f0 	ldr	r3, [pc, #-1008]	; 154a4 <__aeabi_f2uiz+0xc40>
   15890:	e5933000 	ldr	r3, [r3]
   15894:	e1a00002 	mov	r0, r2
   15898:	e1a01003 	mov	r1, r3
   1589c:	ebfffad7 	bl	14400 <__aeabi_fmul>
   158a0:	e1a03000 	mov	r3, r0
   158a4:	e1a00004 	mov	r0, r4
   158a8:	e1a01003 	mov	r1, r3
   158ac:	ebfffb39 	bl	14598 <__aeabi_fdiv>
   158b0:	e1a03000 	mov	r3, r0
   158b4:	e1a00003 	mov	r0, r3
   158b8:	ebfff83f 	bl	139bc <__aeabi_f2d>
   158bc:	e1a03000 	mov	r3, r0
   158c0:	e1a04001 	mov	r4, r1
   158c4:	e1a00005 	mov	r0, r5
   158c8:	e1a01006 	mov	r1, r6
   158cc:	e1a02003 	mov	r2, r3
   158d0:	e1a03004 	mov	r3, r4
   158d4:	ebfff75f 	bl	13658 <__adddf3>
   158d8:	e1a03000 	mov	r3, r0
   158dc:	e1a04001 	mov	r4, r1
   158e0:	e1a00003 	mov	r0, r3
   158e4:	e1a01004 	mov	r1, r4
   158e8:	ebfff9f1 	bl	140b4 <__aeabi_d2f>
   158ec:	e1a02000 	mov	r2, r0
   158f0:	e51f3450 	ldr	r3, [pc, #-1104]	; 154a8 <__aeabi_f2uiz+0xc44>
   158f4:	e5832000 	str	r2, [r3]
   158f8:	e51f3458 	ldr	r3, [pc, #-1112]	; 154a8 <__aeabi_f2uiz+0xc44>
   158fc:	e5933000 	ldr	r3, [r3]
   15900:	e1a00003 	mov	r0, r3
   15904:	ebfff82c 	bl	139bc <__aeabi_f2d>
   15908:	e1a03000 	mov	r3, r0
   1590c:	e1a04001 	mov	r4, r1
   15910:	e1a00003 	mov	r0, r3
   15914:	e1a01004 	mov	r1, r4
   15918:	eb001e6f 	bl	1d2dc <__sqrt_from_arm>
   1591c:	e1a03000 	mov	r3, r0
   15920:	e1a04001 	mov	r4, r1
   15924:	e1a00003 	mov	r0, r3
   15928:	e1a01004 	mov	r1, r4
   1592c:	ebfff9e0 	bl	140b4 <__aeabi_d2f>
   15930:	e1a02000 	mov	r2, r0
   15934:	e51f3454 	ldr	r3, [pc, #-1108]	; 154e8 <__aeabi_f2uiz+0xc84>
   15938:	e5832000 	str	r2, [r3]
   1593c:	e51f3498 	ldr	r3, [pc, #-1176]	; 154ac <__aeabi_f2uiz+0xc48>
   15940:	e5932000 	ldr	r2, [r3]
   15944:	e51f349c 	ldr	r3, [pc, #-1180]	; 154b0 <__aeabi_f2uiz+0xc4c>
   15948:	e5933000 	ldr	r3, [r3]
   1594c:	e1a00002 	mov	r0, r2
   15950:	e1a01003 	mov	r1, r3
   15954:	ebfffaa9 	bl	14400 <__aeabi_fmul>
   15958:	e1a03000 	mov	r3, r0
   1595c:	e1a04003 	mov	r4, r3
   15960:	e51f34b4 	ldr	r3, [pc, #-1204]	; 154b4 <__aeabi_f2uiz+0xc50>
   15964:	e5932000 	ldr	r2, [r3]
   15968:	e51f34b8 	ldr	r3, [pc, #-1208]	; 154b8 <__aeabi_f2uiz+0xc54>
   1596c:	e5933000 	ldr	r3, [r3]
   15970:	e1a00002 	mov	r0, r2
   15974:	e1a01003 	mov	r1, r3
   15978:	ebfffaa0 	bl	14400 <__aeabi_fmul>
   1597c:	e1a03000 	mov	r3, r0
   15980:	e1a00004 	mov	r0, r4
   15984:	e1a01003 	mov	r1, r3
   15988:	ebfff9f4 	bl	14160 <__addsf3>
   1598c:	e1a03000 	mov	r3, r0
   15990:	e1a00003 	mov	r0, r3
   15994:	ebfff808 	bl	139bc <__aeabi_f2d>
   15998:	e1a03000 	mov	r3, r0
   1599c:	e1a04001 	mov	r4, r1
   159a0:	e1a00003 	mov	r0, r3
   159a4:	e1a01004 	mov	r1, r4
   159a8:	eb001e4b 	bl	1d2dc <__sqrt_from_arm>
   159ac:	e1a03000 	mov	r3, r0
   159b0:	e1a04001 	mov	r4, r1
   159b4:	e1a00003 	mov	r0, r3
   159b8:	e1a01004 	mov	r1, r4
   159bc:	ebfff9bc 	bl	140b4 <__aeabi_d2f>
   159c0:	e1a02000 	mov	r2, r0
   159c4:	e51f3500 	ldr	r3, [pc, #-1280]	; 154cc <__aeabi_f2uiz+0xc68>
   159c8:	e5832000 	str	r2, [r3]
   159cc:	e51f3508 	ldr	r3, [pc, #-1288]	; 154cc <__aeabi_f2uiz+0xc68>
   159d0:	e5933000 	ldr	r3, [r3]
   159d4:	e1a00003 	mov	r0, r3
   159d8:	e51b1028 	ldr	r1, [fp, #-40]
   159dc:	ebfff9df 	bl	14160 <__addsf3>
   159e0:	e1a03000 	mov	r3, r0
   159e4:	e1a02003 	mov	r2, r3
   159e8:	e51f3508 	ldr	r3, [pc, #-1288]	; 154e8 <__aeabi_f2uiz+0xc84>
   159ec:	e5933000 	ldr	r3, [r3]
   159f0:	e1a00002 	mov	r0, r2
   159f4:	e1a01003 	mov	r1, r3
   159f8:	ebfffae6 	bl	14598 <__aeabi_fdiv>
   159fc:	e1a03000 	mov	r3, r0
   15a00:	e1a02003 	mov	r2, r3
   15a04:	e51f3550 	ldr	r3, [pc, #-1360]	; 154bc <__aeabi_f2uiz+0xc58>
   15a08:	e5832000 	str	r2, [r3]
   15a0c:	e51f3554 	ldr	r3, [pc, #-1364]	; 154c0 <__aeabi_f2uiz+0xc5c>
   15a10:	e5932000 	ldr	r2, [r3]
   15a14:	e51f3558 	ldr	r3, [pc, #-1368]	; 154c4 <__aeabi_f2uiz+0xc60>
   15a18:	e5933000 	ldr	r3, [r3]
   15a1c:	e1a00002 	mov	r0, r2
   15a20:	e1a01003 	mov	r1, r3
   15a24:	ebfffa75 	bl	14400 <__aeabi_fmul>
   15a28:	e1a03000 	mov	r3, r0
   15a2c:	e1a02003 	mov	r2, r3
   15a30:	e51f3570 	ldr	r3, [pc, #-1392]	; 154c8 <__aeabi_f2uiz+0xc64>
   15a34:	e5933000 	ldr	r3, [r3]
   15a38:	e1a00002 	mov	r0, r2
   15a3c:	e1a01003 	mov	r1, r3
   15a40:	ebfffa6e 	bl	14400 <__aeabi_fmul>
   15a44:	e1a03000 	mov	r3, r0
   15a48:	e1a04003 	mov	r4, r3
   15a4c:	e51f356c 	ldr	r3, [pc, #-1388]	; 154e8 <__aeabi_f2uiz+0xc84>
   15a50:	e5932000 	ldr	r2, [r3]
   15a54:	e51f3590 	ldr	r3, [pc, #-1424]	; 154cc <__aeabi_f2uiz+0xc68>
   15a58:	e5933000 	ldr	r3, [r3]
   15a5c:	e1a00002 	mov	r0, r2
   15a60:	e1a01003 	mov	r1, r3
   15a64:	ebfffa65 	bl	14400 <__aeabi_fmul>
   15a68:	e1a03000 	mov	r3, r0
   15a6c:	e1a00004 	mov	r0, r4
   15a70:	e1a01003 	mov	r1, r3
   15a74:	ebfffac7 	bl	14598 <__aeabi_fdiv>
   15a78:	e1a03000 	mov	r3, r0
   15a7c:	e1a02003 	mov	r2, r3
   15a80:	e51f35b8 	ldr	r3, [pc, #-1464]	; 154d0 <__aeabi_f2uiz+0xc6c>
   15a84:	e5832000 	str	r2, [r3]
   15a88:	e51f35bc 	ldr	r3, [pc, #-1468]	; 154d4 <__aeabi_f2uiz+0xc70>
   15a8c:	e5933000 	ldr	r3, [r3]
   15a90:	e59b0004 	ldr	r0, [fp, #4]
   15a94:	e1a01003 	mov	r1, r3
   15a98:	ebfffb1a 	bl	14708 <__cmpsf2>
   15a9c:	e1a03000 	mov	r3, r0
   15aa0:	e3530000 	cmp	r3, #0	; 0x0
   15aa4:	1a000000 	bne	15aac <__aeabi_f2uiz+0x1248>
   15aa8:	ea00004e 	b	15be8 <__aeabi_f2uiz+0x1384>
   15aac:	e51f2570 	ldr	r2, [pc, #-1392]	; 15544 <__aeabi_f2uiz+0xce0>
   15ab0:	e3a03002 	mov	r3, #2	; 0x2
   15ab4:	e5823000 	str	r3, [r2]
   15ab8:	ea000044 	b	15bd0 <__aeabi_f2uiz+0x136c>
   15abc:	e51f3580 	ldr	r3, [pc, #-1408]	; 15544 <__aeabi_f2uiz+0xce0>
   15ac0:	e5934000 	ldr	r4, [r3]
   15ac4:	e51f35f4 	ldr	r3, [pc, #-1524]	; 154d8 <__aeabi_f2uiz+0xc74>
   15ac8:	e5931004 	ldr	r1, [r3, #4]
   15acc:	e51f3590 	ldr	r3, [pc, #-1424]	; 15544 <__aeabi_f2uiz+0xce0>
   15ad0:	e5933000 	ldr	r3, [r3]
   15ad4:	e2432001 	sub	r2, r3, #1	; 0x1
   15ad8:	e51f3604 	ldr	r3, [pc, #-1540]	; 154dc <__aeabi_f2uiz+0xc78>
   15adc:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   15ae0:	e1a00001 	mov	r0, r1
   15ae4:	e1a01003 	mov	r1, r3
   15ae8:	ebfffa44 	bl	14400 <__aeabi_fmul>
   15aec:	e1a03000 	mov	r3, r0
   15af0:	e1a05003 	mov	r5, r3
   15af4:	e51f3620 	ldr	r3, [pc, #-1568]	; 154dc <__aeabi_f2uiz+0xc78>
   15af8:	e5931004 	ldr	r1, [r3, #4]
   15afc:	e51f35c0 	ldr	r3, [pc, #-1472]	; 15544 <__aeabi_f2uiz+0xce0>
   15b00:	e5933000 	ldr	r3, [r3]
   15b04:	e2432001 	sub	r2, r3, #1	; 0x1
   15b08:	e51f3638 	ldr	r3, [pc, #-1592]	; 154d8 <__aeabi_f2uiz+0xc74>
   15b0c:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   15b10:	e1a00001 	mov	r0, r1
   15b14:	e1a01003 	mov	r1, r3
   15b18:	ebfffa38 	bl	14400 <__aeabi_fmul>
   15b1c:	e1a03000 	mov	r3, r0
   15b20:	e1a00005 	mov	r0, r5
   15b24:	e1a01003 	mov	r1, r3
   15b28:	ebfff98c 	bl	14160 <__addsf3>
   15b2c:	e1a03000 	mov	r3, r0
   15b30:	e1a02003 	mov	r2, r3
   15b34:	e51f3664 	ldr	r3, [pc, #-1636]	; 154d8 <__aeabi_f2uiz+0xc74>
   15b38:	e7832104 	str	r2, [r3, r4, lsl #2]
   15b3c:	e51f3600 	ldr	r3, [pc, #-1536]	; 15544 <__aeabi_f2uiz+0xce0>
   15b40:	e5934000 	ldr	r4, [r3]
   15b44:	e51f3670 	ldr	r3, [pc, #-1648]	; 154dc <__aeabi_f2uiz+0xc78>
   15b48:	e5931004 	ldr	r1, [r3, #4]
   15b4c:	e51f3610 	ldr	r3, [pc, #-1552]	; 15544 <__aeabi_f2uiz+0xce0>
   15b50:	e5933000 	ldr	r3, [r3]
   15b54:	e2432001 	sub	r2, r3, #1	; 0x1
   15b58:	e51f3684 	ldr	r3, [pc, #-1668]	; 154dc <__aeabi_f2uiz+0xc78>
   15b5c:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   15b60:	e1a00001 	mov	r0, r1
   15b64:	e1a01003 	mov	r1, r3
   15b68:	ebfffa24 	bl	14400 <__aeabi_fmul>
   15b6c:	e1a03000 	mov	r3, r0
   15b70:	e1a05003 	mov	r5, r3
   15b74:	e51f36a4 	ldr	r3, [pc, #-1700]	; 154d8 <__aeabi_f2uiz+0xc74>
   15b78:	e5931004 	ldr	r1, [r3, #4]
   15b7c:	e51f3640 	ldr	r3, [pc, #-1600]	; 15544 <__aeabi_f2uiz+0xce0>
   15b80:	e5933000 	ldr	r3, [r3]
   15b84:	e2432001 	sub	r2, r3, #1	; 0x1
   15b88:	e51f36b8 	ldr	r3, [pc, #-1720]	; 154d8 <__aeabi_f2uiz+0xc74>
   15b8c:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   15b90:	e1a00001 	mov	r0, r1
   15b94:	e1a01003 	mov	r1, r3
   15b98:	ebfffa18 	bl	14400 <__aeabi_fmul>
   15b9c:	e1a03000 	mov	r3, r0
   15ba0:	e1a00005 	mov	r0, r5
   15ba4:	e1a01003 	mov	r1, r3
   15ba8:	ebfff96b 	bl	1415c <__aeabi_fsub>
   15bac:	e1a03000 	mov	r3, r0
   15bb0:	e1a02003 	mov	r2, r3
   15bb4:	e51f36e0 	ldr	r3, [pc, #-1760]	; 154dc <__aeabi_f2uiz+0xc78>
   15bb8:	e7832104 	str	r2, [r3, r4, lsl #2]
   15bbc:	e51f3680 	ldr	r3, [pc, #-1664]	; 15544 <__aeabi_f2uiz+0xce0>
   15bc0:	e5933000 	ldr	r3, [r3]
   15bc4:	e2832001 	add	r2, r3, #1	; 0x1
   15bc8:	e51f368c 	ldr	r3, [pc, #-1676]	; 15544 <__aeabi_f2uiz+0xce0>
   15bcc:	e5832000 	str	r2, [r3]
   15bd0:	e51f3694 	ldr	r3, [pc, #-1684]	; 15544 <__aeabi_f2uiz+0xce0>
   15bd4:	e5932000 	ldr	r2, [r3]
   15bd8:	e51f3700 	ldr	r3, [pc, #-1792]	; 154e0 <__aeabi_f2uiz+0xc7c>
   15bdc:	e5933000 	ldr	r3, [r3]
   15be0:	e1520003 	cmp	r2, r3
   15be4:	daffffb4 	ble	15abc <__aeabi_f2uiz+0x1258>
   15be8:	e51f370c 	ldr	r3, [pc, #-1804]	; 154e4 <__aeabi_f2uiz+0xc80>
   15bec:	e5932000 	ldr	r2, [r3]
   15bf0:	e51f3710 	ldr	r3, [pc, #-1808]	; 154e8 <__aeabi_f2uiz+0xc84>
   15bf4:	e5933000 	ldr	r3, [r3]
   15bf8:	e1a00002 	mov	r0, r2
   15bfc:	e1a01003 	mov	r1, r3
   15c00:	ebfffa64 	bl	14598 <__aeabi_fdiv>
   15c04:	e1a03000 	mov	r3, r0
   15c08:	e1a02003 	mov	r2, r3
   15c0c:	e51f3718 	ldr	r3, [pc, #-1816]	; 154fc <__aeabi_f2uiz+0xc98>
   15c10:	e5832000 	str	r2, [r3]
   15c14:	e51f3720 	ldr	r3, [pc, #-1824]	; 154fc <__aeabi_f2uiz+0xc98>
   15c18:	e5932000 	ldr	r2, [r3]
   15c1c:	e51f3728 	ldr	r3, [pc, #-1832]	; 154fc <__aeabi_f2uiz+0xc98>
   15c20:	e5933000 	ldr	r3, [r3]
   15c24:	e1a00002 	mov	r0, r2
   15c28:	e1a01003 	mov	r1, r3
   15c2c:	ebfff9f3 	bl	14400 <__aeabi_fmul>
   15c30:	e1a03000 	mov	r3, r0
   15c34:	e1a02003 	mov	r2, r3
   15c38:	e51f3740 	ldr	r3, [pc, #-1856]	; 15500 <__aeabi_f2uiz+0xc9c>
   15c3c:	e5832000 	str	r2, [r3]
   15c40:	e51f275c 	ldr	r2, [pc, #-1884]	; 154ec <__aeabi_f2uiz+0xc88>
   15c44:	e51f3738 	ldr	r3, [pc, #-1848]	; 15514 <__aeabi_f2uiz+0xcb0>
   15c48:	e5823000 	str	r3, [r2]
   15c4c:	e51f3768 	ldr	r3, [pc, #-1896]	; 154ec <__aeabi_f2uiz+0xc88>
   15c50:	e5932000 	ldr	r2, [r3]
   15c54:	e51f376c 	ldr	r3, [pc, #-1900]	; 154f0 <__aeabi_f2uiz+0xc8c>
   15c58:	e5832000 	str	r2, [r3]
   15c5c:	e51f3774 	ldr	r3, [pc, #-1908]	; 154f0 <__aeabi_f2uiz+0xc8c>
   15c60:	e5932000 	ldr	r2, [r3]
   15c64:	e51f3778 	ldr	r3, [pc, #-1912]	; 154f4 <__aeabi_f2uiz+0xc90>
   15c68:	e5832000 	str	r2, [r3]
   15c6c:	e51f3780 	ldr	r3, [pc, #-1920]	; 154f4 <__aeabi_f2uiz+0xc90>
   15c70:	e5932000 	ldr	r2, [r3]
   15c74:	e51f3784 	ldr	r3, [pc, #-1924]	; 154f8 <__aeabi_f2uiz+0xc94>
   15c78:	e5832000 	str	r2, [r3]
   15c7c:	e51f2750 	ldr	r2, [pc, #-1872]	; 15534 <__aeabi_f2uiz+0xcd0>
   15c80:	e3a03001 	mov	r3, #1	; 0x1
   15c84:	e5823000 	str	r3, [r2]
   15c88:	ea0003e7 	b	16c2c <__aeabi_f2uiz+0x23c8>
   15c8c:	e51f3794 	ldr	r3, [pc, #-1940]	; 15500 <__aeabi_f2uiz+0xc9c>
   15c90:	e5932000 	ldr	r2, [r3]
   15c94:	e51f37a0 	ldr	r3, [pc, #-1952]	; 154fc <__aeabi_f2uiz+0xc98>
   15c98:	e5933000 	ldr	r3, [r3]
   15c9c:	e1a00002 	mov	r0, r2
   15ca0:	e1a01003 	mov	r1, r3
   15ca4:	ebfff9d5 	bl	14400 <__aeabi_fmul>
   15ca8:	e1a03000 	mov	r3, r0
   15cac:	e1a02003 	mov	r2, r3
   15cb0:	e51f37b8 	ldr	r3, [pc, #-1976]	; 15500 <__aeabi_f2uiz+0xc9c>
   15cb4:	e5832000 	str	r2, [r3]
   15cb8:	e51f277c 	ldr	r2, [pc, #-1916]	; 15544 <__aeabi_f2uiz+0xce0>
   15cbc:	e3a03000 	mov	r3, #0	; 0x0
   15cc0:	e5823000 	str	r3, [r2]
   15cc4:	e51f27c8 	ldr	r2, [pc, #-1992]	; 15504 <__aeabi_f2uiz+0xca0>
   15cc8:	e3a03001 	mov	r3, #1	; 0x1
   15ccc:	e5823000 	str	r3, [r2]
   15cd0:	e51f37a4 	ldr	r3, [pc, #-1956]	; 15534 <__aeabi_f2uiz+0xcd0>
   15cd4:	e5932000 	ldr	r2, [r3]
   15cd8:	e51f379c 	ldr	r3, [pc, #-1948]	; 15544 <__aeabi_f2uiz+0xce0>
   15cdc:	e5933000 	ldr	r3, [r3]
   15ce0:	e0822003 	add	r2, r2, r3
   15ce4:	e51f37e8 	ldr	r3, [pc, #-2024]	; 15504 <__aeabi_f2uiz+0xca0>
   15ce8:	e5933000 	ldr	r3, [r3]
   15cec:	e0822003 	add	r2, r2, r3
   15cf0:	e51f37f4 	ldr	r3, [pc, #-2036]	; 15504 <__aeabi_f2uiz+0xca0>
   15cf4:	e5933000 	ldr	r3, [r3]
   15cf8:	e1a00002 	mov	r0, r2
   15cfc:	e1a01003 	mov	r1, r3
   15d00:	eb001d63 	bl	1d294 <____divsi3_from_arm>
   15d04:	e1a03000 	mov	r3, r0
   15d08:	e1a02003 	mov	r2, r3
   15d0c:	e51f380c 	ldr	r3, [pc, #-2060]	; 15508 <__aeabi_f2uiz+0xca4>
   15d10:	e5832000 	str	r2, [r3]
   15d14:	ea0003bb 	b	16c08 <__aeabi_f2uiz+0x23a4>
   15d18:	e51f3814 	ldr	r3, [pc, #-2068]	; 1550c <__aeabi_f2uiz+0xca8>
   15d1c:	e5933000 	ldr	r3, [r3]
   15d20:	e51b0028 	ldr	r0, [fp, #-40]
   15d24:	e1a01003 	mov	r1, r3
   15d28:	ebfffa76 	bl	14708 <__cmpsf2>
   15d2c:	e1a03000 	mov	r3, r0
   15d30:	e3530000 	cmp	r3, #0	; 0x0
   15d34:	1a000008 	bne	15d5c <__aeabi_f2uiz+0x14f8>
   15d38:	e51f3830 	ldr	r3, [pc, #-2096]	; 15510 <__aeabi_f2uiz+0xcac>
   15d3c:	e5933000 	ldr	r3, [r3]
   15d40:	e51b002c 	ldr	r0, [fp, #-44]
   15d44:	e1a01003 	mov	r1, r3
   15d48:	ebfffa6e 	bl	14708 <__cmpsf2>
   15d4c:	e1a03000 	mov	r3, r0
   15d50:	e3530000 	cmp	r3, #0	; 0x0
   15d54:	1a000000 	bne	15d5c <__aeabi_f2uiz+0x14f8>
   15d58:	ea0001be 	b	16458 <__aeabi_f2uiz+0x1bf4>
   15d5c:	e51f3830 	ldr	r3, [pc, #-2096]	; 15534 <__aeabi_f2uiz+0xcd0>
   15d60:	e5932000 	ldr	r2, [r3]
   15d64:	e51f3828 	ldr	r3, [pc, #-2088]	; 15544 <__aeabi_f2uiz+0xce0>
   15d68:	e5933000 	ldr	r3, [r3]
   15d6c:	e1520003 	cmp	r2, r3
   15d70:	1a000065 	bne	15f0c <__aeabi_f2uiz+0x16a8>
   15d74:	e51f3838 	ldr	r3, [pc, #-2104]	; 15544 <__aeabi_f2uiz+0xce0>
   15d78:	e5932000 	ldr	r2, [r3]
   15d7c:	e1a03002 	mov	r3, r2
   15d80:	e1a03083 	mov	r3, r3, lsl #1
   15d84:	e0833002 	add	r3, r3, r2
   15d88:	e1a03103 	mov	r3, r3, lsl #2
   15d8c:	e0832002 	add	r2, r3, r2
   15d90:	e51f3864 	ldr	r3, [pc, #-2148]	; 15534 <__aeabi_f2uiz+0xcd0>
   15d94:	e5933000 	ldr	r3, [r3]
   15d98:	e0823003 	add	r3, r2, r3
   15d9c:	e1a02103 	mov	r2, r3, lsl #2
   15da0:	e51f388c 	ldr	r3, [pc, #-2188]	; 1551c <__aeabi_f2uiz+0xcb8>
   15da4:	e5933000 	ldr	r3, [r3]
   15da8:	e0824003 	add	r4, r2, r3
   15dac:	e51f3880 	ldr	r3, [pc, #-2176]	; 15534 <__aeabi_f2uiz+0xcd0>
   15db0:	e5933000 	ldr	r3, [r3]
   15db4:	e1a03103 	mov	r3, r3, lsl #2
   15db8:	e1a02003 	mov	r2, r3
   15dbc:	e51f38a8 	ldr	r3, [pc, #-2216]	; 1551c <__aeabi_f2uiz+0xcb8>
   15dc0:	e5933000 	ldr	r3, [r3]
   15dc4:	e0821003 	add	r1, r2, r3
   15dc8:	e51f388c 	ldr	r3, [pc, #-2188]	; 15544 <__aeabi_f2uiz+0xce0>
   15dcc:	e5932000 	ldr	r2, [r3]
   15dd0:	e1a03002 	mov	r3, r2
   15dd4:	e1a03083 	mov	r3, r3, lsl #1
   15dd8:	e0833002 	add	r3, r3, r2
   15ddc:	e1a03103 	mov	r3, r3, lsl #2
   15de0:	e0833002 	add	r3, r3, r2
   15de4:	e1a03103 	mov	r3, r3, lsl #2
   15de8:	e0813003 	add	r3, r1, r3
   15dec:	e2433038 	sub	r3, r3, #56	; 0x38
   15df0:	e5932000 	ldr	r2, [r3]
   15df4:	e51f38dc 	ldr	r3, [pc, #-2268]	; 15520 <__aeabi_f2uiz+0xcbc>
   15df8:	e5933000 	ldr	r3, [r3]
   15dfc:	e1a00002 	mov	r0, r2
   15e00:	e1a01003 	mov	r1, r3
   15e04:	ebfff97d 	bl	14400 <__aeabi_fmul>
   15e08:	e1a03000 	mov	r3, r0
   15e0c:	e5843000 	str	r3, [r4]
   15e10:	e51f38d4 	ldr	r3, [pc, #-2260]	; 15544 <__aeabi_f2uiz+0xce0>
   15e14:	e5934000 	ldr	r4, [r3]
   15e18:	e51f38ec 	ldr	r3, [pc, #-2284]	; 15534 <__aeabi_f2uiz+0xcd0>
   15e1c:	e5935000 	ldr	r5, [r3]
   15e20:	e51f38e4 	ldr	r3, [pc, #-2276]	; 15544 <__aeabi_f2uiz+0xce0>
   15e24:	e5933000 	ldr	r3, [r3]
   15e28:	e2432001 	sub	r2, r3, #1	; 0x1
   15e2c:	e51f3900 	ldr	r3, [pc, #-2304]	; 15534 <__aeabi_f2uiz+0xcd0>
   15e30:	e5933000 	ldr	r3, [r3]
   15e34:	e2431001 	sub	r1, r3, #1	; 0x1
   15e38:	e51f0918 	ldr	r0, [pc, #-2328]	; 15528 <__aeabi_f2uiz+0xcc4>
   15e3c:	e1a03002 	mov	r3, r2
   15e40:	e1a03083 	mov	r3, r3, lsl #1
   15e44:	e0833002 	add	r3, r3, r2
   15e48:	e1a03103 	mov	r3, r3, lsl #2
   15e4c:	e0833002 	add	r3, r3, r2
   15e50:	e0833001 	add	r3, r3, r1
   15e54:	e7902103 	ldr	r2, [r0, r3, lsl #2]
   15e58:	e51f3940 	ldr	r3, [pc, #-2368]	; 15520 <__aeabi_f2uiz+0xcbc>
   15e5c:	e5933000 	ldr	r3, [r3]
   15e60:	e1a00002 	mov	r0, r2
   15e64:	e1a01003 	mov	r1, r3
   15e68:	ebfff964 	bl	14400 <__aeabi_fmul>
   15e6c:	e1a03000 	mov	r3, r0
   15e70:	e1a06003 	mov	r6, r3
   15e74:	e51f3948 	ldr	r3, [pc, #-2376]	; 15534 <__aeabi_f2uiz+0xcd0>
   15e78:	e5933000 	ldr	r3, [r3]
   15e7c:	e1a03103 	mov	r3, r3, lsl #2
   15e80:	e1a02003 	mov	r2, r3
   15e84:	e51f3970 	ldr	r3, [pc, #-2416]	; 1551c <__aeabi_f2uiz+0xcb8>
   15e88:	e5933000 	ldr	r3, [r3]
   15e8c:	e0821003 	add	r1, r2, r3
   15e90:	e51f3954 	ldr	r3, [pc, #-2388]	; 15544 <__aeabi_f2uiz+0xce0>
   15e94:	e5932000 	ldr	r2, [r3]
   15e98:	e1a03002 	mov	r3, r2
   15e9c:	e1a03083 	mov	r3, r3, lsl #1
   15ea0:	e0833002 	add	r3, r3, r2
   15ea4:	e1a03103 	mov	r3, r3, lsl #2
   15ea8:	e0833002 	add	r3, r3, r2
   15eac:	e1a03103 	mov	r3, r3, lsl #2
   15eb0:	e0813003 	add	r3, r1, r3
   15eb4:	e2433038 	sub	r3, r3, #56	; 0x38
   15eb8:	e5932000 	ldr	r2, [r3]
   15ebc:	e51f39ac 	ldr	r3, [pc, #-2476]	; 15518 <__aeabi_f2uiz+0xcb4>
   15ec0:	e5933000 	ldr	r3, [r3]
   15ec4:	e1a00002 	mov	r0, r2
   15ec8:	e1a01003 	mov	r1, r3
   15ecc:	ebfff94b 	bl	14400 <__aeabi_fmul>
   15ed0:	e1a03000 	mov	r3, r0
   15ed4:	e1a00006 	mov	r0, r6
   15ed8:	e1a01003 	mov	r1, r3
   15edc:	ebfff89f 	bl	14160 <__addsf3>
   15ee0:	e1a03000 	mov	r3, r0
   15ee4:	e1a02003 	mov	r2, r3
   15ee8:	e51f19c8 	ldr	r1, [pc, #-2504]	; 15528 <__aeabi_f2uiz+0xcc4>
   15eec:	e1a03004 	mov	r3, r4
   15ef0:	e1a03083 	mov	r3, r3, lsl #1
   15ef4:	e0833004 	add	r3, r3, r4
   15ef8:	e1a03103 	mov	r3, r3, lsl #2
   15efc:	e0833004 	add	r3, r3, r4
   15f00:	e0833005 	add	r3, r3, r5
   15f04:	e7812103 	str	r2, [r1, r3, lsl #2]
   15f08:	ea000152 	b	16458 <__aeabi_f2uiz+0x1bf4>
   15f0c:	e51f39e0 	ldr	r3, [pc, #-2528]	; 15534 <__aeabi_f2uiz+0xcd0>
   15f10:	e5933000 	ldr	r3, [r3]
   15f14:	e3530001 	cmp	r3, #1	; 0x1
   15f18:	1a000068 	bne	160c0 <__aeabi_f2uiz+0x185c>
   15f1c:	e51f39e0 	ldr	r3, [pc, #-2528]	; 15544 <__aeabi_f2uiz+0xce0>
   15f20:	e5933000 	ldr	r3, [r3]
   15f24:	e3530000 	cmp	r3, #0	; 0x0
   15f28:	1a000064 	bne	160c0 <__aeabi_f2uiz+0x185c>
   15f2c:	e51f39f0 	ldr	r3, [pc, #-2544]	; 15544 <__aeabi_f2uiz+0xce0>
   15f30:	e5932000 	ldr	r2, [r3]
   15f34:	e1a03002 	mov	r3, r2
   15f38:	e1a03083 	mov	r3, r3, lsl #1
   15f3c:	e0833002 	add	r3, r3, r2
   15f40:	e1a03103 	mov	r3, r3, lsl #2
   15f44:	e0832002 	add	r2, r3, r2
   15f48:	e51f3a1c 	ldr	r3, [pc, #-2588]	; 15534 <__aeabi_f2uiz+0xcd0>
   15f4c:	e5933000 	ldr	r3, [r3]
   15f50:	e0823003 	add	r3, r2, r3
   15f54:	e1a02103 	mov	r2, r3, lsl #2
   15f58:	e51f3a44 	ldr	r3, [pc, #-2628]	; 1551c <__aeabi_f2uiz+0xcb8>
   15f5c:	e5933000 	ldr	r3, [r3]
   15f60:	e0824003 	add	r4, r2, r3
   15f64:	e51f3a38 	ldr	r3, [pc, #-2616]	; 15534 <__aeabi_f2uiz+0xcd0>
   15f68:	e5933000 	ldr	r3, [r3]
   15f6c:	e1a03103 	mov	r3, r3, lsl #2
   15f70:	e1a02003 	mov	r2, r3
   15f74:	e51f3a60 	ldr	r3, [pc, #-2656]	; 1551c <__aeabi_f2uiz+0xcb8>
   15f78:	e5933000 	ldr	r3, [r3]
   15f7c:	e0821003 	add	r1, r2, r3
   15f80:	e51f3a44 	ldr	r3, [pc, #-2628]	; 15544 <__aeabi_f2uiz+0xce0>
   15f84:	e5932000 	ldr	r2, [r3]
   15f88:	e1a03002 	mov	r3, r2
   15f8c:	e1a03083 	mov	r3, r3, lsl #1
   15f90:	e0833002 	add	r3, r3, r2
   15f94:	e1a03103 	mov	r3, r3, lsl #2
   15f98:	e0833002 	add	r3, r3, r2
   15f9c:	e1a03103 	mov	r3, r3, lsl #2
   15fa0:	e0813003 	add	r3, r1, r3
   15fa4:	e2433004 	sub	r3, r3, #4	; 0x4
   15fa8:	e5932000 	ldr	r2, [r3]
   15fac:	e51f3a9c 	ldr	r3, [pc, #-2716]	; 15518 <__aeabi_f2uiz+0xcb4>
   15fb0:	e5933000 	ldr	r3, [r3]
   15fb4:	e1a00002 	mov	r0, r2
   15fb8:	e1a01003 	mov	r1, r3
   15fbc:	ebfff90f 	bl	14400 <__aeabi_fmul>
   15fc0:	e1a03000 	mov	r3, r0
   15fc4:	e5843000 	str	r3, [r4]
   15fc8:	e51f3a8c 	ldr	r3, [pc, #-2700]	; 15544 <__aeabi_f2uiz+0xce0>
   15fcc:	e5934000 	ldr	r4, [r3]
   15fd0:	e51f3aa4 	ldr	r3, [pc, #-2724]	; 15534 <__aeabi_f2uiz+0xcd0>
   15fd4:	e5935000 	ldr	r5, [r3]
   15fd8:	e51f3a9c 	ldr	r3, [pc, #-2716]	; 15544 <__aeabi_f2uiz+0xce0>
   15fdc:	e5932000 	ldr	r2, [r3]
   15fe0:	e51f3ab4 	ldr	r3, [pc, #-2740]	; 15534 <__aeabi_f2uiz+0xcd0>
   15fe4:	e5933000 	ldr	r3, [r3]
   15fe8:	e2431001 	sub	r1, r3, #1	; 0x1
   15fec:	e51f0acc 	ldr	r0, [pc, #-2764]	; 15528 <__aeabi_f2uiz+0xcc4>
   15ff0:	e1a03002 	mov	r3, r2
   15ff4:	e1a03083 	mov	r3, r3, lsl #1
   15ff8:	e0833002 	add	r3, r3, r2
   15ffc:	e1a03103 	mov	r3, r3, lsl #2
   16000:	e0833002 	add	r3, r3, r2
   16004:	e0833001 	add	r3, r3, r1
   16008:	e7902103 	ldr	r2, [r0, r3, lsl #2]
   1600c:	e51f3afc 	ldr	r3, [pc, #-2812]	; 15518 <__aeabi_f2uiz+0xcb4>
   16010:	e5933000 	ldr	r3, [r3]
   16014:	e1a00002 	mov	r0, r2
   16018:	e1a01003 	mov	r1, r3
   1601c:	ebfff8f7 	bl	14400 <__aeabi_fmul>
   16020:	e1a03000 	mov	r3, r0
   16024:	e1a06003 	mov	r6, r3
   16028:	e51f3afc 	ldr	r3, [pc, #-2812]	; 15534 <__aeabi_f2uiz+0xcd0>
   1602c:	e5933000 	ldr	r3, [r3]
   16030:	e1a03103 	mov	r3, r3, lsl #2
   16034:	e1a02003 	mov	r2, r3
   16038:	e51f3b24 	ldr	r3, [pc, #-2852]	; 1551c <__aeabi_f2uiz+0xcb8>
   1603c:	e5933000 	ldr	r3, [r3]
   16040:	e0821003 	add	r1, r2, r3
   16044:	e51f3b08 	ldr	r3, [pc, #-2824]	; 15544 <__aeabi_f2uiz+0xce0>
   16048:	e5932000 	ldr	r2, [r3]
   1604c:	e1a03002 	mov	r3, r2
   16050:	e1a03083 	mov	r3, r3, lsl #1
   16054:	e0833002 	add	r3, r3, r2
   16058:	e1a03103 	mov	r3, r3, lsl #2
   1605c:	e0833002 	add	r3, r3, r2
   16060:	e1a03103 	mov	r3, r3, lsl #2
   16064:	e0813003 	add	r3, r1, r3
   16068:	e2433004 	sub	r3, r3, #4	; 0x4
   1606c:	e5932000 	ldr	r2, [r3]
   16070:	e51f3b58 	ldr	r3, [pc, #-2904]	; 15520 <__aeabi_f2uiz+0xcbc>
   16074:	e5933000 	ldr	r3, [r3]
   16078:	e1a00002 	mov	r0, r2
   1607c:	e1a01003 	mov	r1, r3
   16080:	ebfff8de 	bl	14400 <__aeabi_fmul>
   16084:	e1a03000 	mov	r3, r0
   16088:	e1a00006 	mov	r0, r6
   1608c:	e1a01003 	mov	r1, r3
   16090:	ebfff831 	bl	1415c <__aeabi_fsub>
   16094:	e1a03000 	mov	r3, r0
   16098:	e1a02003 	mov	r2, r3
   1609c:	e51f1b7c 	ldr	r1, [pc, #-2940]	; 15528 <__aeabi_f2uiz+0xcc4>
   160a0:	e1a03004 	mov	r3, r4
   160a4:	e1a03083 	mov	r3, r3, lsl #1
   160a8:	e0833004 	add	r3, r3, r4
   160ac:	e1a03103 	mov	r3, r3, lsl #2
   160b0:	e0833004 	add	r3, r3, r4
   160b4:	e0833005 	add	r3, r3, r5
   160b8:	e7812103 	str	r2, [r1, r3, lsl #2]
   160bc:	ea0000e5 	b	16458 <__aeabi_f2uiz+0x1bf4>
   160c0:	e51f3b94 	ldr	r3, [pc, #-2964]	; 15534 <__aeabi_f2uiz+0xcd0>
   160c4:	e5933000 	ldr	r3, [r3]
   160c8:	e3530001 	cmp	r3, #1	; 0x1
   160cc:	da0000e1 	ble	16458 <__aeabi_f2uiz+0x1bf4>
   160d0:	e51f3ba4 	ldr	r3, [pc, #-2980]	; 15534 <__aeabi_f2uiz+0xcd0>
   160d4:	e5932000 	ldr	r2, [r3]
   160d8:	e51f3b9c 	ldr	r3, [pc, #-2972]	; 15544 <__aeabi_f2uiz+0xce0>
   160dc:	e5933000 	ldr	r3, [r3]
   160e0:	e1520003 	cmp	r2, r3
   160e4:	0a0000db 	beq	16458 <__aeabi_f2uiz+0x1bf4>
   160e8:	e51f3bbc 	ldr	r3, [pc, #-3004]	; 15534 <__aeabi_f2uiz+0xcd0>
   160ec:	e5933000 	ldr	r3, [r3]
   160f0:	e2432002 	sub	r2, r3, #2	; 0x2
   160f4:	e51f3bb8 	ldr	r3, [pc, #-3000]	; 15544 <__aeabi_f2uiz+0xce0>
   160f8:	e5933000 	ldr	r3, [r3]
   160fc:	e1520003 	cmp	r2, r3
   16100:	aa000012 	bge	16150 <__aeabi_f2uiz+0x18ec>
   16104:	e51f3bd8 	ldr	r3, [pc, #-3032]	; 15534 <__aeabi_f2uiz+0xcd0>
   16108:	e5933000 	ldr	r3, [r3]
   1610c:	e1a03103 	mov	r3, r3, lsl #2
   16110:	e1a02003 	mov	r2, r3
   16114:	e51f3c00 	ldr	r3, [pc, #-3072]	; 1551c <__aeabi_f2uiz+0xcb8>
   16118:	e5933000 	ldr	r3, [r3]
   1611c:	e0821003 	add	r1, r2, r3
   16120:	e51f3be4 	ldr	r3, [pc, #-3044]	; 15544 <__aeabi_f2uiz+0xce0>
   16124:	e5932000 	ldr	r2, [r3]
   16128:	e1a03002 	mov	r3, r2
   1612c:	e1a03083 	mov	r3, r3, lsl #1
   16130:	e0833002 	add	r3, r3, r2
   16134:	e1a03103 	mov	r3, r3, lsl #2
   16138:	e0833002 	add	r3, r3, r2
   1613c:	e1a03103 	mov	r3, r3, lsl #2
   16140:	e0813003 	add	r3, r1, r3
   16144:	e2432008 	sub	r2, r3, #8	; 0x8
   16148:	e51f3c3c 	ldr	r3, [pc, #-3132]	; 15514 <__aeabi_f2uiz+0xcb0>
   1614c:	e5823000 	str	r3, [r2]
   16150:	e51f3c24 	ldr	r3, [pc, #-3108]	; 15534 <__aeabi_f2uiz+0xcd0>
   16154:	e5933000 	ldr	r3, [r3]
   16158:	e2432002 	sub	r2, r3, #2	; 0x2
   1615c:	e51f3c20 	ldr	r3, [pc, #-3104]	; 15544 <__aeabi_f2uiz+0xce0>
   16160:	e5933000 	ldr	r3, [r3]
   16164:	e1520003 	cmp	r2, r3
   16168:	aa00000d 	bge	161a4 <__aeabi_f2uiz+0x1940>
   1616c:	e51f3c30 	ldr	r3, [pc, #-3120]	; 15544 <__aeabi_f2uiz+0xce0>
   16170:	e5932000 	ldr	r2, [r3]
   16174:	e51f3c48 	ldr	r3, [pc, #-3144]	; 15534 <__aeabi_f2uiz+0xcd0>
   16178:	e5933000 	ldr	r3, [r3]
   1617c:	e2431002 	sub	r1, r3, #2	; 0x2
   16180:	e51f0c60 	ldr	r0, [pc, #-3168]	; 15528 <__aeabi_f2uiz+0xcc4>
   16184:	e1a03002 	mov	r3, r2
   16188:	e1a03083 	mov	r3, r3, lsl #1
   1618c:	e0833002 	add	r3, r3, r2
   16190:	e1a03103 	mov	r3, r3, lsl #2
   16194:	e0833002 	add	r3, r3, r2
   16198:	e0832001 	add	r2, r3, r1
   1619c:	e51f3c90 	ldr	r3, [pc, #-3216]	; 15514 <__aeabi_f2uiz+0xcb0>
   161a0:	e7803102 	str	r3, [r0, r2, lsl #2]
   161a4:	e51f3c68 	ldr	r3, [pc, #-3176]	; 15544 <__aeabi_f2uiz+0xce0>
   161a8:	e5932000 	ldr	r2, [r3]
   161ac:	e1a03002 	mov	r3, r2
   161b0:	e1a03083 	mov	r3, r3, lsl #1
   161b4:	e0833002 	add	r3, r3, r2
   161b8:	e1a03103 	mov	r3, r3, lsl #2
   161bc:	e0832002 	add	r2, r3, r2
   161c0:	e51f3c94 	ldr	r3, [pc, #-3220]	; 15534 <__aeabi_f2uiz+0xcd0>
   161c4:	e5933000 	ldr	r3, [r3]
   161c8:	e0823003 	add	r3, r2, r3
   161cc:	e1a02103 	mov	r2, r3, lsl #2
   161d0:	e51f3cbc 	ldr	r3, [pc, #-3260]	; 1551c <__aeabi_f2uiz+0xcb8>
   161d4:	e5933000 	ldr	r3, [r3]
   161d8:	e0824003 	add	r4, r2, r3
   161dc:	e51f3cb0 	ldr	r3, [pc, #-3248]	; 15534 <__aeabi_f2uiz+0xcd0>
   161e0:	e5933000 	ldr	r3, [r3]
   161e4:	e1a03103 	mov	r3, r3, lsl #2
   161e8:	e1a02003 	mov	r2, r3
   161ec:	e51f3cd8 	ldr	r3, [pc, #-3288]	; 1551c <__aeabi_f2uiz+0xcb8>
   161f0:	e5933000 	ldr	r3, [r3]
   161f4:	e0821003 	add	r1, r2, r3
   161f8:	e51f3cbc 	ldr	r3, [pc, #-3260]	; 15544 <__aeabi_f2uiz+0xce0>
   161fc:	e5932000 	ldr	r2, [r3]
   16200:	e1a03002 	mov	r3, r2
   16204:	e1a03083 	mov	r3, r3, lsl #1
   16208:	e0833002 	add	r3, r3, r2
   1620c:	e1a03103 	mov	r3, r3, lsl #2
   16210:	e0833002 	add	r3, r3, r2
   16214:	e1a03103 	mov	r3, r3, lsl #2
   16218:	e0813003 	add	r3, r1, r3
   1621c:	e2433004 	sub	r3, r3, #4	; 0x4
   16220:	e5932000 	ldr	r2, [r3]
   16224:	e51f3d14 	ldr	r3, [pc, #-3348]	; 15518 <__aeabi_f2uiz+0xcb4>
   16228:	e5933000 	ldr	r3, [r3]
   1622c:	e1a00002 	mov	r0, r2
   16230:	e1a01003 	mov	r1, r3
   16234:	ebfff871 	bl	14400 <__aeabi_fmul>
   16238:	e1a03000 	mov	r3, r0
   1623c:	e1a05003 	mov	r5, r3
   16240:	e51f3d04 	ldr	r3, [pc, #-3332]	; 15544 <__aeabi_f2uiz+0xce0>
   16244:	e5932000 	ldr	r2, [r3]
   16248:	e51f3d1c 	ldr	r3, [pc, #-3356]	; 15534 <__aeabi_f2uiz+0xcd0>
   1624c:	e5931000 	ldr	r1, [r3]
   16250:	e51f0d34 	ldr	r0, [pc, #-3380]	; 15524 <__aeabi_f2uiz+0xcc0>
   16254:	e1a03002 	mov	r3, r2
   16258:	e1a03083 	mov	r3, r3, lsl #1
   1625c:	e0833002 	add	r3, r3, r2
   16260:	e1a03103 	mov	r3, r3, lsl #2
   16264:	e0833002 	add	r3, r3, r2
   16268:	e0833001 	add	r3, r3, r1
   1626c:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   16270:	e51f3d44 	ldr	r3, [pc, #-3396]	; 15534 <__aeabi_f2uiz+0xcd0>
   16274:	e5933000 	ldr	r3, [r3]
   16278:	e1a03103 	mov	r3, r3, lsl #2
   1627c:	e1a02003 	mov	r2, r3
   16280:	e51f3d6c 	ldr	r3, [pc, #-3436]	; 1551c <__aeabi_f2uiz+0xcb8>
   16284:	e5933000 	ldr	r3, [r3]
   16288:	e0820003 	add	r0, r2, r3
   1628c:	e51f3d50 	ldr	r3, [pc, #-3408]	; 15544 <__aeabi_f2uiz+0xce0>
   16290:	e5932000 	ldr	r2, [r3]
   16294:	e1a03002 	mov	r3, r2
   16298:	e1a03083 	mov	r3, r3, lsl #1
   1629c:	e0833002 	add	r3, r3, r2
   162a0:	e1a03103 	mov	r3, r3, lsl #2
   162a4:	e0833002 	add	r3, r3, r2
   162a8:	e1a03103 	mov	r3, r3, lsl #2
   162ac:	e0803003 	add	r3, r0, r3
   162b0:	e2433008 	sub	r3, r3, #8	; 0x8
   162b4:	e5933000 	ldr	r3, [r3]
   162b8:	e1a00001 	mov	r0, r1
   162bc:	e1a01003 	mov	r1, r3
   162c0:	ebfff84e 	bl	14400 <__aeabi_fmul>
   162c4:	e1a03000 	mov	r3, r0
   162c8:	e1a00005 	mov	r0, r5
   162cc:	e1a01003 	mov	r1, r3
   162d0:	ebfff7a1 	bl	1415c <__aeabi_fsub>
   162d4:	e1a03000 	mov	r3, r0
   162d8:	e5843000 	str	r3, [r4]
   162dc:	e51f3da0 	ldr	r3, [pc, #-3488]	; 15544 <__aeabi_f2uiz+0xce0>
   162e0:	e5934000 	ldr	r4, [r3]
   162e4:	e51f3db8 	ldr	r3, [pc, #-3512]	; 15534 <__aeabi_f2uiz+0xcd0>
   162e8:	e5935000 	ldr	r5, [r3]
   162ec:	e51f3db0 	ldr	r3, [pc, #-3504]	; 15544 <__aeabi_f2uiz+0xce0>
   162f0:	e5932000 	ldr	r2, [r3]
   162f4:	e51f3dc8 	ldr	r3, [pc, #-3528]	; 15534 <__aeabi_f2uiz+0xcd0>
   162f8:	e5933000 	ldr	r3, [r3]
   162fc:	e2431001 	sub	r1, r3, #1	; 0x1
   16300:	e51f0de0 	ldr	r0, [pc, #-3552]	; 15528 <__aeabi_f2uiz+0xcc4>
   16304:	e1a03002 	mov	r3, r2
   16308:	e1a03083 	mov	r3, r3, lsl #1
   1630c:	e0833002 	add	r3, r3, r2
   16310:	e1a03103 	mov	r3, r3, lsl #2
   16314:	e0833002 	add	r3, r3, r2
   16318:	e0833001 	add	r3, r3, r1
   1631c:	e7902103 	ldr	r2, [r0, r3, lsl #2]
   16320:	e51f3e10 	ldr	r3, [pc, #-3600]	; 15518 <__aeabi_f2uiz+0xcb4>
   16324:	e5933000 	ldr	r3, [r3]
   16328:	e1a00002 	mov	r0, r2
   1632c:	e1a01003 	mov	r1, r3
   16330:	ebfff832 	bl	14400 <__aeabi_fmul>
   16334:	e1a03000 	mov	r3, r0
   16338:	e1a06003 	mov	r6, r3
   1633c:	e51f3e10 	ldr	r3, [pc, #-3600]	; 15534 <__aeabi_f2uiz+0xcd0>
   16340:	e5933000 	ldr	r3, [r3]
   16344:	e1a03103 	mov	r3, r3, lsl #2
   16348:	e1a02003 	mov	r2, r3
   1634c:	e51f3e38 	ldr	r3, [pc, #-3640]	; 1551c <__aeabi_f2uiz+0xcb8>
   16350:	e5933000 	ldr	r3, [r3]
   16354:	e0821003 	add	r1, r2, r3
   16358:	e51f3e1c 	ldr	r3, [pc, #-3612]	; 15544 <__aeabi_f2uiz+0xce0>
   1635c:	e5932000 	ldr	r2, [r3]
   16360:	e1a03002 	mov	r3, r2
   16364:	e1a03083 	mov	r3, r3, lsl #1
   16368:	e0833002 	add	r3, r3, r2
   1636c:	e1a03103 	mov	r3, r3, lsl #2
   16370:	e0833002 	add	r3, r3, r2
   16374:	e1a03103 	mov	r3, r3, lsl #2
   16378:	e0813003 	add	r3, r1, r3
   1637c:	e2433004 	sub	r3, r3, #4	; 0x4
   16380:	e5932000 	ldr	r2, [r3]
   16384:	e51f3e6c 	ldr	r3, [pc, #-3692]	; 15520 <__aeabi_f2uiz+0xcbc>
   16388:	e5933000 	ldr	r3, [r3]
   1638c:	e1a00002 	mov	r0, r2
   16390:	e1a01003 	mov	r1, r3
   16394:	ebfff819 	bl	14400 <__aeabi_fmul>
   16398:	e1a03000 	mov	r3, r0
   1639c:	e1a00006 	mov	r0, r6
   163a0:	e1a01003 	mov	r1, r3
   163a4:	ebfff76c 	bl	1415c <__aeabi_fsub>
   163a8:	e1a03000 	mov	r3, r0
   163ac:	e1a06003 	mov	r6, r3
   163b0:	e51f3e74 	ldr	r3, [pc, #-3700]	; 15544 <__aeabi_f2uiz+0xce0>
   163b4:	e5932000 	ldr	r2, [r3]
   163b8:	e51f3e8c 	ldr	r3, [pc, #-3724]	; 15534 <__aeabi_f2uiz+0xcd0>
   163bc:	e5931000 	ldr	r1, [r3]
   163c0:	e51f0ea4 	ldr	r0, [pc, #-3748]	; 15524 <__aeabi_f2uiz+0xcc0>
   163c4:	e1a03002 	mov	r3, r2
   163c8:	e1a03083 	mov	r3, r3, lsl #1
   163cc:	e0833002 	add	r3, r3, r2
   163d0:	e1a03103 	mov	r3, r3, lsl #2
   163d4:	e0833002 	add	r3, r3, r2
   163d8:	e0833001 	add	r3, r3, r1
   163dc:	e790c103 	ldr	ip, [r0, r3, lsl #2]
   163e0:	e51f3ea4 	ldr	r3, [pc, #-3748]	; 15544 <__aeabi_f2uiz+0xce0>
   163e4:	e5932000 	ldr	r2, [r3]
   163e8:	e51f3ebc 	ldr	r3, [pc, #-3772]	; 15534 <__aeabi_f2uiz+0xcd0>
   163ec:	e5933000 	ldr	r3, [r3]
   163f0:	e2431002 	sub	r1, r3, #2	; 0x2
   163f4:	e51f0ed4 	ldr	r0, [pc, #-3796]	; 15528 <__aeabi_f2uiz+0xcc4>
   163f8:	e1a03002 	mov	r3, r2
   163fc:	e1a03083 	mov	r3, r3, lsl #1
   16400:	e0833002 	add	r3, r3, r2
   16404:	e1a03103 	mov	r3, r3, lsl #2
   16408:	e0833002 	add	r3, r3, r2
   1640c:	e0833001 	add	r3, r3, r1
   16410:	e7903103 	ldr	r3, [r0, r3, lsl #2]
   16414:	e1a0000c 	mov	r0, ip
   16418:	e1a01003 	mov	r1, r3
   1641c:	ebfff7f7 	bl	14400 <__aeabi_fmul>
   16420:	e1a03000 	mov	r3, r0
   16424:	e1a00006 	mov	r0, r6
   16428:	e1a01003 	mov	r1, r3
   1642c:	ebfff74a 	bl	1415c <__aeabi_fsub>
   16430:	e1a03000 	mov	r3, r0
   16434:	e1a02003 	mov	r2, r3
   16438:	e51f1f18 	ldr	r1, [pc, #-3864]	; 15528 <__aeabi_f2uiz+0xcc4>
   1643c:	e1a03004 	mov	r3, r4
   16440:	e1a03083 	mov	r3, r3, lsl #1
   16444:	e0833004 	add	r3, r3, r4
   16448:	e1a03103 	mov	r3, r3, lsl #2
   1644c:	e0833004 	add	r3, r3, r4
   16450:	e0833005 	add	r3, r3, r5
   16454:	e7812103 	str	r2, [r1, r3, lsl #2]
   16458:	e51f3f34 	ldr	r3, [pc, #-3892]	; 1552c <__aeabi_f2uiz+0xcc8>
   1645c:	e5933000 	ldr	r3, [r3]
   16460:	e59b0008 	ldr	r0, [fp, #8]
   16464:	e1a01003 	mov	r1, r3
   16468:	ebfff8a6 	bl	14708 <__cmpsf2>
   1646c:	e1a03000 	mov	r3, r0
   16470:	e3530000 	cmp	r3, #0	; 0x0
   16474:	1a000000 	bne	1647c <__aeabi_f2uiz+0x1c18>
   16478:	ea000064 	b	16610 <__aeabi_f2uiz+0x1dac>
   1647c:	e51f3f40 	ldr	r3, [pc, #-3904]	; 15544 <__aeabi_f2uiz+0xce0>
   16480:	e5934000 	ldr	r4, [r3]
   16484:	e51f3f58 	ldr	r3, [pc, #-3928]	; 15534 <__aeabi_f2uiz+0xcd0>
   16488:	e5935000 	ldr	r5, [r3]
   1648c:	e51f3f50 	ldr	r3, [pc, #-3920]	; 15544 <__aeabi_f2uiz+0xce0>
   16490:	e5932000 	ldr	r2, [r3]
   16494:	e1a03002 	mov	r3, r2
   16498:	e1a03083 	mov	r3, r3, lsl #1
   1649c:	e0833002 	add	r3, r3, r2
   164a0:	e1a03103 	mov	r3, r3, lsl #2
   164a4:	e0832002 	add	r2, r3, r2
   164a8:	e51f3f7c 	ldr	r3, [pc, #-3964]	; 15534 <__aeabi_f2uiz+0xcd0>
   164ac:	e5933000 	ldr	r3, [r3]
   164b0:	e0822003 	add	r2, r2, r3
   164b4:	e51f3f8c 	ldr	r3, [pc, #-3980]	; 15530 <__aeabi_f2uiz+0xccc>
   164b8:	e7936102 	ldr	r6, [r3, r2, lsl #2]
   164bc:	e51f3f80 	ldr	r3, [pc, #-3968]	; 15544 <__aeabi_f2uiz+0xce0>
   164c0:	e5932000 	ldr	r2, [r3]
   164c4:	e1a03002 	mov	r3, r2
   164c8:	e1a03083 	mov	r3, r3, lsl #1
   164cc:	e0833002 	add	r3, r3, r2
   164d0:	e1a03103 	mov	r3, r3, lsl #2
   164d4:	e0832002 	add	r2, r3, r2
   164d8:	e51f3fac 	ldr	r3, [pc, #-4012]	; 15534 <__aeabi_f2uiz+0xcd0>
   164dc:	e5933000 	ldr	r3, [r3]
   164e0:	e0822003 	add	r2, r2, r3
   164e4:	e51f3fb4 	ldr	r3, [pc, #-4020]	; 15538 <__aeabi_f2uiz+0xcd4>
   164e8:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   164ec:	e51f3fb8 	ldr	r3, [pc, #-4024]	; 1553c <__aeabi_f2uiz+0xcd8>
   164f0:	e5933000 	ldr	r3, [r3]
   164f4:	e1a00002 	mov	r0, r2
   164f8:	e1a01003 	mov	r1, r3
   164fc:	ebfff7bf 	bl	14400 <__aeabi_fmul>
   16500:	e1a03000 	mov	r3, r0
   16504:	e1a00006 	mov	r0, r6
   16508:	e1a01003 	mov	r1, r3
   1650c:	ebfff713 	bl	14160 <__addsf3>
   16510:	e1a03000 	mov	r3, r0
   16514:	e1a02003 	mov	r2, r3
   16518:	e51f1fe0 	ldr	r1, [pc, #-4064]	; 15540 <__aeabi_f2uiz+0xcdc>
   1651c:	e1a03004 	mov	r3, r4
   16520:	e1a03083 	mov	r3, r3, lsl #1
   16524:	e0833004 	add	r3, r3, r4
   16528:	e1a03103 	mov	r3, r3, lsl #2
   1652c:	e0833004 	add	r3, r3, r4
   16530:	e0833005 	add	r3, r3, r5
   16534:	e7812103 	str	r2, [r1, r3, lsl #2]
   16538:	e51f3ffc 	ldr	r3, [pc, #-4092]	; 15544 <__aeabi_f2uiz+0xce0>
   1653c:	e5933000 	ldr	r3, [r3]
   16540:	e3530000 	cmp	r3, #0	; 0x0
   16544:	0a000031 	beq	16610 <__aeabi_f2uiz+0x1dac>
   16548:	e59f3cf8 	ldr	r3, [pc, #3320]	; 17248 <__aeabi_f2uiz+0x29e4>
   1654c:	e5934000 	ldr	r4, [r3]
   16550:	e59f3cf4 	ldr	r3, [pc, #3316]	; 1724c <__aeabi_f2uiz+0x29e8>
   16554:	e5933000 	ldr	r3, [r3]
   16558:	e2435001 	sub	r5, r3, #1	; 0x1
   1655c:	e59f3ce4 	ldr	r3, [pc, #3300]	; 17248 <__aeabi_f2uiz+0x29e4>
   16560:	e5932000 	ldr	r2, [r3]
   16564:	e1a03002 	mov	r3, r2
   16568:	e1a03083 	mov	r3, r3, lsl #1
   1656c:	e0833002 	add	r3, r3, r2
   16570:	e1a03103 	mov	r3, r3, lsl #2
   16574:	e0832002 	add	r2, r3, r2
   16578:	e59f3ccc 	ldr	r3, [pc, #3276]	; 1724c <__aeabi_f2uiz+0x29e8>
   1657c:	e5933000 	ldr	r3, [r3]
   16580:	e0823003 	add	r3, r2, r3
   16584:	e2432001 	sub	r2, r3, #1	; 0x1
   16588:	e59f3cc0 	ldr	r3, [pc, #3264]	; 17250 <__aeabi_f2uiz+0x29ec>
   1658c:	e7936102 	ldr	r6, [r3, r2, lsl #2]
   16590:	e59f3cb0 	ldr	r3, [pc, #3248]	; 17248 <__aeabi_f2uiz+0x29e4>
   16594:	e5932000 	ldr	r2, [r3]
   16598:	e1a03002 	mov	r3, r2
   1659c:	e1a03083 	mov	r3, r3, lsl #1
   165a0:	e0833002 	add	r3, r3, r2
   165a4:	e1a03103 	mov	r3, r3, lsl #2
   165a8:	e0832002 	add	r2, r3, r2
   165ac:	e59f3c98 	ldr	r3, [pc, #3224]	; 1724c <__aeabi_f2uiz+0x29e8>
   165b0:	e5933000 	ldr	r3, [r3]
   165b4:	e0823003 	add	r3, r2, r3
   165b8:	e2432001 	sub	r2, r3, #1	; 0x1
   165bc:	e59f3c90 	ldr	r3, [pc, #3216]	; 17254 <__aeabi_f2uiz+0x29f0>
   165c0:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   165c4:	e59f3c8c 	ldr	r3, [pc, #3212]	; 17258 <__aeabi_f2uiz+0x29f4>
   165c8:	e5933000 	ldr	r3, [r3]
   165cc:	e1a00002 	mov	r0, r2
   165d0:	e1a01003 	mov	r1, r3
   165d4:	ebfff789 	bl	14400 <__aeabi_fmul>
   165d8:	e1a03000 	mov	r3, r0
   165dc:	e1a00006 	mov	r0, r6
   165e0:	e1a01003 	mov	r1, r3
   165e4:	ebfff6dd 	bl	14160 <__addsf3>
   165e8:	e1a03000 	mov	r3, r0
   165ec:	e1a02003 	mov	r2, r3
   165f0:	e59f1c64 	ldr	r1, [pc, #3172]	; 1725c <__aeabi_f2uiz+0x29f8>
   165f4:	e1a03004 	mov	r3, r4
   165f8:	e1a03083 	mov	r3, r3, lsl #1
   165fc:	e0833004 	add	r3, r3, r4
   16600:	e1a03103 	mov	r3, r3, lsl #2
   16604:	e0833004 	add	r3, r3, r4
   16608:	e0833005 	add	r3, r3, r5
   1660c:	e7812103 	str	r2, [r1, r3, lsl #2]
   16610:	e59f3c34 	ldr	r3, [pc, #3124]	; 1724c <__aeabi_f2uiz+0x29e8>
   16614:	e5932000 	ldr	r2, [r3]
   16618:	e1a03002 	mov	r3, r2
   1661c:	e1a03083 	mov	r3, r3, lsl #1
   16620:	e0833002 	add	r3, r3, r2
   16624:	e1a03103 	mov	r3, r3, lsl #2
   16628:	e0832002 	add	r2, r3, r2
   1662c:	e59f3c14 	ldr	r3, [pc, #3092]	; 17248 <__aeabi_f2uiz+0x29e4>
   16630:	e5933000 	ldr	r3, [r3]
   16634:	e0823003 	add	r3, r2, r3
   16638:	e1a02103 	mov	r2, r3, lsl #2
   1663c:	e59f3c1c 	ldr	r3, [pc, #3100]	; 17260 <__aeabi_f2uiz+0x29fc>
   16640:	e5933000 	ldr	r3, [r3]
   16644:	e0823003 	add	r3, r2, r3
   16648:	e5932000 	ldr	r2, [r3]
   1664c:	e59f3c10 	ldr	r3, [pc, #3088]	; 17264 <__aeabi_f2uiz+0x2a00>
   16650:	e5933000 	ldr	r3, [r3]
   16654:	e1a00002 	mov	r0, r2
   16658:	e1a01003 	mov	r1, r3
   1665c:	ebfff767 	bl	14400 <__aeabi_fmul>
   16660:	e1a03000 	mov	r3, r0
   16664:	e1a02003 	mov	r2, r3
   16668:	e59f3bf8 	ldr	r3, [pc, #3064]	; 17268 <__aeabi_f2uiz+0x2a04>
   1666c:	e5832000 	str	r2, [r3]
   16670:	e59f3bd4 	ldr	r3, [pc, #3028]	; 1724c <__aeabi_f2uiz+0x29e8>
   16674:	e5933000 	ldr	r3, [r3]
   16678:	e3530000 	cmp	r3, #0	; 0x0
   1667c:	1a00002e 	bne	1673c <__aeabi_f2uiz+0x1ed8>
   16680:	e59f3bc4 	ldr	r3, [pc, #3012]	; 1724c <__aeabi_f2uiz+0x29e8>
   16684:	e5932000 	ldr	r2, [r3]
   16688:	e59f3bb8 	ldr	r3, [pc, #3000]	; 17248 <__aeabi_f2uiz+0x29e4>
   1668c:	e5931000 	ldr	r1, [r3]
   16690:	e59f0bc4 	ldr	r0, [pc, #3012]	; 1725c <__aeabi_f2uiz+0x29f8>
   16694:	e1a03002 	mov	r3, r2
   16698:	e1a03083 	mov	r3, r3, lsl #1
   1669c:	e0833002 	add	r3, r3, r2
   166a0:	e1a03103 	mov	r3, r3, lsl #2
   166a4:	e0833002 	add	r3, r3, r2
   166a8:	e0833001 	add	r3, r3, r1
   166ac:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   166b0:	e59f3b94 	ldr	r3, [pc, #2964]	; 1724c <__aeabi_f2uiz+0x29e8>
   166b4:	e5932000 	ldr	r2, [r3]
   166b8:	e59f3bac 	ldr	r3, [pc, #2988]	; 1726c <__aeabi_f2uiz+0x2a08>
   166bc:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   166c0:	e1a00001 	mov	r0, r1
   166c4:	e1a01003 	mov	r1, r3
   166c8:	ebfff74c 	bl	14400 <__aeabi_fmul>
   166cc:	e1a03000 	mov	r3, r0
   166d0:	e1a02003 	mov	r2, r3
   166d4:	e59f3b94 	ldr	r3, [pc, #2964]	; 17270 <__aeabi_f2uiz+0x2a0c>
   166d8:	e5832000 	str	r2, [r3]
   166dc:	e59f3b68 	ldr	r3, [pc, #2920]	; 1724c <__aeabi_f2uiz+0x29e8>
   166e0:	e5932000 	ldr	r2, [r3]
   166e4:	e59f3b5c 	ldr	r3, [pc, #2908]	; 17248 <__aeabi_f2uiz+0x29e4>
   166e8:	e5931000 	ldr	r1, [r3]
   166ec:	e59f0b68 	ldr	r0, [pc, #2920]	; 1725c <__aeabi_f2uiz+0x29f8>
   166f0:	e1a03002 	mov	r3, r2
   166f4:	e1a03083 	mov	r3, r3, lsl #1
   166f8:	e0833002 	add	r3, r3, r2
   166fc:	e1a03103 	mov	r3, r3, lsl #2
   16700:	e0833002 	add	r3, r3, r2
   16704:	e0833001 	add	r3, r3, r1
   16708:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   1670c:	e59f3b38 	ldr	r3, [pc, #2872]	; 1724c <__aeabi_f2uiz+0x29e8>
   16710:	e5932000 	ldr	r2, [r3]
   16714:	e59f3b58 	ldr	r3, [pc, #2904]	; 17274 <__aeabi_f2uiz+0x2a10>
   16718:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   1671c:	e1a00001 	mov	r0, r1
   16720:	e1a01003 	mov	r1, r3
   16724:	ebfff735 	bl	14400 <__aeabi_fmul>
   16728:	e1a03000 	mov	r3, r0
   1672c:	e1a02003 	mov	r2, r3
   16730:	e59f3b40 	ldr	r3, [pc, #2880]	; 17278 <__aeabi_f2uiz+0x2a14>
   16734:	e5832000 	str	r2, [r3]
   16738:	ea000061 	b	168c4 <__aeabi_f2uiz+0x2060>
   1673c:	e59f3b08 	ldr	r3, [pc, #2824]	; 1724c <__aeabi_f2uiz+0x29e8>
   16740:	e5932000 	ldr	r2, [r3]
   16744:	e59f3afc 	ldr	r3, [pc, #2812]	; 17248 <__aeabi_f2uiz+0x29e4>
   16748:	e5931000 	ldr	r1, [r3]
   1674c:	e59f0b08 	ldr	r0, [pc, #2824]	; 1725c <__aeabi_f2uiz+0x29f8>
   16750:	e1a03002 	mov	r3, r2
   16754:	e1a03083 	mov	r3, r3, lsl #1
   16758:	e0833002 	add	r3, r3, r2
   1675c:	e1a03103 	mov	r3, r3, lsl #2
   16760:	e0833002 	add	r3, r3, r2
   16764:	e0833001 	add	r3, r3, r1
   16768:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   1676c:	e59f3ad8 	ldr	r3, [pc, #2776]	; 1724c <__aeabi_f2uiz+0x29e8>
   16770:	e5932000 	ldr	r2, [r3]
   16774:	e59f3af0 	ldr	r3, [pc, #2800]	; 1726c <__aeabi_f2uiz+0x2a08>
   16778:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   1677c:	e1a00001 	mov	r0, r1
   16780:	e1a01003 	mov	r1, r3
   16784:	ebfff71d 	bl	14400 <__aeabi_fmul>
   16788:	e1a03000 	mov	r3, r0
   1678c:	e1a04003 	mov	r4, r3
   16790:	e59f3ab0 	ldr	r3, [pc, #2736]	; 17248 <__aeabi_f2uiz+0x29e4>
   16794:	e5932000 	ldr	r2, [r3]
   16798:	e59f3aac 	ldr	r3, [pc, #2732]	; 1724c <__aeabi_f2uiz+0x29e8>
   1679c:	e5933000 	ldr	r3, [r3]
   167a0:	e2431001 	sub	r1, r3, #1	; 0x1
   167a4:	e59f0ab0 	ldr	r0, [pc, #2736]	; 1725c <__aeabi_f2uiz+0x29f8>
   167a8:	e1a03002 	mov	r3, r2
   167ac:	e1a03083 	mov	r3, r3, lsl #1
   167b0:	e0833002 	add	r3, r3, r2
   167b4:	e1a03103 	mov	r3, r3, lsl #2
   167b8:	e0833002 	add	r3, r3, r2
   167bc:	e0833001 	add	r3, r3, r1
   167c0:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   167c4:	e59f3a80 	ldr	r3, [pc, #2688]	; 1724c <__aeabi_f2uiz+0x29e8>
   167c8:	e5932000 	ldr	r2, [r3]
   167cc:	e59f3aa0 	ldr	r3, [pc, #2720]	; 17274 <__aeabi_f2uiz+0x2a10>
   167d0:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   167d4:	e1a00001 	mov	r0, r1
   167d8:	e1a01003 	mov	r1, r3
   167dc:	ebfff707 	bl	14400 <__aeabi_fmul>
   167e0:	e1a03000 	mov	r3, r0
   167e4:	e1a00004 	mov	r0, r4
   167e8:	e1a01003 	mov	r1, r3
   167ec:	ebfff65b 	bl	14160 <__addsf3>
   167f0:	e1a03000 	mov	r3, r0
   167f4:	e1a02003 	mov	r2, r3
   167f8:	e59f3a70 	ldr	r3, [pc, #2672]	; 17270 <__aeabi_f2uiz+0x2a0c>
   167fc:	e5832000 	str	r2, [r3]
   16800:	e59f3a44 	ldr	r3, [pc, #2628]	; 1724c <__aeabi_f2uiz+0x29e8>
   16804:	e5932000 	ldr	r2, [r3]
   16808:	e59f3a38 	ldr	r3, [pc, #2616]	; 17248 <__aeabi_f2uiz+0x29e4>
   1680c:	e5931000 	ldr	r1, [r3]
   16810:	e59f0a44 	ldr	r0, [pc, #2628]	; 1725c <__aeabi_f2uiz+0x29f8>
   16814:	e1a03002 	mov	r3, r2
   16818:	e1a03083 	mov	r3, r3, lsl #1
   1681c:	e0833002 	add	r3, r3, r2
   16820:	e1a03103 	mov	r3, r3, lsl #2
   16824:	e0833002 	add	r3, r3, r2
   16828:	e0833001 	add	r3, r3, r1
   1682c:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   16830:	e59f3a14 	ldr	r3, [pc, #2580]	; 1724c <__aeabi_f2uiz+0x29e8>
   16834:	e5932000 	ldr	r2, [r3]
   16838:	e59f3a34 	ldr	r3, [pc, #2612]	; 17274 <__aeabi_f2uiz+0x2a10>
   1683c:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   16840:	e1a00001 	mov	r0, r1
   16844:	e1a01003 	mov	r1, r3
   16848:	ebfff6ec 	bl	14400 <__aeabi_fmul>
   1684c:	e1a03000 	mov	r3, r0
   16850:	e1a04003 	mov	r4, r3
   16854:	e59f39ec 	ldr	r3, [pc, #2540]	; 17248 <__aeabi_f2uiz+0x29e4>
   16858:	e5932000 	ldr	r2, [r3]
   1685c:	e59f39e8 	ldr	r3, [pc, #2536]	; 1724c <__aeabi_f2uiz+0x29e8>
   16860:	e5933000 	ldr	r3, [r3]
   16864:	e2431001 	sub	r1, r3, #1	; 0x1
   16868:	e59f09ec 	ldr	r0, [pc, #2540]	; 1725c <__aeabi_f2uiz+0x29f8>
   1686c:	e1a03002 	mov	r3, r2
   16870:	e1a03083 	mov	r3, r3, lsl #1
   16874:	e0833002 	add	r3, r3, r2
   16878:	e1a03103 	mov	r3, r3, lsl #2
   1687c:	e0833002 	add	r3, r3, r2
   16880:	e0833001 	add	r3, r3, r1
   16884:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   16888:	e59f39bc 	ldr	r3, [pc, #2492]	; 1724c <__aeabi_f2uiz+0x29e8>
   1688c:	e5932000 	ldr	r2, [r3]
   16890:	e59f39d4 	ldr	r3, [pc, #2516]	; 1726c <__aeabi_f2uiz+0x2a08>
   16894:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   16898:	e1a00001 	mov	r0, r1
   1689c:	e1a01003 	mov	r1, r3
   168a0:	ebfff6d6 	bl	14400 <__aeabi_fmul>
   168a4:	e1a03000 	mov	r3, r0
   168a8:	e1a00004 	mov	r0, r4
   168ac:	e1a01003 	mov	r1, r3
   168b0:	ebfff629 	bl	1415c <__aeabi_fsub>
   168b4:	e1a03000 	mov	r3, r0
   168b8:	e1a02003 	mov	r2, r3
   168bc:	e59f39b4 	ldr	r3, [pc, #2484]	; 17278 <__aeabi_f2uiz+0x2a14>
   168c0:	e5832000 	str	r2, [r3]
   168c4:	e59f39b0 	ldr	r3, [pc, #2480]	; 1727c <__aeabi_f2uiz+0x2a18>
   168c8:	e5934000 	ldr	r4, [r3]
   168cc:	e59f3990 	ldr	r3, [pc, #2448]	; 17264 <__aeabi_f2uiz+0x2a00>
   168d0:	e5932000 	ldr	r2, [r3]
   168d4:	e59f3994 	ldr	r3, [pc, #2452]	; 17270 <__aeabi_f2uiz+0x2a0c>
   168d8:	e5933000 	ldr	r3, [r3]
   168dc:	e1a00002 	mov	r0, r2
   168e0:	e1a01003 	mov	r1, r3
   168e4:	ebfff6c5 	bl	14400 <__aeabi_fmul>
   168e8:	e1a03000 	mov	r3, r0
   168ec:	e1a0c003 	mov	ip, r3
   168f0:	e59f3954 	ldr	r3, [pc, #2388]	; 1724c <__aeabi_f2uiz+0x29e8>
   168f4:	e5932000 	ldr	r2, [r3]
   168f8:	e59f3948 	ldr	r3, [pc, #2376]	; 17248 <__aeabi_f2uiz+0x29e4>
   168fc:	e5931000 	ldr	r1, [r3]
   16900:	e59f0978 	ldr	r0, [pc, #2424]	; 17280 <__aeabi_f2uiz+0x2a1c>
   16904:	e1a03002 	mov	r3, r2
   16908:	e1a03083 	mov	r3, r3, lsl #1
   1690c:	e0833002 	add	r3, r3, r2
   16910:	e1a03103 	mov	r3, r3, lsl #2
   16914:	e0833002 	add	r3, r3, r2
   16918:	e0833001 	add	r3, r3, r1
   1691c:	e7903103 	ldr	r3, [r0, r3, lsl #2]
   16920:	e1a0000c 	mov	r0, ip
   16924:	e1a01003 	mov	r1, r3
   16928:	ebfff6b4 	bl	14400 <__aeabi_fmul>
   1692c:	e1a03000 	mov	r3, r0
   16930:	e1a00004 	mov	r0, r4
   16934:	e1a01003 	mov	r1, r3
   16938:	ebfff607 	bl	1415c <__aeabi_fsub>
   1693c:	e1a03000 	mov	r3, r0
   16940:	e1a02003 	mov	r2, r3
   16944:	e59f3930 	ldr	r3, [pc, #2352]	; 1727c <__aeabi_f2uiz+0x2a18>
   16948:	e5832000 	str	r2, [r3]
   1694c:	e59f38f8 	ldr	r3, [pc, #2296]	; 1724c <__aeabi_f2uiz+0x29e8>
   16950:	e5932000 	ldr	r2, [r3]
   16954:	e59f3928 	ldr	r3, [pc, #2344]	; 17284 <__aeabi_f2uiz+0x2a20>
   16958:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   1695c:	e59f3914 	ldr	r3, [pc, #2324]	; 17278 <__aeabi_f2uiz+0x2a14>
   16960:	e5933000 	ldr	r3, [r3]
   16964:	e1a00002 	mov	r0, r2
   16968:	e1a01003 	mov	r1, r3
   1696c:	ebfff6a3 	bl	14400 <__aeabi_fmul>
   16970:	e1a03000 	mov	r3, r0
   16974:	e1a02003 	mov	r2, r3
   16978:	e59f38e8 	ldr	r3, [pc, #2280]	; 17268 <__aeabi_f2uiz+0x2a04>
   1697c:	e5933000 	ldr	r3, [r3]
   16980:	e1a00002 	mov	r0, r2
   16984:	e1a01003 	mov	r1, r3
   16988:	ebfff69c 	bl	14400 <__aeabi_fmul>
   1698c:	e1a03000 	mov	r3, r0
   16990:	e1a02003 	mov	r2, r3
   16994:	e59f38ec 	ldr	r3, [pc, #2284]	; 17288 <__aeabi_f2uiz+0x2a24>
   16998:	e5933000 	ldr	r3, [r3]
   1699c:	e1a00002 	mov	r0, r2
   169a0:	e1a01003 	mov	r1, r3
   169a4:	ebfff5ed 	bl	14160 <__addsf3>
   169a8:	e1a03000 	mov	r3, r0
   169ac:	e1a02003 	mov	r2, r3
   169b0:	e59f38d0 	ldr	r3, [pc, #2256]	; 17288 <__aeabi_f2uiz+0x2a24>
   169b4:	e5832000 	str	r2, [r3]
   169b8:	e59f3888 	ldr	r3, [pc, #2184]	; 17248 <__aeabi_f2uiz+0x29e4>
   169bc:	e5932000 	ldr	r2, [r3]
   169c0:	e59f38c4 	ldr	r3, [pc, #2244]	; 1728c <__aeabi_f2uiz+0x2a28>
   169c4:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   169c8:	e59f38a0 	ldr	r3, [pc, #2208]	; 17270 <__aeabi_f2uiz+0x2a0c>
   169cc:	e5933000 	ldr	r3, [r3]
   169d0:	e1a00002 	mov	r0, r2
   169d4:	e1a01003 	mov	r1, r3
   169d8:	ebfff688 	bl	14400 <__aeabi_fmul>
   169dc:	e1a03000 	mov	r3, r0
   169e0:	e1a02003 	mov	r2, r3
   169e4:	e59f387c 	ldr	r3, [pc, #2172]	; 17268 <__aeabi_f2uiz+0x2a04>
   169e8:	e5933000 	ldr	r3, [r3]
   169ec:	e1a00002 	mov	r0, r2
   169f0:	e1a01003 	mov	r1, r3
   169f4:	ebfff681 	bl	14400 <__aeabi_fmul>
   169f8:	e1a03000 	mov	r3, r0
   169fc:	e1a02003 	mov	r2, r3
   16a00:	e59f3888 	ldr	r3, [pc, #2184]	; 17290 <__aeabi_f2uiz+0x2a2c>
   16a04:	e5933000 	ldr	r3, [r3]
   16a08:	e1a00002 	mov	r0, r2
   16a0c:	e1a01003 	mov	r1, r3
   16a10:	ebfff5d2 	bl	14160 <__addsf3>
   16a14:	e1a03000 	mov	r3, r0
   16a18:	e1a02003 	mov	r2, r3
   16a1c:	e59f386c 	ldr	r3, [pc, #2156]	; 17290 <__aeabi_f2uiz+0x2a2c>
   16a20:	e5832000 	str	r2, [r3]
   16a24:	e59f3868 	ldr	r3, [pc, #2152]	; 17294 <__aeabi_f2uiz+0x2a30>
   16a28:	e5933000 	ldr	r3, [r3]
   16a2c:	e1a00003 	mov	r0, r3
   16a30:	e59f1860 	ldr	r1, [pc, #2144]	; 17298 <__aeabi_f2uiz+0x2a34>
   16a34:	ebfff733 	bl	14708 <__cmpsf2>
   16a38:	e1a03000 	mov	r3, r0
   16a3c:	e3530000 	cmp	r3, #0	; 0x0
   16a40:	0a000000 	beq	16a48 <__aeabi_f2uiz+0x21e4>
   16a44:	ea000063 	b	16bd8 <__aeabi_f2uiz+0x2374>
   16a48:	e59f37fc 	ldr	r3, [pc, #2044]	; 1724c <__aeabi_f2uiz+0x29e8>
   16a4c:	e5933000 	ldr	r3, [r3]
   16a50:	e3530001 	cmp	r3, #1	; 0x1
   16a54:	1a00005f 	bne	16bd8 <__aeabi_f2uiz+0x2374>
   16a58:	e59f37e8 	ldr	r3, [pc, #2024]	; 17248 <__aeabi_f2uiz+0x29e4>
   16a5c:	e5933000 	ldr	r3, [r3]
   16a60:	e3530001 	cmp	r3, #1	; 0x1
   16a64:	1a000009 	bne	16a90 <__aeabi_f2uiz+0x222c>
   16a68:	e59f37d8 	ldr	r3, [pc, #2008]	; 17248 <__aeabi_f2uiz+0x29e4>
   16a6c:	e5931000 	ldr	r1, [r3]
   16a70:	e59f37d0 	ldr	r3, [pc, #2000]	; 17248 <__aeabi_f2uiz+0x29e4>
   16a74:	e5933000 	ldr	r3, [r3]
   16a78:	e2432001 	sub	r2, r3, #1	; 0x1
   16a7c:	e59f3818 	ldr	r3, [pc, #2072]	; 1729c <__aeabi_f2uiz+0x2a38>
   16a80:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   16a84:	e59f3810 	ldr	r3, [pc, #2064]	; 1729c <__aeabi_f2uiz+0x2a38>
   16a88:	e7832101 	str	r2, [r3, r1, lsl #2]
   16a8c:	ea000029 	b	16b38 <__aeabi_f2uiz+0x22d4>
   16a90:	e59f37b0 	ldr	r3, [pc, #1968]	; 17248 <__aeabi_f2uiz+0x29e4>
   16a94:	e5934000 	ldr	r4, [r3]
   16a98:	e59f37a8 	ldr	r3, [pc, #1960]	; 17248 <__aeabi_f2uiz+0x29e4>
   16a9c:	e5933000 	ldr	r3, [r3]
   16aa0:	e2432001 	sub	r2, r3, #1	; 0x1
   16aa4:	e59f37f0 	ldr	r3, [pc, #2032]	; 1729c <__aeabi_f2uiz+0x2a38>
   16aa8:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   16aac:	e59f37ec 	ldr	r3, [pc, #2028]	; 172a0 <__aeabi_f2uiz+0x2a3c>
   16ab0:	e5933000 	ldr	r3, [r3]
   16ab4:	e1a00002 	mov	r0, r2
   16ab8:	e1a01003 	mov	r1, r3
   16abc:	ebfff64f 	bl	14400 <__aeabi_fmul>
   16ac0:	e1a03000 	mov	r3, r0
   16ac4:	e1a05003 	mov	r5, r3
   16ac8:	e59f377c 	ldr	r3, [pc, #1916]	; 1724c <__aeabi_f2uiz+0x29e8>
   16acc:	e5932000 	ldr	r2, [r3]
   16ad0:	e59f3770 	ldr	r3, [pc, #1904]	; 17248 <__aeabi_f2uiz+0x29e4>
   16ad4:	e5931000 	ldr	r1, [r3]
   16ad8:	e59f07c4 	ldr	r0, [pc, #1988]	; 172a4 <__aeabi_f2uiz+0x2a40>
   16adc:	e1a03002 	mov	r3, r2
   16ae0:	e1a03083 	mov	r3, r3, lsl #1
   16ae4:	e0833002 	add	r3, r3, r2
   16ae8:	e1a03103 	mov	r3, r3, lsl #2
   16aec:	e0833002 	add	r3, r3, r2
   16af0:	e0833001 	add	r3, r3, r1
   16af4:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   16af8:	e59f3748 	ldr	r3, [pc, #1864]	; 17248 <__aeabi_f2uiz+0x29e4>
   16afc:	e5933000 	ldr	r3, [r3]
   16b00:	e2432002 	sub	r2, r3, #2	; 0x2
   16b04:	e59f3790 	ldr	r3, [pc, #1936]	; 1729c <__aeabi_f2uiz+0x2a38>
   16b08:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   16b0c:	e1a00001 	mov	r0, r1
   16b10:	e1a01003 	mov	r1, r3
   16b14:	ebfff639 	bl	14400 <__aeabi_fmul>
   16b18:	e1a03000 	mov	r3, r0
   16b1c:	e1a00005 	mov	r0, r5
   16b20:	e1a01003 	mov	r1, r3
   16b24:	ebfff58c 	bl	1415c <__aeabi_fsub>
   16b28:	e1a03000 	mov	r3, r0
   16b2c:	e1a02003 	mov	r2, r3
   16b30:	e59f3764 	ldr	r3, [pc, #1892]	; 1729c <__aeabi_f2uiz+0x2a38>
   16b34:	e7832104 	str	r2, [r3, r4, lsl #2]
   16b38:	e59f3708 	ldr	r3, [pc, #1800]	; 17248 <__aeabi_f2uiz+0x29e4>
   16b3c:	e5932000 	ldr	r2, [r3]
   16b40:	e59f3754 	ldr	r3, [pc, #1876]	; 1729c <__aeabi_f2uiz+0x2a38>
   16b44:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   16b48:	e59f3714 	ldr	r3, [pc, #1812]	; 17264 <__aeabi_f2uiz+0x2a00>
   16b4c:	e5933000 	ldr	r3, [r3]
   16b50:	e1a00002 	mov	r0, r2
   16b54:	e1a01003 	mov	r1, r3
   16b58:	ebfff628 	bl	14400 <__aeabi_fmul>
   16b5c:	e1a03000 	mov	r3, r0
   16b60:	e1a02003 	mov	r2, r3
   16b64:	e59f373c 	ldr	r3, [pc, #1852]	; 172a8 <__aeabi_f2uiz+0x2a44>
   16b68:	e5832000 	str	r2, [r3]
   16b6c:	e59f36d8 	ldr	r3, [pc, #1752]	; 1724c <__aeabi_f2uiz+0x29e8>
   16b70:	e5932000 	ldr	r2, [r3]
   16b74:	e59f3708 	ldr	r3, [pc, #1800]	; 17284 <__aeabi_f2uiz+0x2a20>
   16b78:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   16b7c:	e59f36f4 	ldr	r3, [pc, #1780]	; 17278 <__aeabi_f2uiz+0x2a14>
   16b80:	e5933000 	ldr	r3, [r3]
   16b84:	e1a00002 	mov	r0, r2
   16b88:	e1a01003 	mov	r1, r3
   16b8c:	ebfff61b 	bl	14400 <__aeabi_fmul>
   16b90:	e1a03000 	mov	r3, r0
   16b94:	e1a02003 	mov	r2, r3
   16b98:	e59f3708 	ldr	r3, [pc, #1800]	; 172a8 <__aeabi_f2uiz+0x2a44>
   16b9c:	e5933000 	ldr	r3, [r3]
   16ba0:	e1a00002 	mov	r0, r2
   16ba4:	e1a01003 	mov	r1, r3
   16ba8:	ebfff614 	bl	14400 <__aeabi_fmul>
   16bac:	e1a03000 	mov	r3, r0
   16bb0:	e1a02003 	mov	r2, r3
   16bb4:	e59f36f0 	ldr	r3, [pc, #1776]	; 172ac <__aeabi_f2uiz+0x2a48>
   16bb8:	e5933000 	ldr	r3, [r3]
   16bbc:	e1a00002 	mov	r0, r2
   16bc0:	e1a01003 	mov	r1, r3
   16bc4:	ebfff565 	bl	14160 <__addsf3>
   16bc8:	e1a03000 	mov	r3, r0
   16bcc:	e1a02003 	mov	r2, r3
   16bd0:	e59f36d4 	ldr	r3, [pc, #1748]	; 172ac <__aeabi_f2uiz+0x2a48>
   16bd4:	e5832000 	str	r2, [r3]
   16bd8:	e59f36d0 	ldr	r3, [pc, #1744]	; 172b0 <__aeabi_f2uiz+0x2a4c>
   16bdc:	e5933000 	ldr	r3, [r3]
   16be0:	e2432001 	sub	r2, r3, #1	; 0x1
   16be4:	e59f36c4 	ldr	r3, [pc, #1732]	; 172b0 <__aeabi_f2uiz+0x2a4c>
   16be8:	e5832000 	str	r2, [r3]
   16bec:	e59f3658 	ldr	r3, [pc, #1624]	; 1724c <__aeabi_f2uiz+0x29e8>
   16bf0:	e5932000 	ldr	r2, [r3]
   16bf4:	e59f36b8 	ldr	r3, [pc, #1720]	; 172b4 <__aeabi_f2uiz+0x2a50>
   16bf8:	e5933000 	ldr	r3, [r3]
   16bfc:	e0822003 	add	r2, r2, r3
   16c00:	e59f3644 	ldr	r3, [pc, #1604]	; 1724c <__aeabi_f2uiz+0x29e8>
   16c04:	e5832000 	str	r2, [r3]
   16c08:	e59f36a0 	ldr	r3, [pc, #1696]	; 172b0 <__aeabi_f2uiz+0x2a4c>
   16c0c:	e5933000 	ldr	r3, [r3]
   16c10:	e3530000 	cmp	r3, #0	; 0x0
   16c14:	cafffc3f 	bgt	15d18 <__aeabi_f2uiz+0x14b4>
   16c18:	e59f3628 	ldr	r3, [pc, #1576]	; 17248 <__aeabi_f2uiz+0x29e4>
   16c1c:	e5933000 	ldr	r3, [r3]
   16c20:	e2832001 	add	r2, r3, #1	; 0x1
   16c24:	e59f361c 	ldr	r3, [pc, #1564]	; 17248 <__aeabi_f2uiz+0x29e4>
   16c28:	e5832000 	str	r2, [r3]
   16c2c:	e59f3614 	ldr	r3, [pc, #1556]	; 17248 <__aeabi_f2uiz+0x29e4>
   16c30:	e5932000 	ldr	r2, [r3]
   16c34:	e59f367c 	ldr	r3, [pc, #1660]	; 172b8 <__aeabi_f2uiz+0x2a54>
   16c38:	e5933000 	ldr	r3, [r3]
   16c3c:	e1520003 	cmp	r2, r3
   16c40:	dafffc11 	ble	15c8c <__aeabi_f2uiz+0x1428>
   16c44:	e59f3648 	ldr	r3, [pc, #1608]	; 17294 <__aeabi_f2uiz+0x2a30>
   16c48:	e5933000 	ldr	r3, [r3]
   16c4c:	e1a00003 	mov	r0, r3
   16c50:	e59f1640 	ldr	r1, [pc, #1600]	; 17298 <__aeabi_f2uiz+0x2a34>
   16c54:	ebfff6ab 	bl	14708 <__cmpsf2>
   16c58:	e1a03000 	mov	r3, r0
   16c5c:	e3530000 	cmp	r3, #0	; 0x0
   16c60:	0a000000 	beq	16c68 <__aeabi_f2uiz+0x2404>
   16c64:	ea000004 	b	16c7c <__aeabi_f2uiz+0x2418>
   16c68:	e59f363c 	ldr	r3, [pc, #1596]	; 172ac <__aeabi_f2uiz+0x2a48>
   16c6c:	e5932000 	ldr	r2, [r3]
   16c70:	e59f3610 	ldr	r3, [pc, #1552]	; 17288 <__aeabi_f2uiz+0x2a24>
   16c74:	e5832000 	str	r2, [r3]
   16c78:	ea00000a 	b	16ca8 <__aeabi_f2uiz+0x2444>
   16c7c:	e59f3604 	ldr	r3, [pc, #1540]	; 17288 <__aeabi_f2uiz+0x2a24>
   16c80:	e5932000 	ldr	r2, [r3]
   16c84:	e59f3608 	ldr	r3, [pc, #1544]	; 17294 <__aeabi_f2uiz+0x2a30>
   16c88:	e5933000 	ldr	r3, [r3]
   16c8c:	e1a00002 	mov	r0, r2
   16c90:	e1a01003 	mov	r1, r3
   16c94:	ebfff63f 	bl	14598 <__aeabi_fdiv>
   16c98:	e1a03000 	mov	r3, r0
   16c9c:	e1a02003 	mov	r2, r3
   16ca0:	e59f35e0 	ldr	r3, [pc, #1504]	; 17288 <__aeabi_f2uiz+0x2a24>
   16ca4:	e5832000 	str	r2, [r3]
   16ca8:	e59f35cc 	ldr	r3, [pc, #1484]	; 1727c <__aeabi_f2uiz+0x2a18>
   16cac:	e5933000 	ldr	r3, [r3]
   16cb0:	e2232102 	eor	r2, r3, #-2147483648	; 0x80000000
   16cb4:	e59f3600 	ldr	r3, [pc, #1536]	; 172bc <__aeabi_f2uiz+0x2a58>
   16cb8:	e5933000 	ldr	r3, [r3]
   16cbc:	e1a00002 	mov	r0, r2
   16cc0:	e1a01003 	mov	r1, r3
   16cc4:	ebfff5cd 	bl	14400 <__aeabi_fmul>
   16cc8:	e1a03000 	mov	r3, r0
   16ccc:	e1a04003 	mov	r4, r3
   16cd0:	e59f35b8 	ldr	r3, [pc, #1464]	; 17290 <__aeabi_f2uiz+0x2a2c>
   16cd4:	e5932000 	ldr	r2, [r3]
   16cd8:	e59f35e0 	ldr	r3, [pc, #1504]	; 172c0 <__aeabi_f2uiz+0x2a5c>
   16cdc:	e5933000 	ldr	r3, [r3]
   16ce0:	e1a00002 	mov	r0, r2
   16ce4:	e1a01003 	mov	r1, r3
   16ce8:	ebfff5c4 	bl	14400 <__aeabi_fmul>
   16cec:	e1a03000 	mov	r3, r0
   16cf0:	e1a00004 	mov	r0, r4
   16cf4:	e1a01003 	mov	r1, r3
   16cf8:	ebfff517 	bl	1415c <__aeabi_fsub>
   16cfc:	e1a03000 	mov	r3, r0
   16d00:	e1a02003 	mov	r2, r3
   16d04:	e59f35b8 	ldr	r3, [pc, #1464]	; 172c4 <__aeabi_f2uiz+0x2a60>
   16d08:	e5832000 	str	r2, [r3]
   16d0c:	e59f3574 	ldr	r3, [pc, #1396]	; 17288 <__aeabi_f2uiz+0x2a24>
   16d10:	e5932000 	ldr	r2, [r3]
   16d14:	e59f35ac 	ldr	r3, [pc, #1452]	; 172c8 <__aeabi_f2uiz+0x2a64>
   16d18:	e5832000 	str	r2, [r3]
   16d1c:	e59f3558 	ldr	r3, [pc, #1368]	; 1727c <__aeabi_f2uiz+0x2a18>
   16d20:	e5932000 	ldr	r2, [r3]
   16d24:	e59f3594 	ldr	r3, [pc, #1428]	; 172c0 <__aeabi_f2uiz+0x2a5c>
   16d28:	e5933000 	ldr	r3, [r3]
   16d2c:	e1a00002 	mov	r0, r2
   16d30:	e1a01003 	mov	r1, r3
   16d34:	ebfff5b1 	bl	14400 <__aeabi_fmul>
   16d38:	e1a03000 	mov	r3, r0
   16d3c:	e1a04003 	mov	r4, r3
   16d40:	e59f3548 	ldr	r3, [pc, #1352]	; 17290 <__aeabi_f2uiz+0x2a2c>
   16d44:	e5932000 	ldr	r2, [r3]
   16d48:	e59f356c 	ldr	r3, [pc, #1388]	; 172bc <__aeabi_f2uiz+0x2a58>
   16d4c:	e5933000 	ldr	r3, [r3]
   16d50:	e1a00002 	mov	r0, r2
   16d54:	e1a01003 	mov	r1, r3
   16d58:	ebfff5a8 	bl	14400 <__aeabi_fmul>
   16d5c:	e1a03000 	mov	r3, r0
   16d60:	e1a00004 	mov	r0, r4
   16d64:	e1a01003 	mov	r1, r3
   16d68:	ebfff4fb 	bl	1415c <__aeabi_fsub>
   16d6c:	e1a03000 	mov	r3, r0
   16d70:	e1a02003 	mov	r2, r3
   16d74:	e59f3550 	ldr	r3, [pc, #1360]	; 172cc <__aeabi_f2uiz+0x2a68>
   16d78:	e5832000 	str	r2, [r3]
   16d7c:	e59f3540 	ldr	r3, [pc, #1344]	; 172c4 <__aeabi_f2uiz+0x2a60>
   16d80:	e5932000 	ldr	r2, [r3]
   16d84:	e59f3538 	ldr	r3, [pc, #1336]	; 172c4 <__aeabi_f2uiz+0x2a60>
   16d88:	e5933000 	ldr	r3, [r3]
   16d8c:	e1a00002 	mov	r0, r2
   16d90:	e1a01003 	mov	r1, r3
   16d94:	ebfff599 	bl	14400 <__aeabi_fmul>
   16d98:	e1a03000 	mov	r3, r0
   16d9c:	e1a04003 	mov	r4, r3
   16da0:	e59f3520 	ldr	r3, [pc, #1312]	; 172c8 <__aeabi_f2uiz+0x2a64>
   16da4:	e5932000 	ldr	r2, [r3]
   16da8:	e59f3518 	ldr	r3, [pc, #1304]	; 172c8 <__aeabi_f2uiz+0x2a64>
   16dac:	e5933000 	ldr	r3, [r3]
   16db0:	e1a00002 	mov	r0, r2
   16db4:	e1a01003 	mov	r1, r3
   16db8:	ebfff590 	bl	14400 <__aeabi_fmul>
   16dbc:	e1a03000 	mov	r3, r0
   16dc0:	e1a00004 	mov	r0, r4
   16dc4:	e1a01003 	mov	r1, r3
   16dc8:	ebfff4e4 	bl	14160 <__addsf3>
   16dcc:	e1a03000 	mov	r3, r0
   16dd0:	e1a00003 	mov	r0, r3
   16dd4:	ebfff2f8 	bl	139bc <__aeabi_f2d>
   16dd8:	e1a03000 	mov	r3, r0
   16ddc:	e1a04001 	mov	r4, r1
   16de0:	e1a00003 	mov	r0, r3
   16de4:	e1a01004 	mov	r1, r4
   16de8:	eb00193b 	bl	1d2dc <__sqrt_from_arm>
   16dec:	e1a03000 	mov	r3, r0
   16df0:	e1a04001 	mov	r4, r1
   16df4:	e1a00003 	mov	r0, r3
   16df8:	e1a01004 	mov	r1, r4
   16dfc:	ebfff4ac 	bl	140b4 <__aeabi_d2f>
   16e00:	e1a02000 	mov	r2, r0
   16e04:	e59f34c4 	ldr	r3, [pc, #1220]	; 172d0 <__aeabi_f2uiz+0x2a6c>
   16e08:	e5832000 	str	r2, [r3]
   16e0c:	e59f34bc 	ldr	r3, [pc, #1212]	; 172d0 <__aeabi_f2uiz+0x2a6c>
   16e10:	e5932000 	ldr	r2, [r3]
   16e14:	e59f34b4 	ldr	r3, [pc, #1204]	; 172d0 <__aeabi_f2uiz+0x2a6c>
   16e18:	e5933000 	ldr	r3, [r3]
   16e1c:	e1a00002 	mov	r0, r2
   16e20:	e1a01003 	mov	r1, r3
   16e24:	ebfff575 	bl	14400 <__aeabi_fmul>
   16e28:	e1a03000 	mov	r3, r0
   16e2c:	e1a04003 	mov	r4, r3
   16e30:	e59f3494 	ldr	r3, [pc, #1172]	; 172cc <__aeabi_f2uiz+0x2a68>
   16e34:	e5932000 	ldr	r2, [r3]
   16e38:	e59f348c 	ldr	r3, [pc, #1164]	; 172cc <__aeabi_f2uiz+0x2a68>
   16e3c:	e5933000 	ldr	r3, [r3]
   16e40:	e1a00002 	mov	r0, r2
   16e44:	e1a01003 	mov	r1, r3
   16e48:	ebfff56c 	bl	14400 <__aeabi_fmul>
   16e4c:	e1a03000 	mov	r3, r0
   16e50:	e1a00004 	mov	r0, r4
   16e54:	e1a01003 	mov	r1, r3
   16e58:	ebfff4c0 	bl	14160 <__addsf3>
   16e5c:	e1a03000 	mov	r3, r0
   16e60:	e1a00003 	mov	r0, r3
   16e64:	ebfff2d4 	bl	139bc <__aeabi_f2d>
   16e68:	e1a03000 	mov	r3, r0
   16e6c:	e1a04001 	mov	r4, r1
   16e70:	e1a00003 	mov	r0, r3
   16e74:	e1a01004 	mov	r1, r4
   16e78:	eb001917 	bl	1d2dc <__sqrt_from_arm>
   16e7c:	e1a03000 	mov	r3, r0
   16e80:	e1a04001 	mov	r4, r1
   16e84:	e1a00003 	mov	r0, r3
   16e88:	e1a01004 	mov	r1, r4
   16e8c:	ebfff488 	bl	140b4 <__aeabi_d2f>
   16e90:	e1a02000 	mov	r2, r0
   16e94:	e59b3014 	ldr	r3, [fp, #20]
   16e98:	e5832000 	str	r2, [r3]
   16e9c:	e59f3424 	ldr	r3, [pc, #1060]	; 172c8 <__aeabi_f2uiz+0x2a64>
   16ea0:	e5933000 	ldr	r3, [r3]
   16ea4:	e1a00003 	mov	r0, r3
   16ea8:	ebfff2c3 	bl	139bc <__aeabi_f2d>
   16eac:	e1a05000 	mov	r5, r0
   16eb0:	e1a06001 	mov	r6, r1
   16eb4:	e59f3408 	ldr	r3, [pc, #1032]	; 172c4 <__aeabi_f2uiz+0x2a60>
   16eb8:	e5933000 	ldr	r3, [r3]
   16ebc:	e1a00003 	mov	r0, r3
   16ec0:	ebfff2bd 	bl	139bc <__aeabi_f2d>
   16ec4:	e1a03000 	mov	r3, r0
   16ec8:	e1a04001 	mov	r4, r1
   16ecc:	e1a00005 	mov	r0, r5
   16ed0:	e1a01006 	mov	r1, r6
   16ed4:	e1a02003 	mov	r2, r3
   16ed8:	e1a03004 	mov	r3, r4
   16edc:	eb00190d 	bl	1d318 <__atan2_from_arm>
   16ee0:	e1a05000 	mov	r5, r0
   16ee4:	e1a06001 	mov	r6, r1
   16ee8:	e59f33e4 	ldr	r3, [pc, #996]	; 172d4 <__aeabi_f2uiz+0x2a70>
   16eec:	e5933000 	ldr	r3, [r3]
   16ef0:	e1a00003 	mov	r0, r3
   16ef4:	ebfff2b0 	bl	139bc <__aeabi_f2d>
   16ef8:	e1a03000 	mov	r3, r0
   16efc:	e1a04001 	mov	r4, r1
   16f00:	e1a00005 	mov	r0, r5
   16f04:	e1a01006 	mov	r1, r6
   16f08:	e1a02003 	mov	r2, r3
   16f0c:	e1a03004 	mov	r3, r4
   16f10:	ebfff37d 	bl	13d0c <__aeabi_ddiv>
   16f14:	e1a03000 	mov	r3, r0
   16f18:	e1a04001 	mov	r4, r1
   16f1c:	e1a00003 	mov	r0, r3
   16f20:	e1a01004 	mov	r1, r4
   16f24:	ebfff462 	bl	140b4 <__aeabi_d2f>
   16f28:	e1a02000 	mov	r2, r0
   16f2c:	e59b300c 	ldr	r3, [fp, #12]
   16f30:	e5832000 	str	r2, [r3]
   16f34:	e59f3390 	ldr	r3, [pc, #912]	; 172cc <__aeabi_f2uiz+0x2a68>
   16f38:	e5933000 	ldr	r3, [r3]
   16f3c:	e1a00003 	mov	r0, r3
   16f40:	ebfff29d 	bl	139bc <__aeabi_f2d>
   16f44:	e1a05000 	mov	r5, r0
   16f48:	e1a06001 	mov	r6, r1
   16f4c:	e59f337c 	ldr	r3, [pc, #892]	; 172d0 <__aeabi_f2uiz+0x2a6c>
   16f50:	e5933000 	ldr	r3, [r3]
   16f54:	e1a00003 	mov	r0, r3
   16f58:	ebfff297 	bl	139bc <__aeabi_f2d>
   16f5c:	e1a03000 	mov	r3, r0
   16f60:	e1a04001 	mov	r4, r1
   16f64:	e1a00005 	mov	r0, r5
   16f68:	e1a01006 	mov	r1, r6
   16f6c:	e1a02003 	mov	r2, r3
   16f70:	e1a03004 	mov	r3, r4
   16f74:	eb0018e7 	bl	1d318 <__atan2_from_arm>
   16f78:	e1a05000 	mov	r5, r0
   16f7c:	e1a06001 	mov	r6, r1
   16f80:	e59f334c 	ldr	r3, [pc, #844]	; 172d4 <__aeabi_f2uiz+0x2a70>
   16f84:	e5933000 	ldr	r3, [r3]
   16f88:	e1a00003 	mov	r0, r3
   16f8c:	ebfff28a 	bl	139bc <__aeabi_f2d>
   16f90:	e1a03000 	mov	r3, r0
   16f94:	e1a04001 	mov	r4, r1
   16f98:	e1a00005 	mov	r0, r5
   16f9c:	e1a01006 	mov	r1, r6
   16fa0:	e1a02003 	mov	r2, r3
   16fa4:	e1a03004 	mov	r3, r4
   16fa8:	ebfff357 	bl	13d0c <__aeabi_ddiv>
   16fac:	e1a03000 	mov	r3, r0
   16fb0:	e1a04001 	mov	r4, r1
   16fb4:	e1a00003 	mov	r0, r3
   16fb8:	e1a01004 	mov	r1, r4
   16fbc:	ebfff43c 	bl	140b4 <__aeabi_d2f>
   16fc0:	e1a02000 	mov	r2, r0
   16fc4:	e59b3010 	ldr	r3, [fp, #16]
   16fc8:	e5832000 	str	r2, [r3]
   16fcc:	e59b2018 	ldr	r2, [fp, #24]
   16fd0:	e59f3300 	ldr	r3, [pc, #768]	; 172d8 <__aeabi_f2uiz+0x2a74>
   16fd4:	e5823000 	str	r3, [r2]
   16fd8:	e51b302c 	ldr	r3, [fp, #-44]
   16fdc:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
   16fe0:	e1a00003 	mov	r0, r3
   16fe4:	e59f12f0 	ldr	r1, [pc, #752]	; 172dc <__aeabi_f2uiz+0x2a78>
   16fe8:	ebfff5c2 	bl	146f8 <__gesf2>
   16fec:	e1a03000 	mov	r3, r0
   16ff0:	e3530000 	cmp	r3, #0	; 0x0
   16ff4:	aa000000 	bge	16ffc <__aeabi_f2uiz+0x2798>
   16ff8:	ea000083 	b	1720c <__aeabi_f2uiz+0x29a8>
   16ffc:	e51b002c 	ldr	r0, [fp, #-44]
   17000:	e59f1290 	ldr	r1, [pc, #656]	; 17298 <__aeabi_f2uiz+0x2a34>
   17004:	ebfff5bb 	bl	146f8 <__gesf2>
   17008:	e1a03000 	mov	r3, r0
   1700c:	e3530000 	cmp	r3, #0	; 0x0
   17010:	ca000000 	bgt	17018 <__aeabi_f2uiz+0x27b4>
   17014:	ea00000f 	b	17058 <__aeabi_f2uiz+0x27f4>
   17018:	e59b0004 	ldr	r0, [fp, #4]
   1701c:	e59f1274 	ldr	r1, [pc, #628]	; 17298 <__aeabi_f2uiz+0x2a34>
   17020:	ebfff5b4 	bl	146f8 <__gesf2>
   17024:	e1a03000 	mov	r3, r0
   17028:	e3530000 	cmp	r3, #0	; 0x0
   1702c:	aa000000 	bge	17034 <__aeabi_f2uiz+0x27d0>
   17030:	ea000008 	b	17058 <__aeabi_f2uiz+0x27f4>
   17034:	e59b300c 	ldr	r3, [fp, #12]
   17038:	e5933000 	ldr	r3, [r3]
   1703c:	e1a00003 	mov	r0, r3
   17040:	e59b1004 	ldr	r1, [fp, #4]
   17044:	ebfff444 	bl	1415c <__aeabi_fsub>
   17048:	e1a03000 	mov	r3, r0
   1704c:	e1a02003 	mov	r2, r3
   17050:	e59b3018 	ldr	r3, [fp, #24]
   17054:	e5832000 	str	r2, [r3]
   17058:	e51b002c 	ldr	r0, [fp, #-44]
   1705c:	e59f1234 	ldr	r1, [pc, #564]	; 17298 <__aeabi_f2uiz+0x2a34>
   17060:	ebfff5a4 	bl	146f8 <__gesf2>
   17064:	e1a03000 	mov	r3, r0
   17068:	e3530000 	cmp	r3, #0	; 0x0
   1706c:	ca000000 	bgt	17074 <__aeabi_f2uiz+0x2810>
   17070:	ea000011 	b	170bc <__aeabi_f2uiz+0x2858>
   17074:	e59b0004 	ldr	r0, [fp, #4]
   17078:	e59f1218 	ldr	r1, [pc, #536]	; 17298 <__aeabi_f2uiz+0x2a34>
   1707c:	ebfff59f 	bl	14700 <__lesf2>
   17080:	e1a03000 	mov	r3, r0
   17084:	e3530000 	cmp	r3, #0	; 0x0
   17088:	ba000000 	blt	17090 <__aeabi_f2uiz+0x282c>
   1708c:	ea00000a 	b	170bc <__aeabi_f2uiz+0x2858>
   17090:	e59b300c 	ldr	r3, [fp, #12]
   17094:	e5932000 	ldr	r2, [r3]
   17098:	e59b3004 	ldr	r3, [fp, #4]
   1709c:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
   170a0:	e1a00002 	mov	r0, r2
   170a4:	e1a01003 	mov	r1, r3
   170a8:	ebfff42c 	bl	14160 <__addsf3>
   170ac:	e1a03000 	mov	r3, r0
   170b0:	e1a02003 	mov	r2, r3
   170b4:	e59b3018 	ldr	r3, [fp, #24]
   170b8:	e5832000 	str	r2, [r3]
   170bc:	e51b002c 	ldr	r0, [fp, #-44]
   170c0:	e59f11d0 	ldr	r1, [pc, #464]	; 17298 <__aeabi_f2uiz+0x2a34>
   170c4:	ebfff58d 	bl	14700 <__lesf2>
   170c8:	e1a03000 	mov	r3, r0
   170cc:	e3530000 	cmp	r3, #0	; 0x0
   170d0:	ba000000 	blt	170d8 <__aeabi_f2uiz+0x2874>
   170d4:	ea00000f 	b	17118 <__aeabi_f2uiz+0x28b4>
   170d8:	e59b0004 	ldr	r0, [fp, #4]
   170dc:	e59f11b4 	ldr	r1, [pc, #436]	; 17298 <__aeabi_f2uiz+0x2a34>
   170e0:	ebfff584 	bl	146f8 <__gesf2>
   170e4:	e1a03000 	mov	r3, r0
   170e8:	e3530000 	cmp	r3, #0	; 0x0
   170ec:	aa000000 	bge	170f4 <__aeabi_f2uiz+0x2890>
   170f0:	ea000008 	b	17118 <__aeabi_f2uiz+0x28b4>
   170f4:	e59b300c 	ldr	r3, [fp, #12]
   170f8:	e5933000 	ldr	r3, [r3]
   170fc:	e1a00003 	mov	r0, r3
   17100:	e59b1004 	ldr	r1, [fp, #4]
   17104:	ebfff415 	bl	14160 <__addsf3>
   17108:	e1a03000 	mov	r3, r0
   1710c:	e1a02003 	mov	r2, r3
   17110:	e59b3018 	ldr	r3, [fp, #24]
   17114:	e5832000 	str	r2, [r3]
   17118:	e51b002c 	ldr	r0, [fp, #-44]
   1711c:	e59f1174 	ldr	r1, [pc, #372]	; 17298 <__aeabi_f2uiz+0x2a34>
   17120:	ebfff576 	bl	14700 <__lesf2>
   17124:	e1a03000 	mov	r3, r0
   17128:	e3530000 	cmp	r3, #0	; 0x0
   1712c:	ba000000 	blt	17134 <__aeabi_f2uiz+0x28d0>
   17130:	ea000011 	b	1717c <__aeabi_f2uiz+0x2918>
   17134:	e59b0004 	ldr	r0, [fp, #4]
   17138:	e59f1158 	ldr	r1, [pc, #344]	; 17298 <__aeabi_f2uiz+0x2a34>
   1713c:	ebfff56f 	bl	14700 <__lesf2>
   17140:	e1a03000 	mov	r3, r0
   17144:	e3530000 	cmp	r3, #0	; 0x0
   17148:	ba000000 	blt	17150 <__aeabi_f2uiz+0x28ec>
   1714c:	ea00000a 	b	1717c <__aeabi_f2uiz+0x2918>
   17150:	e59b300c 	ldr	r3, [fp, #12]
   17154:	e5932000 	ldr	r2, [r3]
   17158:	e59b3004 	ldr	r3, [fp, #4]
   1715c:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
   17160:	e1a00002 	mov	r0, r2
   17164:	e1a01003 	mov	r1, r3
   17168:	ebfff3fb 	bl	1415c <__aeabi_fsub>
   1716c:	e1a03000 	mov	r3, r0
   17170:	e1a02003 	mov	r2, r3
   17174:	e59b3018 	ldr	r3, [fp, #24]
   17178:	e5832000 	str	r2, [r3]
   1717c:	e59b3018 	ldr	r3, [fp, #24]
   17180:	e5933000 	ldr	r3, [r3]
   17184:	e1a00003 	mov	r0, r3
   17188:	e59f1150 	ldr	r1, [pc, #336]	; 172e0 <__aeabi_f2uiz+0x2a7c>
   1718c:	ebfff559 	bl	146f8 <__gesf2>
   17190:	e1a03000 	mov	r3, r0
   17194:	e3530000 	cmp	r3, #0	; 0x0
   17198:	ca000000 	bgt	171a0 <__aeabi_f2uiz+0x293c>
   1719c:	ea000008 	b	171c4 <__aeabi_f2uiz+0x2960>
   171a0:	e59b3018 	ldr	r3, [fp, #24]
   171a4:	e5933000 	ldr	r3, [r3]
   171a8:	e1a00003 	mov	r0, r3
   171ac:	e59f1130 	ldr	r1, [pc, #304]	; 172e4 <__aeabi_f2uiz+0x2a80>
   171b0:	ebfff3e9 	bl	1415c <__aeabi_fsub>
   171b4:	e1a03000 	mov	r3, r0
   171b8:	e1a02003 	mov	r2, r3
   171bc:	e59b3018 	ldr	r3, [fp, #24]
   171c0:	e5832000 	str	r2, [r3]
   171c4:	e59b3018 	ldr	r3, [fp, #24]
   171c8:	e5933000 	ldr	r3, [r3]
   171cc:	e1a00003 	mov	r0, r3
   171d0:	e59f1110 	ldr	r1, [pc, #272]	; 172e8 <__aeabi_f2uiz+0x2a84>
   171d4:	ebfff549 	bl	14700 <__lesf2>
   171d8:	e1a03000 	mov	r3, r0
   171dc:	e3530000 	cmp	r3, #0	; 0x0
   171e0:	ba000000 	blt	171e8 <__aeabi_f2uiz+0x2984>
   171e4:	ea000008 	b	1720c <__aeabi_f2uiz+0x29a8>
   171e8:	e59b3018 	ldr	r3, [fp, #24]
   171ec:	e5933000 	ldr	r3, [r3]
   171f0:	e1a00003 	mov	r0, r3
   171f4:	e59f10e8 	ldr	r1, [pc, #232]	; 172e4 <__aeabi_f2uiz+0x2a80>
   171f8:	ebfff3d8 	bl	14160 <__addsf3>
   171fc:	e1a03000 	mov	r3, r0
   17200:	e1a02003 	mov	r2, r3
   17204:	e59b3018 	ldr	r3, [fp, #24]
   17208:	e5832000 	str	r2, [r3]
   1720c:	e59f20d8 	ldr	r2, [pc, #216]	; 172ec <__aeabi_f2uiz+0x2a88>
   17210:	e59b3008 	ldr	r3, [fp, #8]
   17214:	e5823000 	str	r3, [r2]
   17218:	e59f20d0 	ldr	r2, [pc, #208]	; 172f0 <__aeabi_f2uiz+0x2a8c>
   1721c:	e51b3028 	ldr	r3, [fp, #-40]
   17220:	e5823000 	str	r3, [r2]
   17224:	e59f20c8 	ldr	r2, [pc, #200]	; 172f4 <__aeabi_f2uiz+0x2a90>
   17228:	e51b302c 	ldr	r3, [fp, #-44]
   1722c:	e5823000 	str	r3, [r2]
   17230:	e59f20c0 	ldr	r2, [pc, #192]	; 172f8 <__aeabi_f2uiz+0x2a94>
   17234:	e59b3004 	ldr	r3, [fp, #4]
   17238:	e5823000 	str	r3, [r2]
   1723c:	e24bd01c 	sub	sp, fp, #28	; 0x1c
   17240:	e89d68f0 	ldmia	sp, {r4, r5, r6, r7, fp, sp, lr}
   17244:	e12fff1e 	bx	lr
   17248:	40001f88 	andmi	r1, r0, r8, lsl #31
   1724c:	40001f84 	andmi	r1, r0, r4, lsl #31
   17250:	4000088c 	andmi	r0, r0, ip, lsl #17
   17254:	40000b30 	andmi	r0, r0, r0, lsr fp
   17258:	40001394 	mulmi	r0, r4, r3
   1725c:	40001ccc 	andmi	r1, r0, ip, asr #25
   17260:	40000888 	andmi	r0, r0, r8, lsl #17
   17264:	40001344 	andmi	r1, r0, r4, asr #6
   17268:	40001330 	andmi	r1, r0, r0, lsr r3
   1726c:	4000171c 	andmi	r1, r0, ip, lsl r7
   17270:	4000132c 	andmi	r1, r0, ip, lsr #6
   17274:	40001750 	andmi	r1, r0, r0, asr r7
   17278:	40001328 	andmi	r1, r0, r8, lsr #6
   1727c:	4000133c 	andmi	r1, r0, ip, lsr r3
   17280:	40001a28 	andmi	r1, r0, r8, lsr #20
   17284:	400016b4 	strmih	r1, [r0], -r4
   17288:	40001338 	andmi	r1, r0, r8, lsr r3
   1728c:	400016e8 	andmi	r1, r0, r8, ror #13
   17290:	40001340 	andmi	r1, r0, r0, asr #6
   17294:	40001360 	andmi	r1, r0, r0, ror #6
   17298:	00000000 	andeq	r0, r0, r0
   1729c:	40001680 	andmi	r1, r0, r0, lsl #13
   172a0:	40001364 	andmi	r1, r0, r4, ror #6
   172a4:	400013dc 	ldrmid	r1, [r0], -ip
   172a8:	40001324 	andmi	r1, r0, r4, lsr #6
   172ac:	40001334 	andmi	r1, r0, r4, lsr r3
   172b0:	40001f70 	andmi	r1, r0, r0, ror pc
   172b4:	40001f74 	andmi	r1, r0, r4, ror pc
   172b8:	40001f8c 	andmi	r1, r0, ip, lsl #31
   172bc:	40001350 	andmi	r1, r0, r0, asr r3
   172c0:	4000134c 	andmi	r1, r0, ip, asr #6
   172c4:	40001320 	andmi	r1, r0, r0, lsr #6
   172c8:	4000131c 	andmi	r1, r0, ip, lsl r3
   172cc:	40001318 	andmi	r1, r0, r8, lsl r3
   172d0:	40001314 	andmi	r1, r0, r4, lsl r3
   172d4:	400013d4 	ldrmid	r1, [r0], -r4
   172d8:	c479c000 	ldrgtbt	ip, [r9]
   172dc:	425c0000 	submis	r0, ip, #0	; 0x0
   172e0:	43340000 	teqmi	r4, #0	; 0x0
   172e4:	43b40000 	movmis	r0, #0	; 0x0
   172e8:	c3340000 	teqgt	r4, #0	; 0x0
   172ec:	400013a4 	andmi	r1, r0, r4, lsr #7
   172f0:	400013a0 	andmi	r1, r0, r0, lsr #7
   172f4:	4000139c 	mulmi	r0, ip, r3
   172f8:	40001398 	mulmi	r0, r8, r3

000172fc <geomag>:
   172fc:	e1a0c00d 	mov	ip, sp
   17300:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   17304:	e24cb004 	sub	fp, ip, #4	; 0x4
   17308:	e24dd01c 	sub	sp, sp, #28	; 0x1c
   1730c:	e50b0010 	str	r0, [fp, #-16]
   17310:	e59f3048 	ldr	r3, [pc, #72]	; 17360 <geomag+0x64>
   17314:	e58d3000 	str	r3, [sp]
   17318:	e59f3040 	ldr	r3, [pc, #64]	; 17360 <geomag+0x64>
   1731c:	e58d3004 	str	r3, [sp, #4]
   17320:	e3a03000 	mov	r3, #0	; 0x0
   17324:	e58d3008 	str	r3, [sp, #8]
   17328:	e3a03000 	mov	r3, #0	; 0x0
   1732c:	e58d300c 	str	r3, [sp, #12]
   17330:	e3a03000 	mov	r3, #0	; 0x0
   17334:	e58d3010 	str	r3, [sp, #16]
   17338:	e3a03000 	mov	r3, #0	; 0x0
   1733c:	e58d3014 	str	r3, [sp, #20]
   17340:	e3a00000 	mov	r0, #0	; 0x0
   17344:	e51b1010 	ldr	r1, [fp, #-16]
   17348:	e59f2010 	ldr	r2, [pc, #16]	; 17360 <geomag+0x64>
   1734c:	e59f300c 	ldr	r3, [pc, #12]	; 17360 <geomag+0x64>
   17350:	ebfff558 	bl	148b8 <__aeabi_f2uiz+0x54>
   17354:	e24bd00c 	sub	sp, fp, #12	; 0xc
   17358:	e89d6800 	ldmia	sp, {fp, sp, lr}
   1735c:	e12fff1e 	bx	lr
   17360:	00000000 	andeq	r0, r0, r0

00017364 <geomg1>:
   17364:	e1a0c00d 	mov	ip, sp
   17368:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   1736c:	e24cb004 	sub	fp, ip, #4	; 0x4
   17370:	e24dd028 	sub	sp, sp, #40	; 0x28
   17374:	e50b0010 	str	r0, [fp, #-16]
   17378:	e50b1014 	str	r1, [fp, #-20]
   1737c:	e50b2018 	str	r2, [fp, #-24]
   17380:	e50b301c 	str	r3, [fp, #-28]
   17384:	e51b3018 	ldr	r3, [fp, #-24]
   17388:	e58d3000 	str	r3, [sp]
   1738c:	e51b301c 	ldr	r3, [fp, #-28]
   17390:	e58d3004 	str	r3, [sp, #4]
   17394:	e59b3004 	ldr	r3, [fp, #4]
   17398:	e58d3008 	str	r3, [sp, #8]
   1739c:	e59b3008 	ldr	r3, [fp, #8]
   173a0:	e58d300c 	str	r3, [sp, #12]
   173a4:	e59b300c 	ldr	r3, [fp, #12]
   173a8:	e58d3010 	str	r3, [sp, #16]
   173ac:	e59b3010 	ldr	r3, [fp, #16]
   173b0:	e58d3014 	str	r3, [sp, #20]
   173b4:	e3a00001 	mov	r0, #1	; 0x1
   173b8:	e3a01000 	mov	r1, #0	; 0x0
   173bc:	e51b2010 	ldr	r2, [fp, #-16]
   173c0:	e51b3014 	ldr	r3, [fp, #-20]
   173c4:	ebfff53b 	bl	148b8 <__aeabi_f2uiz+0x54>
   173c8:	e24bd00c 	sub	sp, fp, #12	; 0xc
   173cc:	e89d6800 	ldmia	sp, {fp, sp, lr}
   173d0:	e12fff1e 	bx	lr

000173d4 <getDeclination>:
   173d4:	e1a0c00d 	mov	ip, sp
   173d8:	e92dd9f0 	stmdb	sp!, {r4, r5, r6, r7, r8, fp, ip, lr, pc}
   173dc:	e24cb004 	sub	fp, ip, #4	; 0x4
   173e0:	e24dd060 	sub	sp, sp, #96	; 0x60
   173e4:	e50b0060 	str	r0, [fp, #-96]
   173e8:	e50b1064 	str	r1, [fp, #-100]
   173ec:	e50b2068 	str	r2, [fp, #-104]
   173f0:	e50b306c 	str	r3, [fp, #-108]
   173f4:	e59f36ac 	ldr	r3, [pc, #1708]	; 17aa8 <getDeclination+0x6d4>
   173f8:	e50b3038 	str	r3, [fp, #-56]
   173fc:	e59f36a8 	ldr	r3, [pc, #1704]	; 17aac <getDeclination+0x6d8>
   17400:	e50b3034 	str	r3, [fp, #-52]
   17404:	e59f36a4 	ldr	r3, [pc, #1700]	; 17ab0 <getDeclination+0x6dc>
   17408:	e50b302c 	str	r3, [fp, #-44]
   1740c:	e59f26a0 	ldr	r2, [pc, #1696]	; 17ab4 <getDeclination+0x6e0>
   17410:	e3a0300c 	mov	r3, #12	; 0xc
   17414:	e5823000 	str	r3, [r2]
   17418:	e3a03000 	mov	r3, #0	; 0x0
   1741c:	e50b305c 	str	r3, [fp, #-92]
   17420:	e59f3690 	ldr	r3, [pc, #1680]	; 17ab8 <getDeclination+0x6e4>
   17424:	e50b3028 	str	r3, [fp, #-40]
   17428:	e3a03000 	mov	r3, #0	; 0x0
   1742c:	e50b3058 	str	r3, [fp, #-88]
   17430:	e59f3680 	ldr	r3, [pc, #1664]	; 17ab8 <getDeclination+0x6e4>
   17434:	e50b3024 	str	r3, [fp, #-36]
   17438:	e3a03000 	mov	r3, #0	; 0x0
   1743c:	e50b3054 	str	r3, [fp, #-84]
   17440:	e59f066c 	ldr	r0, [pc, #1644]	; 17ab4 <getDeclination+0x6e0>
   17444:	ebffffac 	bl	172fc <geomag>
   17448:	e51b0060 	ldr	r0, [fp, #-96]
   1744c:	ebfff3b4 	bl	14324 <__aeabi_i2f>
   17450:	e1a03000 	mov	r3, r0
   17454:	e1a00003 	mov	r0, r3
   17458:	e59f165c 	ldr	r1, [pc, #1628]	; 17abc <getDeclination+0x6e8>
   1745c:	ebfff44d 	bl	14598 <__aeabi_fdiv>
   17460:	e1a03000 	mov	r3, r0
   17464:	e1a02003 	mov	r2, r3
   17468:	e59f3650 	ldr	r3, [pc, #1616]	; 17ac0 <getDeclination+0x6ec>
   1746c:	e5832000 	str	r2, [r3]
   17470:	e51b0064 	ldr	r0, [fp, #-100]
   17474:	ebfff3aa 	bl	14324 <__aeabi_i2f>
   17478:	e1a03000 	mov	r3, r0
   1747c:	e1a00003 	mov	r0, r3
   17480:	e59f1634 	ldr	r1, [pc, #1588]	; 17abc <getDeclination+0x6e8>
   17484:	ebfff443 	bl	14598 <__aeabi_fdiv>
   17488:	e1a03000 	mov	r3, r0
   1748c:	e1a02003 	mov	r2, r3
   17490:	e59f362c 	ldr	r3, [pc, #1580]	; 17ac4 <getDeclination+0x6f0>
   17494:	e5832000 	str	r2, [r3]
   17498:	e51b0068 	ldr	r0, [fp, #-104]
   1749c:	ebfff3a0 	bl	14324 <__aeabi_i2f>
   174a0:	e1a02000 	mov	r2, r0
   174a4:	e59f361c 	ldr	r3, [pc, #1564]	; 17ac8 <getDeclination+0x6f4>
   174a8:	e5832000 	str	r2, [r3]
   174ac:	e59f3614 	ldr	r3, [pc, #1556]	; 17ac8 <getDeclination+0x6f4>
   174b0:	e5933000 	ldr	r3, [r3]
   174b4:	e1a00003 	mov	r0, r3
   174b8:	e59f160c 	ldr	r1, [pc, #1548]	; 17acc <getDeclination+0x6f8>
   174bc:	ebfff435 	bl	14598 <__aeabi_fdiv>
   174c0:	e1a03000 	mov	r3, r0
   174c4:	e1a02003 	mov	r2, r3
   174c8:	e59f3600 	ldr	r3, [pc, #1536]	; 17ad0 <getDeclination+0x6fc>
   174cc:	e5832000 	str	r2, [r3]
   174d0:	e51b0034 	ldr	r0, [fp, #-52]
   174d4:	e51b102c 	ldr	r1, [fp, #-44]
   174d8:	ebfff320 	bl	14160 <__addsf3>
   174dc:	e1a03000 	mov	r3, r0
   174e0:	e50b3030 	str	r3, [fp, #-48]
   174e4:	e51b006c 	ldr	r0, [fp, #-108]
   174e8:	ebfff38d 	bl	14324 <__aeabi_i2f>
   174ec:	e1a02000 	mov	r2, r0
   174f0:	e59f35dc 	ldr	r3, [pc, #1500]	; 17ad4 <getDeclination+0x700>
   174f4:	e5832000 	str	r2, [r3]
   174f8:	e59f35d0 	ldr	r3, [pc, #1488]	; 17ad0 <getDeclination+0x6fc>
   174fc:	e5932000 	ldr	r2, [r3]
   17500:	e59f35b8 	ldr	r3, [pc, #1464]	; 17ac0 <getDeclination+0x6ec>
   17504:	e5931000 	ldr	r1, [r3]
   17508:	e59f35b4 	ldr	r3, [pc, #1460]	; 17ac4 <getDeclination+0x6f0>
   1750c:	e593c000 	ldr	ip, [r3]
   17510:	e59f35bc 	ldr	r3, [pc, #1468]	; 17ad4 <getDeclination+0x700>
   17514:	e593e000 	ldr	lr, [r3]
   17518:	e59f35b8 	ldr	r3, [pc, #1464]	; 17ad8 <getDeclination+0x704>
   1751c:	e58d3000 	str	r3, [sp]
   17520:	e59f35b4 	ldr	r3, [pc, #1460]	; 17adc <getDeclination+0x708>
   17524:	e58d3004 	str	r3, [sp, #4]
   17528:	e59f35b0 	ldr	r3, [pc, #1456]	; 17ae0 <getDeclination+0x70c>
   1752c:	e58d3008 	str	r3, [sp, #8]
   17530:	e59f35ac 	ldr	r3, [pc, #1452]	; 17ae4 <getDeclination+0x710>
   17534:	e58d300c 	str	r3, [sp, #12]
   17538:	e1a00002 	mov	r0, r2
   1753c:	e1a0200c 	mov	r2, ip
   17540:	e1a0300e 	mov	r3, lr
   17544:	ebffff86 	bl	17364 <geomg1>
   17548:	e59f3584 	ldr	r3, [pc, #1412]	; 17ad4 <getDeclination+0x700>
   1754c:	e5932000 	ldr	r2, [r3]
   17550:	e59f3590 	ldr	r3, [pc, #1424]	; 17ae8 <getDeclination+0x714>
   17554:	e5832000 	str	r2, [r3]
   17558:	e59f3578 	ldr	r3, [pc, #1400]	; 17ad8 <getDeclination+0x704>
   1755c:	e5932000 	ldr	r2, [r3]
   17560:	e59f3584 	ldr	r3, [pc, #1412]	; 17aec <getDeclination+0x718>
   17564:	e5832000 	str	r2, [r3]
   17568:	e59f356c 	ldr	r3, [pc, #1388]	; 17adc <getDeclination+0x708>
   1756c:	e5932000 	ldr	r2, [r3]
   17570:	e59f3578 	ldr	r3, [pc, #1400]	; 17af0 <getDeclination+0x71c>
   17574:	e5832000 	str	r2, [r3]
   17578:	e59f3560 	ldr	r3, [pc, #1376]	; 17ae0 <getDeclination+0x70c>
   1757c:	e5932000 	ldr	r2, [r3]
   17580:	e59f356c 	ldr	r3, [pc, #1388]	; 17af4 <getDeclination+0x720>
   17584:	e5832000 	str	r2, [r3]
   17588:	e59f3564 	ldr	r3, [pc, #1380]	; 17af4 <getDeclination+0x720>
   1758c:	e5933000 	ldr	r3, [r3]
   17590:	e1a00003 	mov	r0, r3
   17594:	ebfff108 	bl	139bc <__aeabi_f2d>
   17598:	e1a07000 	mov	r7, r0
   1759c:	e1a08001 	mov	r8, r1
   175a0:	e59f3544 	ldr	r3, [pc, #1348]	; 17aec <getDeclination+0x718>
   175a4:	e5933000 	ldr	r3, [r3]
   175a8:	e1a00003 	mov	r0, r3
   175ac:	e51b1038 	ldr	r1, [fp, #-56]
   175b0:	ebfff392 	bl	14400 <__aeabi_fmul>
   175b4:	e1a03000 	mov	r3, r0
   175b8:	e1a00003 	mov	r0, r3
   175bc:	ebfff0fe 	bl	139bc <__aeabi_f2d>
   175c0:	e1a03000 	mov	r3, r0
   175c4:	e1a04001 	mov	r4, r1
   175c8:	e1a00003 	mov	r0, r3
   175cc:	e1a01004 	mov	r1, r4
   175d0:	eb001732 	bl	1d2a0 <__cos_from_arm>
   175d4:	e1a05000 	mov	r5, r0
   175d8:	e1a06001 	mov	r6, r1
   175dc:	e59f350c 	ldr	r3, [pc, #1292]	; 17af0 <getDeclination+0x71c>
   175e0:	e5933000 	ldr	r3, [r3]
   175e4:	e1a00003 	mov	r0, r3
   175e8:	e51b1038 	ldr	r1, [fp, #-56]
   175ec:	ebfff383 	bl	14400 <__aeabi_fmul>
   175f0:	e1a03000 	mov	r3, r0
   175f4:	e1a00003 	mov	r0, r3
   175f8:	ebfff0ef 	bl	139bc <__aeabi_f2d>
   175fc:	e1a03000 	mov	r3, r0
   17600:	e1a04001 	mov	r4, r1
   17604:	e1a00003 	mov	r0, r3
   17608:	e1a01004 	mov	r1, r4
   1760c:	eb001723 	bl	1d2a0 <__cos_from_arm>
   17610:	e1a03000 	mov	r3, r0
   17614:	e1a04001 	mov	r4, r1
   17618:	e1a00005 	mov	r0, r5
   1761c:	e1a01006 	mov	r1, r6
   17620:	e1a02003 	mov	r2, r3
   17624:	e1a03004 	mov	r3, r4
   17628:	ebfff113 	bl	13a7c <__aeabi_dmul>
   1762c:	e1a03000 	mov	r3, r0
   17630:	e1a04001 	mov	r4, r1
   17634:	e1a00007 	mov	r0, r7
   17638:	e1a01008 	mov	r1, r8
   1763c:	e1a02003 	mov	r2, r3
   17640:	e1a03004 	mov	r3, r4
   17644:	ebfff10c 	bl	13a7c <__aeabi_dmul>
   17648:	e1a03000 	mov	r3, r0
   1764c:	e1a04001 	mov	r4, r1
   17650:	e1a00003 	mov	r0, r3
   17654:	e1a01004 	mov	r1, r4
   17658:	ebfff295 	bl	140b4 <__aeabi_d2f>
   1765c:	e1a03000 	mov	r3, r0
   17660:	e50b3050 	str	r3, [fp, #-80]
   17664:	e59f3488 	ldr	r3, [pc, #1160]	; 17af4 <getDeclination+0x720>
   17668:	e5933000 	ldr	r3, [r3]
   1766c:	e1a00003 	mov	r0, r3
   17670:	ebfff0d1 	bl	139bc <__aeabi_f2d>
   17674:	e1a07000 	mov	r7, r0
   17678:	e1a08001 	mov	r8, r1
   1767c:	e59f346c 	ldr	r3, [pc, #1132]	; 17af0 <getDeclination+0x71c>
   17680:	e5933000 	ldr	r3, [r3]
   17684:	e1a00003 	mov	r0, r3
   17688:	e51b1038 	ldr	r1, [fp, #-56]
   1768c:	ebfff35b 	bl	14400 <__aeabi_fmul>
   17690:	e1a03000 	mov	r3, r0
   17694:	e1a00003 	mov	r0, r3
   17698:	ebfff0c7 	bl	139bc <__aeabi_f2d>
   1769c:	e1a03000 	mov	r3, r0
   176a0:	e1a04001 	mov	r4, r1
   176a4:	e1a00003 	mov	r0, r3
   176a8:	e1a01004 	mov	r1, r4
   176ac:	eb0016fb 	bl	1d2a0 <__cos_from_arm>
   176b0:	e1a05000 	mov	r5, r0
   176b4:	e1a06001 	mov	r6, r1
   176b8:	e59f342c 	ldr	r3, [pc, #1068]	; 17aec <getDeclination+0x718>
   176bc:	e5933000 	ldr	r3, [r3]
   176c0:	e1a00003 	mov	r0, r3
   176c4:	e51b1038 	ldr	r1, [fp, #-56]
   176c8:	ebfff34c 	bl	14400 <__aeabi_fmul>
   176cc:	e1a03000 	mov	r3, r0
   176d0:	e1a00003 	mov	r0, r3
   176d4:	ebfff0b8 	bl	139bc <__aeabi_f2d>
   176d8:	e1a03000 	mov	r3, r0
   176dc:	e1a04001 	mov	r4, r1
   176e0:	e1a00003 	mov	r0, r3
   176e4:	e1a01004 	mov	r1, r4
   176e8:	eb001707 	bl	1d30c <__sin_from_arm>
   176ec:	e1a03000 	mov	r3, r0
   176f0:	e1a04001 	mov	r4, r1
   176f4:	e1a00005 	mov	r0, r5
   176f8:	e1a01006 	mov	r1, r6
   176fc:	e1a02003 	mov	r2, r3
   17700:	e1a03004 	mov	r3, r4
   17704:	ebfff0dc 	bl	13a7c <__aeabi_dmul>
   17708:	e1a03000 	mov	r3, r0
   1770c:	e1a04001 	mov	r4, r1
   17710:	e1a00007 	mov	r0, r7
   17714:	e1a01008 	mov	r1, r8
   17718:	e1a02003 	mov	r2, r3
   1771c:	e1a03004 	mov	r3, r4
   17720:	ebfff0d5 	bl	13a7c <__aeabi_dmul>
   17724:	e1a03000 	mov	r3, r0
   17728:	e1a04001 	mov	r4, r1
   1772c:	e1a00003 	mov	r0, r3
   17730:	e1a01004 	mov	r1, r4
   17734:	ebfff25e 	bl	140b4 <__aeabi_d2f>
   17738:	e1a03000 	mov	r3, r0
   1773c:	e50b304c 	str	r3, [fp, #-76]
   17740:	e59f33ac 	ldr	r3, [pc, #940]	; 17af4 <getDeclination+0x720>
   17744:	e5933000 	ldr	r3, [r3]
   17748:	e1a00003 	mov	r0, r3
   1774c:	ebfff09a 	bl	139bc <__aeabi_f2d>
   17750:	e1a05000 	mov	r5, r0
   17754:	e1a06001 	mov	r6, r1
   17758:	e59f3390 	ldr	r3, [pc, #912]	; 17af0 <getDeclination+0x71c>
   1775c:	e5933000 	ldr	r3, [r3]
   17760:	e1a00003 	mov	r0, r3
   17764:	e51b1038 	ldr	r1, [fp, #-56]
   17768:	ebfff324 	bl	14400 <__aeabi_fmul>
   1776c:	e1a03000 	mov	r3, r0
   17770:	e1a00003 	mov	r0, r3
   17774:	ebfff090 	bl	139bc <__aeabi_f2d>
   17778:	e1a03000 	mov	r3, r0
   1777c:	e1a04001 	mov	r4, r1
   17780:	e1a00003 	mov	r0, r3
   17784:	e1a01004 	mov	r1, r4
   17788:	eb0016df 	bl	1d30c <__sin_from_arm>
   1778c:	e1a03000 	mov	r3, r0
   17790:	e1a04001 	mov	r4, r1
   17794:	e1a00005 	mov	r0, r5
   17798:	e1a01006 	mov	r1, r6
   1779c:	e1a02003 	mov	r2, r3
   177a0:	e1a03004 	mov	r3, r4
   177a4:	ebfff0b4 	bl	13a7c <__aeabi_dmul>
   177a8:	e1a03000 	mov	r3, r0
   177ac:	e1a04001 	mov	r4, r1
   177b0:	e1a00003 	mov	r0, r3
   177b4:	e1a01004 	mov	r1, r4
   177b8:	ebfff23d 	bl	140b4 <__aeabi_d2f>
   177bc:	e1a03000 	mov	r3, r0
   177c0:	e50b3048 	str	r3, [fp, #-72]
   177c4:	e59f3328 	ldr	r3, [pc, #808]	; 17af4 <getDeclination+0x720>
   177c8:	e5933000 	ldr	r3, [r3]
   177cc:	e1a00003 	mov	r0, r3
   177d0:	ebfff079 	bl	139bc <__aeabi_f2d>
   177d4:	e1a05000 	mov	r5, r0
   177d8:	e1a06001 	mov	r6, r1
   177dc:	e59f330c 	ldr	r3, [pc, #780]	; 17af0 <getDeclination+0x71c>
   177e0:	e5933000 	ldr	r3, [r3]
   177e4:	e1a00003 	mov	r0, r3
   177e8:	e51b1038 	ldr	r1, [fp, #-56]
   177ec:	ebfff303 	bl	14400 <__aeabi_fmul>
   177f0:	e1a03000 	mov	r3, r0
   177f4:	e1a00003 	mov	r0, r3
   177f8:	ebfff06f 	bl	139bc <__aeabi_f2d>
   177fc:	e1a03000 	mov	r3, r0
   17800:	e1a04001 	mov	r4, r1
   17804:	e1a00003 	mov	r0, r3
   17808:	e1a01004 	mov	r1, r4
   1780c:	eb0016a3 	bl	1d2a0 <__cos_from_arm>
   17810:	e1a03000 	mov	r3, r0
   17814:	e1a04001 	mov	r4, r1
   17818:	e1a00005 	mov	r0, r5
   1781c:	e1a01006 	mov	r1, r6
   17820:	e1a02003 	mov	r2, r3
   17824:	e1a03004 	mov	r3, r4
   17828:	ebfff093 	bl	13a7c <__aeabi_dmul>
   1782c:	e1a03000 	mov	r3, r0
   17830:	e1a04001 	mov	r4, r1
   17834:	e1a00003 	mov	r0, r3
   17838:	e1a01004 	mov	r1, r4
   1783c:	ebfff21c 	bl	140b4 <__aeabi_d2f>
   17840:	e1a03000 	mov	r3, r0
   17844:	e50b3044 	str	r3, [fp, #-68]
   17848:	e51b0044 	ldr	r0, [fp, #-68]
   1784c:	e59f12a4 	ldr	r1, [pc, #676]	; 17af8 <getDeclination+0x724>
   17850:	ebfff3aa 	bl	14700 <__lesf2>
   17854:	e1a03000 	mov	r3, r0
   17858:	e3530000 	cmp	r3, #0	; 0x0
   1785c:	ba000000 	blt	17864 <getDeclination+0x490>
   17860:	ea000005 	b	1787c <getDeclination+0x4a8>
   17864:	e59f2280 	ldr	r2, [pc, #640]	; 17aec <getDeclination+0x718>
   17868:	e59f323c 	ldr	r3, [pc, #572]	; 17aac <getDeclination+0x6d8>
   1786c:	e5823000 	str	r3, [r2]
   17870:	e59f2284 	ldr	r2, [pc, #644]	; 17afc <getDeclination+0x728>
   17874:	e59f3230 	ldr	r3, [pc, #560]	; 17aac <getDeclination+0x6d8>
   17878:	e5823000 	str	r3, [r2]
   1787c:	e51b0044 	ldr	r0, [fp, #-68]
   17880:	e59f1244 	ldr	r1, [pc, #580]	; 17acc <getDeclination+0x6f8>
   17884:	ebfff39d 	bl	14700 <__lesf2>
   17888:	e1a03000 	mov	r3, r0
   1788c:	e3530000 	cmp	r3, #0	; 0x0
   17890:	ba000000 	blt	17898 <getDeclination+0x4c4>
   17894:	ea000006 	b	178b4 <getDeclination+0x4e0>
   17898:	e3a03000 	mov	r3, #0	; 0x0
   1789c:	e50b305c 	str	r3, [fp, #-92]
   178a0:	e3a03001 	mov	r3, #1	; 0x1
   178a4:	e50b3058 	str	r3, [fp, #-88]
   178a8:	e51b3044 	ldr	r3, [fp, #-68]
   178ac:	e50b3024 	str	r3, [fp, #-36]
   178b0:	ea00000d 	b	178ec <getDeclination+0x518>
   178b4:	e51b0044 	ldr	r0, [fp, #-68]
   178b8:	e59f1240 	ldr	r1, [pc, #576]	; 17b00 <getDeclination+0x72c>
   178bc:	ebfff38f 	bl	14700 <__lesf2>
   178c0:	e1a03000 	mov	r3, r0
   178c4:	e3530000 	cmp	r3, #0	; 0x0
   178c8:	ba000000 	blt	178d0 <getDeclination+0x4fc>
   178cc:	ea000006 	b	178ec <getDeclination+0x518>
   178d0:	e51b3058 	ldr	r3, [fp, #-88]
   178d4:	e3530000 	cmp	r3, #0	; 0x0
   178d8:	1a000003 	bne	178ec <getDeclination+0x518>
   178dc:	e3a03001 	mov	r3, #1	; 0x1
   178e0:	e50b305c 	str	r3, [fp, #-92]
   178e4:	e51b3044 	ldr	r3, [fp, #-68]
   178e8:	e50b3028 	str	r3, [fp, #-40]
   178ec:	e59f31cc 	ldr	r3, [pc, #460]	; 17ac0 <getDeclination+0x6ec>
   178f0:	e5933000 	ldr	r3, [r3]
   178f4:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
   178f8:	e1a00003 	mov	r0, r3
   178fc:	ebfff02e 	bl	139bc <__aeabi_f2d>
   17900:	e1a03000 	mov	r3, r0
   17904:	e1a04001 	mov	r4, r1
   17908:	e3a00101 	mov	r0, #1073741824	; 0x40000000
   1790c:	e2800856 	add	r0, r0, #5636096	; 0x560000
   17910:	e2800902 	add	r0, r0, #32768	; 0x8000
   17914:	e3a01000 	mov	r1, #0	; 0x0
   17918:	e1a02003 	mov	r2, r3
   1791c:	e1a03004 	mov	r3, r4
   17920:	ebffef4b 	bl	13654 <__aeabi_dsub>
   17924:	e1a03000 	mov	r3, r0
   17928:	e1a04001 	mov	r4, r1
   1792c:	e1a00003 	mov	r0, r3
   17930:	e1a01004 	mov	r1, r4
   17934:	e28f2f59 	add	r2, pc, #356	; 0x164
   17938:	e892000c 	ldmia	r2, {r2, r3}
   1793c:	ebfff177 	bl	13f20 <__ledf2>
   17940:	e1a03000 	mov	r3, r0
   17944:	e3530000 	cmp	r3, #0	; 0x0
   17948:	da000000 	ble	17950 <getDeclination+0x57c>
   1794c:	ea000013 	b	179a0 <getDeclination+0x5cc>
   17950:	e59f3154 	ldr	r3, [pc, #340]	; 17aac <getDeclination+0x6d8>
   17954:	e50b3050 	str	r3, [fp, #-80]
   17958:	e59f314c 	ldr	r3, [pc, #332]	; 17aac <getDeclination+0x6d8>
   1795c:	e50b304c 	str	r3, [fp, #-76]
   17960:	e59f2184 	ldr	r2, [pc, #388]	; 17aec <getDeclination+0x718>
   17964:	e59f3140 	ldr	r3, [pc, #320]	; 17aac <getDeclination+0x6d8>
   17968:	e5823000 	str	r3, [r2]
   1796c:	e59f3138 	ldr	r3, [pc, #312]	; 17aac <getDeclination+0x6d8>
   17970:	e50b3040 	str	r3, [fp, #-64]
   17974:	e59f3130 	ldr	r3, [pc, #304]	; 17aac <getDeclination+0x6d8>
   17978:	e50b303c 	str	r3, [fp, #-60]
   1797c:	e59f2178 	ldr	r2, [pc, #376]	; 17afc <getDeclination+0x728>
   17980:	e59f3124 	ldr	r3, [pc, #292]	; 17aac <getDeclination+0x6d8>
   17984:	e5823000 	str	r3, [r2]
   17988:	e3a03001 	mov	r3, #1	; 0x1
   1798c:	e50b3054 	str	r3, [fp, #-84]
   17990:	e3a03000 	mov	r3, #0	; 0x0
   17994:	e50b305c 	str	r3, [fp, #-92]
   17998:	e3a03000 	mov	r3, #0	; 0x0
   1799c:	e50b3058 	str	r3, [fp, #-88]
   179a0:	e59b3004 	ldr	r3, [fp, #4]
   179a4:	e3a02000 	mov	r2, #0	; 0x0
   179a8:	e5832000 	str	r2, [r3]
   179ac:	e51b305c 	ldr	r3, [fp, #-92]
   179b0:	e3530000 	cmp	r3, #0	; 0x0
   179b4:	0a000004 	beq	179cc <getDeclination+0x5f8>
   179b8:	e59b3004 	ldr	r3, [fp, #4]
   179bc:	e5933000 	ldr	r3, [r3]
   179c0:	e3832001 	orr	r2, r3, #1	; 0x1
   179c4:	e59b3004 	ldr	r3, [fp, #4]
   179c8:	e5832000 	str	r2, [r3]
   179cc:	e51b3058 	ldr	r3, [fp, #-88]
   179d0:	e3530000 	cmp	r3, #0	; 0x0
   179d4:	0a000004 	beq	179ec <getDeclination+0x618>
   179d8:	e59b3004 	ldr	r3, [fp, #4]
   179dc:	e5933000 	ldr	r3, [r3]
   179e0:	e3832002 	orr	r2, r3, #2	; 0x2
   179e4:	e59b3004 	ldr	r3, [fp, #4]
   179e8:	e5832000 	str	r2, [r3]
   179ec:	e51b3054 	ldr	r3, [fp, #-84]
   179f0:	e3530000 	cmp	r3, #0	; 0x0
   179f4:	0a000007 	beq	17a18 <getDeclination+0x644>
   179f8:	e59b3004 	ldr	r3, [fp, #4]
   179fc:	e5933000 	ldr	r3, [r3]
   17a00:	e3832004 	orr	r2, r3, #4	; 0x4
   17a04:	e59b3004 	ldr	r3, [fp, #4]
   17a08:	e5832000 	str	r2, [r3]
   17a0c:	e3a03000 	mov	r3, #0	; 0x0
   17a10:	e50b3070 	str	r3, [fp, #-112]
   17a14:	ea00001c 	b	17a8c <getDeclination+0x6b8>
   17a18:	e59f30d0 	ldr	r3, [pc, #208]	; 17af0 <getDeclination+0x71c>
   17a1c:	e5933000 	ldr	r3, [r3]
   17a20:	e1a00003 	mov	r0, r3
   17a24:	ebffefe4 	bl	139bc <__aeabi_f2d>
   17a28:	e1a03000 	mov	r3, r0
   17a2c:	e1a04001 	mov	r4, r1
   17a30:	e1a00003 	mov	r0, r3
   17a34:	e1a01004 	mov	r1, r4
   17a38:	e3a02101 	mov	r2, #1073741824	; 0x40000000
   17a3c:	e2822709 	add	r2, r2, #2359296	; 0x240000
   17a40:	e3a03000 	mov	r3, #0	; 0x0
   17a44:	ebfff00c 	bl	13a7c <__aeabi_dmul>
   17a48:	e1a03000 	mov	r3, r0
   17a4c:	e1a04001 	mov	r4, r1
   17a50:	e1a00003 	mov	r0, r3
   17a54:	e1a01004 	mov	r1, r4
   17a58:	ebfff17e 	bl	14058 <__aeabi_d2iz>
   17a5c:	e1a02000 	mov	r2, r0
   17a60:	e59f309c 	ldr	r3, [pc, #156]	; 17b04 <getDeclination+0x730>
   17a64:	e5832000 	str	r2, [r3]
   17a68:	e59f307c 	ldr	r3, [pc, #124]	; 17aec <getDeclination+0x718>
   17a6c:	e5933000 	ldr	r3, [r3]
   17a70:	e1a00003 	mov	r0, r3
   17a74:	e59f1050 	ldr	r1, [pc, #80]	; 17acc <getDeclination+0x6f8>
   17a78:	ebfff260 	bl	14400 <__aeabi_fmul>
   17a7c:	e1a03000 	mov	r3, r0
   17a80:	e1a00003 	mov	r0, r3
   17a84:	ebfff35f 	bl	14808 <__aeabi_f2iz>
   17a88:	e50b0070 	str	r0, [fp, #-112]
   17a8c:	e51b3070 	ldr	r3, [fp, #-112]
   17a90:	e1a00003 	mov	r0, r3
   17a94:	e24bd020 	sub	sp, fp, #32	; 0x20
   17a98:	e89d69f0 	ldmia	sp, {r4, r5, r6, r7, r8, fp, sp, lr}
   17a9c:	e12fff1e 	bx	lr
   17aa0:	3f50624d 	svccc	0x0050624d
   17aa4:	d2f1a9fc 	rscles	sl, r1, #4128768	; 0x3f0000
   17aa8:	3c8efa35 	fstmiascc	lr, {s30-s82}
   17aac:	00000000 	andeq	r0, r0, r0
   17ab0:	40a00000 	adcmi	r0, r0, r0
   17ab4:	40001fc8 	andmi	r1, r0, r8, asr #31
   17ab8:	47c34f80 	strmib	r4, [r3, r0, lsl #31]
   17abc:	4b189680 	blmi	63d4c4 <__ctors_end__+0x61f588>
   17ac0:	40001fc0 	andmi	r1, r0, r0, asr #31
   17ac4:	40001fbc 	strmih	r1, [r0], -ip
   17ac8:	40001fc4 	andmi	r1, r0, r4, asr #31
   17acc:	447a0000 	ldrmibt	r0, [sl]
   17ad0:	40001fb4 	strmih	r1, [r0], -r4
   17ad4:	40001fb0 	strmih	r1, [r0], -r0
   17ad8:	40001fac 	andmi	r1, r0, ip, lsr #31
   17adc:	40001fa8 	andmi	r1, r0, r8, lsr #31
   17ae0:	40001fa4 	andmi	r1, r0, r4, lsr #31
   17ae4:	40001fa0 	andmi	r1, r0, r0, lsr #31
   17ae8:	40001f9c 	mulmi	r0, ip, pc
   17aec:	40001f98 	mulmi	r0, r8, pc
   17af0:	40001f94 	mulmi	r0, r4, pc
   17af4:	40001f90 	mulmi	r0, r0, pc
   17af8:	42c80000 	sbcmi	r0, r8, #0	; 0x0
   17afc:	40001fb8 	strmih	r1, [r0], -r8
   17b00:	459c4000 	ldrmi	r4, [ip]
   17b04:	4000130c 	andmi	r1, r0, ip, lsl #6

00017b08 <uBloxSendMessage>:
   17b08:	e1a0c00d 	mov	ip, sp
   17b0c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   17b10:	e24cb004 	sub	fp, ip, #4	; 0x4
   17b14:	e24dd01c 	sub	sp, sp, #28	; 0x1c
   17b18:	e50b2024 	str	r2, [fp, #-36]
   17b1c:	e1a02003 	mov	r2, r3
   17b20:	e1a03000 	mov	r3, r0
   17b24:	e54b301c 	strb	r3, [fp, #-28]
   17b28:	e1a03001 	mov	r3, r1
   17b2c:	e54b3020 	strb	r3, [fp, #-32]
   17b30:	e1a03002 	mov	r3, r2
   17b34:	e54b3028 	strb	r3, [fp, #-40]
   17b38:	e3e0304a 	mvn	r3, #74	; 0x4a
   17b3c:	e54b3014 	strb	r3, [fp, #-20]
   17b40:	e3a03062 	mov	r3, #98	; 0x62
   17b44:	e54b3013 	strb	r3, [fp, #-19]
   17b48:	e3a03000 	mov	r3, #0	; 0x0
   17b4c:	e54b3011 	strb	r3, [fp, #-17]
   17b50:	e3a03000 	mov	r3, #0	; 0x0
   17b54:	e54b3012 	strb	r3, [fp, #-18]
   17b58:	e55b2011 	ldrb	r2, [fp, #-17]
   17b5c:	e55b301c 	ldrb	r3, [fp, #-28]
   17b60:	e0823003 	add	r3, r2, r3
   17b64:	e20330ff 	and	r3, r3, #255	; 0xff
   17b68:	e54b3011 	strb	r3, [fp, #-17]
   17b6c:	e55b2012 	ldrb	r2, [fp, #-18]
   17b70:	e55b3011 	ldrb	r3, [fp, #-17]
   17b74:	e0823003 	add	r3, r2, r3
   17b78:	e20330ff 	and	r3, r3, #255	; 0xff
   17b7c:	e54b3012 	strb	r3, [fp, #-18]
   17b80:	e55b2011 	ldrb	r2, [fp, #-17]
   17b84:	e55b3020 	ldrb	r3, [fp, #-32]
   17b88:	e0823003 	add	r3, r2, r3
   17b8c:	e20330ff 	and	r3, r3, #255	; 0xff
   17b90:	e54b3011 	strb	r3, [fp, #-17]
   17b94:	e55b2012 	ldrb	r2, [fp, #-18]
   17b98:	e55b3011 	ldrb	r3, [fp, #-17]
   17b9c:	e0823003 	add	r3, r2, r3
   17ba0:	e20330ff 	and	r3, r3, #255	; 0xff
   17ba4:	e54b3012 	strb	r3, [fp, #-18]
   17ba8:	e55b2011 	ldrb	r2, [fp, #-17]
   17bac:	e55b3028 	ldrb	r3, [fp, #-40]
   17bb0:	e0823003 	add	r3, r2, r3
   17bb4:	e20330ff 	and	r3, r3, #255	; 0xff
   17bb8:	e54b3011 	strb	r3, [fp, #-17]
   17bbc:	e55b2012 	ldrb	r2, [fp, #-18]
   17bc0:	e55b3011 	ldrb	r3, [fp, #-17]
   17bc4:	e0823003 	add	r3, r2, r3
   17bc8:	e20330ff 	and	r3, r3, #255	; 0xff
   17bcc:	e54b3012 	strb	r3, [fp, #-18]
   17bd0:	e55b3028 	ldrb	r3, [fp, #-40]
   17bd4:	e1a03443 	mov	r3, r3, asr #8
   17bd8:	e20320ff 	and	r2, r3, #255	; 0xff
   17bdc:	e55b3011 	ldrb	r3, [fp, #-17]
   17be0:	e0823003 	add	r3, r2, r3
   17be4:	e20330ff 	and	r3, r3, #255	; 0xff
   17be8:	e54b3011 	strb	r3, [fp, #-17]
   17bec:	e55b2012 	ldrb	r2, [fp, #-18]
   17bf0:	e55b3011 	ldrb	r3, [fp, #-17]
   17bf4:	e0823003 	add	r3, r2, r3
   17bf8:	e20330ff 	and	r3, r3, #255	; 0xff
   17bfc:	e54b3012 	strb	r3, [fp, #-18]
   17c00:	e3a03000 	mov	r3, #0	; 0x0
   17c04:	e50b3010 	str	r3, [fp, #-16]
   17c08:	ea000010 	b	17c50 <uBloxSendMessage+0x148>
   17c0c:	e51b3010 	ldr	r3, [fp, #-16]
   17c10:	e1a02003 	mov	r2, r3
   17c14:	e51b3024 	ldr	r3, [fp, #-36]
   17c18:	e0823003 	add	r3, r2, r3
   17c1c:	e5d32000 	ldrb	r2, [r3]
   17c20:	e55b3011 	ldrb	r3, [fp, #-17]
   17c24:	e0823003 	add	r3, r2, r3
   17c28:	e20330ff 	and	r3, r3, #255	; 0xff
   17c2c:	e54b3011 	strb	r3, [fp, #-17]
   17c30:	e55b2012 	ldrb	r2, [fp, #-18]
   17c34:	e55b3011 	ldrb	r3, [fp, #-17]
   17c38:	e0823003 	add	r3, r2, r3
   17c3c:	e20330ff 	and	r3, r3, #255	; 0xff
   17c40:	e54b3012 	strb	r3, [fp, #-18]
   17c44:	e51b3010 	ldr	r3, [fp, #-16]
   17c48:	e2833001 	add	r3, r3, #1	; 0x1
   17c4c:	e50b3010 	str	r3, [fp, #-16]
   17c50:	e55b2028 	ldrb	r2, [fp, #-40]
   17c54:	e51b3010 	ldr	r3, [fp, #-16]
   17c58:	e1520003 	cmp	r2, r3
   17c5c:	caffffea 	bgt	17c0c <uBloxSendMessage+0x104>
   17c60:	e24b3014 	sub	r3, fp, #20	; 0x14
   17c64:	e1a00003 	mov	r0, r3
   17c68:	e3a01002 	mov	r1, #2	; 0x2
   17c6c:	ebffc064 	bl	7e04 <UART1_send>
   17c70:	e24b301c 	sub	r3, fp, #28	; 0x1c
   17c74:	e1a00003 	mov	r0, r3
   17c78:	e3a01001 	mov	r1, #1	; 0x1
   17c7c:	ebffc060 	bl	7e04 <UART1_send>
   17c80:	e24b3020 	sub	r3, fp, #32	; 0x20
   17c84:	e1a00003 	mov	r0, r3
   17c88:	e3a01001 	mov	r1, #1	; 0x1
   17c8c:	ebffc05c 	bl	7e04 <UART1_send>
   17c90:	e55b3028 	ldrb	r3, [fp, #-40]
   17c94:	e54b3015 	strb	r3, [fp, #-21]
   17c98:	e24b3015 	sub	r3, fp, #21	; 0x15
   17c9c:	e1a00003 	mov	r0, r3
   17ca0:	e3a01001 	mov	r1, #1	; 0x1
   17ca4:	ebffc056 	bl	7e04 <UART1_send>
   17ca8:	e55b3028 	ldrb	r3, [fp, #-40]
   17cac:	e1a03443 	mov	r3, r3, asr #8
   17cb0:	e20330ff 	and	r3, r3, #255	; 0xff
   17cb4:	e54b3015 	strb	r3, [fp, #-21]
   17cb8:	e24b3015 	sub	r3, fp, #21	; 0x15
   17cbc:	e1a00003 	mov	r0, r3
   17cc0:	e3a01001 	mov	r1, #1	; 0x1
   17cc4:	ebffc04e 	bl	7e04 <UART1_send>
   17cc8:	e55b3028 	ldrb	r3, [fp, #-40]
   17ccc:	e51b0024 	ldr	r0, [fp, #-36]
   17cd0:	e1a01003 	mov	r1, r3
   17cd4:	ebffc04a 	bl	7e04 <UART1_send>
   17cd8:	e24b3011 	sub	r3, fp, #17	; 0x11
   17cdc:	e1a00003 	mov	r0, r3
   17ce0:	e3a01001 	mov	r1, #1	; 0x1
   17ce4:	ebffc046 	bl	7e04 <UART1_send>
   17ce8:	e24b3012 	sub	r3, fp, #18	; 0x12
   17cec:	e1a00003 	mov	r0, r3
   17cf0:	e3a01001 	mov	r1, #1	; 0x1
   17cf4:	ebffc042 	bl	7e04 <UART1_send>
   17cf8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
   17cfc:	e2833801 	add	r3, r3, #65536	; 0x10000
   17d00:	e2833014 	add	r3, r3, #20	; 0x14
   17d04:	e5933000 	ldr	r3, [r3]
   17d08:	e2033040 	and	r3, r3, #64	; 0x40
   17d0c:	e3530000 	cmp	r3, #0	; 0x0
   17d10:	0afffff8 	beq	17cf8 <uBloxSendMessage+0x1f0>
   17d14:	e24bd00c 	sub	sp, fp, #12	; 0xc
   17d18:	e89d6800 	ldmia	sp, {fp, sp, lr}
   17d1c:	e12fff1e 	bx	lr

00017d20 <pollMessageRate>:
   17d20:	e1a0c00d 	mov	ip, sp
   17d24:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   17d28:	e24cb004 	sub	fp, ip, #4	; 0x4
   17d2c:	e24dd00c 	sub	sp, sp, #12	; 0xc
   17d30:	e1a03000 	mov	r3, r0
   17d34:	e1a02001 	mov	r2, r1
   17d38:	e54b3014 	strb	r3, [fp, #-20]
   17d3c:	e1a03002 	mov	r3, r2
   17d40:	e54b3018 	strb	r3, [fp, #-24]
   17d44:	e55b3014 	ldrb	r3, [fp, #-20]
   17d48:	e54b300e 	strb	r3, [fp, #-14]
   17d4c:	e55b3018 	ldrb	r3, [fp, #-24]
   17d50:	e54b300d 	strb	r3, [fp, #-13]
   17d54:	e24b300e 	sub	r3, fp, #14	; 0xe
   17d58:	e3a00006 	mov	r0, #6	; 0x6
   17d5c:	e3a01001 	mov	r1, #1	; 0x1
   17d60:	e1a02003 	mov	r2, r3
   17d64:	e3a03002 	mov	r3, #2	; 0x2
   17d68:	ebffff66 	bl	17b08 <uBloxSendMessage>
   17d6c:	e24bd00c 	sub	sp, fp, #12	; 0xc
   17d70:	e89d6800 	ldmia	sp, {fp, sp, lr}
   17d74:	e12fff1e 	bx	lr

00017d78 <setMessageRate>:
   17d78:	e1a0c00d 	mov	ip, sp
   17d7c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   17d80:	e24cb004 	sub	fp, ip, #4	; 0x4
   17d84:	e24dd010 	sub	sp, sp, #16	; 0x10
   17d88:	e1a03000 	mov	r3, r0
   17d8c:	e54b3014 	strb	r3, [fp, #-20]
   17d90:	e1a03001 	mov	r3, r1
   17d94:	e54b3018 	strb	r3, [fp, #-24]
   17d98:	e1a03002 	mov	r3, r2
   17d9c:	e54b301c 	strb	r3, [fp, #-28]
   17da0:	e55b3014 	ldrb	r3, [fp, #-20]
   17da4:	e54b300f 	strb	r3, [fp, #-15]
   17da8:	e55b3018 	ldrb	r3, [fp, #-24]
   17dac:	e54b300e 	strb	r3, [fp, #-14]
   17db0:	e55b301c 	ldrb	r3, [fp, #-28]
   17db4:	e54b300d 	strb	r3, [fp, #-13]
   17db8:	e24b300f 	sub	r3, fp, #15	; 0xf
   17dbc:	e3a00006 	mov	r0, #6	; 0x6
   17dc0:	e3a01001 	mov	r1, #1	; 0x1
   17dc4:	e1a02003 	mov	r2, r3
   17dc8:	e3a03003 	mov	r3, #3	; 0x3
   17dcc:	ebffff4d 	bl	17b08 <uBloxSendMessage>
   17dd0:	e24bd00c 	sub	sp, fp, #12	; 0xc
   17dd4:	e89d6800 	ldmia	sp, {fp, sp, lr}
   17dd8:	e12fff1e 	bx	lr

00017ddc <uBloxResetConfiguration>:
   17ddc:	e1a0c00d 	mov	ip, sp
   17de0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   17de4:	e24cb004 	sub	fp, ip, #4	; 0x4
   17de8:	e24dd010 	sub	sp, sp, #16	; 0x10
   17dec:	e3e03000 	mvn	r3, #0	; 0x0
   17df0:	e54b3019 	strb	r3, [fp, #-25]
   17df4:	e3e03000 	mvn	r3, #0	; 0x0
   17df8:	e54b3018 	strb	r3, [fp, #-24]
   17dfc:	e3a03000 	mov	r3, #0	; 0x0
   17e00:	e54b3017 	strb	r3, [fp, #-23]
   17e04:	e3a03000 	mov	r3, #0	; 0x0
   17e08:	e54b3016 	strb	r3, [fp, #-22]
   17e0c:	e3e03000 	mvn	r3, #0	; 0x0
   17e10:	e54b3011 	strb	r3, [fp, #-17]
   17e14:	e3e03000 	mvn	r3, #0	; 0x0
   17e18:	e54b3010 	strb	r3, [fp, #-16]
   17e1c:	e3a03000 	mov	r3, #0	; 0x0
   17e20:	e54b300f 	strb	r3, [fp, #-15]
   17e24:	e3a03000 	mov	r3, #0	; 0x0
   17e28:	e54b300e 	strb	r3, [fp, #-14]
   17e2c:	e3a03000 	mov	r3, #0	; 0x0
   17e30:	e54b3015 	strb	r3, [fp, #-21]
   17e34:	e3a03000 	mov	r3, #0	; 0x0
   17e38:	e54b3014 	strb	r3, [fp, #-20]
   17e3c:	e3a03000 	mov	r3, #0	; 0x0
   17e40:	e54b3013 	strb	r3, [fp, #-19]
   17e44:	e3a03000 	mov	r3, #0	; 0x0
   17e48:	e54b3012 	strb	r3, [fp, #-18]
   17e4c:	e3a03007 	mov	r3, #7	; 0x7
   17e50:	e54b300d 	strb	r3, [fp, #-13]
   17e54:	e24b3019 	sub	r3, fp, #25	; 0x19
   17e58:	e3a00006 	mov	r0, #6	; 0x6
   17e5c:	e3a01009 	mov	r1, #9	; 0x9
   17e60:	e1a02003 	mov	r2, r3
   17e64:	e3a0300d 	mov	r3, #13	; 0xd
   17e68:	ebffff26 	bl	17b08 <uBloxSendMessage>
   17e6c:	e24bd00c 	sub	sp, fp, #12	; 0xc
   17e70:	e89d6800 	ldmia	sp, {fp, sp, lr}
   17e74:	e12fff1e 	bx	lr

00017e78 <uBloxHandleMessage>:
   17e78:	e1a0c00d 	mov	ip, sp
   17e7c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   17e80:	e24cb004 	sub	fp, ip, #4	; 0x4
   17e84:	e24dd034 	sub	sp, sp, #52	; 0x34
   17e88:	e50b2034 	str	r2, [fp, #-52]
   17e8c:	e1a02003 	mov	r2, r3
   17e90:	e1a03000 	mov	r3, r0
   17e94:	e54b302c 	strb	r3, [fp, #-44]
   17e98:	e1a03001 	mov	r3, r1
   17e9c:	e54b3030 	strb	r3, [fp, #-48]
   17ea0:	e14b23b8 	strh	r2, [fp, #-56]
   17ea4:	e59f3738 	ldr	r3, [pc, #1848]	; 185e4 <uBloxHandleMessage+0x76c>
   17ea8:	e1d330b0 	ldrh	r3, [r3]
   17eac:	e2833001 	add	r3, r3, #1	; 0x1
   17eb0:	e1a03803 	mov	r3, r3, lsl #16
   17eb4:	e1a02823 	mov	r2, r3, lsr #16
   17eb8:	e59f3724 	ldr	r3, [pc, #1828]	; 185e4 <uBloxHandleMessage+0x76c>
   17ebc:	e1c320b0 	strh	r2, [r3]
   17ec0:	e55b102c 	ldrb	r1, [fp, #-44]
   17ec4:	e50b1040 	str	r1, [fp, #-64]
   17ec8:	e51b2040 	ldr	r2, [fp, #-64]
   17ecc:	e3520005 	cmp	r2, #5	; 0x5
   17ed0:	0a00014a 	beq	18400 <uBloxHandleMessage+0x588>
   17ed4:	e51b3040 	ldr	r3, [fp, #-64]
   17ed8:	e353000a 	cmp	r3, #10	; 0xa
   17edc:	0a00017b 	beq	184d0 <uBloxHandleMessage+0x658>
   17ee0:	e51b1040 	ldr	r1, [fp, #-64]
   17ee4:	e3510001 	cmp	r1, #1	; 0x1
   17ee8:	0a000000 	beq	17ef0 <uBloxHandleMessage+0x78>
   17eec:	ea0001b9 	b	185d8 <uBloxHandleMessage+0x760>
   17ef0:	e55b3030 	ldrb	r3, [fp, #-48]
   17ef4:	e2433002 	sub	r3, r3, #2	; 0x2
   17ef8:	e353002e 	cmp	r3, #46	; 0x2e
   17efc:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
   17f00:	ea0001b4 	b	185d8 <uBloxHandleMessage+0x760>
   17f04:	00017fc0 	andeq	r7, r1, r0, asr #31
   17f08:	000180e4 	andeq	r8, r1, r4, ror #1
   17f0c:	000185d8 	ldreqd	r8, [r1], -r8
   17f10:	000185d8 	ldreqd	r8, [r1], -r8
   17f14:	00018120 	andeq	r8, r1, r0, lsr #2
   17f18:	000185d8 	ldreqd	r8, [r1], -r8
   17f1c:	000185d8 	ldreqd	r8, [r1], -r8
   17f20:	000185d8 	ldreqd	r8, [r1], -r8
   17f24:	000185d8 	ldreqd	r8, [r1], -r8
   17f28:	000185d8 	ldreqd	r8, [r1], -r8
   17f2c:	000185d8 	ldreqd	r8, [r1], -r8
   17f30:	000185d8 	ldreqd	r8, [r1], -r8
   17f34:	000185d8 	ldreqd	r8, [r1], -r8
   17f38:	000185d8 	ldreqd	r8, [r1], -r8
   17f3c:	000185d8 	ldreqd	r8, [r1], -r8
   17f40:	000185d8 	ldreqd	r8, [r1], -r8
   17f44:	000181ac 	andeq	r8, r1, ip, lsr #3
   17f48:	000185d8 	ldreqd	r8, [r1], -r8
   17f4c:	000185d8 	ldreqd	r8, [r1], -r8
   17f50:	000185d8 	ldreqd	r8, [r1], -r8
   17f54:	000185d8 	ldreqd	r8, [r1], -r8
   17f58:	000185d8 	ldreqd	r8, [r1], -r8
   17f5c:	000185d8 	ldreqd	r8, [r1], -r8
   17f60:	000185d8 	ldreqd	r8, [r1], -r8
   17f64:	000185d8 	ldreqd	r8, [r1], -r8
   17f68:	000185d8 	ldreqd	r8, [r1], -r8
   17f6c:	000185d8 	ldreqd	r8, [r1], -r8
   17f70:	000185d8 	ldreqd	r8, [r1], -r8
   17f74:	000185d8 	ldreqd	r8, [r1], -r8
   17f78:	000185d8 	ldreqd	r8, [r1], -r8
   17f7c:	000185d8 	ldreqd	r8, [r1], -r8
   17f80:	000185d8 	ldreqd	r8, [r1], -r8
   17f84:	000185d8 	ldreqd	r8, [r1], -r8
   17f88:	000185d8 	ldreqd	r8, [r1], -r8
   17f8c:	000185d8 	ldreqd	r8, [r1], -r8
   17f90:	000185d8 	ldreqd	r8, [r1], -r8
   17f94:	000185d8 	ldreqd	r8, [r1], -r8
   17f98:	000185d8 	ldreqd	r8, [r1], -r8
   17f9c:	000185d8 	ldreqd	r8, [r1], -r8
   17fa0:	000185d8 	ldreqd	r8, [r1], -r8
   17fa4:	000185d8 	ldreqd	r8, [r1], -r8
   17fa8:	000185d8 	ldreqd	r8, [r1], -r8
   17fac:	000185d8 	ldreqd	r8, [r1], -r8
   17fb0:	000185d8 	ldreqd	r8, [r1], -r8
   17fb4:	000185d8 	ldreqd	r8, [r1], -r8
   17fb8:	000185d8 	ldreqd	r8, [r1], -r8
   17fbc:	000183a0 	andeq	r8, r1, r0, lsr #7
   17fc0:	e51b3034 	ldr	r3, [fp, #-52]
   17fc4:	e50b3028 	str	r3, [fp, #-40]
   17fc8:	e51b2028 	ldr	r2, [fp, #-40]
   17fcc:	e5d21008 	ldrb	r1, [r2, #8]
   17fd0:	e5d23009 	ldrb	r3, [r2, #9]
   17fd4:	e1a03403 	mov	r3, r3, lsl #8
   17fd8:	e1831001 	orr	r1, r3, r1
   17fdc:	e5d2300a 	ldrb	r3, [r2, #10]
   17fe0:	e1a03803 	mov	r3, r3, lsl #16
   17fe4:	e1831001 	orr	r1, r3, r1
   17fe8:	e5d2300b 	ldrb	r3, [r2, #11]
   17fec:	e1a03c03 	mov	r3, r3, lsl #24
   17ff0:	e1833001 	orr	r3, r3, r1
   17ff4:	e1a02003 	mov	r2, r3
   17ff8:	e59f35e8 	ldr	r3, [pc, #1512]	; 185e8 <uBloxHandleMessage+0x770>
   17ffc:	e5832000 	str	r2, [r3]
   18000:	e51b2028 	ldr	r2, [fp, #-40]
   18004:	e5d21004 	ldrb	r1, [r2, #4]
   18008:	e5d23005 	ldrb	r3, [r2, #5]
   1800c:	e1a03403 	mov	r3, r3, lsl #8
   18010:	e1831001 	orr	r1, r3, r1
   18014:	e5d23006 	ldrb	r3, [r2, #6]
   18018:	e1a03803 	mov	r3, r3, lsl #16
   1801c:	e1831001 	orr	r1, r3, r1
   18020:	e5d23007 	ldrb	r3, [r2, #7]
   18024:	e1a03c03 	mov	r3, r3, lsl #24
   18028:	e1833001 	orr	r3, r3, r1
   1802c:	e1a02003 	mov	r2, r3
   18030:	e59f35b0 	ldr	r3, [pc, #1456]	; 185e8 <uBloxHandleMessage+0x770>
   18034:	e5832004 	str	r2, [r3, #4]
   18038:	e51b2028 	ldr	r2, [fp, #-40]
   1803c:	e5d2100c 	ldrb	r1, [r2, #12]
   18040:	e5d2300d 	ldrb	r3, [r2, #13]
   18044:	e1a03403 	mov	r3, r3, lsl #8
   18048:	e1831001 	orr	r1, r3, r1
   1804c:	e5d2300e 	ldrb	r3, [r2, #14]
   18050:	e1a03803 	mov	r3, r3, lsl #16
   18054:	e1831001 	orr	r1, r3, r1
   18058:	e5d2300f 	ldrb	r3, [r2, #15]
   1805c:	e1a03c03 	mov	r3, r3, lsl #24
   18060:	e1833001 	orr	r3, r3, r1
   18064:	e1a02003 	mov	r2, r3
   18068:	e59f3578 	ldr	r3, [pc, #1400]	; 185e8 <uBloxHandleMessage+0x770>
   1806c:	e5832008 	str	r2, [r3, #8]
   18070:	e51b2028 	ldr	r2, [fp, #-40]
   18074:	e5d21014 	ldrb	r1, [r2, #20]
   18078:	e5d23015 	ldrb	r3, [r2, #21]
   1807c:	e1a03403 	mov	r3, r3, lsl #8
   18080:	e1831001 	orr	r1, r3, r1
   18084:	e5d23016 	ldrb	r3, [r2, #22]
   18088:	e1a03803 	mov	r3, r3, lsl #16
   1808c:	e1831001 	orr	r1, r3, r1
   18090:	e5d23017 	ldrb	r3, [r2, #23]
   18094:	e1a03c03 	mov	r3, r3, lsl #24
   18098:	e1833001 	orr	r3, r3, r1
   1809c:	e1a02003 	mov	r2, r3
   180a0:	e59f3540 	ldr	r3, [pc, #1344]	; 185e8 <uBloxHandleMessage+0x770>
   180a4:	e5832018 	str	r2, [r3, #24]
   180a8:	e51b2028 	ldr	r2, [fp, #-40]
   180ac:	e5d21018 	ldrb	r1, [r2, #24]
   180b0:	e5d23019 	ldrb	r3, [r2, #25]
   180b4:	e1a03403 	mov	r3, r3, lsl #8
   180b8:	e1831001 	orr	r1, r3, r1
   180bc:	e5d2301a 	ldrb	r3, [r2, #26]
   180c0:	e1a03803 	mov	r3, r3, lsl #16
   180c4:	e1831001 	orr	r1, r3, r1
   180c8:	e5d2301b 	ldrb	r3, [r2, #27]
   180cc:	e1a03c03 	mov	r3, r3, lsl #24
   180d0:	e1833001 	orr	r3, r3, r1
   180d4:	e1a02003 	mov	r2, r3
   180d8:	e59f3508 	ldr	r3, [pc, #1288]	; 185e8 <uBloxHandleMessage+0x770>
   180dc:	e583201c 	str	r2, [r3, #28]
   180e0:	ea00013c 	b	185d8 <uBloxHandleMessage+0x760>
   180e4:	e51b3034 	ldr	r3, [fp, #-52]
   180e8:	e50b3024 	str	r3, [fp, #-36]
   180ec:	e51b3024 	ldr	r3, [fp, #-36]
   180f0:	e5d33005 	ldrb	r3, [r3, #5]
   180f4:	e1a02403 	mov	r2, r3, lsl #8
   180f8:	e51b3024 	ldr	r3, [fp, #-36]
   180fc:	e5d33006 	ldrb	r3, [r3, #6]
   18100:	e1a03803 	mov	r3, r3, lsl #16
   18104:	e1822003 	orr	r2, r2, r3
   18108:	e51b3024 	ldr	r3, [fp, #-36]
   1810c:	e5d33004 	ldrb	r3, [r3, #4]
   18110:	e1822003 	orr	r2, r2, r3
   18114:	e59f34cc 	ldr	r3, [pc, #1228]	; 185e8 <uBloxHandleMessage+0x770>
   18118:	e5832028 	str	r2, [r3, #40]
   1811c:	ea00012d 	b	185d8 <uBloxHandleMessage+0x760>
   18120:	e51b3034 	ldr	r3, [fp, #-52]
   18124:	e50b3020 	str	r3, [fp, #-32]
   18128:	e51b3020 	ldr	r3, [fp, #-32]
   1812c:	e5d32008 	ldrb	r2, [r3, #8]
   18130:	e5d33009 	ldrb	r3, [r3, #9]
   18134:	e1a03403 	mov	r3, r3, lsl #8
   18138:	e1833002 	orr	r3, r3, r2
   1813c:	e1a03803 	mov	r3, r3, lsl #16
   18140:	e1a03843 	mov	r3, r3, asr #16
   18144:	e1a03803 	mov	r3, r3, lsl #16
   18148:	e1a03823 	mov	r3, r3, lsr #16
   1814c:	e1a03803 	mov	r3, r3, lsl #16
   18150:	e1a02823 	mov	r2, r3, lsr #16
   18154:	e59f3490 	ldr	r3, [pc, #1168]	; 185ec <uBloxHandleMessage+0x774>
   18158:	e1c320b4 	strh	r2, [r3, #4]
   1815c:	e51b2020 	ldr	r2, [fp, #-32]
   18160:	e5d21000 	ldrb	r1, [r2]
   18164:	e5d23001 	ldrb	r3, [r2, #1]
   18168:	e1a03403 	mov	r3, r3, lsl #8
   1816c:	e1831001 	orr	r1, r3, r1
   18170:	e5d23002 	ldrb	r3, [r2, #2]
   18174:	e1a03803 	mov	r3, r3, lsl #16
   18178:	e1831001 	orr	r1, r3, r1
   1817c:	e5d23003 	ldrb	r3, [r2, #3]
   18180:	e1a03c03 	mov	r3, r3, lsl #24
   18184:	e1833001 	orr	r3, r3, r1
   18188:	e1a02003 	mov	r2, r3
   1818c:	e59f3458 	ldr	r3, [pc, #1112]	; 185ec <uBloxHandleMessage+0x774>
   18190:	e5832000 	str	r2, [r3]
   18194:	e51b3020 	ldr	r3, [fp, #-32]
   18198:	e5d3302f 	ldrb	r3, [r3, #47]
   1819c:	e1a02003 	mov	r2, r3
   181a0:	e59f3440 	ldr	r3, [pc, #1088]	; 185e8 <uBloxHandleMessage+0x770>
   181a4:	e5832024 	str	r2, [r3, #36]
   181a8:	ea00010a 	b	185d8 <uBloxHandleMessage+0x760>
   181ac:	e51b3034 	ldr	r3, [fp, #-52]
   181b0:	e50b301c 	str	r3, [fp, #-28]
   181b4:	e51b201c 	ldr	r2, [fp, #-28]
   181b8:	e5d21008 	ldrb	r1, [r2, #8]
   181bc:	e5d23009 	ldrb	r3, [r2, #9]
   181c0:	e1a03403 	mov	r3, r3, lsl #8
   181c4:	e1831001 	orr	r1, r3, r1
   181c8:	e5d2300a 	ldrb	r3, [r2, #10]
   181cc:	e1a03803 	mov	r3, r3, lsl #16
   181d0:	e1831001 	orr	r1, r3, r1
   181d4:	e5d2300b 	ldrb	r3, [r2, #11]
   181d8:	e1a03c03 	mov	r3, r3, lsl #24
   181dc:	e1833001 	orr	r3, r3, r1
   181e0:	e1a02003 	mov	r2, r3
   181e4:	e1a03002 	mov	r3, r2
   181e8:	e1a03103 	mov	r3, r3, lsl #2
   181ec:	e0833002 	add	r3, r3, r2
   181f0:	e1a03083 	mov	r3, r3, lsl #1
   181f4:	e1a02003 	mov	r2, r3
   181f8:	e59f33e8 	ldr	r3, [pc, #1000]	; 185e8 <uBloxHandleMessage+0x770>
   181fc:	e583200c 	str	r2, [r3, #12]
   18200:	e51b201c 	ldr	r2, [fp, #-28]
   18204:	e5d21004 	ldrb	r1, [r2, #4]
   18208:	e5d23005 	ldrb	r3, [r2, #5]
   1820c:	e1a03403 	mov	r3, r3, lsl #8
   18210:	e1831001 	orr	r1, r3, r1
   18214:	e5d23006 	ldrb	r3, [r2, #6]
   18218:	e1a03803 	mov	r3, r3, lsl #16
   1821c:	e1831001 	orr	r1, r3, r1
   18220:	e5d23007 	ldrb	r3, [r2, #7]
   18224:	e1a03c03 	mov	r3, r3, lsl #24
   18228:	e1833001 	orr	r3, r3, r1
   1822c:	e1a02003 	mov	r2, r3
   18230:	e1a03002 	mov	r3, r2
   18234:	e1a03103 	mov	r3, r3, lsl #2
   18238:	e0833002 	add	r3, r3, r2
   1823c:	e1a03083 	mov	r3, r3, lsl #1
   18240:	e1a02003 	mov	r2, r3
   18244:	e59f339c 	ldr	r3, [pc, #924]	; 185e8 <uBloxHandleMessage+0x770>
   18248:	e5832010 	str	r2, [r3, #16]
   1824c:	e51b201c 	ldr	r2, [fp, #-28]
   18250:	e5d2101c 	ldrb	r1, [r2, #28]
   18254:	e5d2301d 	ldrb	r3, [r2, #29]
   18258:	e1a03403 	mov	r3, r3, lsl #8
   1825c:	e1831001 	orr	r1, r3, r1
   18260:	e5d2301e 	ldrb	r3, [r2, #30]
   18264:	e1a03803 	mov	r3, r3, lsl #16
   18268:	e1831001 	orr	r1, r3, r1
   1826c:	e5d2301f 	ldrb	r3, [r2, #31]
   18270:	e1a03c03 	mov	r3, r3, lsl #24
   18274:	e1833001 	orr	r3, r3, r1
   18278:	e1a02003 	mov	r2, r3
   1827c:	e1a03002 	mov	r3, r2
   18280:	e1a03103 	mov	r3, r3, lsl #2
   18284:	e0833002 	add	r3, r3, r2
   18288:	e1a03083 	mov	r3, r3, lsl #1
   1828c:	e1a02003 	mov	r2, r3
   18290:	e59f3350 	ldr	r3, [pc, #848]	; 185e8 <uBloxHandleMessage+0x770>
   18294:	e5832020 	str	r2, [r3, #32]
   18298:	e51b201c 	ldr	r2, [fp, #-28]
   1829c:	e5d21018 	ldrb	r1, [r2, #24]
   182a0:	e5d23019 	ldrb	r3, [r2, #25]
   182a4:	e1a03403 	mov	r3, r3, lsl #8
   182a8:	e1831001 	orr	r1, r3, r1
   182ac:	e5d2301a 	ldrb	r3, [r2, #26]
   182b0:	e1a03803 	mov	r3, r3, lsl #16
   182b4:	e1831001 	orr	r1, r3, r1
   182b8:	e5d2301b 	ldrb	r3, [r2, #27]
   182bc:	e1a03c03 	mov	r3, r3, lsl #24
   182c0:	e1833001 	orr	r3, r3, r1
   182c4:	e1a01003 	mov	r1, r3
   182c8:	e59f3320 	ldr	r3, [pc, #800]	; 185f0 <uBloxHandleMessage+0x778>
   182cc:	e0c32391 	smull	r2, r3, r1, r3
   182d0:	e1a022c3 	mov	r2, r3, asr #5
   182d4:	e1a03fc1 	mov	r3, r1, asr #31
   182d8:	e0632002 	rsb	r2, r3, r2
   182dc:	e59f3304 	ldr	r3, [pc, #772]	; 185e8 <uBloxHandleMessage+0x770>
   182e0:	e5832014 	str	r2, [r3, #20]
   182e4:	e59f3308 	ldr	r3, [pc, #776]	; 185f4 <uBloxHandleMessage+0x77c>
   182e8:	e5933000 	ldr	r3, [r3]
   182ec:	e1a03083 	mov	r3, r3, lsl #1
   182f0:	e1a00003 	mov	r0, r3
   182f4:	e51b201c 	ldr	r2, [fp, #-28]
   182f8:	e5d2101c 	ldrb	r1, [r2, #28]
   182fc:	e5d2301d 	ldrb	r3, [r2, #29]
   18300:	e1a03403 	mov	r3, r3, lsl #8
   18304:	e1831001 	orr	r1, r3, r1
   18308:	e5d2301e 	ldrb	r3, [r2, #30]
   1830c:	e1a03803 	mov	r3, r3, lsl #16
   18310:	e1831001 	orr	r1, r3, r1
   18314:	e5d2301f 	ldrb	r3, [r2, #31]
   18318:	e1a03c03 	mov	r3, r3, lsl #24
   1831c:	e1833001 	orr	r3, r3, r1
   18320:	e0802003 	add	r2, r0, r3
   18324:	e59f32cc 	ldr	r3, [pc, #716]	; 185f8 <uBloxHandleMessage+0x780>
   18328:	e0831392 	umull	r1, r3, r2, r3
   1832c:	e1a030a3 	mov	r3, r3, lsr #1
   18330:	e1a02003 	mov	r2, r3
   18334:	e59f32b8 	ldr	r3, [pc, #696]	; 185f4 <uBloxHandleMessage+0x77c>
   18338:	e5832000 	str	r2, [r3]
   1833c:	e59f32a4 	ldr	r3, [pc, #676]	; 185e8 <uBloxHandleMessage+0x770>
   18340:	e5932018 	ldr	r2, [r3, #24]
   18344:	e3a03dea 	mov	r3, #14976	; 0x3a80
   18348:	e2833018 	add	r3, r3, #24	; 0x18
   1834c:	e1520003 	cmp	r2, r3
   18350:	8a000003 	bhi	18364 <uBloxHandleMessage+0x4ec>
   18354:	e59f3298 	ldr	r3, [pc, #664]	; 185f4 <uBloxHandleMessage+0x77c>
   18358:	e5933000 	ldr	r3, [r3]
   1835c:	e35300e6 	cmp	r3, #230	; 0xe6
   18360:	da000004 	ble	18378 <uBloxHandleMessage+0x500>
   18364:	e59f327c 	ldr	r3, [pc, #636]	; 185e8 <uBloxHandleMessage+0x770>
   18368:	e5933028 	ldr	r3, [r3, #40]
   1836c:	e3c32003 	bic	r2, r3, #3	; 0x3
   18370:	e59f3270 	ldr	r3, [pc, #624]	; 185e8 <uBloxHandleMessage+0x770>
   18374:	e5832028 	str	r2, [r3, #40]
   18378:	e59f227c 	ldr	r2, [pc, #636]	; 185fc <uBloxHandleMessage+0x784>
   1837c:	e3a03001 	mov	r3, #1	; 0x1
   18380:	e5823000 	str	r3, [r2]
   18384:	e59f2274 	ldr	r2, [pc, #628]	; 18600 <uBloxHandleMessage+0x788>
   18388:	e3a03001 	mov	r3, #1	; 0x1
   1838c:	e5c23000 	strb	r3, [r2]
   18390:	e59f226c 	ldr	r2, [pc, #620]	; 18604 <uBloxHandleMessage+0x78c>
   18394:	e3a03000 	mov	r3, #0	; 0x0
   18398:	e5823000 	str	r3, [r2]
   1839c:	ea00008d 	b	185d8 <uBloxHandleMessage+0x760>
   183a0:	e51b3034 	ldr	r3, [fp, #-52]
   183a4:	e50b3018 	str	r3, [fp, #-24]
   183a8:	e51b3018 	ldr	r3, [fp, #-24]
   183ac:	e5d33004 	ldrb	r3, [r3, #4]
   183b0:	e3530010 	cmp	r3, #16	; 0x10
   183b4:	8a000087 	bhi	185d8 <uBloxHandleMessage+0x760>
   183b8:	e51b3034 	ldr	r3, [fp, #-52]
   183bc:	e2830008 	add	r0, r3, #8	; 0x8
   183c0:	e51b3018 	ldr	r3, [fp, #-24]
   183c4:	e5d33004 	ldrb	r3, [r3, #4]
   183c8:	e1a02003 	mov	r2, r3
   183cc:	e1a03002 	mov	r3, r2
   183d0:	e1a03083 	mov	r3, r3, lsl #1
   183d4:	e0833002 	add	r3, r3, r2
   183d8:	e1a03103 	mov	r3, r3, lsl #2
   183dc:	e1a01003 	mov	r1, r3
   183e0:	e59f3220 	ldr	r3, [pc, #544]	; 18608 <uBloxHandleMessage+0x790>
   183e4:	e1a02000 	mov	r2, r0
   183e8:	e1a0c001 	mov	ip, r1
   183ec:	e1a00003 	mov	r0, r3
   183f0:	e1a01002 	mov	r1, r2
   183f4:	e1a0200c 	mov	r2, ip
   183f8:	eb0013a2 	bl	1d288 <__memcpy_from_arm>
   183fc:	ea000075 	b	185d8 <uBloxHandleMessage+0x760>
   18400:	e51b3034 	ldr	r3, [fp, #-52]
   18404:	e5d33000 	ldrb	r3, [r3]
   18408:	e59f21fc 	ldr	r2, [pc, #508]	; 1860c <uBloxHandleMessage+0x794>
   1840c:	e5c23000 	strb	r3, [r2]
   18410:	e51b3034 	ldr	r3, [fp, #-52]
   18414:	e2833001 	add	r3, r3, #1	; 0x1
   18418:	e5d33000 	ldrb	r3, [r3]
   1841c:	e59f21ec 	ldr	r2, [pc, #492]	; 18610 <uBloxHandleMessage+0x798>
   18420:	e5c23000 	strb	r3, [r2]
   18424:	e59f31e8 	ldr	r3, [pc, #488]	; 18614 <uBloxHandleMessage+0x79c>
   18428:	e5d33000 	ldrb	r3, [r3]
   1842c:	e20330ff 	and	r3, r3, #255	; 0xff
   18430:	e3530000 	cmp	r3, #0	; 0x0
   18434:	0a00001d 	beq	184b0 <uBloxHandleMessage+0x638>
   18438:	e59f31cc 	ldr	r3, [pc, #460]	; 1860c <uBloxHandleMessage+0x794>
   1843c:	e5d33000 	ldrb	r3, [r3]
   18440:	e20330ff 	and	r3, r3, #255	; 0xff
   18444:	e3530006 	cmp	r3, #6	; 0x6
   18448:	1a000018 	bne	184b0 <uBloxHandleMessage+0x638>
   1844c:	e59f31bc 	ldr	r3, [pc, #444]	; 18610 <uBloxHandleMessage+0x798>
   18450:	e5d33000 	ldrb	r3, [r3]
   18454:	e20330ff 	and	r3, r3, #255	; 0xff
   18458:	e3530024 	cmp	r3, #36	; 0x24
   1845c:	1a000013 	bne	184b0 <uBloxHandleMessage+0x638>
   18460:	e59f21ac 	ldr	r2, [pc, #428]	; 18614 <uBloxHandleMessage+0x79c>
   18464:	e3a03000 	mov	r3, #0	; 0x0
   18468:	e5c23000 	strb	r3, [r2]
   1846c:	e55b3030 	ldrb	r3, [fp, #-48]
   18470:	e3530001 	cmp	r3, #1	; 0x1
   18474:	1a000006 	bne	18494 <uBloxHandleMessage+0x61c>
   18478:	e59f2198 	ldr	r2, [pc, #408]	; 18618 <uBloxHandleMessage+0x7a0>
   1847c:	e3a03002 	mov	r3, #2	; 0x2
   18480:	e5c23000 	strb	r3, [r2]
   18484:	e59f2190 	ldr	r2, [pc, #400]	; 1861c <uBloxHandleMessage+0x7a4>
   18488:	e59f3190 	ldr	r3, [pc, #400]	; 18620 <uBloxHandleMessage+0x7a8>
   1848c:	e5823000 	str	r3, [r2]
   18490:	ea000050 	b	185d8 <uBloxHandleMessage+0x760>
   18494:	e59f217c 	ldr	r2, [pc, #380]	; 18618 <uBloxHandleMessage+0x7a0>
   18498:	e3a03001 	mov	r3, #1	; 0x1
   1849c:	e5c23000 	strb	r3, [r2]
   184a0:	e59f2174 	ldr	r2, [pc, #372]	; 1861c <uBloxHandleMessage+0x7a4>
   184a4:	e59f3178 	ldr	r3, [pc, #376]	; 18624 <uBloxHandleMessage+0x7ac>
   184a8:	e5823000 	str	r3, [r2]
   184ac:	ea000049 	b	185d8 <uBloxHandleMessage+0x760>
   184b0:	e55b3030 	ldrb	r3, [fp, #-48]
   184b4:	e3530001 	cmp	r3, #1	; 0x1
   184b8:	0a000000 	beq	184c0 <uBloxHandleMessage+0x648>
   184bc:	ea000045 	b	185d8 <uBloxHandleMessage+0x760>
   184c0:	e59f3160 	ldr	r3, [pc, #352]	; 18628 <uBloxHandleMessage+0x7b0>
   184c4:	e3a02001 	mov	r2, #1	; 0x1
   184c8:	e5c32000 	strb	r2, [r3]
   184cc:	ea000041 	b	185d8 <uBloxHandleMessage+0x760>
   184d0:	e55b2030 	ldrb	r2, [fp, #-48]
   184d4:	e50b203c 	str	r2, [fp, #-60]
   184d8:	e51b303c 	ldr	r3, [fp, #-60]
   184dc:	e3530001 	cmp	r3, #1	; 0x1
   184e0:	0a000003 	beq	184f4 <uBloxHandleMessage+0x67c>
   184e4:	e51b103c 	ldr	r1, [fp, #-60]
   184e8:	e3510009 	cmp	r1, #9	; 0x9
   184ec:	0a000003 	beq	18500 <uBloxHandleMessage+0x688>
   184f0:	ea000038 	b	185d8 <uBloxHandleMessage+0x760>
   184f4:	e51b3034 	ldr	r3, [fp, #-52]
   184f8:	e50b3010 	str	r3, [fp, #-16]
   184fc:	ea000035 	b	185d8 <uBloxHandleMessage+0x760>
   18500:	e51b3034 	ldr	r3, [fp, #-52]
   18504:	e50b3014 	str	r3, [fp, #-20]
   18508:	e51b3014 	ldr	r3, [fp, #-20]
   1850c:	e5d33014 	ldrb	r3, [r3, #20]
   18510:	e59f2114 	ldr	r2, [pc, #276]	; 1862c <uBloxHandleMessage+0x7b4>
   18514:	e5c23000 	strb	r3, [r2]
   18518:	e51b3014 	ldr	r3, [fp, #-20]
   1851c:	e5d33015 	ldrb	r3, [r3, #21]
   18520:	e59f2104 	ldr	r2, [pc, #260]	; 1862c <uBloxHandleMessage+0x7b4>
   18524:	e5c23001 	strb	r3, [r2, #1]
   18528:	e51b3014 	ldr	r3, [fp, #-20]
   1852c:	e5d32012 	ldrb	r2, [r3, #18]
   18530:	e5d33013 	ldrb	r3, [r3, #19]
   18534:	e1a03403 	mov	r3, r3, lsl #8
   18538:	e1833002 	orr	r3, r3, r2
   1853c:	e1a03803 	mov	r3, r3, lsl #16
   18540:	e1a00823 	mov	r0, r3, lsr #16
   18544:	e59fc0e0 	ldr	ip, [pc, #224]	; 1862c <uBloxHandleMessage+0x7b4>
   18548:	e20010ff 	and	r1, r0, #255	; 0xff
   1854c:	e3a03000 	mov	r3, #0	; 0x0
   18550:	e1a02003 	mov	r2, r3
   18554:	e1a03001 	mov	r3, r1
   18558:	e1823003 	orr	r3, r2, r3
   1855c:	e5cc3002 	strb	r3, [ip, #2]
   18560:	e1a03420 	mov	r3, r0, lsr #8
   18564:	e1a03803 	mov	r3, r3, lsl #16
   18568:	e1a01823 	mov	r1, r3, lsr #16
   1856c:	e3a03000 	mov	r3, #0	; 0x0
   18570:	e1a02003 	mov	r2, r3
   18574:	e1a03001 	mov	r3, r1
   18578:	e1823003 	orr	r3, r2, r3
   1857c:	e5cc3003 	strb	r3, [ip, #3]
   18580:	e51b3014 	ldr	r3, [fp, #-20]
   18584:	e5d32010 	ldrb	r2, [r3, #16]
   18588:	e5d33011 	ldrb	r3, [r3, #17]
   1858c:	e1a03403 	mov	r3, r3, lsl #8
   18590:	e1833002 	orr	r3, r3, r2
   18594:	e1a03803 	mov	r3, r3, lsl #16
   18598:	e1a00823 	mov	r0, r3, lsr #16
   1859c:	e59fc088 	ldr	ip, [pc, #136]	; 1862c <uBloxHandleMessage+0x7b4>
   185a0:	e20010ff 	and	r1, r0, #255	; 0xff
   185a4:	e3a03000 	mov	r3, #0	; 0x0
   185a8:	e1a02003 	mov	r2, r3
   185ac:	e1a03001 	mov	r3, r1
   185b0:	e1823003 	orr	r3, r2, r3
   185b4:	e5cc3004 	strb	r3, [ip, #4]
   185b8:	e1a03420 	mov	r3, r0, lsr #8
   185bc:	e1a03803 	mov	r3, r3, lsl #16
   185c0:	e1a01823 	mov	r1, r3, lsr #16
   185c4:	e3a03000 	mov	r3, #0	; 0x0
   185c8:	e1a02003 	mov	r2, r3
   185cc:	e1a03001 	mov	r3, r1
   185d0:	e1823003 	orr	r3, r2, r3
   185d4:	e5cc3005 	strb	r3, [ip, #5]
   185d8:	e24bd00c 	sub	sp, fp, #12	; 0xc
   185dc:	e89d6800 	ldmia	sp, {fp, sp, lr}
   185e0:	e12fff1e 	bx	lr
   185e4:	40001fda 	ldrmid	r1, [r0], -sl
   185e8:	400020a4 	andmi	r2, r0, r4, lsr #1
   185ec:	40004f54 	andmi	r4, r0, r4, asr pc
   185f0:	51eb851f 	mvnpl	r8, pc, lsl r5
   185f4:	40001fe0 	andmi	r1, r0, r0, ror #31
   185f8:	aaaaaaab 	bge	feac30ac <VPBDIV+0x1e8c6fac>
   185fc:	40000e00 	andmi	r0, r0, r0, lsl #28
   18600:	40000dd4 	ldrmid	r0, [r0], -r4
   18604:	40000f08 	andmi	r0, r0, r8, lsl #30
   18608:	40005750 	andmi	r5, r0, r0, asr r7
   1860c:	40001fd5 	ldrmid	r1, [r0], -r5
   18610:	40001fd6 	ldrmid	r1, [r0], -r6
   18614:	40001fd8 	ldrmid	r1, [r0], -r8
   18618:	40001fdc 	ldrmid	r1, [r0], -ip
   1861c:	40005814 	andmi	r5, r0, r4, lsl r8
   18620:	0001d908 	andeq	sp, r1, r8, lsl #18
   18624:	0001d90e 	andeq	sp, r1, lr, lsl #18
   18628:	40001fd4 	ldrmid	r1, [r0], -r4
   1862c:	40005818 	andmi	r5, r0, r8, lsl r8

00018630 <uBloxReceiveHandler>:
   18630:	e1a0c00d 	mov	ip, sp
   18634:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   18638:	e24cb004 	sub	fp, ip, #4	; 0x4
   1863c:	e24dd004 	sub	sp, sp, #4	; 0x4
   18640:	e1a03000 	mov	r3, r0
   18644:	e54b3010 	strb	r3, [fp, #-16]
   18648:	e59f3670 	ldr	r3, [pc, #1648]	; 18cc0 <uBloxReceiveHandler+0x690>
   1864c:	e5d3200a 	ldrb	r2, [r3, #10]
   18650:	e5d3300b 	ldrb	r3, [r3, #11]
   18654:	e1a03403 	mov	r3, r3, lsl #8
   18658:	e1833002 	orr	r3, r3, r2
   1865c:	e1a03803 	mov	r3, r3, lsl #16
   18660:	e1a03823 	mov	r3, r3, lsr #16
   18664:	e2833001 	add	r3, r3, #1	; 0x1
   18668:	e1a03803 	mov	r3, r3, lsl #16
   1866c:	e1a00823 	mov	r0, r3, lsr #16
   18670:	e59fc648 	ldr	ip, [pc, #1608]	; 18cc0 <uBloxReceiveHandler+0x690>
   18674:	e20010ff 	and	r1, r0, #255	; 0xff
   18678:	e3a03000 	mov	r3, #0	; 0x0
   1867c:	e1a02003 	mov	r2, r3
   18680:	e1a03001 	mov	r3, r1
   18684:	e1823003 	orr	r3, r2, r3
   18688:	e5cc300a 	strb	r3, [ip, #10]
   1868c:	e1a03420 	mov	r3, r0, lsr #8
   18690:	e1a03803 	mov	r3, r3, lsl #16
   18694:	e1a01823 	mov	r1, r3, lsr #16
   18698:	e3a03000 	mov	r3, #0	; 0x0
   1869c:	e1a02003 	mov	r2, r3
   186a0:	e1a03001 	mov	r3, r1
   186a4:	e1823003 	orr	r3, r2, r3
   186a8:	e5cc300b 	strb	r3, [ip, #11]
   186ac:	e59f3610 	ldr	r3, [pc, #1552]	; 18cc4 <uBloxReceiveHandler+0x694>
   186b0:	e5d33000 	ldrb	r3, [r3]
   186b4:	e3530009 	cmp	r3, #9	; 0x9
   186b8:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
   186bc:	ea000179 	b	18ca8 <uBloxReceiveHandler+0x678>
   186c0:	000186e8 	andeq	r8, r1, r8, ror #13
   186c4:	00018704 	andeq	r8, r1, r4, lsl #14
   186c8:	000187ac 	andeq	r8, r1, ip, lsr #15
   186cc:	00018804 	andeq	r8, r1, r4, lsl #16
   186d0:	0001885c 	andeq	r8, r1, ip, asr r8
   186d4:	000188b4 	streqh	r8, [r1], -r4
   186d8:	000189e0 	andeq	r8, r1, r0, ror #19
   186dc:	00018a90 	muleq	r1, r0, sl
   186e0:	00018aac 	andeq	r8, r1, ip, lsr #21
   186e4:	00018b8c 	andeq	r8, r1, ip, lsl #23
   186e8:	e55b3010 	ldrb	r3, [fp, #-16]
   186ec:	e35300b5 	cmp	r3, #181	; 0xb5
   186f0:	1a00016f 	bne	18cb4 <uBloxReceiveHandler+0x684>
   186f4:	e59f35c8 	ldr	r3, [pc, #1480]	; 18cc4 <uBloxReceiveHandler+0x694>
   186f8:	e3a02001 	mov	r2, #1	; 0x1
   186fc:	e5c32000 	strb	r2, [r3]
   18700:	ea00016b 	b	18cb4 <uBloxReceiveHandler+0x684>
   18704:	e55b3010 	ldrb	r3, [fp, #-16]
   18708:	e3530062 	cmp	r3, #98	; 0x62
   1870c:	1a000022 	bne	1879c <uBloxReceiveHandler+0x16c>
   18710:	e59f25ac 	ldr	r2, [pc, #1452]	; 18cc4 <uBloxReceiveHandler+0x694>
   18714:	e3a03002 	mov	r3, #2	; 0x2
   18718:	e5c23000 	strb	r3, [r2]
   1871c:	e59f25a4 	ldr	r2, [pc, #1444]	; 18cc8 <uBloxReceiveHandler+0x698>
   18720:	e3a03000 	mov	r3, #0	; 0x0
   18724:	e5c23000 	strb	r3, [r2]
   18728:	e59f259c 	ldr	r2, [pc, #1436]	; 18ccc <uBloxReceiveHandler+0x69c>
   1872c:	e3a03000 	mov	r3, #0	; 0x0
   18730:	e5c23000 	strb	r3, [r2]
   18734:	e59f3584 	ldr	r3, [pc, #1412]	; 18cc0 <uBloxReceiveHandler+0x690>
   18738:	e5d32008 	ldrb	r2, [r3, #8]
   1873c:	e5d33009 	ldrb	r3, [r3, #9]
   18740:	e1a03403 	mov	r3, r3, lsl #8
   18744:	e1833002 	orr	r3, r3, r2
   18748:	e1a03803 	mov	r3, r3, lsl #16
   1874c:	e1a03823 	mov	r3, r3, lsr #16
   18750:	e2833001 	add	r3, r3, #1	; 0x1
   18754:	e1a03803 	mov	r3, r3, lsl #16
   18758:	e1a00823 	mov	r0, r3, lsr #16
   1875c:	e59fc55c 	ldr	ip, [pc, #1372]	; 18cc0 <uBloxReceiveHandler+0x690>
   18760:	e20010ff 	and	r1, r0, #255	; 0xff
   18764:	e3a03000 	mov	r3, #0	; 0x0
   18768:	e1a02003 	mov	r2, r3
   1876c:	e1a03001 	mov	r3, r1
   18770:	e1823003 	orr	r3, r2, r3
   18774:	e5cc3008 	strb	r3, [ip, #8]
   18778:	e1a03420 	mov	r3, r0, lsr #8
   1877c:	e1a03803 	mov	r3, r3, lsl #16
   18780:	e1a01823 	mov	r1, r3, lsr #16
   18784:	e3a03000 	mov	r3, #0	; 0x0
   18788:	e1a02003 	mov	r2, r3
   1878c:	e1a03001 	mov	r3, r1
   18790:	e1823003 	orr	r3, r2, r3
   18794:	e5cc3009 	strb	r3, [ip, #9]
   18798:	ea000145 	b	18cb4 <uBloxReceiveHandler+0x684>
   1879c:	e59f3520 	ldr	r3, [pc, #1312]	; 18cc4 <uBloxReceiveHandler+0x694>
   187a0:	e3a02000 	mov	r2, #0	; 0x0
   187a4:	e5c32000 	strb	r2, [r3]
   187a8:	ea000141 	b	18cb4 <uBloxReceiveHandler+0x684>
   187ac:	e59f251c 	ldr	r2, [pc, #1308]	; 18cd0 <uBloxReceiveHandler+0x6a0>
   187b0:	e55b3010 	ldrb	r3, [fp, #-16]
   187b4:	e5c23000 	strb	r3, [r2]
   187b8:	e59f2504 	ldr	r2, [pc, #1284]	; 18cc4 <uBloxReceiveHandler+0x694>
   187bc:	e3a03003 	mov	r3, #3	; 0x3
   187c0:	e5c23000 	strb	r3, [r2]
   187c4:	e59f34fc 	ldr	r3, [pc, #1276]	; 18cc8 <uBloxReceiveHandler+0x698>
   187c8:	e5d32000 	ldrb	r2, [r3]
   187cc:	e55b3010 	ldrb	r3, [fp, #-16]
   187d0:	e0823003 	add	r3, r2, r3
   187d4:	e20330ff 	and	r3, r3, #255	; 0xff
   187d8:	e59f24e8 	ldr	r2, [pc, #1256]	; 18cc8 <uBloxReceiveHandler+0x698>
   187dc:	e5c23000 	strb	r3, [r2]
   187e0:	e59f34e4 	ldr	r3, [pc, #1252]	; 18ccc <uBloxReceiveHandler+0x69c>
   187e4:	e5d32000 	ldrb	r2, [r3]
   187e8:	e59f34d8 	ldr	r3, [pc, #1240]	; 18cc8 <uBloxReceiveHandler+0x698>
   187ec:	e5d33000 	ldrb	r3, [r3]
   187f0:	e0823003 	add	r3, r2, r3
   187f4:	e20330ff 	and	r3, r3, #255	; 0xff
   187f8:	e59f24cc 	ldr	r2, [pc, #1228]	; 18ccc <uBloxReceiveHandler+0x69c>
   187fc:	e5c23000 	strb	r3, [r2]
   18800:	ea00012b 	b	18cb4 <uBloxReceiveHandler+0x684>
   18804:	e59f24c8 	ldr	r2, [pc, #1224]	; 18cd4 <uBloxReceiveHandler+0x6a4>
   18808:	e55b3010 	ldrb	r3, [fp, #-16]
   1880c:	e5c23000 	strb	r3, [r2]
   18810:	e59f24ac 	ldr	r2, [pc, #1196]	; 18cc4 <uBloxReceiveHandler+0x694>
   18814:	e3a03004 	mov	r3, #4	; 0x4
   18818:	e5c23000 	strb	r3, [r2]
   1881c:	e59f34a4 	ldr	r3, [pc, #1188]	; 18cc8 <uBloxReceiveHandler+0x698>
   18820:	e5d32000 	ldrb	r2, [r3]
   18824:	e55b3010 	ldrb	r3, [fp, #-16]
   18828:	e0823003 	add	r3, r2, r3
   1882c:	e20330ff 	and	r3, r3, #255	; 0xff
   18830:	e59f2490 	ldr	r2, [pc, #1168]	; 18cc8 <uBloxReceiveHandler+0x698>
   18834:	e5c23000 	strb	r3, [r2]
   18838:	e59f348c 	ldr	r3, [pc, #1164]	; 18ccc <uBloxReceiveHandler+0x69c>
   1883c:	e5d32000 	ldrb	r2, [r3]
   18840:	e59f3480 	ldr	r3, [pc, #1152]	; 18cc8 <uBloxReceiveHandler+0x698>
   18844:	e5d33000 	ldrb	r3, [r3]
   18848:	e0823003 	add	r3, r2, r3
   1884c:	e20330ff 	and	r3, r3, #255	; 0xff
   18850:	e59f2474 	ldr	r2, [pc, #1140]	; 18ccc <uBloxReceiveHandler+0x69c>
   18854:	e5c23000 	strb	r3, [r2]
   18858:	ea000115 	b	18cb4 <uBloxReceiveHandler+0x684>
   1885c:	e55b2010 	ldrb	r2, [fp, #-16]
   18860:	e59f3470 	ldr	r3, [pc, #1136]	; 18cd8 <uBloxReceiveHandler+0x6a8>
   18864:	e1c320b0 	strh	r2, [r3]
   18868:	e59f2454 	ldr	r2, [pc, #1108]	; 18cc4 <uBloxReceiveHandler+0x694>
   1886c:	e3a03005 	mov	r3, #5	; 0x5
   18870:	e5c23000 	strb	r3, [r2]
   18874:	e59f344c 	ldr	r3, [pc, #1100]	; 18cc8 <uBloxReceiveHandler+0x698>
   18878:	e5d32000 	ldrb	r2, [r3]
   1887c:	e55b3010 	ldrb	r3, [fp, #-16]
   18880:	e0823003 	add	r3, r2, r3
   18884:	e20330ff 	and	r3, r3, #255	; 0xff
   18888:	e59f2438 	ldr	r2, [pc, #1080]	; 18cc8 <uBloxReceiveHandler+0x698>
   1888c:	e5c23000 	strb	r3, [r2]
   18890:	e59f3434 	ldr	r3, [pc, #1076]	; 18ccc <uBloxReceiveHandler+0x69c>
   18894:	e5d32000 	ldrb	r2, [r3]
   18898:	e59f3428 	ldr	r3, [pc, #1064]	; 18cc8 <uBloxReceiveHandler+0x698>
   1889c:	e5d33000 	ldrb	r3, [r3]
   188a0:	e0823003 	add	r3, r2, r3
   188a4:	e20330ff 	and	r3, r3, #255	; 0xff
   188a8:	e59f241c 	ldr	r2, [pc, #1052]	; 18ccc <uBloxReceiveHandler+0x69c>
   188ac:	e5c23000 	strb	r3, [r2]
   188b0:	ea0000ff 	b	18cb4 <uBloxReceiveHandler+0x684>
   188b4:	e55b3010 	ldrb	r3, [fp, #-16]
   188b8:	e1a03403 	mov	r3, r3, lsl #8
   188bc:	e1a03803 	mov	r3, r3, lsl #16
   188c0:	e1a02823 	mov	r2, r3, lsr #16
   188c4:	e59f340c 	ldr	r3, [pc, #1036]	; 18cd8 <uBloxReceiveHandler+0x6a8>
   188c8:	e1d330b0 	ldrh	r3, [r3]
   188cc:	e1823003 	orr	r3, r2, r3
   188d0:	e1a03803 	mov	r3, r3, lsl #16
   188d4:	e1a03823 	mov	r3, r3, lsr #16
   188d8:	e1a03803 	mov	r3, r3, lsl #16
   188dc:	e1a02823 	mov	r2, r3, lsr #16
   188e0:	e59f33f0 	ldr	r3, [pc, #1008]	; 18cd8 <uBloxReceiveHandler+0x6a8>
   188e4:	e1c320b0 	strh	r2, [r3]
   188e8:	e59f23ec 	ldr	r2, [pc, #1004]	; 18cdc <uBloxReceiveHandler+0x6ac>
   188ec:	e3a03000 	mov	r3, #0	; 0x0
   188f0:	e1c230b0 	strh	r3, [r2]
   188f4:	e59f33cc 	ldr	r3, [pc, #972]	; 18cc8 <uBloxReceiveHandler+0x698>
   188f8:	e5d32000 	ldrb	r2, [r3]
   188fc:	e55b3010 	ldrb	r3, [fp, #-16]
   18900:	e0823003 	add	r3, r2, r3
   18904:	e20330ff 	and	r3, r3, #255	; 0xff
   18908:	e59f23b8 	ldr	r2, [pc, #952]	; 18cc8 <uBloxReceiveHandler+0x698>
   1890c:	e5c23000 	strb	r3, [r2]
   18910:	e59f33b4 	ldr	r3, [pc, #948]	; 18ccc <uBloxReceiveHandler+0x69c>
   18914:	e5d32000 	ldrb	r2, [r3]
   18918:	e59f33a8 	ldr	r3, [pc, #936]	; 18cc8 <uBloxReceiveHandler+0x698>
   1891c:	e5d33000 	ldrb	r3, [r3]
   18920:	e0823003 	add	r3, r2, r3
   18924:	e20330ff 	and	r3, r3, #255	; 0xff
   18928:	e59f239c 	ldr	r2, [pc, #924]	; 18ccc <uBloxReceiveHandler+0x69c>
   1892c:	e5c23000 	strb	r3, [r2]
   18930:	e59f3398 	ldr	r3, [pc, #920]	; 18cd0 <uBloxReceiveHandler+0x6a0>
   18934:	e5d33000 	ldrb	r3, [r3]
   18938:	e3530002 	cmp	r3, #2	; 0x2
   1893c:	1a000015 	bne	18998 <uBloxReceiveHandler+0x368>
   18940:	e59f338c 	ldr	r3, [pc, #908]	; 18cd4 <uBloxReceiveHandler+0x6a4>
   18944:	e5d33000 	ldrb	r3, [r3]
   18948:	e3530010 	cmp	r3, #16	; 0x10
   1894c:	1a000011 	bne	18998 <uBloxReceiveHandler+0x368>
   18950:	e59f3380 	ldr	r3, [pc, #896]	; 18cd8 <uBloxReceiveHandler+0x6a8>
   18954:	e1d330b0 	ldrh	r3, [r3]
   18958:	e3530f5e 	cmp	r3, #376	; 0x178
   1895c:	da000009 	ble	18988 <uBloxReceiveHandler+0x358>
   18960:	e59f235c 	ldr	r2, [pc, #860]	; 18cc4 <uBloxReceiveHandler+0x694>
   18964:	e3a03000 	mov	r3, #0	; 0x0
   18968:	e5c23000 	strb	r3, [r2]
   1896c:	e59f334c 	ldr	r3, [pc, #844]	; 18cc0 <uBloxReceiveHandler+0x690>
   18970:	e5d3300c 	ldrb	r3, [r3, #12]
   18974:	e2833001 	add	r3, r3, #1	; 0x1
   18978:	e20330ff 	and	r3, r3, #255	; 0xff
   1897c:	e59f233c 	ldr	r2, [pc, #828]	; 18cc0 <uBloxReceiveHandler+0x690>
   18980:	e5c2300c 	strb	r3, [r2, #12]
   18984:	ea0000ca 	b	18cb4 <uBloxReceiveHandler+0x684>
   18988:	e59f3334 	ldr	r3, [pc, #820]	; 18cc4 <uBloxReceiveHandler+0x694>
   1898c:	e3a02009 	mov	r2, #9	; 0x9
   18990:	e5c32000 	strb	r2, [r3]
   18994:	ea0000c6 	b	18cb4 <uBloxReceiveHandler+0x684>
   18998:	e59f3338 	ldr	r3, [pc, #824]	; 18cd8 <uBloxReceiveHandler+0x6a8>
   1899c:	e1d330b0 	ldrh	r3, [r3]
   189a0:	e3530c01 	cmp	r3, #256	; 0x100
   189a4:	9a000009 	bls	189d0 <uBloxReceiveHandler+0x3a0>
   189a8:	e59f2314 	ldr	r2, [pc, #788]	; 18cc4 <uBloxReceiveHandler+0x694>
   189ac:	e3a03000 	mov	r3, #0	; 0x0
   189b0:	e5c23000 	strb	r3, [r2]
   189b4:	e59f3304 	ldr	r3, [pc, #772]	; 18cc0 <uBloxReceiveHandler+0x690>
   189b8:	e5d3300c 	ldrb	r3, [r3, #12]
   189bc:	e2833001 	add	r3, r3, #1	; 0x1
   189c0:	e20330ff 	and	r3, r3, #255	; 0xff
   189c4:	e59f22f4 	ldr	r2, [pc, #756]	; 18cc0 <uBloxReceiveHandler+0x690>
   189c8:	e5c2300c 	strb	r3, [r2, #12]
   189cc:	ea0000b8 	b	18cb4 <uBloxReceiveHandler+0x684>
   189d0:	e59f32ec 	ldr	r3, [pc, #748]	; 18cc4 <uBloxReceiveHandler+0x694>
   189d4:	e3a02006 	mov	r2, #6	; 0x6
   189d8:	e5c32000 	strb	r2, [r3]
   189dc:	ea0000b4 	b	18cb4 <uBloxReceiveHandler+0x684>
   189e0:	e59f32e0 	ldr	r3, [pc, #736]	; 18cc8 <uBloxReceiveHandler+0x698>
   189e4:	e5d32000 	ldrb	r2, [r3]
   189e8:	e55b3010 	ldrb	r3, [fp, #-16]
   189ec:	e0823003 	add	r3, r2, r3
   189f0:	e20330ff 	and	r3, r3, #255	; 0xff
   189f4:	e59f22cc 	ldr	r2, [pc, #716]	; 18cc8 <uBloxReceiveHandler+0x698>
   189f8:	e5c23000 	strb	r3, [r2]
   189fc:	e59f32c8 	ldr	r3, [pc, #712]	; 18ccc <uBloxReceiveHandler+0x69c>
   18a00:	e5d32000 	ldrb	r2, [r3]
   18a04:	e59f32bc 	ldr	r3, [pc, #700]	; 18cc8 <uBloxReceiveHandler+0x698>
   18a08:	e5d33000 	ldrb	r3, [r3]
   18a0c:	e0823003 	add	r3, r2, r3
   18a10:	e20330ff 	and	r3, r3, #255	; 0xff
   18a14:	e59f22b0 	ldr	r2, [pc, #688]	; 18ccc <uBloxReceiveHandler+0x69c>
   18a18:	e5c23000 	strb	r3, [r2]
   18a1c:	e59f32b8 	ldr	r3, [pc, #696]	; 18cdc <uBloxReceiveHandler+0x6ac>
   18a20:	e1d330b0 	ldrh	r3, [r3]
   18a24:	e35300ff 	cmp	r3, #255	; 0xff
   18a28:	9a000003 	bls	18a3c <uBloxReceiveHandler+0x40c>
   18a2c:	e59f3290 	ldr	r3, [pc, #656]	; 18cc4 <uBloxReceiveHandler+0x694>
   18a30:	e3a02000 	mov	r2, #0	; 0x0
   18a34:	e5c32000 	strb	r2, [r3]
   18a38:	ea00009d 	b	18cb4 <uBloxReceiveHandler+0x684>
   18a3c:	e59f3298 	ldr	r3, [pc, #664]	; 18cdc <uBloxReceiveHandler+0x6ac>
   18a40:	e1d310b0 	ldrh	r1, [r3]
   18a44:	e1a00001 	mov	r0, r1
   18a48:	e59f2290 	ldr	r2, [pc, #656]	; 18ce0 <uBloxReceiveHandler+0x6b0>
   18a4c:	e55b3010 	ldrb	r3, [fp, #-16]
   18a50:	e7c23000 	strb	r3, [r2, r0]
   18a54:	e2813001 	add	r3, r1, #1	; 0x1
   18a58:	e1a03803 	mov	r3, r3, lsl #16
   18a5c:	e1a02823 	mov	r2, r3, lsr #16
   18a60:	e59f3274 	ldr	r3, [pc, #628]	; 18cdc <uBloxReceiveHandler+0x6ac>
   18a64:	e1c320b0 	strh	r2, [r3]
   18a68:	e59f326c 	ldr	r3, [pc, #620]	; 18cdc <uBloxReceiveHandler+0x6ac>
   18a6c:	e1d320b0 	ldrh	r2, [r3]
   18a70:	e59f3260 	ldr	r3, [pc, #608]	; 18cd8 <uBloxReceiveHandler+0x6a8>
   18a74:	e1d330b0 	ldrh	r3, [r3]
   18a78:	e1520003 	cmp	r2, r3
   18a7c:	1a00008c 	bne	18cb4 <uBloxReceiveHandler+0x684>
   18a80:	e59f323c 	ldr	r3, [pc, #572]	; 18cc4 <uBloxReceiveHandler+0x694>
   18a84:	e3a02007 	mov	r2, #7	; 0x7
   18a88:	e5c32000 	strb	r2, [r3]
   18a8c:	ea000088 	b	18cb4 <uBloxReceiveHandler+0x684>
   18a90:	e59f224c 	ldr	r2, [pc, #588]	; 18ce4 <uBloxReceiveHandler+0x6b4>
   18a94:	e55b3010 	ldrb	r3, [fp, #-16]
   18a98:	e5c23000 	strb	r3, [r2]
   18a9c:	e59f2220 	ldr	r2, [pc, #544]	; 18cc4 <uBloxReceiveHandler+0x694>
   18aa0:	e3a03008 	mov	r3, #8	; 0x8
   18aa4:	e5c23000 	strb	r3, [r2]
   18aa8:	ea000081 	b	18cb4 <uBloxReceiveHandler+0x684>
   18aac:	e59f2234 	ldr	r2, [pc, #564]	; 18ce8 <uBloxReceiveHandler+0x6b8>
   18ab0:	e55b3010 	ldrb	r3, [fp, #-16]
   18ab4:	e5c23000 	strb	r3, [r2]
   18ab8:	e59f3208 	ldr	r3, [pc, #520]	; 18cc8 <uBloxReceiveHandler+0x698>
   18abc:	e5d32000 	ldrb	r2, [r3]
   18ac0:	e59f321c 	ldr	r3, [pc, #540]	; 18ce4 <uBloxReceiveHandler+0x6b4>
   18ac4:	e5d33000 	ldrb	r3, [r3]
   18ac8:	e1520003 	cmp	r2, r3
   18acc:	1a00002a 	bne	18b7c <uBloxReceiveHandler+0x54c>
   18ad0:	e59f31f4 	ldr	r3, [pc, #500]	; 18ccc <uBloxReceiveHandler+0x69c>
   18ad4:	e5d32000 	ldrb	r2, [r3]
   18ad8:	e59f3208 	ldr	r3, [pc, #520]	; 18ce8 <uBloxReceiveHandler+0x6b8>
   18adc:	e5d33000 	ldrb	r3, [r3]
   18ae0:	e1520003 	cmp	r2, r3
   18ae4:	1a000024 	bne	18b7c <uBloxReceiveHandler+0x54c>
   18ae8:	e59f31d0 	ldr	r3, [pc, #464]	; 18cc0 <uBloxReceiveHandler+0x690>
   18aec:	e5d32006 	ldrb	r2, [r3, #6]
   18af0:	e5d33007 	ldrb	r3, [r3, #7]
   18af4:	e1a03403 	mov	r3, r3, lsl #8
   18af8:	e1833002 	orr	r3, r3, r2
   18afc:	e1a03803 	mov	r3, r3, lsl #16
   18b00:	e1a03823 	mov	r3, r3, lsr #16
   18b04:	e2833001 	add	r3, r3, #1	; 0x1
   18b08:	e1a03803 	mov	r3, r3, lsl #16
   18b0c:	e1a00823 	mov	r0, r3, lsr #16
   18b10:	e59fc1a8 	ldr	ip, [pc, #424]	; 18cc0 <uBloxReceiveHandler+0x690>
   18b14:	e20010ff 	and	r1, r0, #255	; 0xff
   18b18:	e3a03000 	mov	r3, #0	; 0x0
   18b1c:	e1a02003 	mov	r2, r3
   18b20:	e1a03001 	mov	r3, r1
   18b24:	e1823003 	orr	r3, r2, r3
   18b28:	e5cc3006 	strb	r3, [ip, #6]
   18b2c:	e1a03420 	mov	r3, r0, lsr #8
   18b30:	e1a03803 	mov	r3, r3, lsl #16
   18b34:	e1a01823 	mov	r1, r3, lsr #16
   18b38:	e3a03000 	mov	r3, #0	; 0x0
   18b3c:	e1a02003 	mov	r2, r3
   18b40:	e1a03001 	mov	r3, r1
   18b44:	e1823003 	orr	r3, r2, r3
   18b48:	e5cc3007 	strb	r3, [ip, #7]
   18b4c:	e59f317c 	ldr	r3, [pc, #380]	; 18cd0 <uBloxReceiveHandler+0x6a0>
   18b50:	e5d33000 	ldrb	r3, [r3]
   18b54:	e1a01003 	mov	r1, r3
   18b58:	e59f3174 	ldr	r3, [pc, #372]	; 18cd4 <uBloxReceiveHandler+0x6a4>
   18b5c:	e5d33000 	ldrb	r3, [r3]
   18b60:	e1a02003 	mov	r2, r3
   18b64:	e59f316c 	ldr	r3, [pc, #364]	; 18cd8 <uBloxReceiveHandler+0x6a8>
   18b68:	e1d330b0 	ldrh	r3, [r3]
   18b6c:	e1a00001 	mov	r0, r1
   18b70:	e1a01002 	mov	r1, r2
   18b74:	e59f2164 	ldr	r2, [pc, #356]	; 18ce0 <uBloxReceiveHandler+0x6b0>
   18b78:	ebfffcbe 	bl	17e78 <uBloxHandleMessage>
   18b7c:	e59f3140 	ldr	r3, [pc, #320]	; 18cc4 <uBloxReceiveHandler+0x694>
   18b80:	e3a02000 	mov	r2, #0	; 0x0
   18b84:	e5c32000 	strb	r2, [r3]
   18b88:	ea000049 	b	18cb4 <uBloxReceiveHandler+0x684>
   18b8c:	e59f3148 	ldr	r3, [pc, #328]	; 18cdc <uBloxReceiveHandler+0x6ac>
   18b90:	e1d330b0 	ldrh	r3, [r3]
   18b94:	e1a02003 	mov	r2, r3
   18b98:	e3a03f5e 	mov	r3, #376	; 0x178
   18b9c:	e2833001 	add	r3, r3, #1	; 0x1
   18ba0:	e1520003 	cmp	r2, r3
   18ba4:	da000006 	ble	18bc4 <uBloxReceiveHandler+0x594>
   18ba8:	e59f212c 	ldr	r2, [pc, #300]	; 18cdc <uBloxReceiveHandler+0x6ac>
   18bac:	e3a03000 	mov	r3, #0	; 0x0
   18bb0:	e1c230b0 	strh	r3, [r2]
   18bb4:	e59f2108 	ldr	r2, [pc, #264]	; 18cc4 <uBloxReceiveHandler+0x694>
   18bb8:	e3a03000 	mov	r3, #0	; 0x0
   18bbc:	e5c23000 	strb	r3, [r2]
   18bc0:	ea00003b 	b	18cb4 <uBloxReceiveHandler+0x684>
   18bc4:	e59f3110 	ldr	r3, [pc, #272]	; 18cdc <uBloxReceiveHandler+0x6ac>
   18bc8:	e1d330b0 	ldrh	r3, [r3]
   18bcc:	e2831006 	add	r1, r3, #6	; 0x6
   18bd0:	e59f2114 	ldr	r2, [pc, #276]	; 18cec <uBloxReceiveHandler+0x6bc>
   18bd4:	e55b3010 	ldrb	r3, [fp, #-16]
   18bd8:	e7c23001 	strb	r3, [r2, r1]
   18bdc:	e59f30f8 	ldr	r3, [pc, #248]	; 18cdc <uBloxReceiveHandler+0x6ac>
   18be0:	e1d330b0 	ldrh	r3, [r3]
   18be4:	e2833001 	add	r3, r3, #1	; 0x1
   18be8:	e1a03803 	mov	r3, r3, lsl #16
   18bec:	e1a02823 	mov	r2, r3, lsr #16
   18bf0:	e59f30e4 	ldr	r3, [pc, #228]	; 18cdc <uBloxReceiveHandler+0x6ac>
   18bf4:	e1c320b0 	strh	r2, [r3]
   18bf8:	e59f30dc 	ldr	r3, [pc, #220]	; 18cdc <uBloxReceiveHandler+0x6ac>
   18bfc:	e1d330b0 	ldrh	r3, [r3]
   18c00:	e1a02003 	mov	r2, r3
   18c04:	e59f30cc 	ldr	r3, [pc, #204]	; 18cd8 <uBloxReceiveHandler+0x6a8>
   18c08:	e1d330b0 	ldrh	r3, [r3]
   18c0c:	e2833002 	add	r3, r3, #2	; 0x2
   18c10:	e1520003 	cmp	r2, r3
   18c14:	1a000026 	bne	18cb4 <uBloxReceiveHandler+0x684>
   18c18:	e59f20cc 	ldr	r2, [pc, #204]	; 18cec <uBloxReceiveHandler+0x6bc>
   18c1c:	e3e0304a 	mvn	r3, #74	; 0x4a
   18c20:	e5c23000 	strb	r3, [r2]
   18c24:	e59f20c0 	ldr	r2, [pc, #192]	; 18cec <uBloxReceiveHandler+0x6bc>
   18c28:	e3a03062 	mov	r3, #98	; 0x62
   18c2c:	e5c23001 	strb	r3, [r2, #1]
   18c30:	e59f20b4 	ldr	r2, [pc, #180]	; 18cec <uBloxReceiveHandler+0x6bc>
   18c34:	e3a03002 	mov	r3, #2	; 0x2
   18c38:	e5c23002 	strb	r3, [r2, #2]
   18c3c:	e59f20a8 	ldr	r2, [pc, #168]	; 18cec <uBloxReceiveHandler+0x6bc>
   18c40:	e3a03010 	mov	r3, #16	; 0x10
   18c44:	e5c23003 	strb	r3, [r2, #3]
   18c48:	e59f3088 	ldr	r3, [pc, #136]	; 18cd8 <uBloxReceiveHandler+0x6a8>
   18c4c:	e1d330b0 	ldrh	r3, [r3]
   18c50:	e20330ff 	and	r3, r3, #255	; 0xff
   18c54:	e20330ff 	and	r3, r3, #255	; 0xff
   18c58:	e59f208c 	ldr	r2, [pc, #140]	; 18cec <uBloxReceiveHandler+0x6bc>
   18c5c:	e5c23004 	strb	r3, [r2, #4]
   18c60:	e59f3070 	ldr	r3, [pc, #112]	; 18cd8 <uBloxReceiveHandler+0x6a8>
   18c64:	e1d330b0 	ldrh	r3, [r3]
   18c68:	e1a03423 	mov	r3, r3, lsr #8
   18c6c:	e1a03803 	mov	r3, r3, lsl #16
   18c70:	e1a03823 	mov	r3, r3, lsr #16
   18c74:	e20330ff 	and	r3, r3, #255	; 0xff
   18c78:	e59f206c 	ldr	r2, [pc, #108]	; 18cec <uBloxReceiveHandler+0x6bc>
   18c7c:	e5c23005 	strb	r3, [r2, #5]
   18c80:	e59f3050 	ldr	r3, [pc, #80]	; 18cd8 <uBloxReceiveHandler+0x6a8>
   18c84:	e1d330b0 	ldrh	r3, [r3]
   18c88:	e2833008 	add	r3, r3, #8	; 0x8
   18c8c:	e1a02003 	mov	r2, r3
   18c90:	e59f3058 	ldr	r3, [pc, #88]	; 18cf0 <uBloxReceiveHandler+0x6c0>
   18c94:	e5832000 	str	r2, [r3]
   18c98:	e59f2024 	ldr	r2, [pc, #36]	; 18cc4 <uBloxReceiveHandler+0x694>
   18c9c:	e3a03000 	mov	r3, #0	; 0x0
   18ca0:	e5c23000 	strb	r3, [r2]
   18ca4:	ea000002 	b	18cb4 <uBloxReceiveHandler+0x684>
   18ca8:	e59f3014 	ldr	r3, [pc, #20]	; 18cc4 <uBloxReceiveHandler+0x694>
   18cac:	e3a02000 	mov	r2, #0	; 0x0
   18cb0:	e5c32000 	strb	r2, [r3]
   18cb4:	e24bd00c 	sub	sp, fp, #12	; 0xc
   18cb8:	e89d6800 	ldmia	sp, {fp, sp, lr}
   18cbc:	e12fff1e 	bx	lr
   18cc0:	40005818 	andmi	r5, r0, r8, lsl r8
   18cc4:	40001fee 	andmi	r1, r0, lr, ror #31
   18cc8:	40001fe5 	andmi	r1, r0, r5, ror #31
   18ccc:	40001fe4 	andmi	r1, r0, r4, ror #31
   18cd0:	40001fed 	andmi	r1, r0, sp, ror #31
   18cd4:	40001fec 	andmi	r1, r0, ip, ror #31
   18cd8:	40001fea 	andmi	r1, r0, sl, ror #31
   18cdc:	40001fe8 	andmi	r1, r0, r8, ror #31
   18ce0:	40005650 	andmi	r5, r0, r0, asr r6
   18ce4:	40001fe7 	andmi	r1, r0, r7, ror #31
   18ce8:	40001fe6 	andmi	r1, r0, r6, ror #31
   18cec:	400054d0 	ldrmid	r5, [r0], -r0
   18cf0:	40001fd0 	ldrmid	r1, [r0], -r0

00018cf4 <uBloxReceiveEngine>:
   18cf4:	e1a0c00d 	mov	ip, sp
   18cf8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   18cfc:	e24cb004 	sub	fp, ip, #4	; 0x4
   18d00:	e24dd014 	sub	sp, sp, #20	; 0x14
   18d04:	e59f3c10 	ldr	r3, [pc, #3088]	; 1991c <uBloxReceiveEngine+0xc28>
   18d08:	e24b2014 	sub	r2, fp, #20	; 0x14
   18d0c:	e3a0c004 	mov	ip, #4	; 0x4
   18d10:	e1a00002 	mov	r0, r2
   18d14:	e1a01003 	mov	r1, r3
   18d18:	e1a0200c 	mov	r2, ip
   18d1c:	eb001159 	bl	1d288 <__memcpy_from_arm>
   18d20:	e59f3bf8 	ldr	r3, [pc, #3064]	; 19920 <uBloxReceiveEngine+0xc2c>
   18d24:	e24b201c 	sub	r2, fp, #28	; 0x1c
   18d28:	e3a0c008 	mov	ip, #8	; 0x8
   18d2c:	e1a00002 	mov	r0, r2
   18d30:	e1a01003 	mov	r1, r3
   18d34:	e1a0200c 	mov	r2, ip
   18d38:	eb001152 	bl	1d288 <__memcpy_from_arm>
   18d3c:	e59f3be0 	ldr	r3, [pc, #3040]	; 19924 <uBloxReceiveEngine+0xc30>
   18d40:	e5933000 	ldr	r3, [r3]
   18d44:	e2832001 	add	r2, r3, #1	; 0x1
   18d48:	e59f3bd4 	ldr	r3, [pc, #3028]	; 19924 <uBloxReceiveEngine+0xc30>
   18d4c:	e5832000 	str	r2, [r3]
   18d50:	e59f3bcc 	ldr	r3, [pc, #3020]	; 19924 <uBloxReceiveEngine+0xc30>
   18d54:	e5932000 	ldr	r2, [r3]
   18d58:	e59f3bc8 	ldr	r3, [pc, #3016]	; 19928 <uBloxReceiveEngine+0xc34>
   18d5c:	e0831392 	umull	r1, r3, r2, r3
   18d60:	e1a031a3 	mov	r3, r3, lsr #3
   18d64:	e50b3020 	str	r3, [fp, #-32]
   18d68:	e51b3020 	ldr	r3, [fp, #-32]
   18d6c:	e1a03103 	mov	r3, r3, lsl #2
   18d70:	e51b1020 	ldr	r1, [fp, #-32]
   18d74:	e0833001 	add	r3, r3, r1
   18d78:	e1a03083 	mov	r3, r3, lsl #1
   18d7c:	e0632002 	rsb	r2, r3, r2
   18d80:	e50b2020 	str	r2, [fp, #-32]
   18d84:	e51b3020 	ldr	r3, [fp, #-32]
   18d88:	e3530000 	cmp	r3, #0	; 0x0
   18d8c:	1a0002df 	bne	19910 <uBloxReceiveEngine+0xc1c>
   18d90:	e59f3b94 	ldr	r3, [pc, #2964]	; 1992c <uBloxReceiveEngine+0xc38>
   18d94:	e5d33000 	ldrb	r3, [r3]
   18d98:	e3530000 	cmp	r3, #0	; 0x0
   18d9c:	0a0002db 	beq	19910 <uBloxReceiveEngine+0xc1c>
   18da0:	e59f3b88 	ldr	r3, [pc, #2952]	; 19930 <uBloxReceiveEngine+0xc3c>
   18da4:	e5d33000 	ldrb	r3, [r3]
   18da8:	e3530005 	cmp	r3, #5	; 0x5
   18dac:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
   18db0:	ea0002d6 	b	19910 <uBloxReceiveEngine+0xc1c>
   18db4:	00018dcc 	andeq	r8, r1, ip, asr #27
   18db8:	00018ea4 	andeq	r8, r1, r4, lsr #29
   18dbc:	00018fbc 	streqh	r8, [r1], -ip
   18dc0:	00019910 	andeq	r9, r1, r0, lsl r9
   18dc4:	000191b8 	streqh	r9, [r1], -r8
   18dc8:	00019698 	muleq	r1, r8, r6
   18dcc:	e59f2b60 	ldr	r2, [pc, #2912]	; 19934 <uBloxReceiveEngine+0xc40>
   18dd0:	e3a03000 	mov	r3, #0	; 0x0
   18dd4:	e5c23006 	strb	r3, [r2, #6]
   18dd8:	e3a03000 	mov	r3, #0	; 0x0
   18ddc:	e5c23007 	strb	r3, [r2, #7]
   18de0:	e59f2b4c 	ldr	r2, [pc, #2892]	; 19934 <uBloxReceiveEngine+0xc40>
   18de4:	e3a03000 	mov	r3, #0	; 0x0
   18de8:	e5c23008 	strb	r3, [r2, #8]
   18dec:	e3a03000 	mov	r3, #0	; 0x0
   18df0:	e5c23009 	strb	r3, [r2, #9]
   18df4:	e59f2b38 	ldr	r2, [pc, #2872]	; 19934 <uBloxReceiveEngine+0xc40>
   18df8:	e3a03000 	mov	r3, #0	; 0x0
   18dfc:	e5c2300a 	strb	r3, [r2, #10]
   18e00:	e3a03000 	mov	r3, #0	; 0x0
   18e04:	e5c2300b 	strb	r3, [r2, #11]
   18e08:	e59f2b24 	ldr	r2, [pc, #2852]	; 19934 <uBloxReceiveEngine+0xc40>
   18e0c:	e3a03000 	mov	r3, #0	; 0x0
   18e10:	e5c2300c 	strb	r3, [r2, #12]
   18e14:	e59f2b18 	ldr	r2, [pc, #2840]	; 19934 <uBloxReceiveEngine+0xc40>
   18e18:	e3a03000 	mov	r3, #0	; 0x0
   18e1c:	e5c2300d 	strb	r3, [r2, #13]
   18e20:	e59f2b10 	ldr	r2, [pc, #2832]	; 19938 <uBloxReceiveEngine+0xc44>
   18e24:	e3a03000 	mov	r3, #0	; 0x0
   18e28:	e5c23000 	strb	r3, [r2]
   18e2c:	e59f3b04 	ldr	r3, [pc, #2820]	; 19938 <uBloxReceiveEngine+0xc44>
   18e30:	e5d33000 	ldrb	r3, [r3]
   18e34:	e59f2b00 	ldr	r2, [pc, #2816]	; 1993c <uBloxReceiveEngine+0xc48>
   18e38:	e1a03083 	mov	r3, r3, lsl #1
   18e3c:	e0833002 	add	r3, r3, r2
   18e40:	e1d320b0 	ldrh	r2, [r3]
   18e44:	e59f3af4 	ldr	r3, [pc, #2804]	; 19940 <uBloxReceiveEngine+0xc4c>
   18e48:	e1c320b0 	strh	r2, [r3]
   18e4c:	e59f2af0 	ldr	r2, [pc, #2800]	; 19944 <uBloxReceiveEngine+0xc50>
   18e50:	e3a03000 	mov	r3, #0	; 0x0
   18e54:	e1c230b0 	strh	r3, [r2]
   18e58:	e59f2ae8 	ldr	r2, [pc, #2792]	; 19948 <uBloxReceiveEngine+0xc54>
   18e5c:	e59f3ae8 	ldr	r3, [pc, #2792]	; 1994c <uBloxReceiveEngine+0xc58>
   18e60:	e5823000 	str	r3, [r2]
   18e64:	e59f3ae4 	ldr	r3, [pc, #2788]	; 19950 <uBloxReceiveEngine+0xc5c>
   18e68:	e1d330b0 	ldrh	r3, [r3]
   18e6c:	e3530000 	cmp	r3, #0	; 0x0
   18e70:	0a000007 	beq	18e94 <uBloxReceiveEngine+0x1a0>
   18e74:	e59f3ad4 	ldr	r3, [pc, #2772]	; 19950 <uBloxReceiveEngine+0xc5c>
   18e78:	e1d330b0 	ldrh	r3, [r3]
   18e7c:	e2433001 	sub	r3, r3, #1	; 0x1
   18e80:	e1a03803 	mov	r3, r3, lsl #16
   18e84:	e1a02823 	mov	r2, r3, lsr #16
   18e88:	e59f3ac0 	ldr	r3, [pc, #2752]	; 19950 <uBloxReceiveEngine+0xc5c>
   18e8c:	e1c320b0 	strh	r2, [r3]
   18e90:	ea00029e 	b	19910 <uBloxReceiveEngine+0xc1c>
   18e94:	e59f3a94 	ldr	r3, [pc, #2708]	; 19930 <uBloxReceiveEngine+0xc3c>
   18e98:	e3a02001 	mov	r2, #1	; 0x1
   18e9c:	e5c32000 	strb	r2, [r3]
   18ea0:	ea00029a 	b	19910 <uBloxReceiveEngine+0xc1c>
   18ea4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
   18ea8:	e2833801 	add	r3, r3, #65536	; 0x10000
   18eac:	e2833014 	add	r3, r3, #20	; 0x14
   18eb0:	e5933000 	ldr	r3, [r3]
   18eb4:	e2033040 	and	r3, r3, #64	; 0x40
   18eb8:	e3530000 	cmp	r3, #0	; 0x0
   18ebc:	0afffff8 	beq	18ea4 <uBloxReceiveEngine+0x1b0>
   18ec0:	e59f3a78 	ldr	r3, [pc, #2680]	; 19940 <uBloxReceiveEngine+0xc4c>
   18ec4:	e1d330b0 	ldrh	r3, [r3]
   18ec8:	e1a00003 	mov	r0, r3
   18ecc:	ebffbb15 	bl	7b28 <UART1Initialize>
   18ed0:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
   18ed4:	e2833801 	add	r3, r3, #65536	; 0x10000
   18ed8:	e3a02003 	mov	r2, #3	; 0x3
   18edc:	e5832000 	str	r2, [r3]
   18ee0:	ebfffbbd 	bl	17ddc <uBloxResetConfiguration>
   18ee4:	ebfffbbc 	bl	17ddc <uBloxResetConfiguration>
   18ee8:	ebfffbbb 	bl	17ddc <uBloxResetConfiguration>
   18eec:	e59f3a44 	ldr	r3, [pc, #2628]	; 19938 <uBloxReceiveEngine+0xc44>
   18ef0:	e5d33000 	ldrb	r3, [r3]
   18ef4:	e2833001 	add	r3, r3, #1	; 0x1
   18ef8:	e20330ff 	and	r3, r3, #255	; 0xff
   18efc:	e59f2a34 	ldr	r2, [pc, #2612]	; 19938 <uBloxReceiveEngine+0xc44>
   18f00:	e5c23000 	strb	r3, [r2]
   18f04:	e59f3a2c 	ldr	r3, [pc, #2604]	; 19938 <uBloxReceiveEngine+0xc44>
   18f08:	e5d33000 	ldrb	r3, [r3]
   18f0c:	e3530001 	cmp	r3, #1	; 0x1
   18f10:	8a000008 	bhi	18f38 <uBloxReceiveEngine+0x244>
   18f14:	e59f3a1c 	ldr	r3, [pc, #2588]	; 19938 <uBloxReceiveEngine+0xc44>
   18f18:	e5d33000 	ldrb	r3, [r3]
   18f1c:	e59f2a18 	ldr	r2, [pc, #2584]	; 1993c <uBloxReceiveEngine+0xc48>
   18f20:	e1a03083 	mov	r3, r3, lsl #1
   18f24:	e0833002 	add	r3, r3, r2
   18f28:	e1d320b0 	ldrh	r2, [r3]
   18f2c:	e59f3a0c 	ldr	r3, [pc, #2572]	; 19940 <uBloxReceiveEngine+0xc4c>
   18f30:	e1c320b0 	strh	r2, [r3]
   18f34:	ea000275 	b	19910 <uBloxReceiveEngine+0xc1c>
   18f38:	e59f3a00 	ldr	r3, [pc, #2560]	; 19940 <uBloxReceiveEngine+0xc4c>
   18f3c:	e3a02d96 	mov	r2, #9600	; 0x2580
   18f40:	e1c320b0 	strh	r2, [r3]
   18f44:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
   18f48:	e2833801 	add	r3, r3, #65536	; 0x10000
   18f4c:	e2833014 	add	r3, r3, #20	; 0x14
   18f50:	e5933000 	ldr	r3, [r3]
   18f54:	e2033040 	and	r3, r3, #64	; 0x40
   18f58:	e3530000 	cmp	r3, #0	; 0x0
   18f5c:	0afffff8 	beq	18f44 <uBloxReceiveEngine+0x250>
   18f60:	e59f39d8 	ldr	r3, [pc, #2520]	; 19940 <uBloxReceiveEngine+0xc4c>
   18f64:	e1d330b0 	ldrh	r3, [r3]
   18f68:	e1a00003 	mov	r0, r3
   18f6c:	ebffbaed 	bl	7b28 <UART1Initialize>
   18f70:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
   18f74:	e2833801 	add	r3, r3, #65536	; 0x10000
   18f78:	e3a02003 	mov	r2, #3	; 0x3
   18f7c:	e5832000 	str	r2, [r3]
   18f80:	e59f29a8 	ldr	r2, [pc, #2472]	; 19930 <uBloxReceiveEngine+0xc3c>
   18f84:	e3a03002 	mov	r3, #2	; 0x2
   18f88:	e5c23000 	strb	r3, [r2]
   18f8c:	e59f29c0 	ldr	r2, [pc, #2496]	; 19954 <uBloxReceiveEngine+0xc60>
   18f90:	e3a03001 	mov	r3, #1	; 0x1
   18f94:	e5c23000 	strb	r3, [r2]
   18f98:	e3a00006 	mov	r0, #6	; 0x6
   18f9c:	e3a01024 	mov	r1, #36	; 0x24
   18fa0:	e3a02000 	mov	r2, #0	; 0x0
   18fa4:	e3a03000 	mov	r3, #0	; 0x0
   18fa8:	ebfffad6 	bl	17b08 <uBloxSendMessage>
   18fac:	e59f29a4 	ldr	r2, [pc, #2468]	; 19958 <uBloxReceiveEngine+0xc64>
   18fb0:	e3a0300a 	mov	r3, #10	; 0xa
   18fb4:	e5c23000 	strb	r3, [r2]
   18fb8:	ea000254 	b	19910 <uBloxReceiveEngine+0xc1c>
   18fbc:	e59f3990 	ldr	r3, [pc, #2448]	; 19954 <uBloxReceiveEngine+0xc60>
   18fc0:	e5d33000 	ldrb	r3, [r3]
   18fc4:	e3530000 	cmp	r3, #0	; 0x0
   18fc8:	1a000057 	bne	1912c <uBloxReceiveEngine+0x438>
   18fcc:	e59f396c 	ldr	r3, [pc, #2412]	; 19940 <uBloxReceiveEngine+0xc4c>
   18fd0:	e1d330b0 	ldrh	r3, [r3]
   18fd4:	e3530d96 	cmp	r3, #9600	; 0x2580
   18fd8:	1a000037 	bne	190bc <uBloxReceiveEngine+0x3c8>
   18fdc:	e3a03000 	mov	r3, #0	; 0x0
   18fe0:	e50b3010 	str	r3, [fp, #-16]
   18fe4:	ea00001f 	b	19068 <uBloxReceiveEngine+0x374>
   18fe8:	e59f396c 	ldr	r3, [pc, #2412]	; 1995c <uBloxReceiveEngine+0xc68>
   18fec:	e5d33000 	ldrb	r3, [r3]
   18ff0:	e3530001 	cmp	r3, #1	; 0x1
   18ff4:	1a00000c 	bne	1902c <uBloxReceiveEngine+0x338>
   18ff8:	e59f3960 	ldr	r3, [pc, #2400]	; 19960 <uBloxReceiveEngine+0xc6c>
   18ffc:	e5d33000 	ldrb	r3, [r3]
   19000:	e1a02003 	mov	r2, r3
   19004:	e59f393c 	ldr	r3, [pc, #2364]	; 19948 <uBloxReceiveEngine+0xc54>
   19008:	e5933000 	ldr	r3, [r3]
   1900c:	e0823003 	add	r3, r2, r3
   19010:	e5d33000 	ldrb	r3, [r3]
   19014:	e3a00006 	mov	r0, #6	; 0x6
   19018:	e1a01003 	mov	r1, r3
   1901c:	e59f2940 	ldr	r2, [pc, #2368]	; 19964 <uBloxReceiveEngine+0xc70>
   19020:	e3a03014 	mov	r3, #20	; 0x14
   19024:	ebfffab7 	bl	17b08 <uBloxSendMessage>
   19028:	ea00000b 	b	1905c <uBloxReceiveEngine+0x368>
   1902c:	e59f392c 	ldr	r3, [pc, #2348]	; 19960 <uBloxReceiveEngine+0xc6c>
   19030:	e5d33000 	ldrb	r3, [r3]
   19034:	e1a02003 	mov	r2, r3
   19038:	e59f3908 	ldr	r3, [pc, #2312]	; 19948 <uBloxReceiveEngine+0xc54>
   1903c:	e5933000 	ldr	r3, [r3]
   19040:	e0823003 	add	r3, r2, r3
   19044:	e5d33000 	ldrb	r3, [r3]
   19048:	e3a00006 	mov	r0, #6	; 0x6
   1904c:	e1a01003 	mov	r1, r3
   19050:	e59f2910 	ldr	r2, [pc, #2320]	; 19968 <uBloxReceiveEngine+0xc74>
   19054:	e3a03014 	mov	r3, #20	; 0x14
   19058:	ebfffaaa 	bl	17b08 <uBloxSendMessage>
   1905c:	e51b3010 	ldr	r3, [fp, #-16]
   19060:	e2833001 	add	r3, r3, #1	; 0x1
   19064:	e50b3010 	str	r3, [fp, #-16]
   19068:	e51b3010 	ldr	r3, [fp, #-16]
   1906c:	e3530002 	cmp	r3, #2	; 0x2
   19070:	daffffdc 	ble	18fe8 <uBloxReceiveEngine+0x2f4>
   19074:	e59f38c4 	ldr	r3, [pc, #2244]	; 19940 <uBloxReceiveEngine+0xc4c>
   19078:	e3a02ce1 	mov	r2, #57600	; 0xe100
   1907c:	e1c320b0 	strh	r2, [r3]
   19080:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
   19084:	e2833801 	add	r3, r3, #65536	; 0x10000
   19088:	e2833014 	add	r3, r3, #20	; 0x14
   1908c:	e5933000 	ldr	r3, [r3]
   19090:	e2033040 	and	r3, r3, #64	; 0x40
   19094:	e3530000 	cmp	r3, #0	; 0x0
   19098:	0afffff8 	beq	19080 <uBloxReceiveEngine+0x38c>
   1909c:	e59f389c 	ldr	r3, [pc, #2204]	; 19940 <uBloxReceiveEngine+0xc4c>
   190a0:	e1d330b0 	ldrh	r3, [r3]
   190a4:	e1a00003 	mov	r0, r3
   190a8:	ebffba9e 	bl	7b28 <UART1Initialize>
   190ac:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
   190b0:	e2833801 	add	r3, r3, #65536	; 0x10000
   190b4:	e3a02003 	mov	r2, #3	; 0x3
   190b8:	e5832000 	str	r2, [r3]
   190bc:	e59f286c 	ldr	r2, [pc, #2156]	; 19930 <uBloxReceiveEngine+0xc3c>
   190c0:	e3a03004 	mov	r3, #4	; 0x4
   190c4:	e5c23000 	strb	r3, [r2]
   190c8:	e59f289c 	ldr	r2, [pc, #2204]	; 1996c <uBloxReceiveEngine+0xc78>
   190cc:	e3a03000 	mov	r3, #0	; 0x0
   190d0:	e5c23000 	strb	r3, [r2]
   190d4:	e59f2884 	ldr	r2, [pc, #2180]	; 19960 <uBloxReceiveEngine+0xc6c>
   190d8:	e3a03001 	mov	r3, #1	; 0x1
   190dc:	e5c23000 	strb	r3, [r2]
   190e0:	e59f2888 	ldr	r2, [pc, #2184]	; 19970 <uBloxReceiveEngine+0xc7c>
   190e4:	e3a03000 	mov	r3, #0	; 0x0
   190e8:	e5c23000 	strb	r3, [r2]
   190ec:	e59f2864 	ldr	r2, [pc, #2148]	; 19958 <uBloxReceiveEngine+0xc64>
   190f0:	e3a0300a 	mov	r3, #10	; 0xa
   190f4:	e5c23000 	strb	r3, [r2]
   190f8:	e59f3860 	ldr	r3, [pc, #2144]	; 19960 <uBloxReceiveEngine+0xc6c>
   190fc:	e5d33000 	ldrb	r3, [r3]
   19100:	e1a02003 	mov	r2, r3
   19104:	e59f383c 	ldr	r3, [pc, #2108]	; 19948 <uBloxReceiveEngine+0xc54>
   19108:	e5933000 	ldr	r3, [r3]
   1910c:	e0823003 	add	r3, r2, r3
   19110:	e5d33000 	ldrb	r3, [r3]
   19114:	e3a00006 	mov	r0, #6	; 0x6
   19118:	e1a01003 	mov	r1, r3
   1911c:	e59f2850 	ldr	r2, [pc, #2128]	; 19974 <uBloxReceiveEngine+0xc80>
   19120:	e3a03006 	mov	r3, #6	; 0x6
   19124:	ebfffa77 	bl	17b08 <uBloxSendMessage>
   19128:	ea0001f8 	b	19910 <uBloxReceiveEngine+0xc1c>
   1912c:	e59f3824 	ldr	r3, [pc, #2084]	; 19958 <uBloxReceiveEngine+0xc64>
   19130:	e5d33000 	ldrb	r3, [r3]
   19134:	e3530000 	cmp	r3, #0	; 0x0
   19138:	0a000006 	beq	19158 <uBloxReceiveEngine+0x464>
   1913c:	e59f3814 	ldr	r3, [pc, #2068]	; 19958 <uBloxReceiveEngine+0xc64>
   19140:	e5d33000 	ldrb	r3, [r3]
   19144:	e2433001 	sub	r3, r3, #1	; 0x1
   19148:	e20330ff 	and	r3, r3, #255	; 0xff
   1914c:	e59f2804 	ldr	r2, [pc, #2052]	; 19958 <uBloxReceiveEngine+0xc64>
   19150:	e5c23000 	strb	r3, [r2]
   19154:	ea0001ed 	b	19910 <uBloxReceiveEngine+0xc1c>
   19158:	e59f37cc 	ldr	r3, [pc, #1996]	; 1992c <uBloxReceiveEngine+0xc38>
   1915c:	e5d33000 	ldrb	r3, [r3]
   19160:	e2433001 	sub	r3, r3, #1	; 0x1
   19164:	e20330ff 	and	r3, r3, #255	; 0xff
   19168:	e59f27bc 	ldr	r2, [pc, #1980]	; 1992c <uBloxReceiveEngine+0xc38>
   1916c:	e5c23000 	strb	r3, [r2]
   19170:	e59f27cc 	ldr	r2, [pc, #1996]	; 19944 <uBloxReceiveEngine+0xc50>
   19174:	e3a03000 	mov	r3, #0	; 0x0
   19178:	e1c230b0 	strh	r3, [r2]
   1917c:	e59f27ac 	ldr	r2, [pc, #1964]	; 19930 <uBloxReceiveEngine+0xc3c>
   19180:	e3a03002 	mov	r3, #2	; 0x2
   19184:	e5c23000 	strb	r3, [r2]
   19188:	e59f27c4 	ldr	r2, [pc, #1988]	; 19954 <uBloxReceiveEngine+0xc60>
   1918c:	e3a03001 	mov	r3, #1	; 0x1
   19190:	e5c23000 	strb	r3, [r2]
   19194:	e3a00006 	mov	r0, #6	; 0x6
   19198:	e3a01024 	mov	r1, #36	; 0x24
   1919c:	e3a02000 	mov	r2, #0	; 0x0
   191a0:	e3a03000 	mov	r3, #0	; 0x0
   191a4:	ebfffa57 	bl	17b08 <uBloxSendMessage>
   191a8:	e59f27a8 	ldr	r2, [pc, #1960]	; 19958 <uBloxReceiveEngine+0xc64>
   191ac:	e3a0300a 	mov	r3, #10	; 0xa
   191b0:	e5c23000 	strb	r3, [r2]
   191b4:	ea0001d5 	b	19910 <uBloxReceiveEngine+0xc1c>
   191b8:	e59f37ac 	ldr	r3, [pc, #1964]	; 1996c <uBloxReceiveEngine+0xc78>
   191bc:	e5d33000 	ldrb	r3, [r3]
   191c0:	e3530000 	cmp	r3, #0	; 0x0
   191c4:	0a0000bc 	beq	194bc <uBloxReceiveEngine+0x7c8>
   191c8:	e59f37a8 	ldr	r3, [pc, #1960]	; 19978 <uBloxReceiveEngine+0xc84>
   191cc:	e5d33000 	ldrb	r3, [r3]
   191d0:	e3530006 	cmp	r3, #6	; 0x6
   191d4:	1a0000b8 	bne	194bc <uBloxReceiveEngine+0x7c8>
   191d8:	e59f3780 	ldr	r3, [pc, #1920]	; 19960 <uBloxReceiveEngine+0xc6c>
   191dc:	e5d33000 	ldrb	r3, [r3]
   191e0:	e1a02003 	mov	r2, r3
   191e4:	e59f375c 	ldr	r3, [pc, #1884]	; 19948 <uBloxReceiveEngine+0xc54>
   191e8:	e5933000 	ldr	r3, [r3]
   191ec:	e0823003 	add	r3, r2, r3
   191f0:	e5d32000 	ldrb	r2, [r3]
   191f4:	e59f3780 	ldr	r3, [pc, #1920]	; 1997c <uBloxReceiveEngine+0xc88>
   191f8:	e5d33000 	ldrb	r3, [r3]
   191fc:	e1520003 	cmp	r2, r3
   19200:	1a0000ad 	bne	194bc <uBloxReceiveEngine+0x7c8>
   19204:	e59f2760 	ldr	r2, [pc, #1888]	; 1996c <uBloxReceiveEngine+0xc78>
   19208:	e3a03000 	mov	r3, #0	; 0x0
   1920c:	e5c23000 	strb	r3, [r2]
   19210:	e59f2714 	ldr	r2, [pc, #1812]	; 1992c <uBloxReceiveEngine+0xc38>
   19214:	e3a03050 	mov	r3, #80	; 0x50
   19218:	e5c23000 	strb	r3, [r2]
   1921c:	e59f373c 	ldr	r3, [pc, #1852]	; 19960 <uBloxReceiveEngine+0xc6c>
   19220:	e5d33000 	ldrb	r3, [r3]
   19224:	e2833001 	add	r3, r3, #1	; 0x1
   19228:	e20330ff 	and	r3, r3, #255	; 0xff
   1922c:	e59f272c 	ldr	r2, [pc, #1836]	; 19960 <uBloxReceiveEngine+0xc6c>
   19230:	e5c23000 	strb	r3, [r2]
   19234:	e59f3720 	ldr	r3, [pc, #1824]	; 1995c <uBloxReceiveEngine+0xc68>
   19238:	e5d33000 	ldrb	r3, [r3]
   1923c:	e3530002 	cmp	r3, #2	; 0x2
   19240:	1a000003 	bne	19254 <uBloxReceiveEngine+0x560>
   19244:	e59f3714 	ldr	r3, [pc, #1812]	; 19960 <uBloxReceiveEngine+0xc6c>
   19248:	e5d33000 	ldrb	r3, [r3]
   1924c:	e3530006 	cmp	r3, #6	; 0x6
   19250:	0a000007 	beq	19274 <uBloxReceiveEngine+0x580>
   19254:	e59f3700 	ldr	r3, [pc, #1792]	; 1995c <uBloxReceiveEngine+0xc68>
   19258:	e5d33000 	ldrb	r3, [r3]
   1925c:	e3530001 	cmp	r3, #1	; 0x1
   19260:	1a000032 	bne	19330 <uBloxReceiveEngine+0x63c>
   19264:	e59f36f4 	ldr	r3, [pc, #1780]	; 19960 <uBloxReceiveEngine+0xc6c>
   19268:	e5d33000 	ldrb	r3, [r3]
   1926c:	e3530005 	cmp	r3, #5	; 0x5
   19270:	1a00002e 	bne	19330 <uBloxReceiveEngine+0x63c>
   19274:	e59f26b4 	ldr	r2, [pc, #1716]	; 19930 <uBloxReceiveEngine+0xc3c>
   19278:	e3a03005 	mov	r3, #5	; 0x5
   1927c:	e5c23000 	strb	r3, [r2]
   19280:	e59f26d8 	ldr	r2, [pc, #1752]	; 19960 <uBloxReceiveEngine+0xc6c>
   19284:	e3a03000 	mov	r3, #0	; 0x0
   19288:	e5c23000 	strb	r3, [r2]
   1928c:	e59f26c4 	ldr	r2, [pc, #1732]	; 19958 <uBloxReceiveEngine+0xc64>
   19290:	e3a0300a 	mov	r3, #10	; 0xa
   19294:	e5c23000 	strb	r3, [r2]
   19298:	e59f36c0 	ldr	r3, [pc, #1728]	; 19960 <uBloxReceiveEngine+0xc6c>
   1929c:	e5d33000 	ldrb	r3, [r3]
   192a0:	e1a02003 	mov	r2, r3
   192a4:	e59f16d4 	ldr	r1, [pc, #1748]	; 19980 <uBloxReceiveEngine+0xc8c>
   192a8:	e1a03002 	mov	r3, r2
   192ac:	e1a03083 	mov	r3, r3, lsl #1
   192b0:	e0833002 	add	r3, r3, r2
   192b4:	e0833001 	add	r3, r3, r1
   192b8:	e5d33000 	ldrb	r3, [r3]
   192bc:	e1a0c003 	mov	ip, r3
   192c0:	e59f3698 	ldr	r3, [pc, #1688]	; 19960 <uBloxReceiveEngine+0xc6c>
   192c4:	e5d33000 	ldrb	r3, [r3]
   192c8:	e1a02003 	mov	r2, r3
   192cc:	e59f16ac 	ldr	r1, [pc, #1708]	; 19980 <uBloxReceiveEngine+0xc8c>
   192d0:	e3a00001 	mov	r0, #1	; 0x1
   192d4:	e1a03002 	mov	r3, r2
   192d8:	e1a03083 	mov	r3, r3, lsl #1
   192dc:	e0833002 	add	r3, r3, r2
   192e0:	e0833001 	add	r3, r3, r1
   192e4:	e0833000 	add	r3, r3, r0
   192e8:	e5d33000 	ldrb	r3, [r3]
   192ec:	e1a0e003 	mov	lr, r3
   192f0:	e59f3668 	ldr	r3, [pc, #1640]	; 19960 <uBloxReceiveEngine+0xc6c>
   192f4:	e5d33000 	ldrb	r3, [r3]
   192f8:	e1a02003 	mov	r2, r3
   192fc:	e59f167c 	ldr	r1, [pc, #1660]	; 19980 <uBloxReceiveEngine+0xc8c>
   19300:	e3a00002 	mov	r0, #2	; 0x2
   19304:	e1a03002 	mov	r3, r2
   19308:	e1a03083 	mov	r3, r3, lsl #1
   1930c:	e0833002 	add	r3, r3, r2
   19310:	e0833001 	add	r3, r3, r1
   19314:	e0833000 	add	r3, r3, r0
   19318:	e5d33000 	ldrb	r3, [r3]
   1931c:	e1a0000c 	mov	r0, ip
   19320:	e1a0100e 	mov	r1, lr
   19324:	e1a02003 	mov	r2, r3
   19328:	ebfffa92 	bl	17d78 <setMessageRate>
   1932c:	ea000177 	b	19910 <uBloxReceiveEngine+0xc1c>
   19330:	e59f2620 	ldr	r2, [pc, #1568]	; 19958 <uBloxReceiveEngine+0xc64>
   19334:	e3a0300a 	mov	r3, #10	; 0xa
   19338:	e5c23000 	strb	r3, [r2]
   1933c:	e59f361c 	ldr	r3, [pc, #1564]	; 19960 <uBloxReceiveEngine+0xc6c>
   19340:	e5d33000 	ldrb	r3, [r3]
   19344:	e3530001 	cmp	r3, #1	; 0x1
   19348:	1a00000c 	bne	19380 <uBloxReceiveEngine+0x68c>
   1934c:	e59f360c 	ldr	r3, [pc, #1548]	; 19960 <uBloxReceiveEngine+0xc6c>
   19350:	e5d33000 	ldrb	r3, [r3]
   19354:	e1a02003 	mov	r2, r3
   19358:	e59f35e8 	ldr	r3, [pc, #1512]	; 19948 <uBloxReceiveEngine+0xc54>
   1935c:	e5933000 	ldr	r3, [r3]
   19360:	e0823003 	add	r3, r2, r3
   19364:	e5d33000 	ldrb	r3, [r3]
   19368:	e3a00006 	mov	r0, #6	; 0x6
   1936c:	e1a01003 	mov	r1, r3
   19370:	e59f25fc 	ldr	r2, [pc, #1532]	; 19974 <uBloxReceiveEngine+0xc80>
   19374:	e3a03006 	mov	r3, #6	; 0x6
   19378:	ebfff9e2 	bl	17b08 <uBloxSendMessage>
   1937c:	ea000163 	b	19910 <uBloxReceiveEngine+0xc1c>
   19380:	e59f35d8 	ldr	r3, [pc, #1496]	; 19960 <uBloxReceiveEngine+0xc6c>
   19384:	e5d33000 	ldrb	r3, [r3]
   19388:	e3530002 	cmp	r3, #2	; 0x2
   1938c:	1a00000c 	bne	193c4 <uBloxReceiveEngine+0x6d0>
   19390:	e59f35c8 	ldr	r3, [pc, #1480]	; 19960 <uBloxReceiveEngine+0xc6c>
   19394:	e5d33000 	ldrb	r3, [r3]
   19398:	e1a02003 	mov	r2, r3
   1939c:	e59f35a4 	ldr	r3, [pc, #1444]	; 19948 <uBloxReceiveEngine+0xc54>
   193a0:	e5933000 	ldr	r3, [r3]
   193a4:	e0823003 	add	r3, r2, r3
   193a8:	e5d33000 	ldrb	r3, [r3]
   193ac:	e24b2014 	sub	r2, fp, #20	; 0x14
   193b0:	e3a00006 	mov	r0, #6	; 0x6
   193b4:	e1a01003 	mov	r1, r3
   193b8:	e3a03004 	mov	r3, #4	; 0x4
   193bc:	ebfff9d1 	bl	17b08 <uBloxSendMessage>
   193c0:	ea000152 	b	19910 <uBloxReceiveEngine+0xc1c>
   193c4:	e59f3594 	ldr	r3, [pc, #1428]	; 19960 <uBloxReceiveEngine+0xc6c>
   193c8:	e5d33000 	ldrb	r3, [r3]
   193cc:	e3530003 	cmp	r3, #3	; 0x3
   193d0:	1a00000c 	bne	19408 <uBloxReceiveEngine+0x714>
   193d4:	e59f3584 	ldr	r3, [pc, #1412]	; 19960 <uBloxReceiveEngine+0xc6c>
   193d8:	e5d33000 	ldrb	r3, [r3]
   193dc:	e1a02003 	mov	r2, r3
   193e0:	e59f3560 	ldr	r3, [pc, #1376]	; 19948 <uBloxReceiveEngine+0xc54>
   193e4:	e5933000 	ldr	r3, [r3]
   193e8:	e0823003 	add	r3, r2, r3
   193ec:	e5d33000 	ldrb	r3, [r3]
   193f0:	e24b201c 	sub	r2, fp, #28	; 0x1c
   193f4:	e3a00006 	mov	r0, #6	; 0x6
   193f8:	e1a01003 	mov	r1, r3
   193fc:	e3a03008 	mov	r3, #8	; 0x8
   19400:	ebfff9c0 	bl	17b08 <uBloxSendMessage>
   19404:	ea000141 	b	19910 <uBloxReceiveEngine+0xc1c>
   19408:	e59f3550 	ldr	r3, [pc, #1360]	; 19960 <uBloxReceiveEngine+0xc6c>
   1940c:	e5d33000 	ldrb	r3, [r3]
   19410:	e1a02003 	mov	r2, r3
   19414:	e59f352c 	ldr	r3, [pc, #1324]	; 19948 <uBloxReceiveEngine+0xc54>
   19418:	e5933000 	ldr	r3, [r3]
   1941c:	e0823003 	add	r3, r2, r3
   19420:	e5d33000 	ldrb	r3, [r3]
   19424:	e3530023 	cmp	r3, #35	; 0x23
   19428:	1a000005 	bne	19444 <uBloxReceiveEngine+0x750>
   1942c:	e3a00006 	mov	r0, #6	; 0x6
   19430:	e3a01023 	mov	r1, #35	; 0x23
   19434:	e59f2548 	ldr	r2, [pc, #1352]	; 19984 <uBloxReceiveEngine+0xc90>
   19438:	e3a03028 	mov	r3, #40	; 0x28
   1943c:	ebfff9b1 	bl	17b08 <uBloxSendMessage>
   19440:	ea000132 	b	19910 <uBloxReceiveEngine+0xc1c>
   19444:	e59f3514 	ldr	r3, [pc, #1300]	; 19960 <uBloxReceiveEngine+0xc6c>
   19448:	e5d33000 	ldrb	r3, [r3]
   1944c:	e1a02003 	mov	r2, r3
   19450:	e59f34f0 	ldr	r3, [pc, #1264]	; 19948 <uBloxReceiveEngine+0xc54>
   19454:	e5933000 	ldr	r3, [r3]
   19458:	e0823003 	add	r3, r2, r3
   1945c:	e5d33000 	ldrb	r3, [r3]
   19460:	e3530024 	cmp	r3, #36	; 0x24
   19464:	1a000005 	bne	19480 <uBloxReceiveEngine+0x78c>
   19468:	e3a00006 	mov	r0, #6	; 0x6
   1946c:	e3a01024 	mov	r1, #36	; 0x24
   19470:	e59f2510 	ldr	r2, [pc, #1296]	; 19988 <uBloxReceiveEngine+0xc94>
   19474:	e3a03024 	mov	r3, #36	; 0x24
   19478:	ebfff9a2 	bl	17b08 <uBloxSendMessage>
   1947c:	ea000123 	b	19910 <uBloxReceiveEngine+0xc1c>
   19480:	e59f34d8 	ldr	r3, [pc, #1240]	; 19960 <uBloxReceiveEngine+0xc6c>
   19484:	e5d33000 	ldrb	r3, [r3]
   19488:	e1a02003 	mov	r2, r3
   1948c:	e59f34b4 	ldr	r3, [pc, #1204]	; 19948 <uBloxReceiveEngine+0xc54>
   19490:	e5933000 	ldr	r3, [r3]
   19494:	e0823003 	add	r3, r2, r3
   19498:	e5d33000 	ldrb	r3, [r3]
   1949c:	e353001a 	cmp	r3, #26	; 0x1a
   194a0:	1a00011a 	bne	19910 <uBloxReceiveEngine+0xc1c>
   194a4:	e3a00006 	mov	r0, #6	; 0x6
   194a8:	e3a0101a 	mov	r1, #26	; 0x1a
   194ac:	e59f24d8 	ldr	r2, [pc, #1240]	; 1998c <uBloxReceiveEngine+0xc98>
   194b0:	e3a03028 	mov	r3, #40	; 0x28
   194b4:	ebfff993 	bl	17b08 <uBloxSendMessage>
   194b8:	ea000114 	b	19910 <uBloxReceiveEngine+0xc1c>
   194bc:	e59f3494 	ldr	r3, [pc, #1172]	; 19958 <uBloxReceiveEngine+0xc64>
   194c0:	e5d33000 	ldrb	r3, [r3]
   194c4:	e3530000 	cmp	r3, #0	; 0x0
   194c8:	0a000006 	beq	194e8 <uBloxReceiveEngine+0x7f4>
   194cc:	e59f3484 	ldr	r3, [pc, #1156]	; 19958 <uBloxReceiveEngine+0xc64>
   194d0:	e5d33000 	ldrb	r3, [r3]
   194d4:	e2433001 	sub	r3, r3, #1	; 0x1
   194d8:	e20330ff 	and	r3, r3, #255	; 0xff
   194dc:	e59f2474 	ldr	r2, [pc, #1140]	; 19958 <uBloxReceiveEngine+0xc64>
   194e0:	e5c23000 	strb	r3, [r2]
   194e4:	ea000109 	b	19910 <uBloxReceiveEngine+0xc1c>
   194e8:	e59f343c 	ldr	r3, [pc, #1084]	; 1992c <uBloxReceiveEngine+0xc38>
   194ec:	e5d33000 	ldrb	r3, [r3]
   194f0:	e2433001 	sub	r3, r3, #1	; 0x1
   194f4:	e20330ff 	and	r3, r3, #255	; 0xff
   194f8:	e59f242c 	ldr	r2, [pc, #1068]	; 1992c <uBloxReceiveEngine+0xc38>
   194fc:	e5c23000 	strb	r3, [r2]
   19500:	e59f2464 	ldr	r2, [pc, #1124]	; 1996c <uBloxReceiveEngine+0xc78>
   19504:	e3a03000 	mov	r3, #0	; 0x0
   19508:	e5c23000 	strb	r3, [r2]
   1950c:	e59f2444 	ldr	r2, [pc, #1092]	; 19958 <uBloxReceiveEngine+0xc64>
   19510:	e3a0300a 	mov	r3, #10	; 0xa
   19514:	e5c23000 	strb	r3, [r2]
   19518:	e59f3440 	ldr	r3, [pc, #1088]	; 19960 <uBloxReceiveEngine+0xc6c>
   1951c:	e5d33000 	ldrb	r3, [r3]
   19520:	e3530001 	cmp	r3, #1	; 0x1
   19524:	1a00000c 	bne	1955c <uBloxReceiveEngine+0x868>
   19528:	e59f3430 	ldr	r3, [pc, #1072]	; 19960 <uBloxReceiveEngine+0xc6c>
   1952c:	e5d33000 	ldrb	r3, [r3]
   19530:	e1a02003 	mov	r2, r3
   19534:	e59f340c 	ldr	r3, [pc, #1036]	; 19948 <uBloxReceiveEngine+0xc54>
   19538:	e5933000 	ldr	r3, [r3]
   1953c:	e0823003 	add	r3, r2, r3
   19540:	e5d33000 	ldrb	r3, [r3]
   19544:	e3a00006 	mov	r0, #6	; 0x6
   19548:	e1a01003 	mov	r1, r3
   1954c:	e59f2420 	ldr	r2, [pc, #1056]	; 19974 <uBloxReceiveEngine+0xc80>
   19550:	e3a03006 	mov	r3, #6	; 0x6
   19554:	ebfff96b 	bl	17b08 <uBloxSendMessage>
   19558:	ea0000ec 	b	19910 <uBloxReceiveEngine+0xc1c>
   1955c:	e59f33fc 	ldr	r3, [pc, #1020]	; 19960 <uBloxReceiveEngine+0xc6c>
   19560:	e5d33000 	ldrb	r3, [r3]
   19564:	e3530002 	cmp	r3, #2	; 0x2
   19568:	1a00000c 	bne	195a0 <uBloxReceiveEngine+0x8ac>
   1956c:	e59f33ec 	ldr	r3, [pc, #1004]	; 19960 <uBloxReceiveEngine+0xc6c>
   19570:	e5d33000 	ldrb	r3, [r3]
   19574:	e1a02003 	mov	r2, r3
   19578:	e59f33c8 	ldr	r3, [pc, #968]	; 19948 <uBloxReceiveEngine+0xc54>
   1957c:	e5933000 	ldr	r3, [r3]
   19580:	e0823003 	add	r3, r2, r3
   19584:	e5d33000 	ldrb	r3, [r3]
   19588:	e24b2014 	sub	r2, fp, #20	; 0x14
   1958c:	e3a00006 	mov	r0, #6	; 0x6
   19590:	e1a01003 	mov	r1, r3
   19594:	e3a03004 	mov	r3, #4	; 0x4
   19598:	ebfff95a 	bl	17b08 <uBloxSendMessage>
   1959c:	ea0000db 	b	19910 <uBloxReceiveEngine+0xc1c>
   195a0:	e59f33b8 	ldr	r3, [pc, #952]	; 19960 <uBloxReceiveEngine+0xc6c>
   195a4:	e5d33000 	ldrb	r3, [r3]
   195a8:	e3530003 	cmp	r3, #3	; 0x3
   195ac:	1a00000c 	bne	195e4 <uBloxReceiveEngine+0x8f0>
   195b0:	e59f33a8 	ldr	r3, [pc, #936]	; 19960 <uBloxReceiveEngine+0xc6c>
   195b4:	e5d33000 	ldrb	r3, [r3]
   195b8:	e1a02003 	mov	r2, r3
   195bc:	e59f3384 	ldr	r3, [pc, #900]	; 19948 <uBloxReceiveEngine+0xc54>
   195c0:	e5933000 	ldr	r3, [r3]
   195c4:	e0823003 	add	r3, r2, r3
   195c8:	e5d33000 	ldrb	r3, [r3]
   195cc:	e24b201c 	sub	r2, fp, #28	; 0x1c
   195d0:	e3a00006 	mov	r0, #6	; 0x6
   195d4:	e1a01003 	mov	r1, r3
   195d8:	e3a03008 	mov	r3, #8	; 0x8
   195dc:	ebfff949 	bl	17b08 <uBloxSendMessage>
   195e0:	ea0000ca 	b	19910 <uBloxReceiveEngine+0xc1c>
   195e4:	e59f3374 	ldr	r3, [pc, #884]	; 19960 <uBloxReceiveEngine+0xc6c>
   195e8:	e5d33000 	ldrb	r3, [r3]
   195ec:	e1a02003 	mov	r2, r3
   195f0:	e59f3350 	ldr	r3, [pc, #848]	; 19948 <uBloxReceiveEngine+0xc54>
   195f4:	e5933000 	ldr	r3, [r3]
   195f8:	e0823003 	add	r3, r2, r3
   195fc:	e5d33000 	ldrb	r3, [r3]
   19600:	e3530023 	cmp	r3, #35	; 0x23
   19604:	1a000005 	bne	19620 <uBloxReceiveEngine+0x92c>
   19608:	e3a00006 	mov	r0, #6	; 0x6
   1960c:	e3a01023 	mov	r1, #35	; 0x23
   19610:	e59f236c 	ldr	r2, [pc, #876]	; 19984 <uBloxReceiveEngine+0xc90>
   19614:	e3a03028 	mov	r3, #40	; 0x28
   19618:	ebfff93a 	bl	17b08 <uBloxSendMessage>
   1961c:	ea0000bb 	b	19910 <uBloxReceiveEngine+0xc1c>
   19620:	e59f3338 	ldr	r3, [pc, #824]	; 19960 <uBloxReceiveEngine+0xc6c>
   19624:	e5d33000 	ldrb	r3, [r3]
   19628:	e1a02003 	mov	r2, r3
   1962c:	e59f3314 	ldr	r3, [pc, #788]	; 19948 <uBloxReceiveEngine+0xc54>
   19630:	e5933000 	ldr	r3, [r3]
   19634:	e0823003 	add	r3, r2, r3
   19638:	e5d33000 	ldrb	r3, [r3]
   1963c:	e3530024 	cmp	r3, #36	; 0x24
   19640:	1a000005 	bne	1965c <uBloxReceiveEngine+0x968>
   19644:	e3a00006 	mov	r0, #6	; 0x6
   19648:	e3a01024 	mov	r1, #36	; 0x24
   1964c:	e59f2334 	ldr	r2, [pc, #820]	; 19988 <uBloxReceiveEngine+0xc94>
   19650:	e3a03024 	mov	r3, #36	; 0x24
   19654:	ebfff92b 	bl	17b08 <uBloxSendMessage>
   19658:	ea0000ac 	b	19910 <uBloxReceiveEngine+0xc1c>
   1965c:	e59f32fc 	ldr	r3, [pc, #764]	; 19960 <uBloxReceiveEngine+0xc6c>
   19660:	e5d33000 	ldrb	r3, [r3]
   19664:	e1a02003 	mov	r2, r3
   19668:	e59f32d8 	ldr	r3, [pc, #728]	; 19948 <uBloxReceiveEngine+0xc54>
   1966c:	e5933000 	ldr	r3, [r3]
   19670:	e0823003 	add	r3, r2, r3
   19674:	e5d33000 	ldrb	r3, [r3]
   19678:	e353001a 	cmp	r3, #26	; 0x1a
   1967c:	1a0000a3 	bne	19910 <uBloxReceiveEngine+0xc1c>
   19680:	e3a00006 	mov	r0, #6	; 0x6
   19684:	e3a0101a 	mov	r1, #26	; 0x1a
   19688:	e59f22fc 	ldr	r2, [pc, #764]	; 1998c <uBloxReceiveEngine+0xc98>
   1968c:	e3a03028 	mov	r3, #40	; 0x28
   19690:	ebfff91c 	bl	17b08 <uBloxSendMessage>
   19694:	ea00009d 	b	19910 <uBloxReceiveEngine+0xc1c>
   19698:	e59f32cc 	ldr	r3, [pc, #716]	; 1996c <uBloxReceiveEngine+0xc78>
   1969c:	e5d33000 	ldrb	r3, [r3]
   196a0:	e3530000 	cmp	r3, #0	; 0x0
   196a4:	0a00005a 	beq	19814 <uBloxReceiveEngine+0xb20>
   196a8:	e59f22bc 	ldr	r2, [pc, #700]	; 1996c <uBloxReceiveEngine+0xc78>
   196ac:	e3a03000 	mov	r3, #0	; 0x0
   196b0:	e5c23000 	strb	r3, [r2]
   196b4:	e59f32a4 	ldr	r3, [pc, #676]	; 19960 <uBloxReceiveEngine+0xc6c>
   196b8:	e5d33000 	ldrb	r3, [r3]
   196bc:	e2833001 	add	r3, r3, #1	; 0x1
   196c0:	e20330ff 	and	r3, r3, #255	; 0xff
   196c4:	e59f2294 	ldr	r2, [pc, #660]	; 19960 <uBloxReceiveEngine+0xc6c>
   196c8:	e5c23000 	strb	r3, [r2]
   196cc:	e59f2258 	ldr	r2, [pc, #600]	; 1992c <uBloxReceiveEngine+0xc38>
   196d0:	e3a03050 	mov	r3, #80	; 0x50
   196d4:	e5c23000 	strb	r3, [r2]
   196d8:	e59f327c 	ldr	r3, [pc, #636]	; 1995c <uBloxReceiveEngine+0xc68>
   196dc:	e5d33000 	ldrb	r3, [r3]
   196e0:	e3530002 	cmp	r3, #2	; 0x2
   196e4:	1a000009 	bne	19710 <uBloxReceiveEngine+0xa1c>
   196e8:	e59f3270 	ldr	r3, [pc, #624]	; 19960 <uBloxReceiveEngine+0xc6c>
   196ec:	e5d33000 	ldrb	r3, [r3]
   196f0:	e3530006 	cmp	r3, #6	; 0x6
   196f4:	1a000005 	bne	19710 <uBloxReceiveEngine+0xa1c>
   196f8:	e59f3260 	ldr	r3, [pc, #608]	; 19960 <uBloxReceiveEngine+0xc6c>
   196fc:	e5d33000 	ldrb	r3, [r3]
   19700:	e2833001 	add	r3, r3, #1	; 0x1
   19704:	e20330ff 	and	r3, r3, #255	; 0xff
   19708:	e59f2250 	ldr	r2, [pc, #592]	; 19960 <uBloxReceiveEngine+0xc6c>
   1970c:	e5c23000 	strb	r3, [r2]
   19710:	e59f3248 	ldr	r3, [pc, #584]	; 19960 <uBloxReceiveEngine+0xc6c>
   19714:	e5d33000 	ldrb	r3, [r3]
   19718:	e3530007 	cmp	r3, #7	; 0x7
   1971c:	1a000005 	bne	19738 <uBloxReceiveEngine+0xa44>
   19720:	e59f3238 	ldr	r3, [pc, #568]	; 19960 <uBloxReceiveEngine+0xc6c>
   19724:	e5d33000 	ldrb	r3, [r3]
   19728:	e2833001 	add	r3, r3, #1	; 0x1
   1972c:	e20330ff 	and	r3, r3, #255	; 0xff
   19730:	e59f2228 	ldr	r2, [pc, #552]	; 19960 <uBloxReceiveEngine+0xc6c>
   19734:	e5c23000 	strb	r3, [r2]
   19738:	e59f3220 	ldr	r3, [pc, #544]	; 19960 <uBloxReceiveEngine+0xc6c>
   1973c:	e5d33000 	ldrb	r3, [r3]
   19740:	e3530008 	cmp	r3, #8	; 0x8
   19744:	1a000003 	bne	19758 <uBloxReceiveEngine+0xa64>
   19748:	e59f31e0 	ldr	r3, [pc, #480]	; 19930 <uBloxReceiveEngine+0xc3c>
   1974c:	e3a02006 	mov	r2, #6	; 0x6
   19750:	e5c32000 	strb	r2, [r3]
   19754:	ea00006d 	b	19910 <uBloxReceiveEngine+0xc1c>
   19758:	e59f21d0 	ldr	r2, [pc, #464]	; 19930 <uBloxReceiveEngine+0xc3c>
   1975c:	e3a03005 	mov	r3, #5	; 0x5
   19760:	e5c23000 	strb	r3, [r2]
   19764:	e59f2204 	ldr	r2, [pc, #516]	; 19970 <uBloxReceiveEngine+0xc7c>
   19768:	e3a03000 	mov	r3, #0	; 0x0
   1976c:	e5c23000 	strb	r3, [r2]
   19770:	e59f21e0 	ldr	r2, [pc, #480]	; 19958 <uBloxReceiveEngine+0xc64>
   19774:	e3a0300a 	mov	r3, #10	; 0xa
   19778:	e5c23000 	strb	r3, [r2]
   1977c:	e59f31dc 	ldr	r3, [pc, #476]	; 19960 <uBloxReceiveEngine+0xc6c>
   19780:	e5d33000 	ldrb	r3, [r3]
   19784:	e1a02003 	mov	r2, r3
   19788:	e59f11f0 	ldr	r1, [pc, #496]	; 19980 <uBloxReceiveEngine+0xc8c>
   1978c:	e1a03002 	mov	r3, r2
   19790:	e1a03083 	mov	r3, r3, lsl #1
   19794:	e0833002 	add	r3, r3, r2
   19798:	e0833001 	add	r3, r3, r1
   1979c:	e5d33000 	ldrb	r3, [r3]
   197a0:	e1a0c003 	mov	ip, r3
   197a4:	e59f31b4 	ldr	r3, [pc, #436]	; 19960 <uBloxReceiveEngine+0xc6c>
   197a8:	e5d33000 	ldrb	r3, [r3]
   197ac:	e1a02003 	mov	r2, r3
   197b0:	e59f11c8 	ldr	r1, [pc, #456]	; 19980 <uBloxReceiveEngine+0xc8c>
   197b4:	e3a00001 	mov	r0, #1	; 0x1
   197b8:	e1a03002 	mov	r3, r2
   197bc:	e1a03083 	mov	r3, r3, lsl #1
   197c0:	e0833002 	add	r3, r3, r2
   197c4:	e0833001 	add	r3, r3, r1
   197c8:	e0833000 	add	r3, r3, r0
   197cc:	e5d33000 	ldrb	r3, [r3]
   197d0:	e1a0e003 	mov	lr, r3
   197d4:	e59f3184 	ldr	r3, [pc, #388]	; 19960 <uBloxReceiveEngine+0xc6c>
   197d8:	e5d33000 	ldrb	r3, [r3]
   197dc:	e1a02003 	mov	r2, r3
   197e0:	e59f1198 	ldr	r1, [pc, #408]	; 19980 <uBloxReceiveEngine+0xc8c>
   197e4:	e3a00002 	mov	r0, #2	; 0x2
   197e8:	e1a03002 	mov	r3, r2
   197ec:	e1a03083 	mov	r3, r3, lsl #1
   197f0:	e0833002 	add	r3, r3, r2
   197f4:	e0833001 	add	r3, r3, r1
   197f8:	e0833000 	add	r3, r3, r0
   197fc:	e5d33000 	ldrb	r3, [r3]
   19800:	e1a0000c 	mov	r0, ip
   19804:	e1a0100e 	mov	r1, lr
   19808:	e1a02003 	mov	r2, r3
   1980c:	ebfff959 	bl	17d78 <setMessageRate>
   19810:	ea00003e 	b	19910 <uBloxReceiveEngine+0xc1c>
   19814:	e59f313c 	ldr	r3, [pc, #316]	; 19958 <uBloxReceiveEngine+0xc64>
   19818:	e5d33000 	ldrb	r3, [r3]
   1981c:	e3530000 	cmp	r3, #0	; 0x0
   19820:	0a000006 	beq	19840 <uBloxReceiveEngine+0xb4c>
   19824:	e59f312c 	ldr	r3, [pc, #300]	; 19958 <uBloxReceiveEngine+0xc64>
   19828:	e5d33000 	ldrb	r3, [r3]
   1982c:	e2433001 	sub	r3, r3, #1	; 0x1
   19830:	e20330ff 	and	r3, r3, #255	; 0xff
   19834:	e59f211c 	ldr	r2, [pc, #284]	; 19958 <uBloxReceiveEngine+0xc64>
   19838:	e5c23000 	strb	r3, [r2]
   1983c:	ea000033 	b	19910 <uBloxReceiveEngine+0xc1c>
   19840:	e59f30e4 	ldr	r3, [pc, #228]	; 1992c <uBloxReceiveEngine+0xc38>
   19844:	e5d33000 	ldrb	r3, [r3]
   19848:	e2433001 	sub	r3, r3, #1	; 0x1
   1984c:	e20330ff 	and	r3, r3, #255	; 0xff
   19850:	e59f20d4 	ldr	r2, [pc, #212]	; 1992c <uBloxReceiveEngine+0xc38>
   19854:	e5c23000 	strb	r3, [r2]
   19858:	e59f3100 	ldr	r3, [pc, #256]	; 19960 <uBloxReceiveEngine+0xc6c>
   1985c:	e5d33000 	ldrb	r3, [r3]
   19860:	e1a02003 	mov	r2, r3
   19864:	e59f1114 	ldr	r1, [pc, #276]	; 19980 <uBloxReceiveEngine+0xc8c>
   19868:	e1a03002 	mov	r3, r2
   1986c:	e1a03083 	mov	r3, r3, lsl #1
   19870:	e0833002 	add	r3, r3, r2
   19874:	e0833001 	add	r3, r3, r1
   19878:	e5d33000 	ldrb	r3, [r3]
   1987c:	e1a0c003 	mov	ip, r3
   19880:	e59f30d8 	ldr	r3, [pc, #216]	; 19960 <uBloxReceiveEngine+0xc6c>
   19884:	e5d33000 	ldrb	r3, [r3]
   19888:	e1a02003 	mov	r2, r3
   1988c:	e59f10ec 	ldr	r1, [pc, #236]	; 19980 <uBloxReceiveEngine+0xc8c>
   19890:	e3a00001 	mov	r0, #1	; 0x1
   19894:	e1a03002 	mov	r3, r2
   19898:	e1a03083 	mov	r3, r3, lsl #1
   1989c:	e0833002 	add	r3, r3, r2
   198a0:	e0833001 	add	r3, r3, r1
   198a4:	e0833000 	add	r3, r3, r0
   198a8:	e5d33000 	ldrb	r3, [r3]
   198ac:	e1a0e003 	mov	lr, r3
   198b0:	e59f30a8 	ldr	r3, [pc, #168]	; 19960 <uBloxReceiveEngine+0xc6c>
   198b4:	e5d33000 	ldrb	r3, [r3]
   198b8:	e1a02003 	mov	r2, r3
   198bc:	e59f10bc 	ldr	r1, [pc, #188]	; 19980 <uBloxReceiveEngine+0xc8c>
   198c0:	e3a00002 	mov	r0, #2	; 0x2
   198c4:	e1a03002 	mov	r3, r2
   198c8:	e1a03083 	mov	r3, r3, lsl #1
   198cc:	e0833002 	add	r3, r3, r2
   198d0:	e0833001 	add	r3, r3, r1
   198d4:	e0833000 	add	r3, r3, r0
   198d8:	e5d33000 	ldrb	r3, [r3]
   198dc:	e1a0000c 	mov	r0, ip
   198e0:	e1a0100e 	mov	r1, lr
   198e4:	e1a02003 	mov	r2, r3
   198e8:	ebfff922 	bl	17d78 <setMessageRate>
   198ec:	e59f2064 	ldr	r2, [pc, #100]	; 19958 <uBloxReceiveEngine+0xc64>
   198f0:	e3a0300a 	mov	r3, #10	; 0xa
   198f4:	e5c23000 	strb	r3, [r2]
   198f8:	e59f206c 	ldr	r2, [pc, #108]	; 1996c <uBloxReceiveEngine+0xc78>
   198fc:	e3a03000 	mov	r3, #0	; 0x0
   19900:	e5c23000 	strb	r3, [r2]
   19904:	e59f2024 	ldr	r2, [pc, #36]	; 19930 <uBloxReceiveEngine+0xc3c>
   19908:	e3a03005 	mov	r3, #5	; 0x5
   1990c:	e5c23000 	strb	r3, [r2]
   19910:	e24bd00c 	sub	sp, fp, #12	; 0xc
   19914:	e89d6800 	ldmia	sp, {fp, sp, lr}
   19918:	e12fff1e 	bx	lr
   1991c:	0001d9e5 	andeq	sp, r1, r5, ror #19
   19920:	0001d9dd 	ldreqd	sp, [r1], -sp
   19924:	40001fcc 	andmi	r1, r0, ip, asr #31
   19928:	cccccccd 	stcgtl	12, cr12, [ip], {205}
   1992c:	40000dda 	ldrmid	r0, [r0], -sl
   19930:	40001ff1 	strmid	r1, [r0], -r1
   19934:	40005818 	andmi	r5, r0, r8, lsl r8
   19938:	40001fef 	andmi	r1, r0, pc, ror #31
   1993c:	0001d914 	andeq	sp, r1, r4, lsl r9
   19940:	40000dd8 	ldrmid	r0, [r0], -r8
   19944:	40001fda 	ldrmid	r1, [r0], -sl
   19948:	40005814 	andmi	r5, r0, r4, lsl r8
   1994c:	0001d91e 	andeq	sp, r1, lr, lsl r9
   19950:	40000dd6 	ldrmid	r0, [r0], -r6
   19954:	40001fd8 	ldrmid	r1, [r0], -r8
   19958:	40001ff0 	strmid	r1, [r0], -r0
   1995c:	40001fdc 	ldrmid	r1, [r0], -ip
   19960:	40005810 	andmi	r5, r0, r0, lsl r8
   19964:	0001d9c9 	andeq	sp, r1, r9, asr #19
   19968:	0001d9b5 	streqh	sp, [r1], -r5
   1996c:	40001fd4 	ldrmid	r1, [r0], -r4
   19970:	40001fd7 	ldrmid	r1, [r0], -r7
   19974:	0001d9af 	andeq	sp, r1, pc, lsr #19
   19978:	40001fd5 	ldrmid	r1, [r0], -r5
   1997c:	40001fd6 	ldrmid	r1, [r0], -r6
   19980:	0001d997 	muleq	r1, r7, r9
   19984:	0001d923 	andeq	sp, r1, r3, lsr #18
   19988:	0001d94b 	andeq	sp, r1, fp, asr #18
   1998c:	0001d96f 	andeq	sp, r1, pc, ror #18

00019990 <cos>:
   19990:	b5f0      	push	{r4, r5, r6, r7, lr}
   19992:	4a24      	ldr	r2, [pc, #144]	(19a24 <.text+0x19a24>)
   19994:	4b24      	ldr	r3, [pc, #144]	(19a28 <.text+0x19a28>)
   19996:	4002      	ands	r2, r0
   19998:	b085      	sub	sp, #20
   1999a:	1c05      	adds	r5, r0, #0
   1999c:	1c0e      	adds	r6, r1, #0
   1999e:	429a      	cmp	r2, r3
   199a0:	dc02      	bgt.n	199a8 <cos+0x18>
   199a2:	4a22      	ldr	r2, [pc, #136]	(19a2c <.text+0x19a2c>)
   199a4:	4b22      	ldr	r3, [pc, #136]	(19a30 <.text+0x19a30>)
   199a6:	e019      	b.n	199dc <cos+0x4c>
   199a8:	4b22      	ldr	r3, [pc, #136]	(19a34 <.text+0x19a34>)
   199aa:	429a      	cmp	r2, r3
   199ac:	dd04      	ble.n	199b8 <cos+0x28>
   199ae:	1c2a      	adds	r2, r5, #0
   199b0:	1c33      	adds	r3, r6, #0
   199b2:	f003 fccb 	bl	1d34c <____subdf3_from_thumb>
   199b6:	e02d      	b.n	19a14 <cos+0x84>
   199b8:	aa01      	add	r2, sp, #4
   199ba:	f001 fb47 	bl	1b04c <__ieee754_rem_pio2>
   199be:	2303      	movs	r3, #3
   199c0:	1c05      	adds	r5, r0, #0
   199c2:	401d      	ands	r5, r3
   199c4:	2d01      	cmp	r5, #1
   199c6:	d00c      	beq.n	199e2 <cos+0x52>
   199c8:	2d02      	cmp	r5, #2
   199ca:	d012      	beq.n	199f2 <cos+0x62>
   199cc:	9801      	ldr	r0, [sp, #4]
   199ce:	9902      	ldr	r1, [sp, #8]
   199d0:	9e03      	ldr	r6, [sp, #12]
   199d2:	9f04      	ldr	r7, [sp, #16]
   199d4:	2d00      	cmp	r5, #0
   199d6:	d117      	bne.n	19a08 <cos+0x78>
   199d8:	1c32      	adds	r2, r6, #0
   199da:	1c3b      	adds	r3, r7, #0
   199dc:	f002 fa94 	bl	1bf08 <__kernel_cos>
   199e0:	e018      	b.n	19a14 <cos+0x84>
   199e2:	9801      	ldr	r0, [sp, #4]
   199e4:	9902      	ldr	r1, [sp, #8]
   199e6:	9a03      	ldr	r2, [sp, #12]
   199e8:	9b04      	ldr	r3, [sp, #16]
   199ea:	9500      	str	r5, [sp, #0]
   199ec:	f002 ff60 	bl	1c8b0 <__kernel_sin>
   199f0:	e005      	b.n	199fe <cos+0x6e>
   199f2:	9801      	ldr	r0, [sp, #4]
   199f4:	9902      	ldr	r1, [sp, #8]
   199f6:	9a03      	ldr	r2, [sp, #12]
   199f8:	9b04      	ldr	r3, [sp, #16]
   199fa:	f002 fa85 	bl	1bf08 <__kernel_cos>
   199fe:	2480      	movs	r4, #128
   19a00:	0624      	lsls	r4, r4, #24
   19a02:	1902      	adds	r2, r0, r4
   19a04:	1c0b      	adds	r3, r1, #0
   19a06:	e007      	b.n	19a18 <cos+0x88>
   19a08:	2301      	movs	r3, #1
   19a0a:	9300      	str	r3, [sp, #0]
   19a0c:	1c32      	adds	r2, r6, #0
   19a0e:	1c3b      	adds	r3, r7, #0
   19a10:	f002 ff4e 	bl	1c8b0 <__kernel_sin>
   19a14:	1c02      	adds	r2, r0, #0
   19a16:	1c0b      	adds	r3, r1, #0
   19a18:	1c10      	adds	r0, r2, #0
   19a1a:	1c19      	adds	r1, r3, #0
   19a1c:	b005      	add	sp, #20
   19a1e:	bcf0      	pop	{r4, r5, r6, r7}
   19a20:	bc04      	pop	{r2}
   19a22:	4710      	bx	r2
   19a24:	ffff 7fff 	undefined
   19a28:	21fb      	movs	r1, #251
   19a2a:	3fe9      	subs	r7, #233
	...
   19a34:	ffff 7fef 	undefined

00019a38 <sin>:
   19a38:	b570      	push	{r4, r5, r6, lr}
   19a3a:	4a25      	ldr	r2, [pc, #148]	(19ad0 <.text+0x19ad0>)
   19a3c:	4b25      	ldr	r3, [pc, #148]	(19ad4 <.text+0x19ad4>)
   19a3e:	4002      	ands	r2, r0
   19a40:	b085      	sub	sp, #20
   19a42:	1c05      	adds	r5, r0, #0
   19a44:	1c0e      	adds	r6, r1, #0
   19a46:	429a      	cmp	r2, r3
   19a48:	dc04      	bgt.n	19a54 <sin+0x1c>
   19a4a:	2300      	movs	r3, #0
   19a4c:	9300      	str	r3, [sp, #0]
   19a4e:	4a22      	ldr	r2, [pc, #136]	(19ad8 <.text+0x19ad8>)
   19a50:	4b22      	ldr	r3, [pc, #136]	(19adc <.text+0x19adc>)
   19a52:	e01c      	b.n	19a8e <sin+0x56>
   19a54:	4b22      	ldr	r3, [pc, #136]	(19ae0 <.text+0x19ae0>)
   19a56:	429a      	cmp	r2, r3
   19a58:	dd06      	ble.n	19a68 <sin+0x30>
   19a5a:	1c2a      	adds	r2, r5, #0
   19a5c:	1c33      	adds	r3, r6, #0
   19a5e:	f003 fc75 	bl	1d34c <____subdf3_from_thumb>
   19a62:	1c03      	adds	r3, r0, #0
   19a64:	1c0c      	adds	r4, r1, #0
   19a66:	e02d      	b.n	19ac4 <sin+0x8c>
   19a68:	aa01      	add	r2, sp, #4
   19a6a:	f001 faef 	bl	1b04c <__ieee754_rem_pio2>
   19a6e:	2303      	movs	r3, #3
   19a70:	4003      	ands	r3, r0
   19a72:	2b01      	cmp	r3, #1
   19a74:	d00e      	beq.n	19a94 <sin+0x5c>
   19a76:	2b02      	cmp	r3, #2
   19a78:	d013      	beq.n	19aa2 <sin+0x6a>
   19a7a:	9801      	ldr	r0, [sp, #4]
   19a7c:	9902      	ldr	r1, [sp, #8]
   19a7e:	9c03      	ldr	r4, [sp, #12]
   19a80:	9d04      	ldr	r5, [sp, #16]
   19a82:	2b00      	cmp	r3, #0
   19a84:	d116      	bne.n	19ab4 <sin+0x7c>
   19a86:	2301      	movs	r3, #1
   19a88:	9300      	str	r3, [sp, #0]
   19a8a:	1c22      	adds	r2, r4, #0
   19a8c:	1c2b      	adds	r3, r5, #0
   19a8e:	f002 ff0f 	bl	1c8b0 <__kernel_sin>
   19a92:	e7e6      	b.n	19a62 <sin+0x2a>
   19a94:	9801      	ldr	r0, [sp, #4]
   19a96:	9902      	ldr	r1, [sp, #8]
   19a98:	9a03      	ldr	r2, [sp, #12]
   19a9a:	9b04      	ldr	r3, [sp, #16]
   19a9c:	f002 fa34 	bl	1bf08 <__kernel_cos>
   19aa0:	e7df      	b.n	19a62 <sin+0x2a>
   19aa2:	2401      	movs	r4, #1
   19aa4:	9801      	ldr	r0, [sp, #4]
   19aa6:	9902      	ldr	r1, [sp, #8]
   19aa8:	9a03      	ldr	r2, [sp, #12]
   19aaa:	9b04      	ldr	r3, [sp, #16]
   19aac:	9400      	str	r4, [sp, #0]
   19aae:	f002 feff 	bl	1c8b0 <__kernel_sin>
   19ab2:	e003      	b.n	19abc <sin+0x84>
   19ab4:	1c22      	adds	r2, r4, #0
   19ab6:	1c2b      	adds	r3, r5, #0
   19ab8:	f002 fa26 	bl	1bf08 <__kernel_cos>
   19abc:	2280      	movs	r2, #128
   19abe:	0612      	lsls	r2, r2, #24
   19ac0:	1883      	adds	r3, r0, r2
   19ac2:	1c0c      	adds	r4, r1, #0
   19ac4:	1c18      	adds	r0, r3, #0
   19ac6:	1c21      	adds	r1, r4, #0
   19ac8:	b005      	add	sp, #20
   19aca:	bc70      	pop	{r4, r5, r6}
   19acc:	bc04      	pop	{r2}
   19ace:	4710      	bx	r2
   19ad0:	ffff 7fff 	undefined
   19ad4:	21fb      	movs	r1, #251
   19ad6:	3fe9      	subs	r7, #233
	...
   19ae0:	ffff 7fef 	undefined

00019ae4 <atan2>:
   19ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
   19ae6:	b08d      	sub	sp, #52
   19ae8:	1c1f      	adds	r7, r3, #0
   19aea:	1c04      	adds	r4, r0, #0
   19aec:	1c0d      	adds	r5, r1, #0
   19aee:	1c16      	adds	r6, r2, #0
   19af0:	f000 fc20 	bl	1a334 <__ieee754_atan2>
   19af4:	4b27      	ldr	r3, [pc, #156]	(19b94 <.text+0x19b94>)
   19af6:	681b      	ldr	r3, [r3, #0]
   19af8:	9002      	str	r0, [sp, #8]
   19afa:	9103      	str	r1, [sp, #12]
   19afc:	9300      	str	r3, [sp, #0]
   19afe:	3301      	adds	r3, #1
   19b00:	d041      	beq.n	19b86 <atan2+0xa2>
   19b02:	1c30      	adds	r0, r6, #0
   19b04:	1c39      	adds	r1, r7, #0
   19b06:	f7f9 fb27 	bl	13158 <isnan>
   19b0a:	2800      	cmp	r0, #0
   19b0c:	d13b      	bne.n	19b86 <atan2+0xa2>
   19b0e:	1c20      	adds	r0, r4, #0
   19b10:	1c29      	adds	r1, r5, #0
   19b12:	f7f9 fb21 	bl	13158 <isnan>
   19b16:	9001      	str	r0, [sp, #4]
   19b18:	2800      	cmp	r0, #0
   19b1a:	d134      	bne.n	19b86 <atan2+0xa2>
   19b1c:	1c30      	adds	r0, r6, #0
   19b1e:	1c39      	adds	r1, r7, #0
   19b20:	4a1d      	ldr	r2, [pc, #116]	(19b98 <.text+0x19b98>)
   19b22:	4b1e      	ldr	r3, [pc, #120]	(19b9c <.text+0x19b9c>)
   19b24:	f003 fc06 	bl	1d334 <____eqdf2_from_thumb>
   19b28:	2800      	cmp	r0, #0
   19b2a:	d12c      	bne.n	19b86 <atan2+0xa2>
   19b2c:	1c20      	adds	r0, r4, #0
   19b2e:	1c29      	adds	r1, r5, #0
   19b30:	4a19      	ldr	r2, [pc, #100]	(19b98 <.text+0x19b98>)
   19b32:	4b1a      	ldr	r3, [pc, #104]	(19b9c <.text+0x19b9c>)
   19b34:	f003 fbfe 	bl	1d334 <____eqdf2_from_thumb>
   19b38:	2800      	cmp	r0, #0
   19b3a:	d124      	bne.n	19b86 <atan2+0xa2>
   19b3c:	2301      	movs	r3, #1
   19b3e:	9304      	str	r3, [sp, #16]
   19b40:	4b17      	ldr	r3, [pc, #92]	(19ba0 <.text+0x19ba0>)
   19b42:	9305      	str	r3, [sp, #20]
   19b44:	9b01      	ldr	r3, [sp, #4]
   19b46:	9406      	str	r4, [sp, #24]
   19b48:	9507      	str	r5, [sp, #28]
   19b4a:	930c      	str	r3, [sp, #48]
   19b4c:	4b12      	ldr	r3, [pc, #72]	(19b98 <.text+0x19b98>)
   19b4e:	4c13      	ldr	r4, [pc, #76]	(19b9c <.text+0x19b9c>)
   19b50:	930a      	str	r3, [sp, #40]
   19b52:	940b      	str	r4, [sp, #44]
   19b54:	9c00      	ldr	r4, [sp, #0]
   19b56:	9608      	str	r6, [sp, #32]
   19b58:	9709      	str	r7, [sp, #36]
   19b5a:	2c02      	cmp	r4, #2
   19b5c:	d004      	beq.n	19b68 <atan2+0x84>
   19b5e:	a804      	add	r0, sp, #16
   19b60:	f003 f9c0 	bl	1cee4 <matherr>
   19b64:	2800      	cmp	r0, #0
   19b66:	d103      	bne.n	19b70 <atan2+0x8c>
   19b68:	f003 fb88 	bl	1d27c <__errno>
   19b6c:	2321      	movs	r3, #33
   19b6e:	6003      	str	r3, [r0, #0]
   19b70:	9b0c      	ldr	r3, [sp, #48]
   19b72:	2b00      	cmp	r3, #0
   19b74:	d003      	beq.n	19b7e <atan2+0x9a>
   19b76:	f003 fb81 	bl	1d27c <__errno>
   19b7a:	9b0c      	ldr	r3, [sp, #48]
   19b7c:	6003      	str	r3, [r0, #0]
   19b7e:	9b0a      	ldr	r3, [sp, #40]
   19b80:	9c0b      	ldr	r4, [sp, #44]
   19b82:	9302      	str	r3, [sp, #8]
   19b84:	9403      	str	r4, [sp, #12]
   19b86:	9802      	ldr	r0, [sp, #8]
   19b88:	9903      	ldr	r1, [sp, #12]
   19b8a:	b00d      	add	sp, #52
   19b8c:	bcf0      	pop	{r4, r5, r6, r7}
   19b8e:	bc04      	pop	{r2}
   19b90:	4710      	bx	r2
   19b92:	0000      	lsls	r0, r0, #0
   19b94:	dc54      	bgt.n	19c40 <pow+0x9c>
   19b96:	0001      	lsls	r1, r0, #0
	...
   19ba0:	df18      	svc	24
   19ba2:	0001      	lsls	r1, r0, #0

00019ba4 <pow>:
   19ba4:	b5f0      	push	{r4, r5, r6, r7, lr}
   19ba6:	b08e      	sub	sp, #56
   19ba8:	1c1e      	adds	r6, r3, #0
   19baa:	9000      	str	r0, [sp, #0]
   19bac:	9101      	str	r1, [sp, #4]
   19bae:	1c15      	adds	r5, r2, #0
   19bb0:	f000 fcc6 	bl	1a540 <__ieee754_pow>
   19bb4:	4bba      	ldr	r3, [pc, #744]	(19ea0 <.text+0x19ea0>)
   19bb6:	681f      	ldr	r7, [r3, #0]
   19bb8:	9003      	str	r0, [sp, #12]
   19bba:	9104      	str	r1, [sp, #16]
   19bbc:	1c7a      	adds	r2, r7, #1
   19bbe:	d100      	bne.n	19bc2 <pow+0x1e>
   19bc0:	e167      	b.n	19e92 <pow+0x2ee>
   19bc2:	1c28      	adds	r0, r5, #0
   19bc4:	1c31      	adds	r1, r6, #0
   19bc6:	f7f9 fac7 	bl	13158 <isnan>
   19bca:	1c04      	adds	r4, r0, #0
   19bcc:	2800      	cmp	r0, #0
   19bce:	d000      	beq.n	19bd2 <pow+0x2e>
   19bd0:	e15f      	b.n	19e92 <pow+0x2ee>
   19bd2:	9800      	ldr	r0, [sp, #0]
   19bd4:	9901      	ldr	r1, [sp, #4]
   19bd6:	f7f9 fabf 	bl	13158 <isnan>
   19bda:	9002      	str	r0, [sp, #8]
   19bdc:	2800      	cmp	r0, #0
   19bde:	d01f      	beq.n	19c20 <pow+0x7c>
   19be0:	1c28      	adds	r0, r5, #0
   19be2:	1c31      	adds	r1, r6, #0
   19be4:	4aaf      	ldr	r2, [pc, #700]	(19ea4 <.text+0x19ea4>)
   19be6:	4bb0      	ldr	r3, [pc, #704]	(19ea8 <.text+0x19ea8>)
   19be8:	f003 fba4 	bl	1d334 <____eqdf2_from_thumb>
   19bec:	2800      	cmp	r0, #0
   19bee:	d000      	beq.n	19bf2 <pow+0x4e>
   19bf0:	e14f      	b.n	19e92 <pow+0x2ee>
   19bf2:	9a00      	ldr	r2, [sp, #0]
   19bf4:	9b01      	ldr	r3, [sp, #4]
   19bf6:	920b      	str	r2, [sp, #44]
   19bf8:	930c      	str	r3, [sp, #48]
   19bfa:	2f02      	cmp	r7, #2
   19bfc:	d104      	bne.n	19c08 <pow+0x64>
   19bfe:	4bab      	ldr	r3, [pc, #684]	(19eac <.text+0x19eac>)
   19c00:	4cab      	ldr	r4, [pc, #684]	(19eb0 <.text+0x19eb0>)
   19c02:	930b      	str	r3, [sp, #44]
   19c04:	940c      	str	r4, [sp, #48]
   19c06:	e105      	b.n	19e14 <pow+0x270>
   19c08:	9a00      	ldr	r2, [sp, #0]
   19c0a:	9b01      	ldr	r3, [sp, #4]
   19c0c:	9207      	str	r2, [sp, #28]
   19c0e:	9308      	str	r3, [sp, #32]
   19c10:	4ba8      	ldr	r3, [pc, #672]	(19eb4 <.text+0x19eb4>)
   19c12:	9306      	str	r3, [sp, #24]
   19c14:	2301      	movs	r3, #1
   19c16:	9509      	str	r5, [sp, #36]
   19c18:	960a      	str	r6, [sp, #40]
   19c1a:	940d      	str	r4, [sp, #52]
   19c1c:	9305      	str	r3, [sp, #20]
   19c1e:	e091      	b.n	19d44 <pow+0x1a0>
   19c20:	9800      	ldr	r0, [sp, #0]
   19c22:	9901      	ldr	r1, [sp, #4]
   19c24:	4a9f      	ldr	r2, [pc, #636]	(19ea4 <.text+0x19ea4>)
   19c26:	4ba0      	ldr	r3, [pc, #640]	(19ea8 <.text+0x19ea8>)
   19c28:	f003 fb84 	bl	1d334 <____eqdf2_from_thumb>
   19c2c:	2800      	cmp	r0, #0
   19c2e:	d151      	bne.n	19cd4 <pow+0x130>
   19c30:	1c28      	adds	r0, r5, #0
   19c32:	1c31      	adds	r1, r6, #0
   19c34:	4a9b      	ldr	r2, [pc, #620]	(19ea4 <.text+0x19ea4>)
   19c36:	4b9c      	ldr	r3, [pc, #624]	(19ea8 <.text+0x19ea8>)
   19c38:	f003 fb7c 	bl	1d334 <____eqdf2_from_thumb>
   19c3c:	2800      	cmp	r0, #0
   19c3e:	d116      	bne.n	19c6e <pow+0xca>
   19c40:	4a98      	ldr	r2, [pc, #608]	(19ea4 <.text+0x19ea4>)
   19c42:	4b99      	ldr	r3, [pc, #612]	(19ea8 <.text+0x19ea8>)
   19c44:	920b      	str	r2, [sp, #44]
   19c46:	930c      	str	r3, [sp, #48]
   19c48:	2f00      	cmp	r7, #0
   19c4a:	d004      	beq.n	19c56 <pow+0xb2>
   19c4c:	4b97      	ldr	r3, [pc, #604]	(19eac <.text+0x19eac>)
   19c4e:	4c98      	ldr	r4, [pc, #608]	(19eb0 <.text+0x19eb0>)
   19c50:	930b      	str	r3, [sp, #44]
   19c52:	940c      	str	r4, [sp, #48]
   19c54:	e119      	b.n	19e8a <pow+0x2e6>
   19c56:	9b00      	ldr	r3, [sp, #0]
   19c58:	9c01      	ldr	r4, [sp, #4]
   19c5a:	9307      	str	r3, [sp, #28]
   19c5c:	9408      	str	r4, [sp, #32]
   19c5e:	4b95      	ldr	r3, [pc, #596]	(19eb4 <.text+0x19eb4>)
   19c60:	9306      	str	r3, [sp, #24]
   19c62:	2301      	movs	r3, #1
   19c64:	9509      	str	r5, [sp, #36]
   19c66:	960a      	str	r6, [sp, #40]
   19c68:	970d      	str	r7, [sp, #52]
   19c6a:	9305      	str	r3, [sp, #20]
   19c6c:	e028      	b.n	19cc0 <pow+0x11c>
   19c6e:	1c28      	adds	r0, r5, #0
   19c70:	1c31      	adds	r1, r6, #0
   19c72:	f003 f893 	bl	1cd9c <finite>
   19c76:	2800      	cmp	r0, #0
   19c78:	d100      	bne.n	19c7c <pow+0xd8>
   19c7a:	e10a      	b.n	19e92 <pow+0x2ee>
   19c7c:	1c28      	adds	r0, r5, #0
   19c7e:	1c31      	adds	r1, r6, #0
   19c80:	4a88      	ldr	r2, [pc, #544]	(19ea4 <.text+0x19ea4>)
   19c82:	4b89      	ldr	r3, [pc, #548]	(19ea8 <.text+0x19ea8>)
   19c84:	f003 fb4e 	bl	1d324 <____ltdf2_from_thumb>
   19c88:	2800      	cmp	r0, #0
   19c8a:	db00      	blt.n	19c8e <pow+0xea>
   19c8c:	e101      	b.n	19e92 <pow+0x2ee>
   19c8e:	2301      	movs	r3, #1
   19c90:	9305      	str	r3, [sp, #20]
   19c92:	4b88      	ldr	r3, [pc, #544]	(19eb4 <.text+0x19eb4>)
   19c94:	9306      	str	r3, [sp, #24]
   19c96:	9b02      	ldr	r3, [sp, #8]
   19c98:	930d      	str	r3, [sp, #52]
   19c9a:	9a00      	ldr	r2, [sp, #0]
   19c9c:	9b01      	ldr	r3, [sp, #4]
   19c9e:	9509      	str	r5, [sp, #36]
   19ca0:	960a      	str	r6, [sp, #40]
   19ca2:	9207      	str	r2, [sp, #28]
   19ca4:	9308      	str	r3, [sp, #32]
   19ca6:	2f00      	cmp	r7, #0
   19ca8:	d104      	bne.n	19cb4 <pow+0x110>
   19caa:	4b7e      	ldr	r3, [pc, #504]	(19ea4 <.text+0x19ea4>)
   19cac:	4c7e      	ldr	r4, [pc, #504]	(19ea8 <.text+0x19ea8>)
   19cae:	930b      	str	r3, [sp, #44]
   19cb0:	940c      	str	r4, [sp, #48]
   19cb2:	e005      	b.n	19cc0 <pow+0x11c>
   19cb4:	4b80      	ldr	r3, [pc, #512]	(19eb8 <.text+0x19eb8>)
   19cb6:	4c81      	ldr	r4, [pc, #516]	(19ebc <.text+0x19ebc>)
   19cb8:	930b      	str	r3, [sp, #44]
   19cba:	940c      	str	r4, [sp, #48]
   19cbc:	2f02      	cmp	r7, #2
   19cbe:	d005      	beq.n	19ccc <pow+0x128>
   19cc0:	a805      	add	r0, sp, #20
   19cc2:	f003 f90f 	bl	1cee4 <matherr>
   19cc6:	2800      	cmp	r0, #0
   19cc8:	d000      	beq.n	19ccc <pow+0x128>
   19cca:	e0d7      	b.n	19e7c <pow+0x2d8>
   19ccc:	f003 fad6 	bl	1d27c <__errno>
   19cd0:	2321      	movs	r3, #33
   19cd2:	e0d2      	b.n	19e7a <pow+0x2d6>
   19cd4:	9803      	ldr	r0, [sp, #12]
   19cd6:	9904      	ldr	r1, [sp, #16]
   19cd8:	f003 f860 	bl	1cd9c <finite>
   19cdc:	1c04      	adds	r4, r0, #0
   19cde:	2800      	cmp	r0, #0
   19ce0:	d000      	beq.n	19ce4 <pow+0x140>
   19ce2:	e09c      	b.n	19e1e <pow+0x27a>
   19ce4:	9800      	ldr	r0, [sp, #0]
   19ce6:	9901      	ldr	r1, [sp, #4]
   19ce8:	f003 f858 	bl	1cd9c <finite>
   19cec:	2800      	cmp	r0, #0
   19cee:	d100      	bne.n	19cf2 <pow+0x14e>
   19cf0:	e095      	b.n	19e1e <pow+0x27a>
   19cf2:	1c28      	adds	r0, r5, #0
   19cf4:	1c31      	adds	r1, r6, #0
   19cf6:	f003 f851 	bl	1cd9c <finite>
   19cfa:	2800      	cmp	r0, #0
   19cfc:	d100      	bne.n	19d00 <pow+0x15c>
   19cfe:	e08e      	b.n	19e1e <pow+0x27a>
   19d00:	9803      	ldr	r0, [sp, #12]
   19d02:	9904      	ldr	r1, [sp, #16]
   19d04:	f7f9 fa28 	bl	13158 <isnan>
   19d08:	4a6a      	ldr	r2, [pc, #424]	(19eb4 <.text+0x19eb4>)
   19d0a:	2800      	cmp	r0, #0
   19d0c:	d023      	beq.n	19d56 <pow+0x1b2>
   19d0e:	2301      	movs	r3, #1
   19d10:	9305      	str	r3, [sp, #20]
   19d12:	940d      	str	r4, [sp, #52]
   19d14:	9b00      	ldr	r3, [sp, #0]
   19d16:	9c01      	ldr	r4, [sp, #4]
   19d18:	9206      	str	r2, [sp, #24]
   19d1a:	9307      	str	r3, [sp, #28]
   19d1c:	9408      	str	r4, [sp, #32]
   19d1e:	9509      	str	r5, [sp, #36]
   19d20:	960a      	str	r6, [sp, #40]
   19d22:	2f00      	cmp	r7, #0
   19d24:	d104      	bne.n	19d30 <pow+0x18c>
   19d26:	4a5f      	ldr	r2, [pc, #380]	(19ea4 <.text+0x19ea4>)
   19d28:	4b5f      	ldr	r3, [pc, #380]	(19ea8 <.text+0x19ea8>)
   19d2a:	920b      	str	r2, [sp, #44]
   19d2c:	930c      	str	r3, [sp, #48]
   19d2e:	e009      	b.n	19d44 <pow+0x1a0>
   19d30:	485c      	ldr	r0, [pc, #368]	(19ea4 <.text+0x19ea4>)
   19d32:	495d      	ldr	r1, [pc, #372]	(19ea8 <.text+0x19ea8>)
   19d34:	1c02      	adds	r2, r0, #0
   19d36:	1c0b      	adds	r3, r1, #0
   19d38:	f003 fb14 	bl	1d364 <____divdf3_from_thumb>
   19d3c:	900b      	str	r0, [sp, #44]
   19d3e:	910c      	str	r1, [sp, #48]
   19d40:	2f02      	cmp	r7, #2
   19d42:	d004      	beq.n	19d4e <pow+0x1aa>
   19d44:	a805      	add	r0, sp, #20
   19d46:	f003 f8cd 	bl	1cee4 <matherr>
   19d4a:	2800      	cmp	r0, #0
   19d4c:	d15b      	bne.n	19e06 <pow+0x262>
   19d4e:	f003 fa95 	bl	1d27c <__errno>
   19d52:	2321      	movs	r3, #33
   19d54:	e056      	b.n	19e04 <pow+0x260>
   19d56:	2303      	movs	r3, #3
   19d58:	9305      	str	r3, [sp, #20]
   19d5a:	9206      	str	r2, [sp, #24]
   19d5c:	9a00      	ldr	r2, [sp, #0]
   19d5e:	9b01      	ldr	r3, [sp, #4]
   19d60:	900d      	str	r0, [sp, #52]
   19d62:	9207      	str	r2, [sp, #28]
   19d64:	9308      	str	r3, [sp, #32]
   19d66:	9509      	str	r5, [sp, #36]
   19d68:	960a      	str	r6, [sp, #40]
   19d6a:	2f00      	cmp	r7, #0
   19d6c:	d120      	bne.n	19db0 <pow+0x20c>
   19d6e:	4b54      	ldr	r3, [pc, #336]	(19ec0 <.text+0x19ec0>)
   19d70:	4c54      	ldr	r4, [pc, #336]	(19ec4 <.text+0x19ec4>)
   19d72:	9800      	ldr	r0, [sp, #0]
   19d74:	9901      	ldr	r1, [sp, #4]
   19d76:	930b      	str	r3, [sp, #44]
   19d78:	940c      	str	r4, [sp, #48]
   19d7a:	4a4a      	ldr	r2, [pc, #296]	(19ea4 <.text+0x19ea4>)
   19d7c:	4b4a      	ldr	r3, [pc, #296]	(19ea8 <.text+0x19ea8>)
   19d7e:	f003 fad1 	bl	1d324 <____ltdf2_from_thumb>
   19d82:	2800      	cmp	r0, #0
   19d84:	da36      	bge.n	19df4 <pow+0x250>
   19d86:	4a50      	ldr	r2, [pc, #320]	(19ec8 <.text+0x19ec8>)
   19d88:	4b50      	ldr	r3, [pc, #320]	(19ecc <.text+0x19ecc>)
   19d8a:	1c28      	adds	r0, r5, #0
   19d8c:	1c31      	adds	r1, r6, #0
   19d8e:	f003 fae1 	bl	1d354 <____muldf3_from_thumb>
   19d92:	1c04      	adds	r4, r0, #0
   19d94:	1c0d      	adds	r5, r1, #0
   19d96:	f003 f8a7 	bl	1cee8 <rint>
   19d9a:	1c22      	adds	r2, r4, #0
   19d9c:	1c2b      	adds	r3, r5, #0
   19d9e:	f003 fac5 	bl	1d32c <____nedf2_from_thumb>
   19da2:	2800      	cmp	r0, #0
   19da4:	d026      	beq.n	19df4 <pow+0x250>
   19da6:	4b4a      	ldr	r3, [pc, #296]	(19ed0 <.text+0x19ed0>)
   19da8:	4c4a      	ldr	r4, [pc, #296]	(19ed4 <.text+0x19ed4>)
   19daa:	930b      	str	r3, [sp, #44]
   19dac:	940c      	str	r4, [sp, #48]
   19dae:	e021      	b.n	19df4 <pow+0x250>
   19db0:	4b49      	ldr	r3, [pc, #292]	(19ed8 <.text+0x19ed8>)
   19db2:	4c4a      	ldr	r4, [pc, #296]	(19edc <.text+0x19edc>)
   19db4:	9800      	ldr	r0, [sp, #0]
   19db6:	9901      	ldr	r1, [sp, #4]
   19db8:	930b      	str	r3, [sp, #44]
   19dba:	940c      	str	r4, [sp, #48]
   19dbc:	4a39      	ldr	r2, [pc, #228]	(19ea4 <.text+0x19ea4>)
   19dbe:	4b3a      	ldr	r3, [pc, #232]	(19ea8 <.text+0x19ea8>)
   19dc0:	f003 fab0 	bl	1d324 <____ltdf2_from_thumb>
   19dc4:	2800      	cmp	r0, #0
   19dc6:	da13      	bge.n	19df0 <pow+0x24c>
   19dc8:	4a3f      	ldr	r2, [pc, #252]	(19ec8 <.text+0x19ec8>)
   19dca:	4b40      	ldr	r3, [pc, #256]	(19ecc <.text+0x19ecc>)
   19dcc:	1c28      	adds	r0, r5, #0
   19dce:	1c31      	adds	r1, r6, #0
   19dd0:	f003 fac0 	bl	1d354 <____muldf3_from_thumb>
   19dd4:	1c04      	adds	r4, r0, #0
   19dd6:	1c0d      	adds	r5, r1, #0
   19dd8:	f003 f886 	bl	1cee8 <rint>
   19ddc:	1c22      	adds	r2, r4, #0
   19dde:	1c2b      	adds	r3, r5, #0
   19de0:	f003 faa4 	bl	1d32c <____nedf2_from_thumb>
   19de4:	2800      	cmp	r0, #0
   19de6:	d003      	beq.n	19df0 <pow+0x24c>
   19de8:	4b33      	ldr	r3, [pc, #204]	(19eb8 <.text+0x19eb8>)
   19dea:	4c34      	ldr	r4, [pc, #208]	(19ebc <.text+0x19ebc>)
   19dec:	930b      	str	r3, [sp, #44]
   19dee:	940c      	str	r4, [sp, #48]
   19df0:	2f02      	cmp	r7, #2
   19df2:	d004      	beq.n	19dfe <pow+0x25a>
   19df4:	a805      	add	r0, sp, #20
   19df6:	f003 f875 	bl	1cee4 <matherr>
   19dfa:	2800      	cmp	r0, #0
   19dfc:	d103      	bne.n	19e06 <pow+0x262>
   19dfe:	f003 fa3d 	bl	1d27c <__errno>
   19e02:	2322      	movs	r3, #34
   19e04:	6003      	str	r3, [r0, #0]
   19e06:	9b0d      	ldr	r3, [sp, #52]
   19e08:	2b00      	cmp	r3, #0
   19e0a:	d003      	beq.n	19e14 <pow+0x270>
   19e0c:	f003 fa36 	bl	1d27c <__errno>
   19e10:	9b0d      	ldr	r3, [sp, #52]
   19e12:	6003      	str	r3, [r0, #0]
   19e14:	9b0b      	ldr	r3, [sp, #44]
   19e16:	9c0c      	ldr	r4, [sp, #48]
   19e18:	9303      	str	r3, [sp, #12]
   19e1a:	9404      	str	r4, [sp, #16]
   19e1c:	e039      	b.n	19e92 <pow+0x2ee>
   19e1e:	9803      	ldr	r0, [sp, #12]
   19e20:	9904      	ldr	r1, [sp, #16]
   19e22:	4a20      	ldr	r2, [pc, #128]	(19ea4 <.text+0x19ea4>)
   19e24:	4b20      	ldr	r3, [pc, #128]	(19ea8 <.text+0x19ea8>)
   19e26:	f003 fa85 	bl	1d334 <____eqdf2_from_thumb>
   19e2a:	2800      	cmp	r0, #0
   19e2c:	d131      	bne.n	19e92 <pow+0x2ee>
   19e2e:	9800      	ldr	r0, [sp, #0]
   19e30:	9901      	ldr	r1, [sp, #4]
   19e32:	f002 ffb3 	bl	1cd9c <finite>
   19e36:	2800      	cmp	r0, #0
   19e38:	d02b      	beq.n	19e92 <pow+0x2ee>
   19e3a:	1c28      	adds	r0, r5, #0
   19e3c:	1c31      	adds	r1, r6, #0
   19e3e:	f002 ffad 	bl	1cd9c <finite>
   19e42:	2800      	cmp	r0, #0
   19e44:	d025      	beq.n	19e92 <pow+0x2ee>
   19e46:	2304      	movs	r3, #4
   19e48:	9305      	str	r3, [sp, #20]
   19e4a:	4b1a      	ldr	r3, [pc, #104]	(19eb4 <.text+0x19eb4>)
   19e4c:	9306      	str	r3, [sp, #24]
   19e4e:	2300      	movs	r3, #0
   19e50:	930d      	str	r3, [sp, #52]
   19e52:	9a00      	ldr	r2, [sp, #0]
   19e54:	9b01      	ldr	r3, [sp, #4]
   19e56:	9207      	str	r2, [sp, #28]
   19e58:	9308      	str	r3, [sp, #32]
   19e5a:	4b12      	ldr	r3, [pc, #72]	(19ea4 <.text+0x19ea4>)
   19e5c:	4c12      	ldr	r4, [pc, #72]	(19ea8 <.text+0x19ea8>)
   19e5e:	9509      	str	r5, [sp, #36]
   19e60:	960a      	str	r6, [sp, #40]
   19e62:	930b      	str	r3, [sp, #44]
   19e64:	940c      	str	r4, [sp, #48]
   19e66:	2f02      	cmp	r7, #2
   19e68:	d004      	beq.n	19e74 <pow+0x2d0>
   19e6a:	a805      	add	r0, sp, #20
   19e6c:	f003 f83a 	bl	1cee4 <matherr>
   19e70:	2800      	cmp	r0, #0
   19e72:	d103      	bne.n	19e7c <pow+0x2d8>
   19e74:	f003 fa02 	bl	1d27c <__errno>
   19e78:	2322      	movs	r3, #34
   19e7a:	6003      	str	r3, [r0, #0]
   19e7c:	9b0d      	ldr	r3, [sp, #52]
   19e7e:	2b00      	cmp	r3, #0
   19e80:	d003      	beq.n	19e8a <pow+0x2e6>
   19e82:	f003 f9fb 	bl	1d27c <__errno>
   19e86:	9b0d      	ldr	r3, [sp, #52]
   19e88:	6003      	str	r3, [r0, #0]
   19e8a:	9a0b      	ldr	r2, [sp, #44]
   19e8c:	9b0c      	ldr	r3, [sp, #48]
   19e8e:	9203      	str	r2, [sp, #12]
   19e90:	9304      	str	r3, [sp, #16]
   19e92:	9803      	ldr	r0, [sp, #12]
   19e94:	9904      	ldr	r1, [sp, #16]
   19e96:	b00e      	add	sp, #56
   19e98:	bcf0      	pop	{r4, r5, r6, r7}
   19e9a:	bc04      	pop	{r2}
   19e9c:	4710      	bx	r2
   19e9e:	0000      	lsls	r0, r0, #0
   19ea0:	dc54      	bgt.n	19f4c <sqrt+0x6c>
   19ea2:	0001      	lsls	r1, r0, #0
	...
   19eac:	0000      	lsls	r0, r0, #0
   19eae:	3ff0      	subs	r7, #240
   19eb0:	0000      	lsls	r0, r0, #0
   19eb2:	0000      	lsls	r0, r0, #0
   19eb4:	df20      	svc	32
   19eb6:	0001      	lsls	r1, r0, #0
   19eb8:	0000      	lsls	r0, r0, #0
   19eba:	fff0 0000 	vrev64.8	d16, d0
   19ebe:	0000      	lsls	r0, r0, #0
   19ec0:	ffff 47ef 	vcvt.u<illegal width 64>.f<illegal width 64>	q10, <illegal reg q15.5>
   19ec4:	0000      	lsls	r0, r0, #0
   19ec6:	e000      	b.n	19eca <.text+0x19eca>
   19ec8:	0000      	lsls	r0, r0, #0
   19eca:	3fe0      	subs	r7, #224
   19ecc:	0000      	lsls	r0, r0, #0
   19ece:	0000      	lsls	r0, r0, #0
   19ed0:	ffff c7ef 	vcvt.u<illegal width 64>.f<illegal width 64>	q14, <illegal reg q15.5>
   19ed4:	0000      	lsls	r0, r0, #0
   19ed6:	e000      	b.n	19eda <.text+0x19eda>
   19ed8:	0000      	lsls	r0, r0, #0
   19eda:	7ff0      	ldrb	r0, [r6, #31]
   19edc:	0000      	lsls	r0, r0, #0
	...

00019ee0 <sqrt>:
   19ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
   19ee2:	b08d      	sub	sp, #52
   19ee4:	1c04      	adds	r4, r0, #0
   19ee6:	1c0d      	adds	r5, r1, #0
   19ee8:	f001 fac0 	bl	1b46c <__ieee754_sqrt>
   19eec:	4b26      	ldr	r3, [pc, #152]	(19f88 <.text+0x19f88>)
   19eee:	681b      	ldr	r3, [r3, #0]
   19ef0:	9002      	str	r0, [sp, #8]
   19ef2:	9103      	str	r1, [sp, #12]
   19ef4:	9300      	str	r3, [sp, #0]
   19ef6:	3301      	adds	r3, #1
   19ef8:	d03f      	beq.n	19f7a <sqrt+0x9a>
   19efa:	1c20      	adds	r0, r4, #0
   19efc:	1c29      	adds	r1, r5, #0
   19efe:	f7f9 f92b 	bl	13158 <isnan>
   19f02:	9001      	str	r0, [sp, #4]
   19f04:	2800      	cmp	r0, #0
   19f06:	d138      	bne.n	19f7a <sqrt+0x9a>
   19f08:	4e20      	ldr	r6, [pc, #128]	(19f8c <.text+0x19f8c>)
   19f0a:	4f21      	ldr	r7, [pc, #132]	(19f90 <.text+0x19f90>)
   19f0c:	1c20      	adds	r0, r4, #0
   19f0e:	1c29      	adds	r1, r5, #0
   19f10:	1c32      	adds	r2, r6, #0
   19f12:	1c3b      	adds	r3, r7, #0
   19f14:	f003 fa06 	bl	1d324 <____ltdf2_from_thumb>
   19f18:	2800      	cmp	r0, #0
   19f1a:	da2e      	bge.n	19f7a <sqrt+0x9a>
   19f1c:	2301      	movs	r3, #1
   19f1e:	9304      	str	r3, [sp, #16]
   19f20:	4b1c      	ldr	r3, [pc, #112]	(19f94 <.text+0x19f94>)
   19f22:	9408      	str	r4, [sp, #32]
   19f24:	9509      	str	r5, [sp, #36]
   19f26:	9305      	str	r3, [sp, #20]
   19f28:	9406      	str	r4, [sp, #24]
   19f2a:	9507      	str	r5, [sp, #28]
   19f2c:	9b01      	ldr	r3, [sp, #4]
   19f2e:	9c00      	ldr	r4, [sp, #0]
   19f30:	930c      	str	r3, [sp, #48]
   19f32:	2c00      	cmp	r4, #0
   19f34:	d102      	bne.n	19f3c <sqrt+0x5c>
   19f36:	960a      	str	r6, [sp, #40]
   19f38:	970b      	str	r7, [sp, #44]
   19f3a:	e00a      	b.n	19f52 <sqrt+0x72>
   19f3c:	1c3b      	adds	r3, r7, #0
   19f3e:	1c30      	adds	r0, r6, #0
   19f40:	1c39      	adds	r1, r7, #0
   19f42:	1c32      	adds	r2, r6, #0
   19f44:	f003 fa0e 	bl	1d364 <____divdf3_from_thumb>
   19f48:	9b00      	ldr	r3, [sp, #0]
   19f4a:	900a      	str	r0, [sp, #40]
   19f4c:	910b      	str	r1, [sp, #44]
   19f4e:	2b02      	cmp	r3, #2
   19f50:	d004      	beq.n	19f5c <sqrt+0x7c>
   19f52:	a804      	add	r0, sp, #16
   19f54:	f002 ffc6 	bl	1cee4 <matherr>
   19f58:	2800      	cmp	r0, #0
   19f5a:	d103      	bne.n	19f64 <sqrt+0x84>
   19f5c:	f003 f98e 	bl	1d27c <__errno>
   19f60:	2321      	movs	r3, #33
   19f62:	6003      	str	r3, [r0, #0]
   19f64:	9b0c      	ldr	r3, [sp, #48]
   19f66:	2b00      	cmp	r3, #0
   19f68:	d003      	beq.n	19f72 <sqrt+0x92>
   19f6a:	f003 f987 	bl	1d27c <__errno>
   19f6e:	9b0c      	ldr	r3, [sp, #48]
   19f70:	6003      	str	r3, [r0, #0]
   19f72:	9b0a      	ldr	r3, [sp, #40]
   19f74:	9c0b      	ldr	r4, [sp, #44]
   19f76:	9302      	str	r3, [sp, #8]
   19f78:	9403      	str	r4, [sp, #12]
   19f7a:	9802      	ldr	r0, [sp, #8]
   19f7c:	9903      	ldr	r1, [sp, #12]
   19f7e:	b00d      	add	sp, #52
   19f80:	bcf0      	pop	{r4, r5, r6, r7}
   19f82:	bc04      	pop	{r2}
   19f84:	4710      	bx	r2
   19f86:	0000      	lsls	r0, r0, #0
   19f88:	dc54      	bgt.n	1a034 <fmodf+0x9c>
   19f8a:	0001      	lsls	r1, r0, #0
	...
   19f94:	df24      	svc	36
   19f96:	0001      	lsls	r1, r0, #0

00019f98 <fmodf>:
   19f98:	b5f0      	push	{r4, r5, r6, r7, lr}
   19f9a:	b08a      	sub	sp, #40
   19f9c:	1c04      	adds	r4, r0, #0
   19f9e:	1c0e      	adds	r6, r1, #0
   19fa0:	f001 fb34 	bl	1b60c <__ieee754_fmodf>
   19fa4:	4b27      	ldr	r3, [pc, #156]	(1a044 <.text+0x1a044>)
   19fa6:	681f      	ldr	r7, [r3, #0]
   19fa8:	9000      	str	r0, [sp, #0]
   19faa:	1c7b      	adds	r3, r7, #1
   19fac:	d045      	beq.n	1a03a <fmodf+0xa2>
   19fae:	1c30      	adds	r0, r6, #0
   19fb0:	f003 f8dc 	bl	1d16c <isnanf>
   19fb4:	2800      	cmp	r0, #0
   19fb6:	d140      	bne.n	1a03a <fmodf+0xa2>
   19fb8:	1c20      	adds	r0, r4, #0
   19fba:	f003 f8d7 	bl	1d16c <isnanf>
   19fbe:	1c05      	adds	r5, r0, #0
   19fc0:	2800      	cmp	r0, #0
   19fc2:	d13a      	bne.n	1a03a <fmodf+0xa2>
   19fc4:	1c30      	adds	r0, r6, #0
   19fc6:	4920      	ldr	r1, [pc, #128]	(1a048 <.text+0x1a048>)
   19fc8:	f003 f9f4 	bl	1d3b4 <____eqsf2_from_thumb>
   19fcc:	2800      	cmp	r0, #0
   19fce:	d134      	bne.n	1a03a <fmodf+0xa2>
   19fd0:	2301      	movs	r3, #1
   19fd2:	9301      	str	r3, [sp, #4]
   19fd4:	4b1d      	ldr	r3, [pc, #116]	(1a04c <.text+0x1a04c>)
   19fd6:	1c20      	adds	r0, r4, #0
   19fd8:	9302      	str	r3, [sp, #8]
   19fda:	9509      	str	r5, [sp, #36]
   19fdc:	f003 f9ee 	bl	1d3bc <____extendsfdf2_from_thumb>
   19fe0:	1c04      	adds	r4, r0, #0
   19fe2:	1c0d      	adds	r5, r1, #0
   19fe4:	1c30      	adds	r0, r6, #0
   19fe6:	9403      	str	r4, [sp, #12]
   19fe8:	9504      	str	r5, [sp, #16]
   19fea:	f003 f9e7 	bl	1d3bc <____extendsfdf2_from_thumb>
   19fee:	9005      	str	r0, [sp, #20]
   19ff0:	9106      	str	r1, [sp, #24]
   19ff2:	2f00      	cmp	r7, #0
   19ff4:	d102      	bne.n	19ffc <fmodf+0x64>
   19ff6:	9407      	str	r4, [sp, #28]
   19ff8:	9508      	str	r5, [sp, #32]
   19ffa:	e009      	b.n	1a010 <fmodf+0x78>
   19ffc:	4814      	ldr	r0, [pc, #80]	(1a050 <.text+0x1a050>)
   19ffe:	4915      	ldr	r1, [pc, #84]	(1a054 <.text+0x1a054>)
   1a000:	1c02      	adds	r2, r0, #0
   1a002:	1c0b      	adds	r3, r1, #0
   1a004:	f003 f9ae 	bl	1d364 <____divdf3_from_thumb>
   1a008:	9007      	str	r0, [sp, #28]
   1a00a:	9108      	str	r1, [sp, #32]
   1a00c:	2f02      	cmp	r7, #2
   1a00e:	d004      	beq.n	1a01a <fmodf+0x82>
   1a010:	a801      	add	r0, sp, #4
   1a012:	f002 ff67 	bl	1cee4 <matherr>
   1a016:	2800      	cmp	r0, #0
   1a018:	d103      	bne.n	1a022 <fmodf+0x8a>
   1a01a:	f003 f92f 	bl	1d27c <__errno>
   1a01e:	2321      	movs	r3, #33
   1a020:	6003      	str	r3, [r0, #0]
   1a022:	9b09      	ldr	r3, [sp, #36]
   1a024:	2b00      	cmp	r3, #0
   1a026:	d003      	beq.n	1a030 <fmodf+0x98>
   1a028:	f003 f928 	bl	1d27c <__errno>
   1a02c:	9b09      	ldr	r3, [sp, #36]
   1a02e:	6003      	str	r3, [r0, #0]
   1a030:	9807      	ldr	r0, [sp, #28]
   1a032:	9908      	ldr	r1, [sp, #32]
   1a034:	f003 f9c6 	bl	1d3c4 <____truncdfsf2_from_thumb>
   1a038:	9000      	str	r0, [sp, #0]
   1a03a:	9800      	ldr	r0, [sp, #0]
   1a03c:	b00a      	add	sp, #40
   1a03e:	bcf0      	pop	{r4, r5, r6, r7}
   1a040:	bc02      	pop	{r1}
   1a042:	4708      	bx	r1
   1a044:	dc54      	bgt.n	1a0f0 <powf+0x98>
   1a046:	0001      	lsls	r1, r0, #0
   1a048:	0000      	lsls	r0, r0, #0
   1a04a:	0000      	lsls	r0, r0, #0
   1a04c:	df2c      	svc	44
   1a04e:	0001      	lsls	r1, r0, #0
	...

0001a058 <powf>:
   1a058:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a05a:	b08c      	sub	sp, #48
   1a05c:	1c05      	adds	r5, r0, #0
   1a05e:	1c0e      	adds	r6, r1, #0
   1a060:	f001 fb68 	bl	1b734 <__ieee754_powf>
   1a064:	4ba3      	ldr	r3, [pc, #652]	(1a2f4 <.text+0x1a2f4>)
   1a066:	681f      	ldr	r7, [r3, #0]
   1a068:	1c04      	adds	r4, r0, #0
   1a06a:	1c7b      	adds	r3, r7, #1
   1a06c:	d100      	bne.n	1a070 <powf+0x18>
   1a06e:	e13b      	b.n	1a2e8 <powf+0x290>
   1a070:	1c30      	adds	r0, r6, #0
   1a072:	f003 f87b 	bl	1d16c <isnanf>
   1a076:	9000      	str	r0, [sp, #0]
   1a078:	2800      	cmp	r0, #0
   1a07a:	d000      	beq.n	1a07e <powf+0x26>
   1a07c:	e134      	b.n	1a2e8 <powf+0x290>
   1a07e:	1c28      	adds	r0, r5, #0
   1a080:	f003 f874 	bl	1d16c <isnanf>
   1a084:	9001      	str	r0, [sp, #4]
   1a086:	2800      	cmp	r0, #0
   1a088:	d019      	beq.n	1a0be <powf+0x66>
   1a08a:	1c30      	adds	r0, r6, #0
   1a08c:	499a      	ldr	r1, [pc, #616]	(1a2f8 <.text+0x1a2f8>)
   1a08e:	f003 f991 	bl	1d3b4 <____eqsf2_from_thumb>
   1a092:	2800      	cmp	r0, #0
   1a094:	d000      	beq.n	1a098 <powf+0x40>
   1a096:	e127      	b.n	1a2e8 <powf+0x290>
   1a098:	1c28      	adds	r0, r5, #0
   1a09a:	f003 f98f 	bl	1d3bc <____extendsfdf2_from_thumb>
   1a09e:	1c04      	adds	r4, r0, #0
   1a0a0:	1c0d      	adds	r5, r1, #0
   1a0a2:	9409      	str	r4, [sp, #36]
   1a0a4:	950a      	str	r5, [sp, #40]
   1a0a6:	2f02      	cmp	r7, #2
   1a0a8:	d01b      	beq.n	1a0e2 <powf+0x8a>
   1a0aa:	1c30      	adds	r0, r6, #0
   1a0ac:	f003 f986 	bl	1d3bc <____extendsfdf2_from_thumb>
   1a0b0:	9b00      	ldr	r3, [sp, #0]
   1a0b2:	9007      	str	r0, [sp, #28]
   1a0b4:	9108      	str	r1, [sp, #32]
   1a0b6:	9405      	str	r4, [sp, #20]
   1a0b8:	9506      	str	r5, [sp, #24]
   1a0ba:	930b      	str	r3, [sp, #44]
   1a0bc:	e021      	b.n	1a102 <powf+0xaa>
   1a0be:	1c28      	adds	r0, r5, #0
   1a0c0:	498d      	ldr	r1, [pc, #564]	(1a2f8 <.text+0x1a2f8>)
   1a0c2:	f003 f977 	bl	1d3b4 <____eqsf2_from_thumb>
   1a0c6:	2800      	cmp	r0, #0
   1a0c8:	d144      	bne.n	1a154 <powf+0xfc>
   1a0ca:	1c30      	adds	r0, r6, #0
   1a0cc:	498a      	ldr	r1, [pc, #552]	(1a2f8 <.text+0x1a2f8>)
   1a0ce:	f003 f971 	bl	1d3b4 <____eqsf2_from_thumb>
   1a0d2:	2800      	cmp	r0, #0
   1a0d4:	d11a      	bne.n	1a10c <powf+0xb4>
   1a0d6:	4b89      	ldr	r3, [pc, #548]	(1a2fc <.text+0x1a2fc>)
   1a0d8:	4c89      	ldr	r4, [pc, #548]	(1a300 <.text+0x1a300>)
   1a0da:	9309      	str	r3, [sp, #36]
   1a0dc:	940a      	str	r4, [sp, #40]
   1a0de:	2f00      	cmp	r7, #0
   1a0e0:	d004      	beq.n	1a0ec <powf+0x94>
   1a0e2:	4b88      	ldr	r3, [pc, #544]	(1a304 <.text+0x1a304>)
   1a0e4:	4c88      	ldr	r4, [pc, #544]	(1a308 <.text+0x1a308>)
   1a0e6:	9309      	str	r3, [sp, #36]
   1a0e8:	940a      	str	r4, [sp, #40]
   1a0ea:	e0f8      	b.n	1a2de <powf+0x286>
   1a0ec:	1c30      	adds	r0, r6, #0
   1a0ee:	f003 f965 	bl	1d3bc <____extendsfdf2_from_thumb>
   1a0f2:	9007      	str	r0, [sp, #28]
   1a0f4:	9108      	str	r1, [sp, #32]
   1a0f6:	1c28      	adds	r0, r5, #0
   1a0f8:	f003 f960 	bl	1d3bc <____extendsfdf2_from_thumb>
   1a0fc:	9005      	str	r0, [sp, #20]
   1a0fe:	9106      	str	r1, [sp, #24]
   1a100:	970b      	str	r7, [sp, #44]
   1a102:	4b82      	ldr	r3, [pc, #520]	(1a30c <.text+0x1a30c>)
   1a104:	9304      	str	r3, [sp, #16]
   1a106:	2301      	movs	r3, #1
   1a108:	9303      	str	r3, [sp, #12]
   1a10a:	e05c      	b.n	1a1c6 <powf+0x16e>
   1a10c:	1c30      	adds	r0, r6, #0
   1a10e:	f003 f81f 	bl	1d150 <finitef>
   1a112:	2800      	cmp	r0, #0
   1a114:	d100      	bne.n	1a118 <powf+0xc0>
   1a116:	e0e7      	b.n	1a2e8 <powf+0x290>
   1a118:	1c30      	adds	r0, r6, #0
   1a11a:	4977      	ldr	r1, [pc, #476]	(1a2f8 <.text+0x1a2f8>)
   1a11c:	f003 f956 	bl	1d3cc <____ltsf2_from_thumb>
   1a120:	2800      	cmp	r0, #0
   1a122:	db00      	blt.n	1a126 <powf+0xce>
   1a124:	e0e0      	b.n	1a2e8 <powf+0x290>
   1a126:	2301      	movs	r3, #1
   1a128:	9303      	str	r3, [sp, #12]
   1a12a:	4b78      	ldr	r3, [pc, #480]	(1a30c <.text+0x1a30c>)
   1a12c:	9304      	str	r3, [sp, #16]
   1a12e:	9b01      	ldr	r3, [sp, #4]
   1a130:	1c28      	adds	r0, r5, #0
   1a132:	930b      	str	r3, [sp, #44]
   1a134:	f003 f942 	bl	1d3bc <____extendsfdf2_from_thumb>
   1a138:	9005      	str	r0, [sp, #20]
   1a13a:	9106      	str	r1, [sp, #24]
   1a13c:	1c30      	adds	r0, r6, #0
   1a13e:	f003 f93d 	bl	1d3bc <____extendsfdf2_from_thumb>
   1a142:	9007      	str	r0, [sp, #28]
   1a144:	9108      	str	r1, [sp, #32]
   1a146:	2f00      	cmp	r7, #0
   1a148:	d02e      	beq.n	1a1a8 <powf+0x150>
   1a14a:	4b71      	ldr	r3, [pc, #452]	(1a310 <.text+0x1a310>)
   1a14c:	4c71      	ldr	r4, [pc, #452]	(1a314 <.text+0x1a314>)
   1a14e:	9309      	str	r3, [sp, #36]
   1a150:	940a      	str	r4, [sp, #40]
   1a152:	e036      	b.n	1a1c2 <powf+0x16a>
   1a154:	1c20      	adds	r0, r4, #0
   1a156:	f002 fffb 	bl	1d150 <finitef>
   1a15a:	9002      	str	r0, [sp, #8]
   1a15c:	2800      	cmp	r0, #0
   1a15e:	d000      	beq.n	1a162 <powf+0x10a>
   1a160:	e087      	b.n	1a272 <powf+0x21a>
   1a162:	1c28      	adds	r0, r5, #0
   1a164:	f002 fff4 	bl	1d150 <finitef>
   1a168:	2800      	cmp	r0, #0
   1a16a:	d100      	bne.n	1a16e <powf+0x116>
   1a16c:	e081      	b.n	1a272 <powf+0x21a>
   1a16e:	1c30      	adds	r0, r6, #0
   1a170:	f002 ffee 	bl	1d150 <finitef>
   1a174:	2800      	cmp	r0, #0
   1a176:	d100      	bne.n	1a17a <powf+0x122>
   1a178:	e07b      	b.n	1a272 <powf+0x21a>
   1a17a:	1c20      	adds	r0, r4, #0
   1a17c:	f002 fff6 	bl	1d16c <isnanf>
   1a180:	4a62      	ldr	r2, [pc, #392]	(1a30c <.text+0x1a30c>)
   1a182:	2800      	cmp	r0, #0
   1a184:	d029      	beq.n	1a1da <powf+0x182>
   1a186:	2301      	movs	r3, #1
   1a188:	9303      	str	r3, [sp, #12]
   1a18a:	9b02      	ldr	r3, [sp, #8]
   1a18c:	1c28      	adds	r0, r5, #0
   1a18e:	9204      	str	r2, [sp, #16]
   1a190:	930b      	str	r3, [sp, #44]
   1a192:	f003 f913 	bl	1d3bc <____extendsfdf2_from_thumb>
   1a196:	9005      	str	r0, [sp, #20]
   1a198:	9106      	str	r1, [sp, #24]
   1a19a:	1c30      	adds	r0, r6, #0
   1a19c:	f003 f90e 	bl	1d3bc <____extendsfdf2_from_thumb>
   1a1a0:	9007      	str	r0, [sp, #28]
   1a1a2:	9108      	str	r1, [sp, #32]
   1a1a4:	2f00      	cmp	r7, #0
   1a1a6:	d104      	bne.n	1a1b2 <powf+0x15a>
   1a1a8:	4b54      	ldr	r3, [pc, #336]	(1a2fc <.text+0x1a2fc>)
   1a1aa:	4c55      	ldr	r4, [pc, #340]	(1a300 <.text+0x1a300>)
   1a1ac:	9309      	str	r3, [sp, #36]
   1a1ae:	940a      	str	r4, [sp, #40]
   1a1b0:	e009      	b.n	1a1c6 <powf+0x16e>
   1a1b2:	4852      	ldr	r0, [pc, #328]	(1a2fc <.text+0x1a2fc>)
   1a1b4:	4952      	ldr	r1, [pc, #328]	(1a300 <.text+0x1a300>)
   1a1b6:	1c02      	adds	r2, r0, #0
   1a1b8:	1c0b      	adds	r3, r1, #0
   1a1ba:	f003 f8d3 	bl	1d364 <____divdf3_from_thumb>
   1a1be:	9009      	str	r0, [sp, #36]
   1a1c0:	910a      	str	r1, [sp, #40]
   1a1c2:	2f02      	cmp	r7, #2
   1a1c4:	d005      	beq.n	1a1d2 <powf+0x17a>
   1a1c6:	a803      	add	r0, sp, #12
   1a1c8:	f002 fe8c 	bl	1cee4 <matherr>
   1a1cc:	2800      	cmp	r0, #0
   1a1ce:	d000      	beq.n	1a1d2 <powf+0x17a>
   1a1d0:	e07e      	b.n	1a2d0 <powf+0x278>
   1a1d2:	f003 f853 	bl	1d27c <__errno>
   1a1d6:	2321      	movs	r3, #33
   1a1d8:	e079      	b.n	1a2ce <powf+0x276>
   1a1da:	2303      	movs	r3, #3
   1a1dc:	900b      	str	r0, [sp, #44]
   1a1de:	1c28      	adds	r0, r5, #0
   1a1e0:	9303      	str	r3, [sp, #12]
   1a1e2:	9204      	str	r2, [sp, #16]
   1a1e4:	f003 f8ea 	bl	1d3bc <____extendsfdf2_from_thumb>
   1a1e8:	9005      	str	r0, [sp, #20]
   1a1ea:	9106      	str	r1, [sp, #24]
   1a1ec:	1c30      	adds	r0, r6, #0
   1a1ee:	f003 f8e5 	bl	1d3bc <____extendsfdf2_from_thumb>
   1a1f2:	9007      	str	r0, [sp, #28]
   1a1f4:	9108      	str	r1, [sp, #32]
   1a1f6:	2f00      	cmp	r7, #0
   1a1f8:	d11e      	bne.n	1a238 <powf+0x1e0>
   1a1fa:	4b47      	ldr	r3, [pc, #284]	(1a318 <.text+0x1a318>)
   1a1fc:	4c47      	ldr	r4, [pc, #284]	(1a31c <.text+0x1a31c>)
   1a1fe:	1c28      	adds	r0, r5, #0
   1a200:	493d      	ldr	r1, [pc, #244]	(1a2f8 <.text+0x1a2f8>)
   1a202:	9309      	str	r3, [sp, #36]
   1a204:	940a      	str	r4, [sp, #40]
   1a206:	f003 f8e1 	bl	1d3cc <____ltsf2_from_thumb>
   1a20a:	2800      	cmp	r0, #0
   1a20c:	da57      	bge.n	1a2be <powf+0x266>
   1a20e:	4944      	ldr	r1, [pc, #272]	(1a320 <.text+0x1a320>)
   1a210:	1c30      	adds	r0, r6, #0
   1a212:	f003 f8df 	bl	1d3d4 <____mulsf3_from_thumb>
   1a216:	f003 f8d1 	bl	1d3bc <____extendsfdf2_from_thumb>
   1a21a:	1c04      	adds	r4, r0, #0
   1a21c:	1c0d      	adds	r5, r1, #0
   1a21e:	f002 fe63 	bl	1cee8 <rint>
   1a222:	1c22      	adds	r2, r4, #0
   1a224:	1c2b      	adds	r3, r5, #0
   1a226:	f003 f881 	bl	1d32c <____nedf2_from_thumb>
   1a22a:	2800      	cmp	r0, #0
   1a22c:	d047      	beq.n	1a2be <powf+0x266>
   1a22e:	4b3d      	ldr	r3, [pc, #244]	(1a324 <.text+0x1a324>)
   1a230:	4c3d      	ldr	r4, [pc, #244]	(1a328 <.text+0x1a328>)
   1a232:	9309      	str	r3, [sp, #36]
   1a234:	940a      	str	r4, [sp, #40]
   1a236:	e042      	b.n	1a2be <powf+0x266>
   1a238:	4b3c      	ldr	r3, [pc, #240]	(1a32c <.text+0x1a32c>)
   1a23a:	4c3d      	ldr	r4, [pc, #244]	(1a330 <.text+0x1a330>)
   1a23c:	1c28      	adds	r0, r5, #0
   1a23e:	492e      	ldr	r1, [pc, #184]	(1a2f8 <.text+0x1a2f8>)
   1a240:	9309      	str	r3, [sp, #36]
   1a242:	940a      	str	r4, [sp, #40]
   1a244:	f003 f8c2 	bl	1d3cc <____ltsf2_from_thumb>
   1a248:	2800      	cmp	r0, #0
   1a24a:	da36      	bge.n	1a2ba <powf+0x262>
   1a24c:	4934      	ldr	r1, [pc, #208]	(1a320 <.text+0x1a320>)
   1a24e:	1c30      	adds	r0, r6, #0
   1a250:	f003 f8c0 	bl	1d3d4 <____mulsf3_from_thumb>
   1a254:	f003 f8b2 	bl	1d3bc <____extendsfdf2_from_thumb>
   1a258:	1c04      	adds	r4, r0, #0
   1a25a:	1c0d      	adds	r5, r1, #0
   1a25c:	f002 fe44 	bl	1cee8 <rint>
   1a260:	1c22      	adds	r2, r4, #0
   1a262:	1c2b      	adds	r3, r5, #0
   1a264:	f003 f862 	bl	1d32c <____nedf2_from_thumb>
   1a268:	2800      	cmp	r0, #0
   1a26a:	d026      	beq.n	1a2ba <powf+0x262>
   1a26c:	4b28      	ldr	r3, [pc, #160]	(1a310 <.text+0x1a310>)
   1a26e:	4c29      	ldr	r4, [pc, #164]	(1a314 <.text+0x1a314>)
   1a270:	e021      	b.n	1a2b6 <powf+0x25e>
   1a272:	1c20      	adds	r0, r4, #0
   1a274:	4920      	ldr	r1, [pc, #128]	(1a2f8 <.text+0x1a2f8>)
   1a276:	f003 f89d 	bl	1d3b4 <____eqsf2_from_thumb>
   1a27a:	2800      	cmp	r0, #0
   1a27c:	d134      	bne.n	1a2e8 <powf+0x290>
   1a27e:	1c28      	adds	r0, r5, #0
   1a280:	f002 ff66 	bl	1d150 <finitef>
   1a284:	2800      	cmp	r0, #0
   1a286:	d02f      	beq.n	1a2e8 <powf+0x290>
   1a288:	1c30      	adds	r0, r6, #0
   1a28a:	f002 ff61 	bl	1d150 <finitef>
   1a28e:	2800      	cmp	r0, #0
   1a290:	d02a      	beq.n	1a2e8 <powf+0x290>
   1a292:	2304      	movs	r3, #4
   1a294:	9303      	str	r3, [sp, #12]
   1a296:	4b1d      	ldr	r3, [pc, #116]	(1a30c <.text+0x1a30c>)
   1a298:	1c28      	adds	r0, r5, #0
   1a29a:	9304      	str	r3, [sp, #16]
   1a29c:	2300      	movs	r3, #0
   1a29e:	930b      	str	r3, [sp, #44]
   1a2a0:	f003 f88c 	bl	1d3bc <____extendsfdf2_from_thumb>
   1a2a4:	9005      	str	r0, [sp, #20]
   1a2a6:	9106      	str	r1, [sp, #24]
   1a2a8:	1c30      	adds	r0, r6, #0
   1a2aa:	f003 f887 	bl	1d3bc <____extendsfdf2_from_thumb>
   1a2ae:	9007      	str	r0, [sp, #28]
   1a2b0:	9108      	str	r1, [sp, #32]
   1a2b2:	4b12      	ldr	r3, [pc, #72]	(1a2fc <.text+0x1a2fc>)
   1a2b4:	4c12      	ldr	r4, [pc, #72]	(1a300 <.text+0x1a300>)
   1a2b6:	9309      	str	r3, [sp, #36]
   1a2b8:	940a      	str	r4, [sp, #40]
   1a2ba:	2f02      	cmp	r7, #2
   1a2bc:	d004      	beq.n	1a2c8 <powf+0x270>
   1a2be:	a803      	add	r0, sp, #12
   1a2c0:	f002 fe10 	bl	1cee4 <matherr>
   1a2c4:	2800      	cmp	r0, #0
   1a2c6:	d103      	bne.n	1a2d0 <powf+0x278>
   1a2c8:	f002 ffd8 	bl	1d27c <__errno>
   1a2cc:	2322      	movs	r3, #34
   1a2ce:	6003      	str	r3, [r0, #0]
   1a2d0:	9b0b      	ldr	r3, [sp, #44]
   1a2d2:	2b00      	cmp	r3, #0
   1a2d4:	d003      	beq.n	1a2de <powf+0x286>
   1a2d6:	f002 ffd1 	bl	1d27c <__errno>
   1a2da:	9b0b      	ldr	r3, [sp, #44]
   1a2dc:	6003      	str	r3, [r0, #0]
   1a2de:	9809      	ldr	r0, [sp, #36]
   1a2e0:	990a      	ldr	r1, [sp, #40]
   1a2e2:	f003 f86f 	bl	1d3c4 <____truncdfsf2_from_thumb>
   1a2e6:	1c04      	adds	r4, r0, #0
   1a2e8:	1c20      	adds	r0, r4, #0
   1a2ea:	b00c      	add	sp, #48
   1a2ec:	bcf0      	pop	{r4, r5, r6, r7}
   1a2ee:	bc02      	pop	{r1}
   1a2f0:	4708      	bx	r1
   1a2f2:	0000      	lsls	r0, r0, #0
   1a2f4:	dc54      	bgt.n	1a3a0 <__ieee754_atan2+0x6c>
   1a2f6:	0001      	lsls	r1, r0, #0
	...
   1a304:	0000      	lsls	r0, r0, #0
   1a306:	3ff0      	subs	r7, #240
   1a308:	0000      	lsls	r0, r0, #0
   1a30a:	0000      	lsls	r0, r0, #0
   1a30c:	df34      	svc	52
   1a30e:	0001      	lsls	r1, r0, #0
   1a310:	0000      	lsls	r0, r0, #0
   1a312:	fff0 0000 	vrev64.8	d16, d0
   1a316:	0000      	lsls	r0, r0, #0
   1a318:	ffff 47ef 	vcvt.u<illegal width 64>.f<illegal width 64>	q10, <illegal reg q15.5>
   1a31c:	0000      	lsls	r0, r0, #0
   1a31e:	e000      	b.n	1a322 <.text+0x1a322>
   1a320:	0000      	lsls	r0, r0, #0
   1a322:	3f00      	subs	r7, #0
   1a324:	ffff c7ef 	vcvt.u<illegal width 64>.f<illegal width 64>	q14, <illegal reg q15.5>
   1a328:	0000      	lsls	r0, r0, #0
   1a32a:	e000      	b.n	1a32e <.text+0x1a32e>
   1a32c:	0000      	lsls	r0, r0, #0
   1a32e:	7ff0      	ldrb	r0, [r6, #31]
   1a330:	0000      	lsls	r0, r0, #0
	...

0001a334 <__ieee754_atan2>:
   1a334:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a336:	4f69      	ldr	r7, [pc, #420]	(1a4dc <.text+0x1a4dc>)
   1a338:	1c05      	adds	r5, r0, #0
   1a33a:	1c10      	adds	r0, r2, #0
   1a33c:	b085      	sub	sp, #20
   1a33e:	1c1c      	adds	r4, r3, #0
   1a340:	4038      	ands	r0, r7
   1a342:	9004      	str	r0, [sp, #16]
   1a344:	9200      	str	r2, [sp, #0]
   1a346:	9301      	str	r3, [sp, #4]
   1a348:	4263      	negs	r3, r4
   1a34a:	4323      	orrs	r3, r4
   1a34c:	46a4      	mov	ip, r4
   1a34e:	9c04      	ldr	r4, [sp, #16]
   1a350:	0fdb      	lsrs	r3, r3, #31
   1a352:	4323      	orrs	r3, r4
   1a354:	4c62      	ldr	r4, [pc, #392]	(1a4e0 <.text+0x1a4e0>)
   1a356:	1c0e      	adds	r6, r1, #0
   1a358:	9202      	str	r2, [sp, #8]
   1a35a:	1c30      	adds	r0, r6, #0
   1a35c:	42a3      	cmp	r3, r4
   1a35e:	d807      	bhi.n	1a370 <__ieee754_atan2+0x3c>
   1a360:	4273      	negs	r3, r6
   1a362:	4333      	orrs	r3, r6
   1a364:	402f      	ands	r7, r5
   1a366:	0fdb      	lsrs	r3, r3, #31
   1a368:	433b      	orrs	r3, r7
   1a36a:	9503      	str	r5, [sp, #12]
   1a36c:	42a3      	cmp	r3, r4
   1a36e:	d906      	bls.n	1a37e <__ieee754_atan2+0x4a>
   1a370:	1c28      	adds	r0, r5, #0
   1a372:	1c31      	adds	r1, r6, #0
   1a374:	9a00      	ldr	r2, [sp, #0]
   1a376:	9b01      	ldr	r3, [sp, #4]
   1a378:	f002 ffe4 	bl	1d344 <____adddf3_from_thumb>
   1a37c:	e0a5      	b.n	1a4ca <__ieee754_atan2+0x196>
   1a37e:	9902      	ldr	r1, [sp, #8]
   1a380:	4a58      	ldr	r2, [pc, #352]	(1a4e4 <.text+0x1a4e4>)
   1a382:	4664      	mov	r4, ip
   1a384:	188b      	adds	r3, r1, r2
   1a386:	431c      	orrs	r4, r3
   1a388:	d104      	bne.n	1a394 <__ieee754_atan2+0x60>
   1a38a:	1c28      	adds	r0, r5, #0
   1a38c:	1c31      	adds	r1, r6, #0
   1a38e:	f002 fb4b 	bl	1ca28 <atan>
   1a392:	e09a      	b.n	1a4ca <__ieee754_atan2+0x196>
   1a394:	9903      	ldr	r1, [sp, #12]
   1a396:	9c02      	ldr	r4, [sp, #8]
   1a398:	0fcb      	lsrs	r3, r1, #31
   1a39a:	17a2      	asrs	r2, r4, #30
   1a39c:	2102      	movs	r1, #2
   1a39e:	400a      	ands	r2, r1
   1a3a0:	1c1c      	adds	r4, r3, #0
   1a3a2:	4314      	orrs	r4, r2
   1a3a4:	4338      	orrs	r0, r7
   1a3a6:	d109      	bne.n	1a3bc <__ieee754_atan2+0x88>
   1a3a8:	2c02      	cmp	r4, #2
   1a3aa:	d039      	beq.n	1a420 <__ieee754_atan2+0xec>
   1a3ac:	2c02      	cmp	r4, #2
   1a3ae:	dc03      	bgt.n	1a3b8 <__ieee754_atan2+0x84>
   1a3b0:	2c00      	cmp	r4, #0
   1a3b2:	db00      	blt.n	1a3b6 <__ieee754_atan2+0x82>
   1a3b4:	e08b      	b.n	1a4ce <__ieee754_atan2+0x19a>
   1a3b6:	e001      	b.n	1a3bc <__ieee754_atan2+0x88>
   1a3b8:	2c03      	cmp	r4, #3
   1a3ba:	d034      	beq.n	1a426 <__ieee754_atan2+0xf2>
   1a3bc:	9804      	ldr	r0, [sp, #16]
   1a3be:	4661      	mov	r1, ip
   1a3c0:	4308      	orrs	r0, r1
   1a3c2:	d103      	bne.n	1a3cc <__ieee754_atan2+0x98>
   1a3c4:	9a03      	ldr	r2, [sp, #12]
   1a3c6:	2a00      	cmp	r2, #0
   1a3c8:	db3c      	blt.n	1a444 <__ieee754_atan2+0x110>
   1a3ca:	e03e      	b.n	1a44a <__ieee754_atan2+0x116>
   1a3cc:	4b44      	ldr	r3, [pc, #272]	(1a4e0 <.text+0x1a4e0>)
   1a3ce:	9804      	ldr	r0, [sp, #16]
   1a3d0:	4298      	cmp	r0, r3
   1a3d2:	d131      	bne.n	1a438 <__ieee754_atan2+0x104>
   1a3d4:	4287      	cmp	r7, r0
   1a3d6:	d117      	bne.n	1a408 <__ieee754_atan2+0xd4>
   1a3d8:	2c01      	cmp	r4, #1
   1a3da:	d012      	beq.n	1a402 <__ieee754_atan2+0xce>
   1a3dc:	2c01      	cmp	r4, #1
   1a3de:	dc02      	bgt.n	1a3e6 <__ieee754_atan2+0xb2>
   1a3e0:	2c00      	cmp	r4, #0
   1a3e2:	d00b      	beq.n	1a3fc <__ieee754_atan2+0xc8>
   1a3e4:	e028      	b.n	1a438 <__ieee754_atan2+0x104>
   1a3e6:	2c02      	cmp	r4, #2
   1a3e8:	d002      	beq.n	1a3f0 <__ieee754_atan2+0xbc>
   1a3ea:	2c03      	cmp	r4, #3
   1a3ec:	d124      	bne.n	1a438 <__ieee754_atan2+0x104>
   1a3ee:	e002      	b.n	1a3f6 <__ieee754_atan2+0xc2>
   1a3f0:	4d3d      	ldr	r5, [pc, #244]	(1a4e8 <.text+0x1a4e8>)
   1a3f2:	4e3e      	ldr	r6, [pc, #248]	(1a4ec <.text+0x1a4ec>)
   1a3f4:	e06b      	b.n	1a4ce <__ieee754_atan2+0x19a>
   1a3f6:	4d3e      	ldr	r5, [pc, #248]	(1a4f0 <.text+0x1a4f0>)
   1a3f8:	4e3e      	ldr	r6, [pc, #248]	(1a4f4 <.text+0x1a4f4>)
   1a3fa:	e068      	b.n	1a4ce <__ieee754_atan2+0x19a>
   1a3fc:	4d3e      	ldr	r5, [pc, #248]	(1a4f8 <.text+0x1a4f8>)
   1a3fe:	4e3f      	ldr	r6, [pc, #252]	(1a4fc <.text+0x1a4fc>)
   1a400:	e065      	b.n	1a4ce <__ieee754_atan2+0x19a>
   1a402:	4d3f      	ldr	r5, [pc, #252]	(1a500 <.text+0x1a500>)
   1a404:	4e3f      	ldr	r6, [pc, #252]	(1a504 <.text+0x1a504>)
   1a406:	e062      	b.n	1a4ce <__ieee754_atan2+0x19a>
   1a408:	2c01      	cmp	r4, #1
   1a40a:	d012      	beq.n	1a432 <__ieee754_atan2+0xfe>
   1a40c:	2c01      	cmp	r4, #1
   1a40e:	dc02      	bgt.n	1a416 <__ieee754_atan2+0xe2>
   1a410:	2c00      	cmp	r4, #0
   1a412:	d00b      	beq.n	1a42c <__ieee754_atan2+0xf8>
   1a414:	e010      	b.n	1a438 <__ieee754_atan2+0x104>
   1a416:	2c02      	cmp	r4, #2
   1a418:	d002      	beq.n	1a420 <__ieee754_atan2+0xec>
   1a41a:	2c03      	cmp	r4, #3
   1a41c:	d10c      	bne.n	1a438 <__ieee754_atan2+0x104>
   1a41e:	e002      	b.n	1a426 <__ieee754_atan2+0xf2>
   1a420:	4d39      	ldr	r5, [pc, #228]	(1a508 <.text+0x1a508>)
   1a422:	4e3a      	ldr	r6, [pc, #232]	(1a50c <.text+0x1a50c>)
   1a424:	e053      	b.n	1a4ce <__ieee754_atan2+0x19a>
   1a426:	4d3a      	ldr	r5, [pc, #232]	(1a510 <.text+0x1a510>)
   1a428:	4e3a      	ldr	r6, [pc, #232]	(1a514 <.text+0x1a514>)
   1a42a:	e050      	b.n	1a4ce <__ieee754_atan2+0x19a>
   1a42c:	4d3a      	ldr	r5, [pc, #232]	(1a518 <.text+0x1a518>)
   1a42e:	4e3b      	ldr	r6, [pc, #236]	(1a51c <.text+0x1a51c>)
   1a430:	e04d      	b.n	1a4ce <__ieee754_atan2+0x19a>
   1a432:	4d3b      	ldr	r5, [pc, #236]	(1a520 <.text+0x1a520>)
   1a434:	4e3b      	ldr	r6, [pc, #236]	(1a524 <.text+0x1a524>)
   1a436:	e04a      	b.n	1a4ce <__ieee754_atan2+0x19a>
   1a438:	4b29      	ldr	r3, [pc, #164]	(1a4e0 <.text+0x1a4e0>)
   1a43a:	429f      	cmp	r7, r3
   1a43c:	d108      	bne.n	1a450 <__ieee754_atan2+0x11c>
   1a43e:	9903      	ldr	r1, [sp, #12]
   1a440:	2900      	cmp	r1, #0
   1a442:	da02      	bge.n	1a44a <__ieee754_atan2+0x116>
   1a444:	4d38      	ldr	r5, [pc, #224]	(1a528 <.text+0x1a528>)
   1a446:	4e39      	ldr	r6, [pc, #228]	(1a52c <.text+0x1a52c>)
   1a448:	e041      	b.n	1a4ce <__ieee754_atan2+0x19a>
   1a44a:	4d39      	ldr	r5, [pc, #228]	(1a530 <.text+0x1a530>)
   1a44c:	4e39      	ldr	r6, [pc, #228]	(1a534 <.text+0x1a534>)
   1a44e:	e03e      	b.n	1a4ce <__ieee754_atan2+0x19a>
   1a450:	9a04      	ldr	r2, [sp, #16]
   1a452:	1abb      	subs	r3, r7, r2
   1a454:	151b      	asrs	r3, r3, #20
   1a456:	2b3c      	cmp	r3, #60
   1a458:	dd02      	ble.n	1a460 <__ieee754_atan2+0x12c>
   1a45a:	4d35      	ldr	r5, [pc, #212]	(1a530 <.text+0x1a530>)
   1a45c:	4e35      	ldr	r6, [pc, #212]	(1a534 <.text+0x1a534>)
   1a45e:	e013      	b.n	1a488 <__ieee754_atan2+0x154>
   1a460:	9802      	ldr	r0, [sp, #8]
   1a462:	2800      	cmp	r0, #0
   1a464:	da04      	bge.n	1a470 <__ieee754_atan2+0x13c>
   1a466:	333c      	adds	r3, #60
   1a468:	da02      	bge.n	1a470 <__ieee754_atan2+0x13c>
   1a46a:	4d2b      	ldr	r5, [pc, #172]	(1a518 <.text+0x1a518>)
   1a46c:	4e2b      	ldr	r6, [pc, #172]	(1a51c <.text+0x1a51c>)
   1a46e:	e00b      	b.n	1a488 <__ieee754_atan2+0x154>
   1a470:	9a00      	ldr	r2, [sp, #0]
   1a472:	9b01      	ldr	r3, [sp, #4]
   1a474:	1c28      	adds	r0, r5, #0
   1a476:	1c31      	adds	r1, r6, #0
   1a478:	f002 ff74 	bl	1d364 <____divdf3_from_thumb>
   1a47c:	f002 fc82 	bl	1cd84 <fabs>
   1a480:	f002 fad2 	bl	1ca28 <atan>
   1a484:	1c05      	adds	r5, r0, #0
   1a486:	1c0e      	adds	r6, r1, #0
   1a488:	2c01      	cmp	r4, #1
   1a48a:	d004      	beq.n	1a496 <__ieee754_atan2+0x162>
   1a48c:	2c02      	cmp	r4, #2
   1a48e:	d007      	beq.n	1a4a0 <__ieee754_atan2+0x16c>
   1a490:	2c00      	cmp	r4, #0
   1a492:	d110      	bne.n	1a4b6 <__ieee754_atan2+0x182>
   1a494:	e01b      	b.n	1a4ce <__ieee754_atan2+0x19a>
   1a496:	2080      	movs	r0, #128
   1a498:	0600      	lsls	r0, r0, #24
   1a49a:	182b      	adds	r3, r5, r0
   1a49c:	1c1d      	adds	r5, r3, #0
   1a49e:	e016      	b.n	1a4ce <__ieee754_atan2+0x19a>
   1a4a0:	4a25      	ldr	r2, [pc, #148]	(1a538 <.text+0x1a538>)
   1a4a2:	4b26      	ldr	r3, [pc, #152]	(1a53c <.text+0x1a53c>)
   1a4a4:	1c28      	adds	r0, r5, #0
   1a4a6:	1c31      	adds	r1, r6, #0
   1a4a8:	f002 ff50 	bl	1d34c <____subdf3_from_thumb>
   1a4ac:	1c02      	adds	r2, r0, #0
   1a4ae:	1c0b      	adds	r3, r1, #0
   1a4b0:	4815      	ldr	r0, [pc, #84]	(1a508 <.text+0x1a508>)
   1a4b2:	4916      	ldr	r1, [pc, #88]	(1a50c <.text+0x1a50c>)
   1a4b4:	e007      	b.n	1a4c6 <__ieee754_atan2+0x192>
   1a4b6:	4a20      	ldr	r2, [pc, #128]	(1a538 <.text+0x1a538>)
   1a4b8:	4b20      	ldr	r3, [pc, #128]	(1a53c <.text+0x1a53c>)
   1a4ba:	1c28      	adds	r0, r5, #0
   1a4bc:	1c31      	adds	r1, r6, #0
   1a4be:	f002 ff45 	bl	1d34c <____subdf3_from_thumb>
   1a4c2:	4a11      	ldr	r2, [pc, #68]	(1a508 <.text+0x1a508>)
   1a4c4:	4b11      	ldr	r3, [pc, #68]	(1a50c <.text+0x1a50c>)
   1a4c6:	f002 ff41 	bl	1d34c <____subdf3_from_thumb>
   1a4ca:	1c05      	adds	r5, r0, #0
   1a4cc:	1c0e      	adds	r6, r1, #0
   1a4ce:	1c28      	adds	r0, r5, #0
   1a4d0:	1c31      	adds	r1, r6, #0
   1a4d2:	b005      	add	sp, #20
   1a4d4:	bcf0      	pop	{r4, r5, r6, r7}
   1a4d6:	bc04      	pop	{r2}
   1a4d8:	4710      	bx	r2
   1a4da:	0000      	lsls	r0, r0, #0
   1a4dc:	ffff 7fff 	undefined
   1a4e0:	0000      	lsls	r0, r0, #0
   1a4e2:	7ff0      	ldrb	r0, [r6, #31]
   1a4e4:	0000      	lsls	r0, r0, #0
   1a4e6:	c010      	stmia	r0!, {r4}
   1a4e8:	d97c      	bls.n	1a5e4 <__ieee754_pow+0xa4>
   1a4ea:	4002      	ands	r2, r0
   1a4ec:	21d2      	movs	r1, #210
   1a4ee:	7f33      	ldrb	r3, [r6, #28]
   1a4f0:	d97c      	bls.n	1a5ec <__ieee754_pow+0xac>
   1a4f2:	c002      	stmia	r0!, {r1}
   1a4f4:	21d2      	movs	r1, #210
   1a4f6:	7f33      	ldrb	r3, [r6, #28]
   1a4f8:	21fb      	movs	r1, #251
   1a4fa:	3fe9      	subs	r7, #233
   1a4fc:	2d18      	cmp	r5, #24
   1a4fe:	5444      	strb	r4, [r0, r1]
   1a500:	21fb      	movs	r1, #251
   1a502:	bfe9      	itett	al
   1a504:	2d18      	cmp	r5, #24
   1a506:	5444      	strb	r4, [r0, r1]
   1a508:	21fb      	movs	r1, #251
   1a50a:	4009      	ands	r1, r1
   1a50c:	2d18      	cmp	r5, #24
   1a50e:	5444      	strb	r4, [r0, r1]
   1a510:	21fb      	movs	r1, #251
   1a512:	c009      	stmia	r0!, {r0, r3}
   1a514:	2d18      	cmp	r5, #24
   1a516:	5444      	strb	r4, [r0, r1]
	...
   1a520:	0000      	lsls	r0, r0, #0
   1a522:	8000      	strh	r0, [r0, #0]
   1a524:	0000      	lsls	r0, r0, #0
   1a526:	0000      	lsls	r0, r0, #0
   1a528:	21fb      	movs	r1, #251
   1a52a:	bff9      	ittee	<und>
   1a52c:	2d18      	cmp	r5, #24
   1a52e:	5444      	strb	r4, [r0, r1]
   1a530:	21fb      	movs	r1, #251
   1a532:	3ff9      	subs	r7, #249
   1a534:	2d18      	cmp	r5, #24
   1a536:	5444      	strb	r4, [r0, r1]
   1a538:	a626      	add	r6, pc, #152	(adr r6,1a5d4 <__ieee754_pow+0x94>)
   1a53a:	3ca1      	subs	r4, #161
   1a53c:	5c07      	ldrb	r7, [r0, r0]
   1a53e:	3314      	adds	r3, #20

0001a540 <__ieee754_pow>:
   1a540:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a542:	b0c1      	sub	sp, #260
   1a544:	9221      	str	r2, [sp, #132]
   1a546:	9322      	str	r3, [sp, #136]
   1a548:	9b21      	ldr	r3, [sp, #132]
   1a54a:	9c22      	ldr	r4, [sp, #136]
   1a54c:	1c1d      	adds	r5, r3, #0
   1a54e:	9336      	str	r3, [sp, #216]
   1a550:	4bbf      	ldr	r3, [pc, #764]	(1a850 <.text+0x1a850>)
   1a552:	1c2f      	adds	r7, r5, #0
   1a554:	401f      	ands	r7, r3
   1a556:	9023      	str	r0, [sp, #140]
   1a558:	9124      	str	r1, [sp, #144]
   1a55a:	1c0a      	adds	r2, r1, #0
   1a55c:	1c01      	adds	r1, r0, #0
   1a55e:	1c20      	adds	r0, r4, #0
   1a560:	1c3c      	adds	r4, r7, #0
   1a562:	9237      	str	r2, [sp, #220]
   1a564:	4304      	orrs	r4, r0
   1a566:	d103      	bne.n	1a570 <__ieee754_pow+0x30>
   1a568:	48ba      	ldr	r0, [pc, #744]	(1a854 <.text+0x1a854>)
   1a56a:	49bb      	ldr	r1, [pc, #748]	(1a858 <.text+0x1a858>)
   1a56c:	f000 fd11 	bl	1af92 <.text+0x1af92>
   1a570:	1c0c      	adds	r4, r1, #0
   1a572:	401c      	ands	r4, r3
   1a574:	4bb9      	ldr	r3, [pc, #740]	(1a85c <.text+0x1a85c>)
   1a576:	9135      	str	r1, [sp, #212]
   1a578:	429c      	cmp	r4, r3
   1a57a:	dc0a      	bgt.n	1a592 <__ieee754_pow+0x52>
   1a57c:	429c      	cmp	r4, r3
   1a57e:	d102      	bne.n	1a586 <__ieee754_pow+0x46>
   1a580:	9937      	ldr	r1, [sp, #220]
   1a582:	2900      	cmp	r1, #0
   1a584:	d105      	bne.n	1a592 <__ieee754_pow+0x52>
   1a586:	429f      	cmp	r7, r3
   1a588:	dc03      	bgt.n	1a592 <__ieee754_pow+0x52>
   1a58a:	429f      	cmp	r7, r3
   1a58c:	d109      	bne.n	1a5a2 <__ieee754_pow+0x62>
   1a58e:	2800      	cmp	r0, #0
   1a590:	d007      	beq.n	1a5a2 <__ieee754_pow+0x62>
   1a592:	9821      	ldr	r0, [sp, #132]
   1a594:	9922      	ldr	r1, [sp, #136]
   1a596:	9a23      	ldr	r2, [sp, #140]
   1a598:	9b24      	ldr	r3, [sp, #144]
   1a59a:	f002 fed3 	bl	1d344 <____adddf3_from_thumb>
   1a59e:	f000 fcf8 	bl	1af92 <.text+0x1af92>
   1a5a2:	9a35      	ldr	r2, [sp, #212]
   1a5a4:	2a00      	cmp	r2, #0
   1a5a6:	da2c      	bge.n	1a602 <__ieee754_pow+0xc2>
   1a5a8:	4bad      	ldr	r3, [pc, #692]	(1a860 <.text+0x1a860>)
   1a5aa:	429f      	cmp	r7, r3
   1a5ac:	dd01      	ble.n	1a5b2 <__ieee754_pow+0x72>
   1a5ae:	2302      	movs	r3, #2
   1a5b0:	e013      	b.n	1a5da <__ieee754_pow+0x9a>
   1a5b2:	4bac      	ldr	r3, [pc, #688]	(1a864 <.text+0x1a864>)
   1a5b4:	429f      	cmp	r7, r3
   1a5b6:	dd24      	ble.n	1a602 <__ieee754_pow+0xc2>
   1a5b8:	49ab      	ldr	r1, [pc, #684]	(1a868 <.text+0x1a868>)
   1a5ba:	153b      	asrs	r3, r7, #20
   1a5bc:	185a      	adds	r2, r3, r1
   1a5be:	2a14      	cmp	r2, #20
   1a5c0:	dd0d      	ble.n	1a5de <__ieee754_pow+0x9e>
   1a5c2:	2334      	movs	r3, #52
   1a5c4:	1a9b      	subs	r3, r3, r2
   1a5c6:	1c02      	adds	r2, r0, #0
   1a5c8:	40da      	lsrs	r2, r3
   1a5ca:	1c11      	adds	r1, r2, #0
   1a5cc:	4099      	lsls	r1, r3
   1a5ce:	4281      	cmp	r1, r0
   1a5d0:	d117      	bne.n	1a602 <__ieee754_pow+0xc2>
   1a5d2:	2301      	movs	r3, #1
   1a5d4:	401a      	ands	r2, r3
   1a5d6:	2302      	movs	r3, #2
   1a5d8:	1a9b      	subs	r3, r3, r2
   1a5da:	9334      	str	r3, [sp, #208]
   1a5dc:	e013      	b.n	1a606 <__ieee754_pow+0xc6>
   1a5de:	2800      	cmp	r0, #0
   1a5e0:	d157      	bne.n	1a692 <__ieee754_pow+0x152>
   1a5e2:	2314      	movs	r3, #20
   1a5e4:	1a9b      	subs	r3, r3, r2
   1a5e6:	1c3a      	adds	r2, r7, #0
   1a5e8:	411a      	asrs	r2, r3
   1a5ea:	1c10      	adds	r0, r2, #0
   1a5ec:	4098      	lsls	r0, r3
   1a5ee:	42b8      	cmp	r0, r7
   1a5f0:	d001      	beq.n	1a5f6 <__ieee754_pow+0xb6>
   1a5f2:	f000 fcd4 	bl	1af9e <.text+0x1af9e>
   1a5f6:	2301      	movs	r3, #1
   1a5f8:	401a      	ands	r2, r3
   1a5fa:	2302      	movs	r3, #2
   1a5fc:	1a9b      	subs	r3, r3, r2
   1a5fe:	9334      	str	r3, [sp, #208]
   1a600:	e026      	b.n	1a650 <__ieee754_pow+0x110>
   1a602:	2100      	movs	r1, #0
   1a604:	9134      	str	r1, [sp, #208]
   1a606:	2800      	cmp	r0, #0
   1a608:	d145      	bne.n	1a696 <__ieee754_pow+0x156>
   1a60a:	4b94      	ldr	r3, [pc, #592]	(1a85c <.text+0x1a85c>)
   1a60c:	429f      	cmp	r7, r3
   1a60e:	d11f      	bne.n	1a650 <__ieee754_pow+0x110>
   1a610:	4a96      	ldr	r2, [pc, #600]	(1a86c <.text+0x1a86c>)
   1a612:	9d37      	ldr	r5, [sp, #220]
   1a614:	18a3      	adds	r3, r4, r2
   1a616:	431d      	orrs	r5, r3
   1a618:	d107      	bne.n	1a62a <__ieee754_pow+0xea>
   1a61a:	9821      	ldr	r0, [sp, #132]
   1a61c:	9922      	ldr	r1, [sp, #136]
   1a61e:	1c02      	adds	r2, r0, #0
   1a620:	1c0b      	adds	r3, r1, #0
   1a622:	f002 fe93 	bl	1d34c <____subdf3_from_thumb>
   1a626:	f000 fcb4 	bl	1af92 <.text+0x1af92>
   1a62a:	4b8e      	ldr	r3, [pc, #568]	(1a864 <.text+0x1a864>)
   1a62c:	429c      	cmp	r4, r3
   1a62e:	dd06      	ble.n	1a63e <__ieee754_pow+0xfe>
   1a630:	9836      	ldr	r0, [sp, #216]
   1a632:	2800      	cmp	r0, #0
   1a634:	db01      	blt.n	1a63a <__ieee754_pow+0xfa>
   1a636:	f000 fcb8 	bl	1afaa <.text+0x1afaa>
   1a63a:	f000 fca8 	bl	1af8e <.text+0x1af8e>
   1a63e:	9936      	ldr	r1, [sp, #216]
   1a640:	2900      	cmp	r1, #0
   1a642:	db01      	blt.n	1a648 <__ieee754_pow+0x108>
   1a644:	f000 fca3 	bl	1af8e <.text+0x1af8e>
   1a648:	9a22      	ldr	r2, [sp, #136]
   1a64a:	9d21      	ldr	r5, [sp, #132]
   1a64c:	4694      	mov	ip, r2
   1a64e:	e053      	b.n	1a6f8 <__ieee754_pow+0x1b8>
   1a650:	4b87      	ldr	r3, [pc, #540]	(1a870 <.text+0x1a870>)
   1a652:	429f      	cmp	r7, r3
   1a654:	d10a      	bne.n	1a66c <__ieee754_pow+0x12c>
   1a656:	9936      	ldr	r1, [sp, #216]
   1a658:	2900      	cmp	r1, #0
   1a65a:	db02      	blt.n	1a662 <__ieee754_pow+0x122>
   1a65c:	9a23      	ldr	r2, [sp, #140]
   1a65e:	9b24      	ldr	r3, [sp, #144]
   1a660:	e086      	b.n	1a770 <__ieee754_pow+0x230>
   1a662:	487c      	ldr	r0, [pc, #496]	(1a854 <.text+0x1a854>)
   1a664:	497c      	ldr	r1, [pc, #496]	(1a858 <.text+0x1a858>)
   1a666:	9a23      	ldr	r2, [sp, #140]
   1a668:	9b24      	ldr	r3, [sp, #144]
   1a66a:	e05c      	b.n	1a726 <__ieee754_pow+0x1e6>
   1a66c:	2380      	movs	r3, #128
   1a66e:	05db      	lsls	r3, r3, #23
   1a670:	429d      	cmp	r5, r3
   1a672:	d102      	bne.n	1a67a <__ieee754_pow+0x13a>
   1a674:	9823      	ldr	r0, [sp, #140]
   1a676:	9924      	ldr	r1, [sp, #144]
   1a678:	e068      	b.n	1a74c <__ieee754_pow+0x20c>
   1a67a:	4b7e      	ldr	r3, [pc, #504]	(1a874 <.text+0x1a874>)
   1a67c:	429d      	cmp	r5, r3
   1a67e:	d10a      	bne.n	1a696 <__ieee754_pow+0x156>
   1a680:	9b35      	ldr	r3, [sp, #212]
   1a682:	2b00      	cmp	r3, #0
   1a684:	db07      	blt.n	1a696 <__ieee754_pow+0x156>
   1a686:	9823      	ldr	r0, [sp, #140]
   1a688:	9924      	ldr	r1, [sp, #144]
   1a68a:	f000 feef 	bl	1b46c <__ieee754_sqrt>
   1a68e:	f000 fc80 	bl	1af92 <.text+0x1af92>
   1a692:	2500      	movs	r5, #0
   1a694:	9534      	str	r5, [sp, #208]
   1a696:	9823      	ldr	r0, [sp, #140]
   1a698:	9924      	ldr	r1, [sp, #144]
   1a69a:	f002 fb73 	bl	1cd84 <fabs>
   1a69e:	1c05      	adds	r5, r0, #0
   1a6a0:	9837      	ldr	r0, [sp, #220]
   1a6a2:	1c0e      	adds	r6, r1, #0
   1a6a4:	2800      	cmp	r0, #0
   1a6a6:	d12f      	bne.n	1a708 <__ieee754_pow+0x1c8>
   1a6a8:	4b6c      	ldr	r3, [pc, #432]	(1a85c <.text+0x1a85c>)
   1a6aa:	429c      	cmp	r4, r3
   1a6ac:	d004      	beq.n	1a6b8 <__ieee754_pow+0x178>
   1a6ae:	2c00      	cmp	r4, #0
   1a6b0:	d002      	beq.n	1a6b8 <__ieee754_pow+0x178>
   1a6b2:	4b6f      	ldr	r3, [pc, #444]	(1a870 <.text+0x1a870>)
   1a6b4:	429c      	cmp	r4, r3
   1a6b6:	d127      	bne.n	1a708 <__ieee754_pow+0x1c8>
   1a6b8:	9936      	ldr	r1, [sp, #216]
   1a6ba:	2900      	cmp	r1, #0
   1a6bc:	da07      	bge.n	1a6ce <__ieee754_pow+0x18e>
   1a6be:	1c2a      	adds	r2, r5, #0
   1a6c0:	1c33      	adds	r3, r6, #0
   1a6c2:	4864      	ldr	r0, [pc, #400]	(1a854 <.text+0x1a854>)
   1a6c4:	4964      	ldr	r1, [pc, #400]	(1a858 <.text+0x1a858>)
   1a6c6:	f002 fe4d 	bl	1d364 <____divdf3_from_thumb>
   1a6ca:	1c05      	adds	r5, r0, #0
   1a6cc:	1c0e      	adds	r6, r1, #0
   1a6ce:	9a35      	ldr	r2, [sp, #212]
   1a6d0:	2a00      	cmp	r2, #0
   1a6d2:	db01      	blt.n	1a6d8 <__ieee754_pow+0x198>
   1a6d4:	f000 fc60 	bl	1af98 <.text+0x1af98>
   1a6d8:	4864      	ldr	r0, [pc, #400]	(1a86c <.text+0x1a86c>)
   1a6da:	9934      	ldr	r1, [sp, #208]
   1a6dc:	1823      	adds	r3, r4, r0
   1a6de:	4319      	orrs	r1, r3
   1a6e0:	d104      	bne.n	1a6ec <__ieee754_pow+0x1ac>
   1a6e2:	1c28      	adds	r0, r5, #0
   1a6e4:	1c31      	adds	r1, r6, #0
   1a6e6:	1c2a      	adds	r2, r5, #0
   1a6e8:	1c33      	adds	r3, r6, #0
   1a6ea:	e018      	b.n	1a71e <__ieee754_pow+0x1de>
   1a6ec:	9a34      	ldr	r2, [sp, #208]
   1a6ee:	2a01      	cmp	r2, #1
   1a6f0:	d001      	beq.n	1a6f6 <__ieee754_pow+0x1b6>
   1a6f2:	f000 fc51 	bl	1af98 <.text+0x1af98>
   1a6f6:	46b4      	mov	ip, r6
   1a6f8:	2080      	movs	r0, #128
   1a6fa:	0600      	lsls	r0, r0, #24
   1a6fc:	182b      	adds	r3, r5, r0
   1a6fe:	4664      	mov	r4, ip
   1a700:	9321      	str	r3, [sp, #132]
   1a702:	9422      	str	r4, [sp, #136]
   1a704:	f000 fc51 	bl	1afaa <.text+0x1afaa>
   1a708:	9935      	ldr	r1, [sp, #212]
   1a70a:	9a34      	ldr	r2, [sp, #208]
   1a70c:	0fcb      	lsrs	r3, r1, #31
   1a70e:	3b01      	subs	r3, #1
   1a710:	9325      	str	r3, [sp, #148]
   1a712:	4313      	orrs	r3, r2
   1a714:	d10b      	bne.n	1a72e <__ieee754_pow+0x1ee>
   1a716:	9823      	ldr	r0, [sp, #140]
   1a718:	9924      	ldr	r1, [sp, #144]
   1a71a:	1c02      	adds	r2, r0, #0
   1a71c:	1c0b      	adds	r3, r1, #0
   1a71e:	f002 fe15 	bl	1d34c <____subdf3_from_thumb>
   1a722:	1c02      	adds	r2, r0, #0
   1a724:	1c0b      	adds	r3, r1, #0
   1a726:	f002 fe1d 	bl	1d364 <____divdf3_from_thumb>
   1a72a:	f000 fc32 	bl	1af92 <.text+0x1af92>
   1a72e:	4b52      	ldr	r3, [pc, #328]	(1a878 <.text+0x1a878>)
   1a730:	429f      	cmp	r7, r3
   1a732:	dc00      	bgt.n	1a736 <__ieee754_pow+0x1f6>
   1a734:	e086      	b.n	1a844 <__ieee754_pow+0x304>
   1a736:	4b51      	ldr	r3, [pc, #324]	(1a87c <.text+0x1a87c>)
   1a738:	429f      	cmp	r7, r3
   1a73a:	dd11      	ble.n	1a760 <__ieee754_pow+0x220>
   1a73c:	4b49      	ldr	r3, [pc, #292]	(1a864 <.text+0x1a864>)
   1a73e:	429c      	cmp	r4, r3
   1a740:	dc08      	bgt.n	1a754 <__ieee754_pow+0x214>
   1a742:	9b36      	ldr	r3, [sp, #216]
   1a744:	2b00      	cmp	r3, #0
   1a746:	da1d      	bge.n	1a784 <__ieee754_pow+0x244>
   1a748:	484d      	ldr	r0, [pc, #308]	(1a880 <.text+0x1a880>)
   1a74a:	494e      	ldr	r1, [pc, #312]	(1a884 <.text+0x1a884>)
   1a74c:	1c02      	adds	r2, r0, #0
   1a74e:	1c0b      	adds	r3, r1, #0
   1a750:	f000 fc1a 	bl	1af88 <.text+0x1af88>
   1a754:	9d36      	ldr	r5, [sp, #216]
   1a756:	2d00      	cmp	r5, #0
   1a758:	dc01      	bgt.n	1a75e <__ieee754_pow+0x21e>
   1a75a:	f000 fc18 	bl	1af8e <.text+0x1af8e>
   1a75e:	e7f3      	b.n	1a748 <__ieee754_pow+0x208>
   1a760:	4b49      	ldr	r3, [pc, #292]	(1a888 <.text+0x1a888>)
   1a762:	429c      	cmp	r4, r3
   1a764:	dc08      	bgt.n	1a778 <__ieee754_pow+0x238>
   1a766:	9936      	ldr	r1, [sp, #216]
   1a768:	2900      	cmp	r1, #0
   1a76a:	dbed      	blt.n	1a748 <__ieee754_pow+0x208>
   1a76c:	4a47      	ldr	r2, [pc, #284]	(1a88c <.text+0x1a88c>)
   1a76e:	4b48      	ldr	r3, [pc, #288]	(1a890 <.text+0x1a890>)
   1a770:	9221      	str	r2, [sp, #132]
   1a772:	9322      	str	r3, [sp, #136]
   1a774:	f000 fc19 	bl	1afaa <.text+0x1afaa>
   1a778:	4b3d      	ldr	r3, [pc, #244]	(1a870 <.text+0x1a870>)
   1a77a:	429c      	cmp	r4, r3
   1a77c:	dd08      	ble.n	1a790 <__ieee754_pow+0x250>
   1a77e:	9b36      	ldr	r3, [sp, #216]
   1a780:	2b00      	cmp	r3, #0
   1a782:	dce1      	bgt.n	1a748 <__ieee754_pow+0x208>
   1a784:	4c41      	ldr	r4, [pc, #260]	(1a88c <.text+0x1a88c>)
   1a786:	4d42      	ldr	r5, [pc, #264]	(1a890 <.text+0x1a890>)
   1a788:	9421      	str	r4, [sp, #132]
   1a78a:	9522      	str	r5, [sp, #136]
   1a78c:	f000 fc0d 	bl	1afaa <.text+0x1afaa>
   1a790:	1c28      	adds	r0, r5, #0
   1a792:	1c31      	adds	r1, r6, #0
   1a794:	4a2f      	ldr	r2, [pc, #188]	(1a854 <.text+0x1a854>)
   1a796:	4b30      	ldr	r3, [pc, #192]	(1a858 <.text+0x1a858>)
   1a798:	f002 fdd8 	bl	1d34c <____subdf3_from_thumb>
   1a79c:	4a3d      	ldr	r2, [pc, #244]	(1a894 <.text+0x1a894>)
   1a79e:	4b3e      	ldr	r3, [pc, #248]	(1a898 <.text+0x1a898>)
   1a7a0:	1c04      	adds	r4, r0, #0
   1a7a2:	1c0d      	adds	r5, r1, #0
   1a7a4:	f002 fdd6 	bl	1d354 <____muldf3_from_thumb>
   1a7a8:	4a3c      	ldr	r2, [pc, #240]	(1a89c <.text+0x1a89c>)
   1a7aa:	4b3d      	ldr	r3, [pc, #244]	(1a8a0 <.text+0x1a8a0>)
   1a7ac:	901f      	str	r0, [sp, #124]
   1a7ae:	9120      	str	r1, [sp, #128]
   1a7b0:	1c20      	adds	r0, r4, #0
   1a7b2:	1c29      	adds	r1, r5, #0
   1a7b4:	f002 fdce 	bl	1d354 <____muldf3_from_thumb>
   1a7b8:	1c22      	adds	r2, r4, #0
   1a7ba:	901d      	str	r0, [sp, #116]
   1a7bc:	911e      	str	r1, [sp, #120]
   1a7be:	1c2b      	adds	r3, r5, #0
   1a7c0:	1c20      	adds	r0, r4, #0
   1a7c2:	1c29      	adds	r1, r5, #0
   1a7c4:	f002 fdc6 	bl	1d354 <____muldf3_from_thumb>
   1a7c8:	4a36      	ldr	r2, [pc, #216]	(1a8a4 <.text+0x1a8a4>)
   1a7ca:	4b37      	ldr	r3, [pc, #220]	(1a8a8 <.text+0x1a8a8>)
   1a7cc:	1c06      	adds	r6, r0, #0
   1a7ce:	1c0f      	adds	r7, r1, #0
   1a7d0:	1c20      	adds	r0, r4, #0
   1a7d2:	1c29      	adds	r1, r5, #0
   1a7d4:	f002 fdbe 	bl	1d354 <____muldf3_from_thumb>
   1a7d8:	4a34      	ldr	r2, [pc, #208]	(1a8ac <.text+0x1a8ac>)
   1a7da:	4b35      	ldr	r3, [pc, #212]	(1a8b0 <.text+0x1a8b0>)
   1a7dc:	f002 fdb2 	bl	1d344 <____adddf3_from_thumb>
   1a7e0:	1c02      	adds	r2, r0, #0
   1a7e2:	1c0b      	adds	r3, r1, #0
   1a7e4:	1c20      	adds	r0, r4, #0
   1a7e6:	1c29      	adds	r1, r5, #0
   1a7e8:	f002 fdb4 	bl	1d354 <____muldf3_from_thumb>
   1a7ec:	1c02      	adds	r2, r0, #0
   1a7ee:	1c0b      	adds	r3, r1, #0
   1a7f0:	4830      	ldr	r0, [pc, #192]	(1a8b4 <.text+0x1a8b4>)
   1a7f2:	4931      	ldr	r1, [pc, #196]	(1a8b8 <.text+0x1a8b8>)
   1a7f4:	f002 fdaa 	bl	1d34c <____subdf3_from_thumb>
   1a7f8:	1c02      	adds	r2, r0, #0
   1a7fa:	1c0b      	adds	r3, r1, #0
   1a7fc:	1c30      	adds	r0, r6, #0
   1a7fe:	1c39      	adds	r1, r7, #0
   1a800:	f002 fda8 	bl	1d354 <____muldf3_from_thumb>
   1a804:	4a2d      	ldr	r2, [pc, #180]	(1a8bc <.text+0x1a8bc>)
   1a806:	4b2e      	ldr	r3, [pc, #184]	(1a8c0 <.text+0x1a8c0>)
   1a808:	f002 fda4 	bl	1d354 <____muldf3_from_thumb>
   1a80c:	1c02      	adds	r2, r0, #0
   1a80e:	1c0b      	adds	r3, r1, #0
   1a810:	981d      	ldr	r0, [sp, #116]
   1a812:	991e      	ldr	r1, [sp, #120]
   1a814:	f002 fd96 	bl	1d344 <____adddf3_from_thumb>
   1a818:	1c05      	adds	r5, r0, #0
   1a81a:	1c0e      	adds	r6, r1, #0
   1a81c:	1c2a      	adds	r2, r5, #0
   1a81e:	1c33      	adds	r3, r6, #0
   1a820:	981f      	ldr	r0, [sp, #124]
   1a822:	9920      	ldr	r1, [sp, #128]
   1a824:	f002 fd8e 	bl	1d344 <____adddf3_from_thumb>
   1a828:	2400      	movs	r4, #0
   1a82a:	1c03      	adds	r3, r0, #0
   1a82c:	932c      	str	r3, [sp, #176]
   1a82e:	942d      	str	r4, [sp, #180]
   1a830:	1c21      	adds	r1, r4, #0
   1a832:	9a1f      	ldr	r2, [sp, #124]
   1a834:	9b20      	ldr	r3, [sp, #128]
   1a836:	f002 fd89 	bl	1d34c <____subdf3_from_thumb>
   1a83a:	1c02      	adds	r2, r0, #0
   1a83c:	1c0b      	adds	r3, r1, #0
   1a83e:	1c28      	adds	r0, r5, #0
   1a840:	1c31      	adds	r1, r6, #0
   1a842:	e1d4      	b.n	1abee <.text+0x1abee>
   1a844:	4b1f      	ldr	r3, [pc, #124]	(1a8c4 <.text+0x1a8c4>)
   1a846:	429c      	cmp	r4, r3
   1a848:	dd3e      	ble.n	1a8c8 <.text+0x1a8c8>
   1a84a:	2200      	movs	r2, #0
   1a84c:	e046      	b.n	1a8dc <.text+0x1a8dc>
   1a84e:	0000      	lsls	r0, r0, #0
   1a850:	ffff 7fff 	undefined
   1a854:	0000      	lsls	r0, r0, #0
   1a856:	3ff0      	subs	r7, #240
   1a858:	0000      	lsls	r0, r0, #0
   1a85a:	0000      	lsls	r0, r0, #0
   1a85c:	0000      	lsls	r0, r0, #0
   1a85e:	7ff0      	ldrb	r0, [r6, #31]
   1a860:	ffff 433f 	vrsra.u32	d20, d31, #1
   1a864:	ffff 3fef 	undefined
   1a868:	fc01 ffff 	stc2	15, cr15, [r1], {255}
   1a86c:	0000      	lsls	r0, r0, #0
   1a86e:	c010      	stmia	r0!, {r4}
   1a870:	0000      	lsls	r0, r0, #0
   1a872:	3ff0      	subs	r7, #240
   1a874:	0000      	lsls	r0, r0, #0
   1a876:	3fe0      	subs	r7, #224
   1a878:	0000      	lsls	r0, r0, #0
   1a87a:	41e0      	rors	r0, r4
   1a87c:	0000      	lsls	r0, r0, #0
   1a87e:	43f0      	mvns	r0, r6
   1a880:	e43c      	b.n	1a0fc <powf+0xa4>
   1a882:	7e37      	ldrb	r7, [r6, #24]
   1a884:	759c      	strb	r4, [r3, #22]
   1a886:	8800      	ldrh	r0, [r0, #0]
   1a888:	fffe 3fef 	undefined
	...
   1a894:	1547      	asrs	r7, r0, #21
   1a896:	3ff7      	subs	r7, #247
   1a898:	0000      	lsls	r0, r0, #0
   1a89a:	6000      	str	r0, [r0, #0]
   1a89c:	ae0b      	add	r6, sp, #44
   1a89e:	3e54      	subs	r6, #84
   1a8a0:	df44      	svc	68
   1a8a2:	f85d 0000 	ldr.w	r0, [sp, r0]
   1a8a6:	bfd0      	nop	{13}
   1a8a8:	0000      	lsls	r0, r0, #0
   1a8aa:	0000      	lsls	r0, r0, #0
   1a8ac:	5555      	strb	r5, [r2, r5]
   1a8ae:	3fd5      	subs	r7, #213
   1a8b0:	5555      	strb	r5, [r2, r5]
   1a8b2:	5555      	strb	r5, [r2, r5]
   1a8b4:	0000      	lsls	r0, r0, #0
   1a8b6:	3fe0      	subs	r7, #224
   1a8b8:	0000      	lsls	r0, r0, #0
   1a8ba:	0000      	lsls	r0, r0, #0
   1a8bc:	1547      	asrs	r7, r0, #21
   1a8be:	bff7      	itett	<und>
   1a8c0:	82fe      	strh	r6, [r7, #22]
   1a8c2:	652b      	str	r3, [r5, #80]
   1a8c4:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
   1a8c8:	1c31      	adds	r1, r6, #0
   1a8ca:	4bd1      	ldr	r3, [pc, #836]	(1ac10 <.text+0x1ac10>)
   1a8cc:	4acf      	ldr	r2, [pc, #828]	(1ac0c <.text+0x1ac0c>)
   1a8ce:	1c28      	adds	r0, r5, #0
   1a8d0:	f002 fd40 	bl	1d354 <____muldf3_from_thumb>
   1a8d4:	2235      	movs	r2, #53
   1a8d6:	1c0e      	adds	r6, r1, #0
   1a8d8:	1c04      	adds	r4, r0, #0
   1a8da:	4252      	negs	r2, r2
   1a8dc:	1523      	asrs	r3, r4, #20
   1a8de:	18d2      	adds	r2, r2, r3
   1a8e0:	4bcc      	ldr	r3, [pc, #816]	(1ac14 <.text+0x1ac14>)
   1a8e2:	1c21      	adds	r1, r4, #0
   1a8e4:	4019      	ands	r1, r3
   1a8e6:	4bcc      	ldr	r3, [pc, #816]	(1ac18 <.text+0x1ac18>)
   1a8e8:	48cc      	ldr	r0, [pc, #816]	(1ac1c <.text+0x1ac1c>)
   1a8ea:	430b      	orrs	r3, r1
   1a8ec:	9340      	str	r3, [sp, #256]
   1a8ee:	4bcc      	ldr	r3, [pc, #816]	(1ac20 <.text+0x1ac20>)
   1a8f0:	1810      	adds	r0, r2, r0
   1a8f2:	903e      	str	r0, [sp, #248]
   1a8f4:	4299      	cmp	r1, r3
   1a8f6:	dd0c      	ble.n	1a912 <.text+0x1a912>
   1a8f8:	4bca      	ldr	r3, [pc, #808]	(1ac24 <.text+0x1ac24>)
   1a8fa:	4299      	cmp	r1, r3
   1a8fc:	dc02      	bgt.n	1a904 <.text+0x1a904>
   1a8fe:	2201      	movs	r2, #1
   1a900:	9233      	str	r2, [sp, #204]
   1a902:	e008      	b.n	1a916 <.text+0x1a916>
   1a904:	9c40      	ldr	r4, [sp, #256]
   1a906:	4bc8      	ldr	r3, [pc, #800]	(1ac28 <.text+0x1ac28>)
   1a908:	48c8      	ldr	r0, [pc, #800]	(1ac2c <.text+0x1ac2c>)
   1a90a:	18d3      	adds	r3, r2, r3
   1a90c:	1824      	adds	r4, r4, r0
   1a90e:	933e      	str	r3, [sp, #248]
   1a910:	9440      	str	r4, [sp, #256]
   1a912:	2100      	movs	r1, #0
   1a914:	9133      	str	r1, [sp, #204]
   1a916:	9b40      	ldr	r3, [sp, #256]
   1a918:	1c34      	adds	r4, r6, #0
   1a91a:	9a33      	ldr	r2, [sp, #204]
   1a91c:	933c      	str	r3, [sp, #240]
   1a91e:	943d      	str	r4, [sp, #244]
   1a920:	4bc3      	ldr	r3, [pc, #780]	(1ac30 <.text+0x1ac30>)
   1a922:	00d2      	lsls	r2, r2, #3
   1a924:	18d3      	adds	r3, r2, r3
   1a926:	681e      	ldr	r6, [r3, #0]
   1a928:	685f      	ldr	r7, [r3, #4]
   1a92a:	921c      	str	r2, [sp, #112]
   1a92c:	1c3b      	adds	r3, r7, #0
   1a92e:	1c32      	adds	r2, r6, #0
   1a930:	983c      	ldr	r0, [sp, #240]
   1a932:	993d      	ldr	r1, [sp, #244]
   1a934:	f002 fd0a 	bl	1d34c <____subdf3_from_thumb>
   1a938:	1c32      	adds	r2, r6, #0
   1a93a:	1c3b      	adds	r3, r7, #0
   1a93c:	901a      	str	r0, [sp, #104]
   1a93e:	911b      	str	r1, [sp, #108]
   1a940:	983c      	ldr	r0, [sp, #240]
   1a942:	993d      	ldr	r1, [sp, #244]
   1a944:	f002 fcfe 	bl	1d344 <____adddf3_from_thumb>
   1a948:	1c02      	adds	r2, r0, #0
   1a94a:	1c0b      	adds	r3, r1, #0
   1a94c:	48b9      	ldr	r0, [pc, #740]	(1ac34 <.text+0x1ac34>)
   1a94e:	49ba      	ldr	r1, [pc, #744]	(1ac38 <.text+0x1ac38>)
   1a950:	f002 fd08 	bl	1d364 <____divdf3_from_thumb>
   1a954:	9018      	str	r0, [sp, #96]
   1a956:	9119      	str	r1, [sp, #100]
   1a958:	9a18      	ldr	r2, [sp, #96]
   1a95a:	9b19      	ldr	r3, [sp, #100]
   1a95c:	981a      	ldr	r0, [sp, #104]
   1a95e:	991b      	ldr	r1, [sp, #108]
   1a960:	f002 fcf8 	bl	1d354 <____muldf3_from_thumb>
   1a964:	2400      	movs	r4, #0
   1a966:	1c03      	adds	r3, r0, #0
   1a968:	9338      	str	r3, [sp, #224]
   1a96a:	9439      	str	r4, [sp, #228]
   1a96c:	9b40      	ldr	r3, [sp, #256]
   1a96e:	9016      	str	r0, [sp, #88]
   1a970:	9117      	str	r1, [sp, #92]
   1a972:	9c33      	ldr	r4, [sp, #204]
   1a974:	1058      	asrs	r0, r3, #1
   1a976:	2380      	movs	r3, #128
   1a978:	059b      	lsls	r3, r3, #22
   1a97a:	2580      	movs	r5, #128
   1a97c:	4318      	orrs	r0, r3
   1a97e:	032d      	lsls	r5, r5, #12
   1a980:	04a3      	lsls	r3, r4, #18
   1a982:	49ae      	ldr	r1, [pc, #696]	(1ac3c <.text+0x1ac3c>)
   1a984:	4aae      	ldr	r2, [pc, #696]	(1ac40 <.text+0x1ac40>)
   1a986:	195b      	adds	r3, r3, r5
   1a988:	18c1      	adds	r1, r0, r3
   1a98a:	1c0c      	adds	r4, r1, #0
   1a98c:	1c15      	adds	r5, r2, #0
   1a98e:	1c2b      	adds	r3, r5, #0
   1a990:	1c22      	adds	r2, r4, #0
   1a992:	9838      	ldr	r0, [sp, #224]
   1a994:	9939      	ldr	r1, [sp, #228]
   1a996:	f002 fcdd 	bl	1d354 <____muldf3_from_thumb>
   1a99a:	1c02      	adds	r2, r0, #0
   1a99c:	1c0b      	adds	r3, r1, #0
   1a99e:	981a      	ldr	r0, [sp, #104]
   1a9a0:	991b      	ldr	r1, [sp, #108]
   1a9a2:	f002 fcd3 	bl	1d34c <____subdf3_from_thumb>
   1a9a6:	1c32      	adds	r2, r6, #0
   1a9a8:	9014      	str	r0, [sp, #80]
   1a9aa:	9115      	str	r1, [sp, #84]
   1a9ac:	1c3b      	adds	r3, r7, #0
   1a9ae:	1c20      	adds	r0, r4, #0
   1a9b0:	1c29      	adds	r1, r5, #0
   1a9b2:	f002 fccb 	bl	1d34c <____subdf3_from_thumb>
   1a9b6:	1c02      	adds	r2, r0, #0
   1a9b8:	1c0b      	adds	r3, r1, #0
   1a9ba:	983c      	ldr	r0, [sp, #240]
   1a9bc:	993d      	ldr	r1, [sp, #244]
   1a9be:	f002 fcc5 	bl	1d34c <____subdf3_from_thumb>
   1a9c2:	1c02      	adds	r2, r0, #0
   1a9c4:	1c0b      	adds	r3, r1, #0
   1a9c6:	9838      	ldr	r0, [sp, #224]
   1a9c8:	9939      	ldr	r1, [sp, #228]
   1a9ca:	f002 fcc3 	bl	1d354 <____muldf3_from_thumb>
   1a9ce:	1c02      	adds	r2, r0, #0
   1a9d0:	1c0b      	adds	r3, r1, #0
   1a9d2:	9814      	ldr	r0, [sp, #80]
   1a9d4:	9915      	ldr	r1, [sp, #84]
   1a9d6:	f002 fcb9 	bl	1d34c <____subdf3_from_thumb>
   1a9da:	1c02      	adds	r2, r0, #0
   1a9dc:	1c0b      	adds	r3, r1, #0
   1a9de:	9818      	ldr	r0, [sp, #96]
   1a9e0:	9919      	ldr	r1, [sp, #100]
   1a9e2:	f002 fcb7 	bl	1d354 <____muldf3_from_thumb>
   1a9e6:	9012      	str	r0, [sp, #72]
   1a9e8:	9113      	str	r1, [sp, #76]
   1a9ea:	9816      	ldr	r0, [sp, #88]
   1a9ec:	9917      	ldr	r1, [sp, #92]
   1a9ee:	1c02      	adds	r2, r0, #0
   1a9f0:	1c0b      	adds	r3, r1, #0
   1a9f2:	f002 fcaf 	bl	1d354 <____muldf3_from_thumb>
   1a9f6:	1c04      	adds	r4, r0, #0
   1a9f8:	1c0d      	adds	r5, r1, #0
   1a9fa:	1c22      	adds	r2, r4, #0
   1a9fc:	1c2b      	adds	r3, r5, #0
   1a9fe:	f002 fca9 	bl	1d354 <____muldf3_from_thumb>
   1aa02:	4a90      	ldr	r2, [pc, #576]	(1ac44 <.text+0x1ac44>)
   1aa04:	4b90      	ldr	r3, [pc, #576]	(1ac48 <.text+0x1ac48>)
   1aa06:	1c06      	adds	r6, r0, #0
   1aa08:	1c0f      	adds	r7, r1, #0
   1aa0a:	1c20      	adds	r0, r4, #0
   1aa0c:	1c29      	adds	r1, r5, #0
   1aa0e:	f002 fca1 	bl	1d354 <____muldf3_from_thumb>
   1aa12:	4a8e      	ldr	r2, [pc, #568]	(1ac4c <.text+0x1ac4c>)
   1aa14:	4b8e      	ldr	r3, [pc, #568]	(1ac50 <.text+0x1ac50>)
   1aa16:	f002 fc95 	bl	1d344 <____adddf3_from_thumb>
   1aa1a:	1c02      	adds	r2, r0, #0
   1aa1c:	1c0b      	adds	r3, r1, #0
   1aa1e:	1c20      	adds	r0, r4, #0
   1aa20:	1c29      	adds	r1, r5, #0
   1aa22:	f002 fc97 	bl	1d354 <____muldf3_from_thumb>
   1aa26:	4a8b      	ldr	r2, [pc, #556]	(1ac54 <.text+0x1ac54>)
   1aa28:	4b8b      	ldr	r3, [pc, #556]	(1ac58 <.text+0x1ac58>)
   1aa2a:	f002 fc8b 	bl	1d344 <____adddf3_from_thumb>
   1aa2e:	1c02      	adds	r2, r0, #0
   1aa30:	1c0b      	adds	r3, r1, #0
   1aa32:	1c20      	adds	r0, r4, #0
   1aa34:	1c29      	adds	r1, r5, #0
   1aa36:	f002 fc8d 	bl	1d354 <____muldf3_from_thumb>
   1aa3a:	4a88      	ldr	r2, [pc, #544]	(1ac5c <.text+0x1ac5c>)
   1aa3c:	4b88      	ldr	r3, [pc, #544]	(1ac60 <.text+0x1ac60>)
   1aa3e:	f002 fc81 	bl	1d344 <____adddf3_from_thumb>
   1aa42:	1c02      	adds	r2, r0, #0
   1aa44:	1c0b      	adds	r3, r1, #0
   1aa46:	1c20      	adds	r0, r4, #0
   1aa48:	1c29      	adds	r1, r5, #0
   1aa4a:	f002 fc83 	bl	1d354 <____muldf3_from_thumb>
   1aa4e:	4a85      	ldr	r2, [pc, #532]	(1ac64 <.text+0x1ac64>)
   1aa50:	4b85      	ldr	r3, [pc, #532]	(1ac68 <.text+0x1ac68>)
   1aa52:	f002 fc77 	bl	1d344 <____adddf3_from_thumb>
   1aa56:	1c02      	adds	r2, r0, #0
   1aa58:	1c0b      	adds	r3, r1, #0
   1aa5a:	1c20      	adds	r0, r4, #0
   1aa5c:	1c29      	adds	r1, r5, #0
   1aa5e:	f002 fc79 	bl	1d354 <____muldf3_from_thumb>
   1aa62:	4a82      	ldr	r2, [pc, #520]	(1ac6c <.text+0x1ac6c>)
   1aa64:	4b82      	ldr	r3, [pc, #520]	(1ac70 <.text+0x1ac70>)
   1aa66:	f002 fc6d 	bl	1d344 <____adddf3_from_thumb>
   1aa6a:	1c02      	adds	r2, r0, #0
   1aa6c:	1c0b      	adds	r3, r1, #0
   1aa6e:	1c30      	adds	r0, r6, #0
   1aa70:	1c39      	adds	r1, r7, #0
   1aa72:	f002 fc6f 	bl	1d354 <____muldf3_from_thumb>
   1aa76:	9a16      	ldr	r2, [sp, #88]
   1aa78:	9b17      	ldr	r3, [sp, #92]
   1aa7a:	1c04      	adds	r4, r0, #0
   1aa7c:	1c0d      	adds	r5, r1, #0
   1aa7e:	9838      	ldr	r0, [sp, #224]
   1aa80:	9939      	ldr	r1, [sp, #228]
   1aa82:	f002 fc5f 	bl	1d344 <____adddf3_from_thumb>
   1aa86:	1c02      	adds	r2, r0, #0
   1aa88:	1c0b      	adds	r3, r1, #0
   1aa8a:	9812      	ldr	r0, [sp, #72]
   1aa8c:	9913      	ldr	r1, [sp, #76]
   1aa8e:	f002 fc61 	bl	1d354 <____muldf3_from_thumb>
   1aa92:	1c02      	adds	r2, r0, #0
   1aa94:	1c0b      	adds	r3, r1, #0
   1aa96:	1c20      	adds	r0, r4, #0
   1aa98:	1c29      	adds	r1, r5, #0
   1aa9a:	f002 fc53 	bl	1d344 <____adddf3_from_thumb>
   1aa9e:	9010      	str	r0, [sp, #64]
   1aaa0:	9111      	str	r1, [sp, #68]
   1aaa2:	9838      	ldr	r0, [sp, #224]
   1aaa4:	9939      	ldr	r1, [sp, #228]
   1aaa6:	1c02      	adds	r2, r0, #0
   1aaa8:	1c0b      	adds	r3, r1, #0
   1aaaa:	f002 fc53 	bl	1d354 <____muldf3_from_thumb>
   1aaae:	4a71      	ldr	r2, [pc, #452]	(1ac74 <.text+0x1ac74>)
   1aab0:	4b71      	ldr	r3, [pc, #452]	(1ac78 <.text+0x1ac78>)
   1aab2:	1c06      	adds	r6, r0, #0
   1aab4:	1c0f      	adds	r7, r1, #0
   1aab6:	f002 fc45 	bl	1d344 <____adddf3_from_thumb>
   1aaba:	9a10      	ldr	r2, [sp, #64]
   1aabc:	9b11      	ldr	r3, [sp, #68]
   1aabe:	f002 fc41 	bl	1d344 <____adddf3_from_thumb>
   1aac2:	2400      	movs	r4, #0
   1aac4:	1c25      	adds	r5, r4, #0
   1aac6:	1c03      	adds	r3, r0, #0
   1aac8:	1c04      	adds	r4, r0, #0
   1aaca:	1c1a      	adds	r2, r3, #0
   1aacc:	9838      	ldr	r0, [sp, #224]
   1aace:	9939      	ldr	r1, [sp, #228]
   1aad0:	1c2b      	adds	r3, r5, #0
   1aad2:	f002 fc3f 	bl	1d354 <____muldf3_from_thumb>
   1aad6:	1c22      	adds	r2, r4, #0
   1aad8:	1c2b      	adds	r3, r5, #0
   1aada:	900e      	str	r0, [sp, #56]
   1aadc:	910f      	str	r1, [sp, #60]
   1aade:	9812      	ldr	r0, [sp, #72]
   1aae0:	9913      	ldr	r1, [sp, #76]
   1aae2:	f002 fc37 	bl	1d354 <____muldf3_from_thumb>
   1aae6:	4a63      	ldr	r2, [pc, #396]	(1ac74 <.text+0x1ac74>)
   1aae8:	4b63      	ldr	r3, [pc, #396]	(1ac78 <.text+0x1ac78>)
   1aaea:	900c      	str	r0, [sp, #48]
   1aaec:	910d      	str	r1, [sp, #52]
   1aaee:	1c20      	adds	r0, r4, #0
   1aaf0:	1c29      	adds	r1, r5, #0
   1aaf2:	f002 fc2b 	bl	1d34c <____subdf3_from_thumb>
   1aaf6:	1c32      	adds	r2, r6, #0
   1aaf8:	1c3b      	adds	r3, r7, #0
   1aafa:	f002 fc27 	bl	1d34c <____subdf3_from_thumb>
   1aafe:	1c02      	adds	r2, r0, #0
   1ab00:	1c0b      	adds	r3, r1, #0
   1ab02:	9810      	ldr	r0, [sp, #64]
   1ab04:	9911      	ldr	r1, [sp, #68]
   1ab06:	f002 fc21 	bl	1d34c <____subdf3_from_thumb>
   1ab0a:	9a16      	ldr	r2, [sp, #88]
   1ab0c:	9b17      	ldr	r3, [sp, #92]
   1ab0e:	f002 fc21 	bl	1d354 <____muldf3_from_thumb>
   1ab12:	1c02      	adds	r2, r0, #0
   1ab14:	1c0b      	adds	r3, r1, #0
   1ab16:	980c      	ldr	r0, [sp, #48]
   1ab18:	990d      	ldr	r1, [sp, #52]
   1ab1a:	f002 fc13 	bl	1d344 <____adddf3_from_thumb>
   1ab1e:	1c06      	adds	r6, r0, #0
   1ab20:	1c0f      	adds	r7, r1, #0
   1ab22:	1c32      	adds	r2, r6, #0
   1ab24:	1c3b      	adds	r3, r7, #0
   1ab26:	980e      	ldr	r0, [sp, #56]
   1ab28:	990f      	ldr	r1, [sp, #60]
   1ab2a:	f002 fc0b 	bl	1d344 <____adddf3_from_thumb>
   1ab2e:	2400      	movs	r4, #0
   1ab30:	1c25      	adds	r5, r4, #0
   1ab32:	1c29      	adds	r1, r5, #0
   1ab34:	4a51      	ldr	r2, [pc, #324]	(1ac7c <.text+0x1ac7c>)
   1ab36:	4b52      	ldr	r3, [pc, #328]	(1ac80 <.text+0x1ac80>)
   1ab38:	1c04      	adds	r4, r0, #0
   1ab3a:	f002 fc0b 	bl	1d354 <____muldf3_from_thumb>
   1ab3e:	4a51      	ldr	r2, [pc, #324]	(1ac84 <.text+0x1ac84>)
   1ab40:	4b51      	ldr	r3, [pc, #324]	(1ac88 <.text+0x1ac88>)
   1ab42:	900a      	str	r0, [sp, #40]
   1ab44:	910b      	str	r1, [sp, #44]
   1ab46:	1c20      	adds	r0, r4, #0
   1ab48:	1c29      	adds	r1, r5, #0
   1ab4a:	f002 fc03 	bl	1d354 <____muldf3_from_thumb>
   1ab4e:	9a0e      	ldr	r2, [sp, #56]
   1ab50:	9b0f      	ldr	r3, [sp, #60]
   1ab52:	9008      	str	r0, [sp, #32]
   1ab54:	9109      	str	r1, [sp, #36]
   1ab56:	1c20      	adds	r0, r4, #0
   1ab58:	1c29      	adds	r1, r5, #0
   1ab5a:	f002 fbf7 	bl	1d34c <____subdf3_from_thumb>
   1ab5e:	1c02      	adds	r2, r0, #0
   1ab60:	1c0b      	adds	r3, r1, #0
   1ab62:	1c30      	adds	r0, r6, #0
   1ab64:	1c39      	adds	r1, r7, #0
   1ab66:	f002 fbf1 	bl	1d34c <____subdf3_from_thumb>
   1ab6a:	4a48      	ldr	r2, [pc, #288]	(1ac8c <.text+0x1ac8c>)
   1ab6c:	4b48      	ldr	r3, [pc, #288]	(1ac90 <.text+0x1ac90>)
   1ab6e:	f002 fbf1 	bl	1d354 <____muldf3_from_thumb>
   1ab72:	1c02      	adds	r2, r0, #0
   1ab74:	1c0b      	adds	r3, r1, #0
   1ab76:	9808      	ldr	r0, [sp, #32]
   1ab78:	9909      	ldr	r1, [sp, #36]
   1ab7a:	f002 fbe3 	bl	1d344 <____adddf3_from_thumb>
   1ab7e:	9a1c      	ldr	r2, [sp, #112]
   1ab80:	4b44      	ldr	r3, [pc, #272]	(1ac94 <.text+0x1ac94>)
   1ab82:	18d3      	adds	r3, r2, r3
   1ab84:	681a      	ldr	r2, [r3, #0]
   1ab86:	685b      	ldr	r3, [r3, #4]
   1ab88:	f002 fbdc 	bl	1d344 <____adddf3_from_thumb>
   1ab8c:	9006      	str	r0, [sp, #24]
   1ab8e:	9107      	str	r1, [sp, #28]
   1ab90:	983e      	ldr	r0, [sp, #248]
   1ab92:	f002 fbd3 	bl	1d33c <____floatsidf_from_thumb>
   1ab96:	4b40      	ldr	r3, [pc, #256]	(1ac98 <.text+0x1ac98>)
   1ab98:	9c1c      	ldr	r4, [sp, #112]
   1ab9a:	18e2      	adds	r2, r4, r3
   1ab9c:	1c05      	adds	r5, r0, #0
   1ab9e:	1c0e      	adds	r6, r1, #0
   1aba0:	6810      	ldr	r0, [r2, #0]
   1aba2:	6851      	ldr	r1, [r2, #4]
   1aba4:	9a06      	ldr	r2, [sp, #24]
   1aba6:	9b07      	ldr	r3, [sp, #28]
   1aba8:	9026      	str	r0, [sp, #152]
   1abaa:	9127      	str	r1, [sp, #156]
   1abac:	980a      	ldr	r0, [sp, #40]
   1abae:	990b      	ldr	r1, [sp, #44]
   1abb0:	f002 fbc8 	bl	1d344 <____adddf3_from_thumb>
   1abb4:	9a26      	ldr	r2, [sp, #152]
   1abb6:	9b27      	ldr	r3, [sp, #156]
   1abb8:	f002 fbc4 	bl	1d344 <____adddf3_from_thumb>
   1abbc:	1c2a      	adds	r2, r5, #0
   1abbe:	1c33      	adds	r3, r6, #0
   1abc0:	f002 fbc0 	bl	1d344 <____adddf3_from_thumb>
   1abc4:	2400      	movs	r4, #0
   1abc6:	1c03      	adds	r3, r0, #0
   1abc8:	932c      	str	r3, [sp, #176]
   1abca:	942d      	str	r4, [sp, #180]
   1abcc:	1c2a      	adds	r2, r5, #0
   1abce:	1c33      	adds	r3, r6, #0
   1abd0:	1c21      	adds	r1, r4, #0
   1abd2:	f002 fbbb 	bl	1d34c <____subdf3_from_thumb>
   1abd6:	9a26      	ldr	r2, [sp, #152]
   1abd8:	9b27      	ldr	r3, [sp, #156]
   1abda:	f002 fbb7 	bl	1d34c <____subdf3_from_thumb>
   1abde:	9a0a      	ldr	r2, [sp, #40]
   1abe0:	9b0b      	ldr	r3, [sp, #44]
   1abe2:	f002 fbb3 	bl	1d34c <____subdf3_from_thumb>
   1abe6:	1c02      	adds	r2, r0, #0
   1abe8:	1c0b      	adds	r3, r1, #0
   1abea:	9806      	ldr	r0, [sp, #24]
   1abec:	9907      	ldr	r1, [sp, #28]
   1abee:	f002 fbad 	bl	1d34c <____subdf3_from_thumb>
   1abf2:	9b34      	ldr	r3, [sp, #208]
   1abf4:	902e      	str	r0, [sp, #184]
   1abf6:	912f      	str	r1, [sp, #188]
   1abf8:	9925      	ldr	r1, [sp, #148]
   1abfa:	3b01      	subs	r3, #1
   1abfc:	4319      	orrs	r1, r3
   1abfe:	d151      	bne.n	1aca4 <.text+0x1aca4>
   1ac00:	4a26      	ldr	r2, [pc, #152]	(1ac9c <.text+0x1ac9c>)
   1ac02:	4b27      	ldr	r3, [pc, #156]	(1aca0 <.text+0x1aca0>)
   1ac04:	9230      	str	r2, [sp, #192]
   1ac06:	9331      	str	r3, [sp, #196]
   1ac08:	e050      	b.n	1acac <.text+0x1acac>
   1ac0a:	0000      	lsls	r0, r0, #0
   1ac0c:	0000      	lsls	r0, r0, #0
   1ac0e:	4340      	muls	r0, r0
   1ac10:	0000      	lsls	r0, r0, #0
   1ac12:	0000      	lsls	r0, r0, #0
   1ac14:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
   1ac18:	0000      	lsls	r0, r0, #0
   1ac1a:	3ff0      	subs	r7, #240
   1ac1c:	fc01 ffff 	stc2	15, cr15, [r1], {255}
   1ac20:	988e      	ldr	r0, [sp, #568]
   1ac22:	0003      	lsls	r3, r0, #0
   1ac24:	b679      	undefined
   1ac26:	000b      	lsls	r3, r1, #0
   1ac28:	fc02 ffff 	stc2	15, cr15, [r2], {255}
   1ac2c:	0000      	lsls	r0, r0, #0
   1ac2e:	fff0 d9ec 	vtbx.8	d29, {d16-d17}, d28
   1ac32:	0001      	lsls	r1, r0, #0
   1ac34:	0000      	lsls	r0, r0, #0
   1ac36:	3ff0      	subs	r7, #240
	...
   1ac44:	7e28      	ldrb	r0, [r5, #24]
   1ac46:	3fca      	subs	r7, #202
   1ac48:	4eef      	ldr	r6, [pc, #956]	(1b008 <.text+0x1b008>)
   1ac4a:	4a45      	ldr	r2, [pc, #276]	(1ad60 <.text+0x1ad60>)
   1ac4c:	864a      	strh	r2, [r1, #50]
   1ac4e:	3fcd      	subs	r7, #205
   1ac50:	db65      	blt.n	1ad1e <.text+0x1ad1e>
   1ac52:	93c9      	str	r3, [sp, #804]
   1ac54:	7460      	strb	r0, [r4, #17]
   1ac56:	3fd1      	subs	r7, #209
   1ac58:	4101      	asrs	r1, r0
   1ac5a:	a91d      	add	r1, sp, #116
   1ac5c:	5555      	strb	r5, [r2, r5]
   1ac5e:	3fd5      	subs	r7, #213
   1ac60:	264d      	movs	r6, #77
   1ac62:	518f      	str	r7, [r1, r6]
   1ac64:	6db6      	ldr	r6, [r6, #88]
   1ac66:	3fdb      	subs	r7, #219
   1ac68:	abff      	add	r3, sp, #1020
   1ac6a:	db6f      	blt.n	1ad4c <.text+0x1ad4c>
   1ac6c:	3333      	adds	r3, #51
   1ac6e:	3fe3      	subs	r7, #227
   1ac70:	3303      	adds	r3, #3
   1ac72:	3333      	adds	r3, #51
   1ac74:	0000      	lsls	r0, r0, #0
   1ac76:	4008      	ands	r0, r1
   1ac78:	0000      	lsls	r0, r0, #0
   1ac7a:	0000      	lsls	r0, r0, #0
   1ac7c:	c709      	stmia	r7!, {r0, r3}
   1ac7e:	3fee      	subs	r7, #238
   1ac80:	0000      	lsls	r0, r0, #0
   1ac82:	e000      	b.n	1ac86 <.text+0x1ac86>
   1ac84:	2fe0      	cmp	r7, #224
   1ac86:	be3e      	bkpt	0x003e
   1ac88:	01f5      	lsls	r5, r6, #7
   1ac8a:	145b      	asrs	r3, r3, #17
   1ac8c:	c709      	stmia	r7!, {r0, r3}
   1ac8e:	3fee      	subs	r7, #238
   1ac90:	03fd      	lsls	r5, r7, #15
   1ac92:	dc3a      	bgt.n	1ad0a <.text+0x1ad0a>
   1ac94:	d9fc      	bls.n	1ac90 <.text+0x1ac90>
   1ac96:	0001      	lsls	r1, r0, #0
   1ac98:	da0c      	bge.n	1acb4 <.text+0x1acb4>
   1ac9a:	0001      	lsls	r1, r0, #0
   1ac9c:	0000      	lsls	r0, r0, #0
   1ac9e:	bff0      	nop	{15}
   1aca0:	0000      	lsls	r0, r0, #0
   1aca2:	0000      	lsls	r0, r0, #0
   1aca4:	4cc5      	ldr	r4, [pc, #788]	(1afbc <.text+0x1afbc>)
   1aca6:	4bc4      	ldr	r3, [pc, #784]	(1afb8 <.text+0x1afb8>)
   1aca8:	9330      	str	r3, [sp, #192]
   1acaa:	9431      	str	r4, [sp, #196]
   1acac:	9b21      	ldr	r3, [sp, #132]
   1acae:	9c22      	ldr	r4, [sp, #136]
   1acb0:	2400      	movs	r4, #0
   1acb2:	1c1e      	adds	r6, r3, #0
   1acb4:	1c1a      	adds	r2, r3, #0
   1acb6:	9821      	ldr	r0, [sp, #132]
   1acb8:	9922      	ldr	r1, [sp, #136]
   1acba:	1c23      	adds	r3, r4, #0
   1acbc:	f002 fb46 	bl	1d34c <____subdf3_from_thumb>
   1acc0:	9a2c      	ldr	r2, [sp, #176]
   1acc2:	9b2d      	ldr	r3, [sp, #180]
   1acc4:	f002 fb46 	bl	1d354 <____muldf3_from_thumb>
   1acc8:	1c27      	adds	r7, r4, #0
   1acca:	9a2e      	ldr	r2, [sp, #184]
   1accc:	9b2f      	ldr	r3, [sp, #188]
   1acce:	1c04      	adds	r4, r0, #0
   1acd0:	1c0d      	adds	r5, r1, #0
   1acd2:	9821      	ldr	r0, [sp, #132]
   1acd4:	9922      	ldr	r1, [sp, #136]
   1acd6:	f002 fb3d 	bl	1d354 <____muldf3_from_thumb>
   1acda:	1c02      	adds	r2, r0, #0
   1acdc:	1c0b      	adds	r3, r1, #0
   1acde:	1c20      	adds	r0, r4, #0
   1ace0:	1c29      	adds	r1, r5, #0
   1ace2:	f002 fb2f 	bl	1d344 <____adddf3_from_thumb>
   1ace6:	9a2c      	ldr	r2, [sp, #176]
   1ace8:	9b2d      	ldr	r3, [sp, #180]
   1acea:	902a      	str	r0, [sp, #168]
   1acec:	912b      	str	r1, [sp, #172]
   1acee:	1c30      	adds	r0, r6, #0
   1acf0:	1c39      	adds	r1, r7, #0
   1acf2:	f002 fb2f 	bl	1d354 <____muldf3_from_thumb>
   1acf6:	9028      	str	r0, [sp, #160]
   1acf8:	9129      	str	r1, [sp, #164]
   1acfa:	9a28      	ldr	r2, [sp, #160]
   1acfc:	9b29      	ldr	r3, [sp, #164]
   1acfe:	982a      	ldr	r0, [sp, #168]
   1ad00:	992b      	ldr	r1, [sp, #172]
   1ad02:	f002 fb1f 	bl	1d344 <____adddf3_from_thumb>
   1ad06:	9032      	str	r0, [sp, #200]
   1ad08:	4bad      	ldr	r3, [pc, #692]	(1afc0 <.text+0x1afc0>)
   1ad0a:	9c32      	ldr	r4, [sp, #200]
   1ad0c:	1c06      	adds	r6, r0, #0
   1ad0e:	1c0f      	adds	r7, r1, #0
   1ad10:	429c      	cmp	r4, r3
   1ad12:	dd22      	ble.n	1ad5a <.text+0x1ad5a>
   1ad14:	4dab      	ldr	r5, [pc, #684]	(1afc4 <.text+0x1afc4>)
   1ad16:	1963      	adds	r3, r4, r5
   1ad18:	430b      	orrs	r3, r1
   1ad1a:	d115      	bne.n	1ad48 <.text+0x1ad48>
   1ad1c:	4aaa      	ldr	r2, [pc, #680]	(1afc8 <.text+0x1afc8>)
   1ad1e:	4bab      	ldr	r3, [pc, #684]	(1afcc <.text+0x1afcc>)
   1ad20:	982a      	ldr	r0, [sp, #168]
   1ad22:	992b      	ldr	r1, [sp, #172]
   1ad24:	f002 fb0e 	bl	1d344 <____adddf3_from_thumb>
   1ad28:	9a28      	ldr	r2, [sp, #160]
   1ad2a:	9b29      	ldr	r3, [sp, #164]
   1ad2c:	1c04      	adds	r4, r0, #0
   1ad2e:	1c0d      	adds	r5, r1, #0
   1ad30:	1c30      	adds	r0, r6, #0
   1ad32:	1c39      	adds	r1, r7, #0
   1ad34:	f002 fb0a 	bl	1d34c <____subdf3_from_thumb>
   1ad38:	1c02      	adds	r2, r0, #0
   1ad3a:	1c0b      	adds	r3, r1, #0
   1ad3c:	1c20      	adds	r0, r4, #0
   1ad3e:	1c29      	adds	r1, r5, #0
   1ad40:	f002 fb14 	bl	1d36c <____gtdf2_from_thumb>
   1ad44:	2800      	cmp	r0, #0
   1ad46:	dd2b      	ble.n	1ada0 <.text+0x1ada0>
   1ad48:	4aa1      	ldr	r2, [pc, #644]	(1afd0 <.text+0x1afd0>)
   1ad4a:	4ba2      	ldr	r3, [pc, #648]	(1afd4 <.text+0x1afd4>)
   1ad4c:	9830      	ldr	r0, [sp, #192]
   1ad4e:	9931      	ldr	r1, [sp, #196]
   1ad50:	f002 fb00 	bl	1d354 <____muldf3_from_thumb>
   1ad54:	4a9e      	ldr	r2, [pc, #632]	(1afd0 <.text+0x1afd0>)
   1ad56:	4b9f      	ldr	r3, [pc, #636]	(1afd4 <.text+0x1afd4>)
   1ad58:	e116      	b.n	1af88 <.text+0x1af88>
   1ad5a:	4b9f      	ldr	r3, [pc, #636]	(1afd8 <.text+0x1afd8>)
   1ad5c:	9c32      	ldr	r4, [sp, #200]
   1ad5e:	401c      	ands	r4, r3
   1ad60:	4b9e      	ldr	r3, [pc, #632]	(1afdc <.text+0x1afdc>)
   1ad62:	429c      	cmp	r4, r3
   1ad64:	dd1c      	ble.n	1ada0 <.text+0x1ada0>
   1ad66:	9832      	ldr	r0, [sp, #200]
   1ad68:	499d      	ldr	r1, [pc, #628]	(1afe0 <.text+0x1afe0>)
   1ad6a:	1843      	adds	r3, r0, r1
   1ad6c:	433b      	orrs	r3, r7
   1ad6e:	d10e      	bne.n	1ad8e <.text+0x1ad8e>
   1ad70:	9a28      	ldr	r2, [sp, #160]
   1ad72:	9b29      	ldr	r3, [sp, #164]
   1ad74:	1c30      	adds	r0, r6, #0
   1ad76:	1c39      	adds	r1, r7, #0
   1ad78:	f002 fae8 	bl	1d34c <____subdf3_from_thumb>
   1ad7c:	1c02      	adds	r2, r0, #0
   1ad7e:	1c0b      	adds	r3, r1, #0
   1ad80:	982a      	ldr	r0, [sp, #168]
   1ad82:	992b      	ldr	r1, [sp, #172]
   1ad84:	f002 fb2a 	bl	1d3dc <____ledf2_from_thumb>
   1ad88:	2800      	cmp	r0, #0
   1ad8a:	dd00      	ble.n	1ad8e <.text+0x1ad8e>
   1ad8c:	e10b      	b.n	1afa6 <.text+0x1afa6>
   1ad8e:	4a95      	ldr	r2, [pc, #596]	(1afe4 <.text+0x1afe4>)
   1ad90:	4b95      	ldr	r3, [pc, #596]	(1afe8 <.text+0x1afe8>)
   1ad92:	9830      	ldr	r0, [sp, #192]
   1ad94:	9931      	ldr	r1, [sp, #196]
   1ad96:	f002 fadd 	bl	1d354 <____muldf3_from_thumb>
   1ad9a:	4a92      	ldr	r2, [pc, #584]	(1afe4 <.text+0x1afe4>)
   1ad9c:	4b92      	ldr	r3, [pc, #584]	(1afe8 <.text+0x1afe8>)
   1ad9e:	e0f3      	b.n	1af88 <.text+0x1af88>
   1ada0:	4b8d      	ldr	r3, [pc, #564]	(1afd8 <.text+0x1afd8>)
   1ada2:	9a32      	ldr	r2, [sp, #200]
   1ada4:	401a      	ands	r2, r3
   1ada6:	4b91      	ldr	r3, [pc, #580]	(1afec <.text+0x1afec>)
   1ada8:	429a      	cmp	r2, r3
   1adaa:	dc02      	bgt.n	1adb2 <.text+0x1adb2>
   1adac:	2200      	movs	r2, #0
   1adae:	923f      	str	r2, [sp, #252]
   1adb0:	e029      	b.n	1ae06 <.text+0x1ae06>
   1adb2:	1512      	asrs	r2, r2, #20
   1adb4:	4b8e      	ldr	r3, [pc, #568]	(1aff0 <.text+0x1aff0>)
   1adb6:	2580      	movs	r5, #128
   1adb8:	036d      	lsls	r5, r5, #13
   1adba:	18d2      	adds	r2, r2, r3
   1adbc:	9832      	ldr	r0, [sp, #200]
   1adbe:	1c2c      	adds	r4, r5, #0
   1adc0:	4114      	asrs	r4, r2
   1adc2:	1902      	adds	r2, r0, r4
   1adc4:	0050      	lsls	r0, r2, #1
   1adc6:	498b      	ldr	r1, [pc, #556]	(1aff4 <.text+0x1aff4>)
   1adc8:	4e8b      	ldr	r6, [pc, #556]	(1aff8 <.text+0x1aff8>)
   1adca:	0d40      	lsrs	r0, r0, #21
   1adcc:	1840      	adds	r0, r0, r1
   1adce:	1c31      	adds	r1, r6, #0
   1add0:	4b8a      	ldr	r3, [pc, #552]	(1affc <.text+0x1affc>)
   1add2:	4c8b      	ldr	r4, [pc, #556]	(1b000 <.text+0x1b000>)
   1add4:	4101      	asrs	r1, r0
   1add6:	1c13      	adds	r3, r2, #0
   1add8:	438b      	bics	r3, r1
   1adda:	933a      	str	r3, [sp, #232]
   1addc:	943b      	str	r4, [sp, #236]
   1adde:	4032      	ands	r2, r6
   1ade0:	2314      	movs	r3, #20
   1ade2:	432a      	orrs	r2, r5
   1ade4:	1a1b      	subs	r3, r3, r0
   1ade6:	411a      	asrs	r2, r3
   1ade8:	923f      	str	r2, [sp, #252]
   1adea:	9a32      	ldr	r2, [sp, #200]
   1adec:	2a00      	cmp	r2, #0
   1adee:	da02      	bge.n	1adf6 <.text+0x1adf6>
   1adf0:	9b3f      	ldr	r3, [sp, #252]
   1adf2:	425b      	negs	r3, r3
   1adf4:	933f      	str	r3, [sp, #252]
   1adf6:	9828      	ldr	r0, [sp, #160]
   1adf8:	9929      	ldr	r1, [sp, #164]
   1adfa:	9a3a      	ldr	r2, [sp, #232]
   1adfc:	9b3b      	ldr	r3, [sp, #236]
   1adfe:	f002 faa5 	bl	1d34c <____subdf3_from_thumb>
   1ae02:	9028      	str	r0, [sp, #160]
   1ae04:	9129      	str	r1, [sp, #164]
   1ae06:	9a28      	ldr	r2, [sp, #160]
   1ae08:	9b29      	ldr	r3, [sp, #164]
   1ae0a:	982a      	ldr	r0, [sp, #168]
   1ae0c:	992b      	ldr	r1, [sp, #172]
   1ae0e:	f002 fa99 	bl	1d344 <____adddf3_from_thumb>
   1ae12:	2400      	movs	r4, #0
   1ae14:	1c25      	adds	r5, r4, #0
   1ae16:	1c29      	adds	r1, r5, #0
   1ae18:	4a7a      	ldr	r2, [pc, #488]	(1b004 <.text+0x1b004>)
   1ae1a:	4b7b      	ldr	r3, [pc, #492]	(1b008 <.text+0x1b008>)
   1ae1c:	1c04      	adds	r4, r0, #0
   1ae1e:	f002 fa99 	bl	1d354 <____muldf3_from_thumb>
   1ae22:	9a28      	ldr	r2, [sp, #160]
   1ae24:	9b29      	ldr	r3, [sp, #164]
   1ae26:	9004      	str	r0, [sp, #16]
   1ae28:	9105      	str	r1, [sp, #20]
   1ae2a:	1c20      	adds	r0, r4, #0
   1ae2c:	1c29      	adds	r1, r5, #0
   1ae2e:	f002 fa8d 	bl	1d34c <____subdf3_from_thumb>
   1ae32:	1c02      	adds	r2, r0, #0
   1ae34:	1c0b      	adds	r3, r1, #0
   1ae36:	982a      	ldr	r0, [sp, #168]
   1ae38:	992b      	ldr	r1, [sp, #172]
   1ae3a:	f002 fa87 	bl	1d34c <____subdf3_from_thumb>
   1ae3e:	4a73      	ldr	r2, [pc, #460]	(1b00c <.text+0x1b00c>)
   1ae40:	4b73      	ldr	r3, [pc, #460]	(1b010 <.text+0x1b010>)
   1ae42:	f002 fa87 	bl	1d354 <____muldf3_from_thumb>
   1ae46:	4a73      	ldr	r2, [pc, #460]	(1b014 <.text+0x1b014>)
   1ae48:	4b73      	ldr	r3, [pc, #460]	(1b018 <.text+0x1b018>)
   1ae4a:	1c06      	adds	r6, r0, #0
   1ae4c:	1c0f      	adds	r7, r1, #0
   1ae4e:	1c20      	adds	r0, r4, #0
   1ae50:	1c29      	adds	r1, r5, #0
   1ae52:	f002 fa7f 	bl	1d354 <____muldf3_from_thumb>
   1ae56:	1c02      	adds	r2, r0, #0
   1ae58:	1c0b      	adds	r3, r1, #0
   1ae5a:	1c30      	adds	r0, r6, #0
   1ae5c:	1c39      	adds	r1, r7, #0
   1ae5e:	f002 fa71 	bl	1d344 <____adddf3_from_thumb>
   1ae62:	1c04      	adds	r4, r0, #0
   1ae64:	1c0d      	adds	r5, r1, #0
   1ae66:	1c22      	adds	r2, r4, #0
   1ae68:	1c2b      	adds	r3, r5, #0
   1ae6a:	9804      	ldr	r0, [sp, #16]
   1ae6c:	9905      	ldr	r1, [sp, #20]
   1ae6e:	f002 fa69 	bl	1d344 <____adddf3_from_thumb>
   1ae72:	9a04      	ldr	r2, [sp, #16]
   1ae74:	9b05      	ldr	r3, [sp, #20]
   1ae76:	9002      	str	r0, [sp, #8]
   1ae78:	9103      	str	r1, [sp, #12]
   1ae7a:	f002 fa67 	bl	1d34c <____subdf3_from_thumb>
   1ae7e:	1c02      	adds	r2, r0, #0
   1ae80:	1c0b      	adds	r3, r1, #0
   1ae82:	1c20      	adds	r0, r4, #0
   1ae84:	1c29      	adds	r1, r5, #0
   1ae86:	f002 fa61 	bl	1d34c <____subdf3_from_thumb>
   1ae8a:	9000      	str	r0, [sp, #0]
   1ae8c:	9101      	str	r1, [sp, #4]
   1ae8e:	9802      	ldr	r0, [sp, #8]
   1ae90:	9903      	ldr	r1, [sp, #12]
   1ae92:	1c02      	adds	r2, r0, #0
   1ae94:	1c0b      	adds	r3, r1, #0
   1ae96:	f002 fa5d 	bl	1d354 <____muldf3_from_thumb>
   1ae9a:	4a60      	ldr	r2, [pc, #384]	(1b01c <.text+0x1b01c>)
   1ae9c:	4b60      	ldr	r3, [pc, #384]	(1b020 <.text+0x1b020>)
   1ae9e:	1c04      	adds	r4, r0, #0
   1aea0:	1c0d      	adds	r5, r1, #0
   1aea2:	f002 fa57 	bl	1d354 <____muldf3_from_thumb>
   1aea6:	4a5f      	ldr	r2, [pc, #380]	(1b024 <.text+0x1b024>)
   1aea8:	4b5f      	ldr	r3, [pc, #380]	(1b028 <.text+0x1b028>)
   1aeaa:	f002 fa4f 	bl	1d34c <____subdf3_from_thumb>
   1aeae:	1c02      	adds	r2, r0, #0
   1aeb0:	1c0b      	adds	r3, r1, #0
   1aeb2:	1c20      	adds	r0, r4, #0
   1aeb4:	1c29      	adds	r1, r5, #0
   1aeb6:	f002 fa4d 	bl	1d354 <____muldf3_from_thumb>
   1aeba:	4a5c      	ldr	r2, [pc, #368]	(1b02c <.text+0x1b02c>)
   1aebc:	4b5c      	ldr	r3, [pc, #368]	(1b030 <.text+0x1b030>)
   1aebe:	f002 fa41 	bl	1d344 <____adddf3_from_thumb>
   1aec2:	1c02      	adds	r2, r0, #0
   1aec4:	1c0b      	adds	r3, r1, #0
   1aec6:	1c20      	adds	r0, r4, #0
   1aec8:	1c29      	adds	r1, r5, #0
   1aeca:	f002 fa43 	bl	1d354 <____muldf3_from_thumb>
   1aece:	4a59      	ldr	r2, [pc, #356]	(1b034 <.text+0x1b034>)
   1aed0:	4b59      	ldr	r3, [pc, #356]	(1b038 <.text+0x1b038>)
   1aed2:	f002 fa3b 	bl	1d34c <____subdf3_from_thumb>
   1aed6:	1c02      	adds	r2, r0, #0
   1aed8:	1c0b      	adds	r3, r1, #0
   1aeda:	1c20      	adds	r0, r4, #0
   1aedc:	1c29      	adds	r1, r5, #0
   1aede:	f002 fa39 	bl	1d354 <____muldf3_from_thumb>
   1aee2:	4a56      	ldr	r2, [pc, #344]	(1b03c <.text+0x1b03c>)
   1aee4:	4b56      	ldr	r3, [pc, #344]	(1b040 <.text+0x1b040>)
   1aee6:	f002 fa2d 	bl	1d344 <____adddf3_from_thumb>
   1aeea:	1c02      	adds	r2, r0, #0
   1aeec:	1c0b      	adds	r3, r1, #0
   1aeee:	1c20      	adds	r0, r4, #0
   1aef0:	1c29      	adds	r1, r5, #0
   1aef2:	f002 fa2f 	bl	1d354 <____muldf3_from_thumb>
   1aef6:	1c02      	adds	r2, r0, #0
   1aef8:	1c0b      	adds	r3, r1, #0
   1aefa:	9802      	ldr	r0, [sp, #8]
   1aefc:	9903      	ldr	r1, [sp, #12]
   1aefe:	f002 fa25 	bl	1d34c <____subdf3_from_thumb>
   1af02:	1c04      	adds	r4, r0, #0
   1af04:	1c0d      	adds	r5, r1, #0
   1af06:	1c22      	adds	r2, r4, #0
   1af08:	1c2b      	adds	r3, r5, #0
   1af0a:	9802      	ldr	r0, [sp, #8]
   1af0c:	9903      	ldr	r1, [sp, #12]
   1af0e:	f002 fa21 	bl	1d354 <____muldf3_from_thumb>
   1af12:	4a4c      	ldr	r2, [pc, #304]	(1b044 <.text+0x1b044>)
   1af14:	4b4c      	ldr	r3, [pc, #304]	(1b048 <.text+0x1b048>)
   1af16:	1c06      	adds	r6, r0, #0
   1af18:	1c0f      	adds	r7, r1, #0
   1af1a:	1c20      	adds	r0, r4, #0
   1af1c:	1c29      	adds	r1, r5, #0
   1af1e:	f002 fa15 	bl	1d34c <____subdf3_from_thumb>
   1af22:	1c02      	adds	r2, r0, #0
   1af24:	1c0b      	adds	r3, r1, #0
   1af26:	1c30      	adds	r0, r6, #0
   1af28:	1c39      	adds	r1, r7, #0
   1af2a:	f002 fa1b 	bl	1d364 <____divdf3_from_thumb>
   1af2e:	9a00      	ldr	r2, [sp, #0]
   1af30:	9b01      	ldr	r3, [sp, #4]
   1af32:	1c0d      	adds	r5, r1, #0
   1af34:	1c04      	adds	r4, r0, #0
   1af36:	9802      	ldr	r0, [sp, #8]
   1af38:	9903      	ldr	r1, [sp, #12]
   1af3a:	f002 fa0b 	bl	1d354 <____muldf3_from_thumb>
   1af3e:	1c02      	adds	r2, r0, #0
   1af40:	1c0b      	adds	r3, r1, #0
   1af42:	9800      	ldr	r0, [sp, #0]
   1af44:	9901      	ldr	r1, [sp, #4]
   1af46:	f002 f9fd 	bl	1d344 <____adddf3_from_thumb>
   1af4a:	1c02      	adds	r2, r0, #0
   1af4c:	1c0b      	adds	r3, r1, #0
   1af4e:	1c20      	adds	r0, r4, #0
   1af50:	1c29      	adds	r1, r5, #0
   1af52:	f002 f9fb 	bl	1d34c <____subdf3_from_thumb>
   1af56:	9a02      	ldr	r2, [sp, #8]
   1af58:	9b03      	ldr	r3, [sp, #12]
   1af5a:	f002 f9f7 	bl	1d34c <____subdf3_from_thumb>
   1af5e:	1c02      	adds	r2, r0, #0
   1af60:	1c0b      	adds	r3, r1, #0
   1af62:	4916      	ldr	r1, [pc, #88]	(1afbc <.text+0x1afbc>)
   1af64:	4814      	ldr	r0, [pc, #80]	(1afb8 <.text+0x1afb8>)
   1af66:	f002 f9f1 	bl	1d34c <____subdf3_from_thumb>
   1af6a:	9d3f      	ldr	r5, [sp, #252]
   1af6c:	052a      	lsls	r2, r5, #20
   1af6e:	1812      	adds	r2, r2, r0
   1af70:	1513      	asrs	r3, r2, #20
   1af72:	2b00      	cmp	r3, #0
   1af74:	dc05      	bgt.n	1af82 <.text+0x1af82>
   1af76:	1c2a      	adds	r2, r5, #0
   1af78:	f002 f85c 	bl	1d034 <scalbn>
   1af7c:	1c02      	adds	r2, r0, #0
   1af7e:	1c0b      	adds	r3, r1, #0
   1af80:	e000      	b.n	1af84 <.text+0x1af84>
   1af82:	1c0b      	adds	r3, r1, #0
   1af84:	9830      	ldr	r0, [sp, #192]
   1af86:	9931      	ldr	r1, [sp, #196]
   1af88:	f002 f9e4 	bl	1d354 <____muldf3_from_thumb>
   1af8c:	e001      	b.n	1af92 <.text+0x1af92>
   1af8e:	481b      	ldr	r0, [pc, #108]	(1affc <.text+0x1affc>)
   1af90:	491b      	ldr	r1, [pc, #108]	(1b000 <.text+0x1b000>)
   1af92:	9021      	str	r0, [sp, #132]
   1af94:	9122      	str	r1, [sp, #136]
   1af96:	e008      	b.n	1afaa <.text+0x1afaa>
   1af98:	9521      	str	r5, [sp, #132]
   1af9a:	9622      	str	r6, [sp, #136]
   1af9c:	e005      	b.n	1afaa <.text+0x1afaa>
   1af9e:	2100      	movs	r1, #0
   1afa0:	9134      	str	r1, [sp, #208]
   1afa2:	f7ff fb55 	bl	1a650 <__ieee754_pow+0x110>
   1afa6:	1522      	asrs	r2, r4, #20
   1afa8:	e704      	b.n	1adb4 <.text+0x1adb4>
   1afaa:	9821      	ldr	r0, [sp, #132]
   1afac:	9922      	ldr	r1, [sp, #136]
   1afae:	b041      	add	sp, #260
   1afb0:	bcf0      	pop	{r4, r5, r6, r7}
   1afb2:	bc04      	pop	{r2}
   1afb4:	4710      	bx	r2
   1afb6:	0000      	lsls	r0, r0, #0
   1afb8:	0000      	lsls	r0, r0, #0
   1afba:	3ff0      	subs	r7, #240
   1afbc:	0000      	lsls	r0, r0, #0
   1afbe:	0000      	lsls	r0, r0, #0
   1afc0:	ffff 408f 	vaddl.u<illegal width 64>	q10, d31, d15
   1afc4:	0000      	lsls	r0, r0, #0
   1afc6:	bf70      	nop	{7}
   1afc8:	1547      	asrs	r7, r0, #21
   1afca:	3c97      	subs	r4, #151
   1afcc:	82fe      	strh	r6, [r7, #22]
   1afce:	652b      	str	r3, [r5, #80]
   1afd0:	e43c      	b.n	1a84c <__ieee754_pow+0x30c>
   1afd2:	7e37      	ldrb	r7, [r6, #24]
   1afd4:	759c      	strb	r4, [r3, #22]
   1afd6:	8800      	ldrh	r0, [r0, #0]
   1afd8:	ffff 7fff 	undefined
   1afdc:	cbff      	ldmia	r3!, {r0, r1, r2, r3, r4, r5, r6, r7}
   1afde:	4090      	lsls	r0, r2
   1afe0:	3400      	adds	r4, #0
   1afe2:	3f6f      	subs	r7, #111
   1afe4:	6e1f      	ldr	r7, [r3, #96]
   1afe6:	01a5      	lsls	r5, r4, #6
   1afe8:	f359 c2f8 	blx	f745dc <__ctors_end__+0xf566a0>
   1afec:	0000      	lsls	r0, r0, #0
   1afee:	3fe0      	subs	r7, #224
   1aff0:	fc02 ffff 	stc2	15, cr15, [r2], {255}
   1aff4:	fc01 ffff 	stc2	15, cr15, [r1], {255}
   1aff8:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
	...
   1b004:	2e43      	cmp	r6, #67
   1b006:	3fe6      	subs	r7, #230
   1b008:	0000      	lsls	r0, r0, #0
   1b00a:	0000      	lsls	r0, r0, #0
   1b00c:	2e42      	cmp	r6, #66
   1b00e:	3fe6      	subs	r7, #230
   1b010:	39ef      	subs	r1, #239
   1b012:	fefa 5c61 	cdp2	12, 15, cr5, cr10, cr1, {3}
   1b016:	be20      	bkpt	0x0020
   1b018:	6c39      	ldr	r1, [r7, #64]
   1b01a:	0ca8      	lsrs	r0, r5, #18
   1b01c:	3769      	adds	r7, #105
   1b01e:	3e66      	subs	r6, #102
   1b020:	a4d0      	add	r4, pc, #832	(adr r4,1b364 <__ieee754_rem_pio2+0x318>)
   1b022:	72be      	strb	r6, [r7, #10]
   1b024:	bd41      	pop	{r0, r6, pc}
   1b026:	3ebb      	subs	r6, #187
   1b028:	6bf1      	ldr	r1, [r6, #60]
   1b02a:	c5d2      	stmia	r5!, {r1, r4, r6, r7}
   1b02c:	566a      	ldrsb	r2, [r5, r1]
   1b02e:	3f11      	subs	r7, #17
   1b030:	de2c      	bal.n	1b08c <__ieee754_rem_pio2+0x40>
   1b032:	af25      	add	r7, sp, #148
   1b034:	c16c      	stmia	r1!, {r2, r3, r5, r6}
   1b036:	3f66      	subs	r7, #102
   1b038:	bd93      	pop	{r0, r1, r4, r7, pc}
   1b03a:	16be      	asrs	r6, r7, #26
   1b03c:	5555      	strb	r5, [r2, r5]
   1b03e:	3fc5      	subs	r7, #197
   1b040:	553e      	strb	r6, [r7, r4]
   1b042:	5555      	strb	r5, [r2, r5]
   1b044:	0000      	lsls	r0, r0, #0
   1b046:	4000      	ands	r0, r0
   1b048:	0000      	lsls	r0, r0, #0
	...

0001b04c <__ieee754_rem_pio2>:
   1b04c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b04e:	b093      	sub	sp, #76
   1b050:	9009      	str	r0, [sp, #36]
   1b052:	4bd7      	ldr	r3, [pc, #860]	(1b3b0 <.text+0x1b3b0>)
   1b054:	9f09      	ldr	r7, [sp, #36]
   1b056:	401f      	ands	r7, r3
   1b058:	4bd6      	ldr	r3, [pc, #856]	(1b3b4 <.text+0x1b3b4>)
   1b05a:	1c05      	adds	r5, r0, #0
   1b05c:	1c0e      	adds	r6, r1, #0
   1b05e:	9202      	str	r2, [sp, #8]
   1b060:	429f      	cmp	r7, r3
   1b062:	dc07      	bgt.n	1b074 <__ieee754_rem_pio2+0x28>
   1b064:	4bd4      	ldr	r3, [pc, #848]	(1b3b8 <.text+0x1b3b8>)
   1b066:	4cd5      	ldr	r4, [pc, #852]	(1b3bc <.text+0x1b3bc>)
   1b068:	6093      	str	r3, [r2, #8]
   1b06a:	60d4      	str	r4, [r2, #12]
   1b06c:	2300      	movs	r3, #0
   1b06e:	6015      	str	r5, [r2, #0]
   1b070:	6056      	str	r6, [r2, #4]
   1b072:	e023      	b.n	1b0bc <__ieee754_rem_pio2+0x70>
   1b074:	4bd2      	ldr	r3, [pc, #840]	(1b3c0 <.text+0x1b3c0>)
   1b076:	429f      	cmp	r7, r3
   1b078:	dc6e      	bgt.n	1b158 <__ieee754_rem_pio2+0x10c>
   1b07a:	9b09      	ldr	r3, [sp, #36]
   1b07c:	2b00      	cmp	r3, #0
   1b07e:	dd35      	ble.n	1b0ec <__ieee754_rem_pio2+0xa0>
   1b080:	4ad0      	ldr	r2, [pc, #832]	(1b3c4 <.text+0x1b3c4>)
   1b082:	4bd1      	ldr	r3, [pc, #836]	(1b3c8 <.text+0x1b3c8>)
   1b084:	f002 f962 	bl	1d34c <____subdf3_from_thumb>
   1b088:	4bd0      	ldr	r3, [pc, #832]	(1b3cc <.text+0x1b3cc>)
   1b08a:	1c04      	adds	r4, r0, #0
   1b08c:	1c0d      	adds	r5, r1, #0
   1b08e:	429f      	cmp	r7, r3
   1b090:	d016      	beq.n	1b0c0 <__ieee754_rem_pio2+0x74>
   1b092:	4acf      	ldr	r2, [pc, #828]	(1b3d0 <.text+0x1b3d0>)
   1b094:	4bcf      	ldr	r3, [pc, #828]	(1b3d4 <.text+0x1b3d4>)
   1b096:	f002 f959 	bl	1d34c <____subdf3_from_thumb>
   1b09a:	1c0b      	adds	r3, r1, #0
   1b09c:	9902      	ldr	r1, [sp, #8]
   1b09e:	1c02      	adds	r2, r0, #0
   1b0a0:	600a      	str	r2, [r1, #0]
   1b0a2:	604b      	str	r3, [r1, #4]
   1b0a4:	1c20      	adds	r0, r4, #0
   1b0a6:	1c29      	adds	r1, r5, #0
   1b0a8:	f002 f950 	bl	1d34c <____subdf3_from_thumb>
   1b0ac:	4ac8      	ldr	r2, [pc, #800]	(1b3d0 <.text+0x1b3d0>)
   1b0ae:	4bc9      	ldr	r3, [pc, #804]	(1b3d4 <.text+0x1b3d4>)
   1b0b0:	f002 f94c 	bl	1d34c <____subdf3_from_thumb>
   1b0b4:	9a02      	ldr	r2, [sp, #8]
   1b0b6:	6090      	str	r0, [r2, #8]
   1b0b8:	60d1      	str	r1, [r2, #12]
   1b0ba:	2301      	movs	r3, #1
   1b0bc:	9308      	str	r3, [sp, #32]
   1b0be:	e1ce      	b.n	1b45e <.text+0x1b45e>
   1b0c0:	4ac5      	ldr	r2, [pc, #788]	(1b3d8 <.text+0x1b3d8>)
   1b0c2:	4bc6      	ldr	r3, [pc, #792]	(1b3dc <.text+0x1b3dc>)
   1b0c4:	f002 f942 	bl	1d34c <____subdf3_from_thumb>
   1b0c8:	4ac5      	ldr	r2, [pc, #788]	(1b3e0 <.text+0x1b3e0>)
   1b0ca:	4bc6      	ldr	r3, [pc, #792]	(1b3e4 <.text+0x1b3e4>)
   1b0cc:	1c04      	adds	r4, r0, #0
   1b0ce:	1c0d      	adds	r5, r1, #0
   1b0d0:	f002 f93c 	bl	1d34c <____subdf3_from_thumb>
   1b0d4:	1c0b      	adds	r3, r1, #0
   1b0d6:	9902      	ldr	r1, [sp, #8]
   1b0d8:	1c02      	adds	r2, r0, #0
   1b0da:	600a      	str	r2, [r1, #0]
   1b0dc:	604b      	str	r3, [r1, #4]
   1b0de:	1c20      	adds	r0, r4, #0
   1b0e0:	1c29      	adds	r1, r5, #0
   1b0e2:	f002 f933 	bl	1d34c <____subdf3_from_thumb>
   1b0e6:	4abe      	ldr	r2, [pc, #760]	(1b3e0 <.text+0x1b3e0>)
   1b0e8:	4bbe      	ldr	r3, [pc, #760]	(1b3e4 <.text+0x1b3e4>)
   1b0ea:	e7e1      	b.n	1b0b0 <__ieee754_rem_pio2+0x64>
   1b0ec:	4ab5      	ldr	r2, [pc, #724]	(1b3c4 <.text+0x1b3c4>)
   1b0ee:	4bb6      	ldr	r3, [pc, #728]	(1b3c8 <.text+0x1b3c8>)
   1b0f0:	f002 f928 	bl	1d344 <____adddf3_from_thumb>
   1b0f4:	4bb5      	ldr	r3, [pc, #724]	(1b3cc <.text+0x1b3cc>)
   1b0f6:	1c04      	adds	r4, r0, #0
   1b0f8:	1c0d      	adds	r5, r1, #0
   1b0fa:	429f      	cmp	r7, r3
   1b0fc:	d00f      	beq.n	1b11e <__ieee754_rem_pio2+0xd2>
   1b0fe:	4ab4      	ldr	r2, [pc, #720]	(1b3d0 <.text+0x1b3d0>)
   1b100:	4bb4      	ldr	r3, [pc, #720]	(1b3d4 <.text+0x1b3d4>)
   1b102:	f002 f91f 	bl	1d344 <____adddf3_from_thumb>
   1b106:	1c0b      	adds	r3, r1, #0
   1b108:	9902      	ldr	r1, [sp, #8]
   1b10a:	1c02      	adds	r2, r0, #0
   1b10c:	600a      	str	r2, [r1, #0]
   1b10e:	604b      	str	r3, [r1, #4]
   1b110:	1c20      	adds	r0, r4, #0
   1b112:	1c29      	adds	r1, r5, #0
   1b114:	f002 f91a 	bl	1d34c <____subdf3_from_thumb>
   1b118:	4aad      	ldr	r2, [pc, #692]	(1b3d0 <.text+0x1b3d0>)
   1b11a:	4bae      	ldr	r3, [pc, #696]	(1b3d4 <.text+0x1b3d4>)
   1b11c:	e014      	b.n	1b148 <__ieee754_rem_pio2+0xfc>
   1b11e:	4aae      	ldr	r2, [pc, #696]	(1b3d8 <.text+0x1b3d8>)
   1b120:	4bae      	ldr	r3, [pc, #696]	(1b3dc <.text+0x1b3dc>)
   1b122:	f002 f90f 	bl	1d344 <____adddf3_from_thumb>
   1b126:	4aae      	ldr	r2, [pc, #696]	(1b3e0 <.text+0x1b3e0>)
   1b128:	4bae      	ldr	r3, [pc, #696]	(1b3e4 <.text+0x1b3e4>)
   1b12a:	1c04      	adds	r4, r0, #0
   1b12c:	1c0d      	adds	r5, r1, #0
   1b12e:	f002 f909 	bl	1d344 <____adddf3_from_thumb>
   1b132:	1c0b      	adds	r3, r1, #0
   1b134:	9902      	ldr	r1, [sp, #8]
   1b136:	1c02      	adds	r2, r0, #0
   1b138:	600a      	str	r2, [r1, #0]
   1b13a:	604b      	str	r3, [r1, #4]
   1b13c:	1c20      	adds	r0, r4, #0
   1b13e:	1c29      	adds	r1, r5, #0
   1b140:	f002 f904 	bl	1d34c <____subdf3_from_thumb>
   1b144:	4aa6      	ldr	r2, [pc, #664]	(1b3e0 <.text+0x1b3e0>)
   1b146:	4ba7      	ldr	r3, [pc, #668]	(1b3e4 <.text+0x1b3e4>)
   1b148:	f002 f8fc 	bl	1d344 <____adddf3_from_thumb>
   1b14c:	9a02      	ldr	r2, [sp, #8]
   1b14e:	2301      	movs	r3, #1
   1b150:	425b      	negs	r3, r3
   1b152:	6090      	str	r0, [r2, #8]
   1b154:	60d1      	str	r1, [r2, #12]
   1b156:	e7b1      	b.n	1b0bc <__ieee754_rem_pio2+0x70>
   1b158:	4ba3      	ldr	r3, [pc, #652]	(1b3e8 <.text+0x1b3e8>)
   1b15a:	429f      	cmp	r7, r3
   1b15c:	dd00      	ble.n	1b160 <__ieee754_rem_pio2+0x114>
   1b15e:	e0dc      	b.n	1b31a <__ieee754_rem_pio2+0x2ce>
   1b160:	f001 fe10 	bl	1cd84 <fabs>
   1b164:	4aa1      	ldr	r2, [pc, #644]	(1b3ec <.text+0x1b3ec>)
   1b166:	4ba2      	ldr	r3, [pc, #648]	(1b3f0 <.text+0x1b3f0>)
   1b168:	1c04      	adds	r4, r0, #0
   1b16a:	1c0d      	adds	r5, r1, #0
   1b16c:	f002 f8f2 	bl	1d354 <____muldf3_from_thumb>
   1b170:	4aa0      	ldr	r2, [pc, #640]	(1b3f4 <.text+0x1b3f4>)
   1b172:	4ba1      	ldr	r3, [pc, #644]	(1b3f8 <.text+0x1b3f8>)
   1b174:	f002 f8e6 	bl	1d344 <____adddf3_from_thumb>
   1b178:	f002 f8f0 	bl	1d35c <____fixdfsi_from_thumb>
   1b17c:	9008      	str	r0, [sp, #32]
   1b17e:	f002 f8dd 	bl	1d33c <____floatsidf_from_thumb>
   1b182:	4a9e      	ldr	r2, [pc, #632]	(1b3fc <.text+0x1b3fc>)
   1b184:	4b9e      	ldr	r3, [pc, #632]	(1b400 <.text+0x1b400>)
   1b186:	9006      	str	r0, [sp, #24]
   1b188:	9107      	str	r1, [sp, #28]
   1b18a:	f002 f8e3 	bl	1d354 <____muldf3_from_thumb>
   1b18e:	1c02      	adds	r2, r0, #0
   1b190:	1c0b      	adds	r3, r1, #0
   1b192:	1c20      	adds	r0, r4, #0
   1b194:	1c29      	adds	r1, r5, #0
   1b196:	f002 f8d5 	bl	1d344 <____adddf3_from_thumb>
   1b19a:	4a8d      	ldr	r2, [pc, #564]	(1b3d0 <.text+0x1b3d0>)
   1b19c:	4b8d      	ldr	r3, [pc, #564]	(1b3d4 <.text+0x1b3d4>)
   1b19e:	9004      	str	r0, [sp, #16]
   1b1a0:	9105      	str	r1, [sp, #20]
   1b1a2:	9806      	ldr	r0, [sp, #24]
   1b1a4:	9907      	ldr	r1, [sp, #28]
   1b1a6:	f002 f8d5 	bl	1d354 <____muldf3_from_thumb>
   1b1aa:	9c08      	ldr	r4, [sp, #32]
   1b1ac:	1c05      	adds	r5, r0, #0
   1b1ae:	1c0e      	adds	r6, r1, #0
   1b1b0:	2c1f      	cmp	r4, #31
   1b1b2:	dc10      	bgt.n	1b1d6 <__ieee754_rem_pio2+0x18a>
   1b1b4:	4b93      	ldr	r3, [pc, #588]	(1b404 <.text+0x1b404>)
   1b1b6:	00a2      	lsls	r2, r4, #2
   1b1b8:	18d2      	adds	r2, r2, r3
   1b1ba:	3a04      	subs	r2, #4
   1b1bc:	6813      	ldr	r3, [r2, #0]
   1b1be:	429f      	cmp	r7, r3
   1b1c0:	d009      	beq.n	1b1d6 <__ieee754_rem_pio2+0x18a>
   1b1c2:	1c2a      	adds	r2, r5, #0
   1b1c4:	9804      	ldr	r0, [sp, #16]
   1b1c6:	9905      	ldr	r1, [sp, #20]
   1b1c8:	1c33      	adds	r3, r6, #0
   1b1ca:	f002 f8bf 	bl	1d34c <____subdf3_from_thumb>
   1b1ce:	9a02      	ldr	r2, [sp, #8]
   1b1d0:	6010      	str	r0, [r2, #0]
   1b1d2:	6051      	str	r1, [r2, #4]
   1b1d4:	e083      	b.n	1b2de <__ieee754_rem_pio2+0x292>
   1b1d6:	1c33      	adds	r3, r6, #0
   1b1d8:	9804      	ldr	r0, [sp, #16]
   1b1da:	9905      	ldr	r1, [sp, #20]
   1b1dc:	1c2a      	adds	r2, r5, #0
   1b1de:	f002 f8b5 	bl	1d34c <____subdf3_from_thumb>
   1b1e2:	9b02      	ldr	r3, [sp, #8]
   1b1e4:	4c88      	ldr	r4, [pc, #544]	(1b408 <.text+0x1b408>)
   1b1e6:	6018      	str	r0, [r3, #0]
   1b1e8:	6059      	str	r1, [r3, #4]
   1b1ea:	0d03      	lsrs	r3, r0, #20
   1b1ec:	153f      	asrs	r7, r7, #20
   1b1ee:	4023      	ands	r3, r4
   1b1f0:	1afb      	subs	r3, r7, r3
   1b1f2:	9703      	str	r7, [sp, #12]
   1b1f4:	2b10      	cmp	r3, #16
   1b1f6:	dc00      	bgt.n	1b1fa <__ieee754_rem_pio2+0x1ae>
   1b1f8:	e071      	b.n	1b2de <__ieee754_rem_pio2+0x292>
   1b1fa:	4a77      	ldr	r2, [pc, #476]	(1b3d8 <.text+0x1b3d8>)
   1b1fc:	4b77      	ldr	r3, [pc, #476]	(1b3dc <.text+0x1b3dc>)
   1b1fe:	9806      	ldr	r0, [sp, #24]
   1b200:	9907      	ldr	r1, [sp, #28]
   1b202:	f002 f8a7 	bl	1d354 <____muldf3_from_thumb>
   1b206:	1c06      	adds	r6, r0, #0
   1b208:	1c0f      	adds	r7, r1, #0
   1b20a:	1c32      	adds	r2, r6, #0
   1b20c:	1c3b      	adds	r3, r7, #0
   1b20e:	9804      	ldr	r0, [sp, #16]
   1b210:	9905      	ldr	r1, [sp, #20]
   1b212:	f002 f89b 	bl	1d34c <____subdf3_from_thumb>
   1b216:	4a72      	ldr	r2, [pc, #456]	(1b3e0 <.text+0x1b3e0>)
   1b218:	4b72      	ldr	r3, [pc, #456]	(1b3e4 <.text+0x1b3e4>)
   1b21a:	900b      	str	r0, [sp, #44]
   1b21c:	910c      	str	r1, [sp, #48]
   1b21e:	9806      	ldr	r0, [sp, #24]
   1b220:	9907      	ldr	r1, [sp, #28]
   1b222:	f002 f897 	bl	1d354 <____muldf3_from_thumb>
   1b226:	9a0b      	ldr	r2, [sp, #44]
   1b228:	9b0c      	ldr	r3, [sp, #48]
   1b22a:	1c04      	adds	r4, r0, #0
   1b22c:	1c0d      	adds	r5, r1, #0
   1b22e:	9804      	ldr	r0, [sp, #16]
   1b230:	9905      	ldr	r1, [sp, #20]
   1b232:	f002 f88b 	bl	1d34c <____subdf3_from_thumb>
   1b236:	1c32      	adds	r2, r6, #0
   1b238:	1c3b      	adds	r3, r7, #0
   1b23a:	f002 f887 	bl	1d34c <____subdf3_from_thumb>
   1b23e:	1c02      	adds	r2, r0, #0
   1b240:	1c0b      	adds	r3, r1, #0
   1b242:	1c20      	adds	r0, r4, #0
   1b244:	1c29      	adds	r1, r5, #0
   1b246:	f002 f881 	bl	1d34c <____subdf3_from_thumb>
   1b24a:	1c05      	adds	r5, r0, #0
   1b24c:	1c0e      	adds	r6, r1, #0
   1b24e:	1c2a      	adds	r2, r5, #0
   1b250:	1c33      	adds	r3, r6, #0
   1b252:	980b      	ldr	r0, [sp, #44]
   1b254:	990c      	ldr	r1, [sp, #48]
   1b256:	f002 f879 	bl	1d34c <____subdf3_from_thumb>
   1b25a:	9a02      	ldr	r2, [sp, #8]
   1b25c:	4c6a      	ldr	r4, [pc, #424]	(1b408 <.text+0x1b408>)
   1b25e:	6010      	str	r0, [r2, #0]
   1b260:	6051      	str	r1, [r2, #4]
   1b262:	0d03      	lsrs	r3, r0, #20
   1b264:	9903      	ldr	r1, [sp, #12]
   1b266:	4023      	ands	r3, r4
   1b268:	1acb      	subs	r3, r1, r3
   1b26a:	2b31      	cmp	r3, #49
   1b26c:	dc04      	bgt.n	1b278 <__ieee754_rem_pio2+0x22c>
   1b26e:	9a0b      	ldr	r2, [sp, #44]
   1b270:	9b0c      	ldr	r3, [sp, #48]
   1b272:	9204      	str	r2, [sp, #16]
   1b274:	9305      	str	r3, [sp, #20]
   1b276:	e032      	b.n	1b2de <__ieee754_rem_pio2+0x292>
   1b278:	4a64      	ldr	r2, [pc, #400]	(1b40c <.text+0x1b40c>)
   1b27a:	4b65      	ldr	r3, [pc, #404]	(1b410 <.text+0x1b410>)
   1b27c:	9806      	ldr	r0, [sp, #24]
   1b27e:	9907      	ldr	r1, [sp, #28]
   1b280:	f002 f868 	bl	1d354 <____muldf3_from_thumb>
   1b284:	1c06      	adds	r6, r0, #0
   1b286:	1c0f      	adds	r7, r1, #0
   1b288:	1c32      	adds	r2, r6, #0
   1b28a:	1c3b      	adds	r3, r7, #0
   1b28c:	980b      	ldr	r0, [sp, #44]
   1b28e:	990c      	ldr	r1, [sp, #48]
   1b290:	f002 f85c 	bl	1d34c <____subdf3_from_thumb>
   1b294:	4a5f      	ldr	r2, [pc, #380]	(1b414 <.text+0x1b414>)
   1b296:	4b60      	ldr	r3, [pc, #384]	(1b418 <.text+0x1b418>)
   1b298:	9004      	str	r0, [sp, #16]
   1b29a:	9105      	str	r1, [sp, #20]
   1b29c:	9806      	ldr	r0, [sp, #24]
   1b29e:	9907      	ldr	r1, [sp, #28]
   1b2a0:	f002 f858 	bl	1d354 <____muldf3_from_thumb>
   1b2a4:	9a04      	ldr	r2, [sp, #16]
   1b2a6:	9b05      	ldr	r3, [sp, #20]
   1b2a8:	1c0d      	adds	r5, r1, #0
   1b2aa:	1c04      	adds	r4, r0, #0
   1b2ac:	980b      	ldr	r0, [sp, #44]
   1b2ae:	990c      	ldr	r1, [sp, #48]
   1b2b0:	f002 f84c 	bl	1d34c <____subdf3_from_thumb>
   1b2b4:	1c32      	adds	r2, r6, #0
   1b2b6:	1c3b      	adds	r3, r7, #0
   1b2b8:	f002 f848 	bl	1d34c <____subdf3_from_thumb>
   1b2bc:	1c02      	adds	r2, r0, #0
   1b2be:	1c0b      	adds	r3, r1, #0
   1b2c0:	1c20      	adds	r0, r4, #0
   1b2c2:	1c29      	adds	r1, r5, #0
   1b2c4:	f002 f842 	bl	1d34c <____subdf3_from_thumb>
   1b2c8:	1c05      	adds	r5, r0, #0
   1b2ca:	1c0e      	adds	r6, r1, #0
   1b2cc:	1c33      	adds	r3, r6, #0
   1b2ce:	9804      	ldr	r0, [sp, #16]
   1b2d0:	9905      	ldr	r1, [sp, #20]
   1b2d2:	1c2a      	adds	r2, r5, #0
   1b2d4:	f002 f83a 	bl	1d34c <____subdf3_from_thumb>
   1b2d8:	9b02      	ldr	r3, [sp, #8]
   1b2da:	6018      	str	r0, [r3, #0]
   1b2dc:	6059      	str	r1, [r3, #4]
   1b2de:	9c02      	ldr	r4, [sp, #8]
   1b2e0:	9804      	ldr	r0, [sp, #16]
   1b2e2:	9905      	ldr	r1, [sp, #20]
   1b2e4:	6822      	ldr	r2, [r4, #0]
   1b2e6:	6863      	ldr	r3, [r4, #4]
   1b2e8:	f002 f830 	bl	1d34c <____subdf3_from_thumb>
   1b2ec:	1c2a      	adds	r2, r5, #0
   1b2ee:	1c33      	adds	r3, r6, #0
   1b2f0:	f002 f82c 	bl	1d34c <____subdf3_from_thumb>
   1b2f4:	9b09      	ldr	r3, [sp, #36]
   1b2f6:	1c22      	adds	r2, r4, #0
   1b2f8:	60a0      	str	r0, [r4, #8]
   1b2fa:	60e1      	str	r1, [r4, #12]
   1b2fc:	2b00      	cmp	r3, #0
   1b2fe:	db00      	blt.n	1b302 <__ieee754_rem_pio2+0x2b6>
   1b300:	e0ad      	b.n	1b45e <.text+0x1b45e>
   1b302:	6823      	ldr	r3, [r4, #0]
   1b304:	2480      	movs	r4, #128
   1b306:	0624      	lsls	r4, r4, #24
   1b308:	191b      	adds	r3, r3, r4
   1b30a:	9908      	ldr	r1, [sp, #32]
   1b30c:	6013      	str	r3, [r2, #0]
   1b30e:	6893      	ldr	r3, [r2, #8]
   1b310:	4249      	negs	r1, r1
   1b312:	191b      	adds	r3, r3, r4
   1b314:	6093      	str	r3, [r2, #8]
   1b316:	9108      	str	r1, [sp, #32]
   1b318:	e0a1      	b.n	1b45e <.text+0x1b45e>
   1b31a:	4b40      	ldr	r3, [pc, #256]	(1b41c <.text+0x1b41c>)
   1b31c:	429f      	cmp	r7, r3
   1b31e:	dd0b      	ble.n	1b338 <__ieee754_rem_pio2+0x2ec>
   1b320:	1c2a      	adds	r2, r5, #0
   1b322:	1c33      	adds	r3, r6, #0
   1b324:	f002 f812 	bl	1d34c <____subdf3_from_thumb>
   1b328:	9a02      	ldr	r2, [sp, #8]
   1b32a:	2400      	movs	r4, #0
   1b32c:	6090      	str	r0, [r2, #8]
   1b32e:	60d1      	str	r1, [r2, #12]
   1b330:	6010      	str	r0, [r2, #0]
   1b332:	6051      	str	r1, [r2, #4]
   1b334:	9408      	str	r4, [sp, #32]
   1b336:	e092      	b.n	1b45e <.text+0x1b45e>
   1b338:	4939      	ldr	r1, [pc, #228]	(1b420 <.text+0x1b420>)
   1b33a:	153a      	asrs	r2, r7, #20
   1b33c:	1851      	adds	r1, r2, r1
   1b33e:	050a      	lsls	r2, r1, #20
   1b340:	1abb      	subs	r3, r7, r2
   1b342:	1c18      	adds	r0, r3, #0
   1b344:	910a      	str	r1, [sp, #40]
   1b346:	1c31      	adds	r1, r6, #0
   1b348:	1c1c      	adds	r4, r3, #0
   1b34a:	f002 f807 	bl	1d35c <____fixdfsi_from_thumb>
   1b34e:	f001 fff5 	bl	1d33c <____floatsidf_from_thumb>
   1b352:	1c02      	adds	r2, r0, #0
   1b354:	1c0b      	adds	r3, r1, #0
   1b356:	1c20      	adds	r0, r4, #0
   1b358:	1c31      	adds	r1, r6, #0
   1b35a:	920d      	str	r2, [sp, #52]
   1b35c:	930e      	str	r3, [sp, #56]
   1b35e:	f001 fff5 	bl	1d34c <____subdf3_from_thumb>
   1b362:	4a30      	ldr	r2, [pc, #192]	(1b424 <.text+0x1b424>)
   1b364:	4b30      	ldr	r3, [pc, #192]	(1b428 <.text+0x1b428>)
   1b366:	f001 fff5 	bl	1d354 <____muldf3_from_thumb>
   1b36a:	1c0d      	adds	r5, r1, #0
   1b36c:	1c04      	adds	r4, r0, #0
   1b36e:	f001 fff5 	bl	1d35c <____fixdfsi_from_thumb>
   1b372:	f001 ffe3 	bl	1d33c <____floatsidf_from_thumb>
   1b376:	1c02      	adds	r2, r0, #0
   1b378:	1c0b      	adds	r3, r1, #0
   1b37a:	1c20      	adds	r0, r4, #0
   1b37c:	1c29      	adds	r1, r5, #0
   1b37e:	920f      	str	r2, [sp, #60]
   1b380:	9310      	str	r3, [sp, #64]
   1b382:	f001 ffe3 	bl	1d34c <____subdf3_from_thumb>
   1b386:	4a27      	ldr	r2, [pc, #156]	(1b424 <.text+0x1b424>)
   1b388:	4b27      	ldr	r3, [pc, #156]	(1b428 <.text+0x1b428>)
   1b38a:	f001 ffe3 	bl	1d354 <____muldf3_from_thumb>
   1b38e:	9011      	str	r0, [sp, #68]
   1b390:	9112      	str	r1, [sp, #72]
   1b392:	2503      	movs	r5, #3
   1b394:	1e6c      	subs	r4, r5, #1
   1b396:	ae0d      	add	r6, sp, #52
   1b398:	00e3      	lsls	r3, r4, #3
   1b39a:	18f3      	adds	r3, r6, r3
   1b39c:	6818      	ldr	r0, [r3, #0]
   1b39e:	6859      	ldr	r1, [r3, #4]
   1b3a0:	4a05      	ldr	r2, [pc, #20]	(1b3b8 <.text+0x1b3b8>)
   1b3a2:	4b06      	ldr	r3, [pc, #24]	(1b3bc <.text+0x1b3bc>)
   1b3a4:	f001 ffc6 	bl	1d334 <____eqdf2_from_thumb>
   1b3a8:	2800      	cmp	r0, #0
   1b3aa:	d13f      	bne.n	1b42c <.text+0x1b42c>
   1b3ac:	1c25      	adds	r5, r4, #0
   1b3ae:	e7f1      	b.n	1b394 <__ieee754_rem_pio2+0x348>
   1b3b0:	ffff 7fff 	undefined
   1b3b4:	21fb      	movs	r1, #251
   1b3b6:	3fe9      	subs	r7, #233
	...
   1b3c0:	d97b      	bls.n	1b4ba <__ieee754_sqrt+0x4e>
   1b3c2:	4002      	ands	r2, r0
   1b3c4:	21fb      	movs	r1, #251
   1b3c6:	3ff9      	subs	r7, #249
   1b3c8:	0000      	lsls	r0, r0, #0
   1b3ca:	5440      	strb	r0, [r0, r1]
   1b3cc:	21fb      	movs	r1, #251
   1b3ce:	3ff9      	subs	r7, #249
   1b3d0:	b461      	push	{r0, r5, r6}
   1b3d2:	3dd0      	subs	r5, #208
   1b3d4:	6331      	str	r1, [r6, #48]
   1b3d6:	1a62      	subs	r2, r4, r1
   1b3d8:	b461      	push	{r0, r5, r6}
   1b3da:	3dd0      	subs	r5, #208
   1b3dc:	0000      	lsls	r0, r0, #0
   1b3de:	1a60      	subs	r0, r4, r1
   1b3e0:	198a      	adds	r2, r1, r6
   1b3e2:	3ba3      	subs	r3, #163
   1b3e4:	7073      	strb	r3, [r6, #1]
   1b3e6:	2e03      	cmp	r6, #3
   1b3e8:	21fb      	movs	r1, #251
   1b3ea:	4139      	asrs	r1, r7
   1b3ec:	5f30      	ldrsh	r0, [r6, r4]
   1b3ee:	3fe4      	subs	r7, #228
   1b3f0:	c883      	ldmia	r0!, {r0, r1, r7}
   1b3f2:	6dc9      	ldr	r1, [r1, #92]
   1b3f4:	0000      	lsls	r0, r0, #0
   1b3f6:	3fe0      	subs	r7, #224
   1b3f8:	0000      	lsls	r0, r0, #0
   1b3fa:	0000      	lsls	r0, r0, #0
   1b3fc:	21fb      	movs	r1, #251
   1b3fe:	bff9      	ittee	<und>
   1b400:	0000      	lsls	r0, r0, #0
   1b402:	5440      	strb	r0, [r0, r1]
   1b404:	da1c      	bge.n	1b440 <.text+0x1b440>
   1b406:	0001      	lsls	r1, r0, #0
   1b408:	07ff      	lsls	r7, r7, #31
   1b40a:	0000      	lsls	r0, r0, #0
   1b40c:	198a      	adds	r2, r1, r6
   1b40e:	3ba3      	subs	r3, #163
   1b410:	0000      	lsls	r0, r0, #0
   1b412:	2e00      	cmp	r6, #0
   1b414:	839a      	strh	r2, [r3, #28]
   1b416:	397b      	subs	r1, #123
   1b418:	49c1      	ldr	r1, [pc, #772]	(1b720 <.text+0x1b720>)
   1b41a:	2520      	movs	r5, #32
   1b41c:	ffff 7fef 	undefined
   1b420:	fbea ffff 	undefined
   1b424:	0000      	lsls	r0, r0, #0
   1b426:	4170      	adcs	r0, r6
   1b428:	0000      	lsls	r0, r0, #0
   1b42a:	0000      	lsls	r0, r0, #0
   1b42c:	2302      	movs	r3, #2
   1b42e:	9300      	str	r3, [sp, #0]
   1b430:	4b0d      	ldr	r3, [pc, #52]	(1b468 <.text+0x1b468>)
   1b432:	9a0a      	ldr	r2, [sp, #40]
   1b434:	9301      	str	r3, [sp, #4]
   1b436:	1c30      	adds	r0, r6, #0
   1b438:	9902      	ldr	r1, [sp, #8]
   1b43a:	1c2b      	adds	r3, r5, #0
   1b43c:	f000 fe96 	bl	1c16c <__kernel_rem_pio2>
   1b440:	9a09      	ldr	r2, [sp, #36]
   1b442:	9008      	str	r0, [sp, #32]
   1b444:	2a00      	cmp	r2, #0
   1b446:	da0a      	bge.n	1b45e <.text+0x1b45e>
   1b448:	9c02      	ldr	r4, [sp, #8]
   1b44a:	2180      	movs	r1, #128
   1b44c:	6823      	ldr	r3, [r4, #0]
   1b44e:	0609      	lsls	r1, r1, #24
   1b450:	185b      	adds	r3, r3, r1
   1b452:	6023      	str	r3, [r4, #0]
   1b454:	68a3      	ldr	r3, [r4, #8]
   1b456:	4242      	negs	r2, r0
   1b458:	185b      	adds	r3, r3, r1
   1b45a:	60a3      	str	r3, [r4, #8]
   1b45c:	9208      	str	r2, [sp, #32]
   1b45e:	9808      	ldr	r0, [sp, #32]
   1b460:	b013      	add	sp, #76
   1b462:	bcf0      	pop	{r4, r5, r6, r7}
   1b464:	bc02      	pop	{r1}
   1b466:	4708      	bx	r1
   1b468:	da9c      	bge.n	1b3a4 <__ieee754_rem_pio2+0x358>
   1b46a:	0001      	lsls	r1, r0, #0

0001b46c <__ieee754_sqrt>:
   1b46c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b46e:	2300      	movs	r3, #0
   1b470:	2400      	movs	r4, #0
   1b472:	1c05      	adds	r5, r0, #0
   1b474:	b085      	sub	sp, #20
   1b476:	4a60      	ldr	r2, [pc, #384]	(1b5f8 <.text+0x1b5f8>)
   1b478:	9300      	str	r3, [sp, #0]
   1b47a:	9401      	str	r4, [sp, #4]
   1b47c:	1c2b      	adds	r3, r5, #0
   1b47e:	1c0e      	adds	r6, r1, #0
   1b480:	4013      	ands	r3, r2
   1b482:	1c01      	adds	r1, r0, #0
   1b484:	1c30      	adds	r0, r6, #0
   1b486:	4293      	cmp	r3, r2
   1b488:	d10c      	bne.n	1b4a4 <__ieee754_sqrt+0x38>
   1b48a:	1c2a      	adds	r2, r5, #0
   1b48c:	1c33      	adds	r3, r6, #0
   1b48e:	1c28      	adds	r0, r5, #0
   1b490:	1c31      	adds	r1, r6, #0
   1b492:	f001 ff5f 	bl	1d354 <____muldf3_from_thumb>
   1b496:	1c02      	adds	r2, r0, #0
   1b498:	1c0b      	adds	r3, r1, #0
   1b49a:	1c28      	adds	r0, r5, #0
   1b49c:	1c31      	adds	r1, r6, #0
   1b49e:	f001 ff51 	bl	1d344 <____adddf3_from_thumb>
   1b4a2:	e012      	b.n	1b4ca <__ieee754_sqrt+0x5e>
   1b4a4:	2d00      	cmp	r5, #0
   1b4a6:	dc13      	bgt.n	1b4d0 <__ieee754_sqrt+0x64>
   1b4a8:	4b54      	ldr	r3, [pc, #336]	(1b5fc <.text+0x1b5fc>)
   1b4aa:	402b      	ands	r3, r5
   1b4ac:	4333      	orrs	r3, r6
   1b4ae:	d100      	bne.n	1b4b2 <__ieee754_sqrt+0x46>
   1b4b0:	e09b      	b.n	1b5ea <__ieee754_sqrt+0x17e>
   1b4b2:	2d00      	cmp	r5, #0
   1b4b4:	d00c      	beq.n	1b4d0 <__ieee754_sqrt+0x64>
   1b4b6:	1c2a      	adds	r2, r5, #0
   1b4b8:	1c33      	adds	r3, r6, #0
   1b4ba:	1c28      	adds	r0, r5, #0
   1b4bc:	1c31      	adds	r1, r6, #0
   1b4be:	f001 ff45 	bl	1d34c <____subdf3_from_thumb>
   1b4c2:	1c02      	adds	r2, r0, #0
   1b4c4:	1c0b      	adds	r3, r1, #0
   1b4c6:	f001 ff4d 	bl	1d364 <____divdf3_from_thumb>
   1b4ca:	1c05      	adds	r5, r0, #0
   1b4cc:	1c0e      	adds	r6, r1, #0
   1b4ce:	e08c      	b.n	1b5ea <__ieee754_sqrt+0x17e>
   1b4d0:	150a      	asrs	r2, r1, #20
   1b4d2:	2a00      	cmp	r2, #0
   1b4d4:	d003      	beq.n	1b4de <__ieee754_sqrt+0x72>
   1b4d6:	e012      	b.n	1b4fe <__ieee754_sqrt+0x92>
   1b4d8:	0ac1      	lsrs	r1, r0, #11
   1b4da:	3a15      	subs	r2, #21
   1b4dc:	0540      	lsls	r0, r0, #21
   1b4de:	2900      	cmp	r1, #0
   1b4e0:	d0fa      	beq.n	1b4d8 <__ieee754_sqrt+0x6c>
   1b4e2:	2500      	movs	r5, #0
   1b4e4:	e001      	b.n	1b4ea <__ieee754_sqrt+0x7e>
   1b4e6:	0049      	lsls	r1, r1, #1
   1b4e8:	3501      	adds	r5, #1
   1b4ea:	02cc      	lsls	r4, r1, #11
   1b4ec:	d5fb      	bpl.n	1b4e6 <__ieee754_sqrt+0x7a>
   1b4ee:	1b53      	subs	r3, r2, r5
   1b4f0:	1c5a      	adds	r2, r3, #1
   1b4f2:	2320      	movs	r3, #32
   1b4f4:	1c04      	adds	r4, r0, #0
   1b4f6:	1b5b      	subs	r3, r3, r5
   1b4f8:	40dc      	lsrs	r4, r3
   1b4fa:	4321      	orrs	r1, r4
   1b4fc:	40a8      	lsls	r0, r5
   1b4fe:	4b40      	ldr	r3, [pc, #256]	(1b600 <.text+0x1b600>)
   1b500:	18d3      	adds	r3, r2, r3
   1b502:	9303      	str	r3, [sp, #12]
   1b504:	4b3f      	ldr	r3, [pc, #252]	(1b604 <.text+0x1b604>)
   1b506:	1c0a      	adds	r2, r1, #0
   1b508:	401a      	ands	r2, r3
   1b50a:	9c03      	ldr	r4, [sp, #12]
   1b50c:	2380      	movs	r3, #128
   1b50e:	035b      	lsls	r3, r3, #13
   1b510:	431a      	orrs	r2, r3
   1b512:	07e4      	lsls	r4, r4, #31
   1b514:	d503      	bpl.n	1b51e <__ieee754_sqrt+0xb2>
   1b516:	0fc3      	lsrs	r3, r0, #31
   1b518:	18d3      	adds	r3, r2, r3
   1b51a:	18d2      	adds	r2, r2, r3
   1b51c:	0040      	lsls	r0, r0, #1
   1b51e:	0fc3      	lsrs	r3, r0, #31
   1b520:	2400      	movs	r4, #0
   1b522:	18d3      	adds	r3, r2, r3
   1b524:	2180      	movs	r1, #128
   1b526:	9404      	str	r4, [sp, #16]
   1b528:	18d2      	adds	r2, r2, r3
   1b52a:	0045      	lsls	r5, r0, #1
   1b52c:	0389      	lsls	r1, r1, #14
   1b52e:	2600      	movs	r6, #0
   1b530:	1863      	adds	r3, r4, r1
   1b532:	4293      	cmp	r3, r2
   1b534:	dc04      	bgt.n	1b540 <__ieee754_sqrt+0xd4>
   1b536:	9804      	ldr	r0, [sp, #16]
   1b538:	1840      	adds	r0, r0, r1
   1b53a:	9004      	str	r0, [sp, #16]
   1b53c:	185c      	adds	r4, r3, r1
   1b53e:	1ad2      	subs	r2, r2, r3
   1b540:	0feb      	lsrs	r3, r5, #31
   1b542:	2080      	movs	r0, #128
   1b544:	18d3      	adds	r3, r2, r3
   1b546:	3601      	adds	r6, #1
   1b548:	0600      	lsls	r0, r0, #24
   1b54a:	18d2      	adds	r2, r2, r3
   1b54c:	006d      	lsls	r5, r5, #1
   1b54e:	0849      	lsrs	r1, r1, #1
   1b550:	2e16      	cmp	r6, #22
   1b552:	d1ed      	bne.n	1b530 <__ieee754_sqrt+0xc4>
   1b554:	2300      	movs	r3, #0
   1b556:	2600      	movs	r6, #0
   1b558:	9302      	str	r3, [sp, #8]
   1b55a:	1c07      	adds	r7, r0, #0
   1b55c:	46b4      	mov	ip, r6
   1b55e:	9b02      	ldr	r3, [sp, #8]
   1b560:	19d8      	adds	r0, r3, r7
   1b562:	4294      	cmp	r4, r2
   1b564:	db03      	blt.n	1b56e <__ieee754_sqrt+0x102>
   1b566:	4294      	cmp	r4, r2
   1b568:	d116      	bne.n	1b598 <__ieee754_sqrt+0x12c>
   1b56a:	42a8      	cmp	r0, r5
   1b56c:	d814      	bhi.n	1b598 <__ieee754_sqrt+0x12c>
   1b56e:	19c3      	adds	r3, r0, r7
   1b570:	9302      	str	r3, [sp, #8]
   1b572:	2380      	movs	r3, #128
   1b574:	061b      	lsls	r3, r3, #24
   1b576:	1c01      	adds	r1, r0, #0
   1b578:	4019      	ands	r1, r3
   1b57a:	4299      	cmp	r1, r3
   1b57c:	d104      	bne.n	1b588 <__ieee754_sqrt+0x11c>
   1b57e:	9b02      	ldr	r3, [sp, #8]
   1b580:	420b      	tst	r3, r1
   1b582:	d101      	bne.n	1b588 <__ieee754_sqrt+0x11c>
   1b584:	1c63      	adds	r3, r4, #1
   1b586:	e000      	b.n	1b58a <__ieee754_sqrt+0x11e>
   1b588:	1c23      	adds	r3, r4, #0
   1b58a:	1b12      	subs	r2, r2, r4
   1b58c:	4285      	cmp	r5, r0
   1b58e:	d200      	bcs.n	1b592 <__ieee754_sqrt+0x126>
   1b590:	3a01      	subs	r2, #1
   1b592:	1a2d      	subs	r5, r5, r0
   1b594:	19f6      	adds	r6, r6, r7
   1b596:	1c1c      	adds	r4, r3, #0
   1b598:	0feb      	lsrs	r3, r5, #31
   1b59a:	2001      	movs	r0, #1
   1b59c:	18d3      	adds	r3, r2, r3
   1b59e:	4484      	add	ip, r0
   1b5a0:	18d2      	adds	r2, r2, r3
   1b5a2:	4663      	mov	r3, ip
   1b5a4:	006d      	lsls	r5, r5, #1
   1b5a6:	087f      	lsrs	r7, r7, #1
   1b5a8:	2b20      	cmp	r3, #32
   1b5aa:	d1d8      	bne.n	1b55e <__ieee754_sqrt+0xf2>
   1b5ac:	432a      	orrs	r2, r5
   1b5ae:	d009      	beq.n	1b5c4 <__ieee754_sqrt+0x158>
   1b5b0:	1c74      	adds	r4, r6, #1
   1b5b2:	d104      	bne.n	1b5be <__ieee754_sqrt+0x152>
   1b5b4:	9804      	ldr	r0, [sp, #16]
   1b5b6:	2600      	movs	r6, #0
   1b5b8:	3001      	adds	r0, #1
   1b5ba:	9004      	str	r0, [sp, #16]
   1b5bc:	e002      	b.n	1b5c4 <__ieee754_sqrt+0x158>
   1b5be:	2301      	movs	r3, #1
   1b5c0:	4033      	ands	r3, r6
   1b5c2:	18f6      	adds	r6, r6, r3
   1b5c4:	9b04      	ldr	r3, [sp, #16]
   1b5c6:	0871      	lsrs	r1, r6, #1
   1b5c8:	07db      	lsls	r3, r3, #31
   1b5ca:	d502      	bpl.n	1b5d2 <__ieee754_sqrt+0x166>
   1b5cc:	2380      	movs	r3, #128
   1b5ce:	061b      	lsls	r3, r3, #24
   1b5d0:	4319      	orrs	r1, r3
   1b5d2:	9c04      	ldr	r4, [sp, #16]
   1b5d4:	1062      	asrs	r2, r4, #1
   1b5d6:	9c03      	ldr	r4, [sp, #12]
   1b5d8:	480b      	ldr	r0, [pc, #44]	(1b608 <.text+0x1b608>)
   1b5da:	1063      	asrs	r3, r4, #1
   1b5dc:	1812      	adds	r2, r2, r0
   1b5de:	051b      	lsls	r3, r3, #20
   1b5e0:	18d3      	adds	r3, r2, r3
   1b5e2:	9300      	str	r3, [sp, #0]
   1b5e4:	9101      	str	r1, [sp, #4]
   1b5e6:	9d00      	ldr	r5, [sp, #0]
   1b5e8:	9e01      	ldr	r6, [sp, #4]
   1b5ea:	1c28      	adds	r0, r5, #0
   1b5ec:	1c31      	adds	r1, r6, #0
   1b5ee:	b005      	add	sp, #20
   1b5f0:	bcf0      	pop	{r4, r5, r6, r7}
   1b5f2:	bc04      	pop	{r2}
   1b5f4:	4710      	bx	r2
   1b5f6:	0000      	lsls	r0, r0, #0
   1b5f8:	0000      	lsls	r0, r0, #0
   1b5fa:	7ff0      	ldrb	r0, [r6, #31]
   1b5fc:	ffff 7fff 	undefined
   1b600:	fc01 ffff 	stc2	15, cr15, [r1], {255}
   1b604:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
   1b608:	0000      	lsls	r0, r0, #0
   1b60a:	3fe0      	subs	r7, #224

0001b60c <__ieee754_fmodf>:
   1b60c:	b570      	push	{r4, r5, r6, lr}
   1b60e:	4b44      	ldr	r3, [pc, #272]	(1b720 <.text+0x1b720>)
   1b610:	1c0d      	adds	r5, r1, #0
   1b612:	4019      	ands	r1, r3
   1b614:	d00c      	beq.n	1b630 <__ieee754_fmodf+0x24>
   1b616:	2380      	movs	r3, #128
   1b618:	061b      	lsls	r3, r3, #24
   1b61a:	1c06      	adds	r6, r0, #0
   1b61c:	401e      	ands	r6, r3
   1b61e:	1c02      	adds	r2, r0, #0
   1b620:	4b40      	ldr	r3, [pc, #256]	(1b724 <.text+0x1b724>)
   1b622:	4072      	eors	r2, r6
   1b624:	429a      	cmp	r2, r3
   1b626:	dc03      	bgt.n	1b630 <__ieee754_fmodf+0x24>
   1b628:	23ff      	movs	r3, #255
   1b62a:	05db      	lsls	r3, r3, #23
   1b62c:	4299      	cmp	r1, r3
   1b62e:	dd06      	ble.n	1b63e <__ieee754_fmodf+0x32>
   1b630:	1c29      	adds	r1, r5, #0
   1b632:	f001 fecf 	bl	1d3d4 <____mulsf3_from_thumb>
   1b636:	1c01      	adds	r1, r0, #0
   1b638:	f001 fed4 	bl	1d3e4 <____divsf3_from_thumb>
   1b63c:	e06c      	b.n	1b718 <__ieee754_fmodf+0x10c>
   1b63e:	428a      	cmp	r2, r1
   1b640:	db6a      	blt.n	1b718 <__ieee754_fmodf+0x10c>
   1b642:	428a      	cmp	r2, r1
   1b644:	d05e      	beq.n	1b704 <__ieee754_fmodf+0xf8>
   1b646:	4b38      	ldr	r3, [pc, #224]	(1b728 <.text+0x1b728>)
   1b648:	429a      	cmp	r2, r3
   1b64a:	dc08      	bgt.n	1b65e <__ieee754_fmodf+0x52>
   1b64c:	257e      	movs	r5, #126
   1b64e:	0213      	lsls	r3, r2, #8
   1b650:	426d      	negs	r5, r5
   1b652:	e001      	b.n	1b658 <__ieee754_fmodf+0x4c>
   1b654:	3d01      	subs	r5, #1
   1b656:	005b      	lsls	r3, r3, #1
   1b658:	2b00      	cmp	r3, #0
   1b65a:	dcfb      	bgt.n	1b654 <__ieee754_fmodf+0x48>
   1b65c:	e002      	b.n	1b664 <__ieee754_fmodf+0x58>
   1b65e:	15d3      	asrs	r3, r2, #23
   1b660:	1c1d      	adds	r5, r3, #0
   1b662:	3d7f      	subs	r5, #127
   1b664:	4b30      	ldr	r3, [pc, #192]	(1b728 <.text+0x1b728>)
   1b666:	4299      	cmp	r1, r3
   1b668:	dc08      	bgt.n	1b67c <__ieee754_fmodf+0x70>
   1b66a:	247e      	movs	r4, #126
   1b66c:	020b      	lsls	r3, r1, #8
   1b66e:	4264      	negs	r4, r4
   1b670:	e001      	b.n	1b676 <__ieee754_fmodf+0x6a>
   1b672:	3c01      	subs	r4, #1
   1b674:	005b      	lsls	r3, r3, #1
   1b676:	2b00      	cmp	r3, #0
   1b678:	dafb      	bge.n	1b672 <__ieee754_fmodf+0x66>
   1b67a:	e002      	b.n	1b682 <__ieee754_fmodf+0x76>
   1b67c:	15cb      	asrs	r3, r1, #23
   1b67e:	1c1c      	adds	r4, r3, #0
   1b680:	3c7f      	subs	r4, #127
   1b682:	1c2b      	adds	r3, r5, #0
   1b684:	337e      	adds	r3, #126
   1b686:	db06      	blt.n	1b696 <__ieee754_fmodf+0x8a>
   1b688:	4b27      	ldr	r3, [pc, #156]	(1b728 <.text+0x1b728>)
   1b68a:	401a      	ands	r2, r3
   1b68c:	2380      	movs	r3, #128
   1b68e:	041b      	lsls	r3, r3, #16
   1b690:	1c10      	adds	r0, r2, #0
   1b692:	4318      	orrs	r0, r3
   1b694:	e004      	b.n	1b6a0 <__ieee754_fmodf+0x94>
   1b696:	237e      	movs	r3, #126
   1b698:	425b      	negs	r3, r3
   1b69a:	1b5b      	subs	r3, r3, r5
   1b69c:	1c10      	adds	r0, r2, #0
   1b69e:	4098      	lsls	r0, r3
   1b6a0:	1c23      	adds	r3, r4, #0
   1b6a2:	337e      	adds	r3, #126
   1b6a4:	db06      	blt.n	1b6b4 <__ieee754_fmodf+0xa8>
   1b6a6:	4b20      	ldr	r3, [pc, #128]	(1b728 <.text+0x1b728>)
   1b6a8:	1c0a      	adds	r2, r1, #0
   1b6aa:	401a      	ands	r2, r3
   1b6ac:	2380      	movs	r3, #128
   1b6ae:	041b      	lsls	r3, r3, #16
   1b6b0:	431a      	orrs	r2, r3
   1b6b2:	e004      	b.n	1b6be <__ieee754_fmodf+0xb2>
   1b6b4:	237e      	movs	r3, #126
   1b6b6:	425b      	negs	r3, r3
   1b6b8:	1b1b      	subs	r3, r3, r4
   1b6ba:	1c0a      	adds	r2, r1, #0
   1b6bc:	409a      	lsls	r2, r3
   1b6be:	1b2b      	subs	r3, r5, r4
   1b6c0:	e006      	b.n	1b6d0 <__ieee754_fmodf+0xc4>
   1b6c2:	2900      	cmp	r1, #0
   1b6c4:	da01      	bge.n	1b6ca <__ieee754_fmodf+0xbe>
   1b6c6:	0040      	lsls	r0, r0, #1
   1b6c8:	e002      	b.n	1b6d0 <__ieee754_fmodf+0xc4>
   1b6ca:	2900      	cmp	r1, #0
   1b6cc:	d01a      	beq.n	1b704 <__ieee754_fmodf+0xf8>
   1b6ce:	0048      	lsls	r0, r1, #1
   1b6d0:	1a81      	subs	r1, r0, r2
   1b6d2:	3b01      	subs	r3, #1
   1b6d4:	d2f5      	bcs.n	1b6c2 <__ieee754_fmodf+0xb6>
   1b6d6:	2900      	cmp	r1, #0
   1b6d8:	db00      	blt.n	1b6dc <__ieee754_fmodf+0xd0>
   1b6da:	1c08      	adds	r0, r1, #0
   1b6dc:	2800      	cmp	r0, #0
   1b6de:	d102      	bne.n	1b6e6 <__ieee754_fmodf+0xda>
   1b6e0:	e010      	b.n	1b704 <__ieee754_fmodf+0xf8>
   1b6e2:	0040      	lsls	r0, r0, #1
   1b6e4:	3c01      	subs	r4, #1
   1b6e6:	4b10      	ldr	r3, [pc, #64]	(1b728 <.text+0x1b728>)
   1b6e8:	4298      	cmp	r0, r3
   1b6ea:	ddfa      	ble.n	1b6e2 <__ieee754_fmodf+0xd6>
   1b6ec:	1c21      	adds	r1, r4, #0
   1b6ee:	317e      	adds	r1, #126
   1b6f0:	db0d      	blt.n	1b70e <__ieee754_fmodf+0x102>
   1b6f2:	1c22      	adds	r2, r4, #0
   1b6f4:	490d      	ldr	r1, [pc, #52]	(1b72c <.text+0x1b72c>)
   1b6f6:	327f      	adds	r2, #127
   1b6f8:	1843      	adds	r3, r0, r1
   1b6fa:	05d2      	lsls	r2, r2, #23
   1b6fc:	4333      	orrs	r3, r6
   1b6fe:	1c10      	adds	r0, r2, #0
   1b700:	4318      	orrs	r0, r3
   1b702:	e009      	b.n	1b718 <__ieee754_fmodf+0x10c>
   1b704:	4a0a      	ldr	r2, [pc, #40]	(1b730 <.text+0x1b730>)
   1b706:	0ff3      	lsrs	r3, r6, #31
   1b708:	009b      	lsls	r3, r3, #2
   1b70a:	5898      	ldr	r0, [r3, r2]
   1b70c:	e004      	b.n	1b718 <__ieee754_fmodf+0x10c>
   1b70e:	237e      	movs	r3, #126
   1b710:	425b      	negs	r3, r3
   1b712:	1b1b      	subs	r3, r3, r4
   1b714:	4118      	asrs	r0, r3
   1b716:	4330      	orrs	r0, r6
   1b718:	bc70      	pop	{r4, r5, r6}
   1b71a:	bc02      	pop	{r1}
   1b71c:	4708      	bx	r1
   1b71e:	0000      	lsls	r0, r0, #0
   1b720:	ffff 7fff 	undefined
   1b724:	ffff 7f7f 	vcvt.u32.f32	<illegal reg q11.5>, <illegal reg q15.5>, #1
   1b728:	ffff 007f 	vshr.u32	q8, <illegal reg q15.5>, #1
   1b72c:	0000      	lsls	r0, r0, #0
   1b72e:	ff80 dba4 	undefined
   1b732:	0001      	lsls	r1, r0, #0

0001b734 <__ieee754_powf>:
   1b734:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b736:	4b8a      	ldr	r3, [pc, #552]	(1b960 <.text+0x1b960>)
   1b738:	b092      	sub	sp, #72
   1b73a:	1c0c      	adds	r4, r1, #0
   1b73c:	1c06      	adds	r6, r0, #0
   1b73e:	9108      	str	r1, [sp, #32]
   1b740:	900a      	str	r0, [sp, #40]
   1b742:	1c0f      	adds	r7, r1, #0
   1b744:	401c      	ands	r4, r3
   1b746:	d101      	bne.n	1b74c <__ieee754_powf+0x18>
   1b748:	4886      	ldr	r0, [pc, #536]	(1b964 <.text+0x1b964>)
   1b74a:	e362      	b.n	1be12 <.text+0x1be12>
   1b74c:	9d0a      	ldr	r5, [sp, #40]
   1b74e:	401d      	ands	r5, r3
   1b750:	23ff      	movs	r3, #255
   1b752:	05db      	lsls	r3, r3, #23
   1b754:	429d      	cmp	r5, r3
   1b756:	dc01      	bgt.n	1b75c <__ieee754_powf+0x28>
   1b758:	429c      	cmp	r4, r3
   1b75a:	dd04      	ble.n	1b766 <__ieee754_powf+0x32>
   1b75c:	9808      	ldr	r0, [sp, #32]
   1b75e:	1c31      	adds	r1, r6, #0
   1b760:	f001 fe44 	bl	1d3ec <____addsf3_from_thumb>
   1b764:	e355      	b.n	1be12 <.text+0x1be12>
   1b766:	990a      	ldr	r1, [sp, #40]
   1b768:	2900      	cmp	r1, #0
   1b76a:	db02      	blt.n	1b772 <__ieee754_powf+0x3e>
   1b76c:	2200      	movs	r2, #0
   1b76e:	920e      	str	r2, [sp, #56]
   1b770:	e015      	b.n	1b79e <__ieee754_powf+0x6a>
   1b772:	4b7d      	ldr	r3, [pc, #500]	(1b968 <.text+0x1b968>)
   1b774:	429c      	cmp	r4, r3
   1b776:	dd01      	ble.n	1b77c <__ieee754_powf+0x48>
   1b778:	2302      	movs	r3, #2
   1b77a:	e00f      	b.n	1b79c <__ieee754_powf+0x68>
   1b77c:	4b7b      	ldr	r3, [pc, #492]	(1b96c <.text+0x1b96c>)
   1b77e:	429c      	cmp	r4, r3
   1b780:	dd26      	ble.n	1b7d0 <__ieee754_powf+0x9c>
   1b782:	15e2      	asrs	r2, r4, #23
   1b784:	2396      	movs	r3, #150
   1b786:	1a9b      	subs	r3, r3, r2
   1b788:	1c22      	adds	r2, r4, #0
   1b78a:	411a      	asrs	r2, r3
   1b78c:	1c10      	adds	r0, r2, #0
   1b78e:	4098      	lsls	r0, r3
   1b790:	42a0      	cmp	r0, r4
   1b792:	d11d      	bne.n	1b7d0 <__ieee754_powf+0x9c>
   1b794:	2301      	movs	r3, #1
   1b796:	401a      	ands	r2, r3
   1b798:	2302      	movs	r3, #2
   1b79a:	1a9b      	subs	r3, r3, r2
   1b79c:	930e      	str	r3, [sp, #56]
   1b79e:	23ff      	movs	r3, #255
   1b7a0:	05db      	lsls	r3, r3, #23
   1b7a2:	429c      	cmp	r4, r3
   1b7a4:	d116      	bne.n	1b7d4 <__ieee754_powf+0xa0>
   1b7a6:	23fe      	movs	r3, #254
   1b7a8:	059b      	lsls	r3, r3, #22
   1b7aa:	429d      	cmp	r5, r3
   1b7ac:	d104      	bne.n	1b7b8 <__ieee754_powf+0x84>
   1b7ae:	9808      	ldr	r0, [sp, #32]
   1b7b0:	1c01      	adds	r1, r0, #0
   1b7b2:	f001 fe1f 	bl	1d3f4 <____subsf3_from_thumb>
   1b7b6:	e32c      	b.n	1be12 <.text+0x1be12>
   1b7b8:	429d      	cmp	r5, r3
   1b7ba:	dd03      	ble.n	1b7c4 <__ieee754_powf+0x90>
   1b7bc:	2f00      	cmp	r7, #0
   1b7be:	db00      	blt.n	1b7c2 <__ieee754_powf+0x8e>
   1b7c0:	e32a      	b.n	1be18 <.text+0x1be18>
   1b7c2:	e064      	b.n	1b88e <__ieee754_powf+0x15a>
   1b7c4:	2f00      	cmp	r7, #0
   1b7c6:	da69      	bge.n	1b89c <__ieee754_powf+0x168>
   1b7c8:	2180      	movs	r1, #128
   1b7ca:	9808      	ldr	r0, [sp, #32]
   1b7cc:	0609      	lsls	r1, r1, #24
   1b7ce:	e043      	b.n	1b858 <__ieee754_powf+0x124>
   1b7d0:	2200      	movs	r2, #0
   1b7d2:	920e      	str	r2, [sp, #56]
   1b7d4:	23fe      	movs	r3, #254
   1b7d6:	059b      	lsls	r3, r3, #22
   1b7d8:	429c      	cmp	r4, r3
   1b7da:	d106      	bne.n	1b7ea <__ieee754_powf+0xb6>
   1b7dc:	2f00      	cmp	r7, #0
   1b7de:	db01      	blt.n	1b7e4 <__ieee754_powf+0xb0>
   1b7e0:	9608      	str	r6, [sp, #32]
   1b7e2:	e319      	b.n	1be18 <.text+0x1be18>
   1b7e4:	485f      	ldr	r0, [pc, #380]	(1b964 <.text+0x1b964>)
   1b7e6:	1c31      	adds	r1, r6, #0
   1b7e8:	e045      	b.n	1b876 <__ieee754_powf+0x142>
   1b7ea:	2380      	movs	r3, #128
   1b7ec:	05db      	lsls	r3, r3, #23
   1b7ee:	429f      	cmp	r7, r3
   1b7f0:	d102      	bne.n	1b7f8 <__ieee754_powf+0xc4>
   1b7f2:	1c30      	adds	r0, r6, #0
   1b7f4:	1c31      	adds	r1, r6, #0
   1b7f6:	e30a      	b.n	1be0e <.text+0x1be0e>
   1b7f8:	23fc      	movs	r3, #252
   1b7fa:	059b      	lsls	r3, r3, #22
   1b7fc:	429f      	cmp	r7, r3
   1b7fe:	d106      	bne.n	1b80e <__ieee754_powf+0xda>
   1b800:	9b0a      	ldr	r3, [sp, #40]
   1b802:	2b00      	cmp	r3, #0
   1b804:	db03      	blt.n	1b80e <__ieee754_powf+0xda>
   1b806:	1c30      	adds	r0, r6, #0
   1b808:	f000 fb24 	bl	1be54 <__ieee754_sqrtf>
   1b80c:	e301      	b.n	1be12 <.text+0x1be12>
   1b80e:	1c30      	adds	r0, r6, #0
   1b810:	f001 fc98 	bl	1d144 <fabsf>
   1b814:	23ff      	movs	r3, #255
   1b816:	05db      	lsls	r3, r3, #23
   1b818:	1c01      	adds	r1, r0, #0
   1b81a:	429d      	cmp	r5, r3
   1b81c:	d005      	beq.n	1b82a <__ieee754_powf+0xf6>
   1b81e:	2d00      	cmp	r5, #0
   1b820:	d003      	beq.n	1b82a <__ieee754_powf+0xf6>
   1b822:	23fe      	movs	r3, #254
   1b824:	059b      	lsls	r3, r3, #22
   1b826:	429d      	cmp	r5, r3
   1b828:	d119      	bne.n	1b85e <__ieee754_powf+0x12a>
   1b82a:	2f00      	cmp	r7, #0
   1b82c:	da03      	bge.n	1b836 <__ieee754_powf+0x102>
   1b82e:	484d      	ldr	r0, [pc, #308]	(1b964 <.text+0x1b964>)
   1b830:	f001 fdd8 	bl	1d3e4 <____divsf3_from_thumb>
   1b834:	1c01      	adds	r1, r0, #0
   1b836:	980a      	ldr	r0, [sp, #40]
   1b838:	2800      	cmp	r0, #0
   1b83a:	db00      	blt.n	1b83e <__ieee754_powf+0x10a>
   1b83c:	e2eb      	b.n	1be16 <.text+0x1be16>
   1b83e:	4a4c      	ldr	r2, [pc, #304]	(1b970 <.text+0x1b970>)
   1b840:	980e      	ldr	r0, [sp, #56]
   1b842:	18ab      	adds	r3, r5, r2
   1b844:	4318      	orrs	r0, r3
   1b846:	d101      	bne.n	1b84c <__ieee754_powf+0x118>
   1b848:	1c08      	adds	r0, r1, #0
   1b84a:	e011      	b.n	1b870 <__ieee754_powf+0x13c>
   1b84c:	9a0e      	ldr	r2, [sp, #56]
   1b84e:	2a01      	cmp	r2, #1
   1b850:	d000      	beq.n	1b854 <__ieee754_powf+0x120>
   1b852:	e2e0      	b.n	1be16 <.text+0x1be16>
   1b854:	2080      	movs	r0, #128
   1b856:	0600      	lsls	r0, r0, #24
   1b858:	180b      	adds	r3, r1, r0
   1b85a:	9308      	str	r3, [sp, #32]
   1b85c:	e2dc      	b.n	1be18 <.text+0x1be18>
   1b85e:	9a0a      	ldr	r2, [sp, #40]
   1b860:	980e      	ldr	r0, [sp, #56]
   1b862:	0fd3      	lsrs	r3, r2, #31
   1b864:	3b01      	subs	r3, #1
   1b866:	930b      	str	r3, [sp, #44]
   1b868:	4303      	orrs	r3, r0
   1b86a:	d107      	bne.n	1b87c <__ieee754_powf+0x148>
   1b86c:	1c30      	adds	r0, r6, #0
   1b86e:	1c31      	adds	r1, r6, #0
   1b870:	f001 fdc0 	bl	1d3f4 <____subsf3_from_thumb>
   1b874:	1c01      	adds	r1, r0, #0
   1b876:	f001 fdb5 	bl	1d3e4 <____divsf3_from_thumb>
   1b87a:	e2ca      	b.n	1be12 <.text+0x1be12>
   1b87c:	239a      	movs	r3, #154
   1b87e:	05db      	lsls	r3, r3, #23
   1b880:	429c      	cmp	r4, r3
   1b882:	dd4d      	ble.n	1b920 <__ieee754_powf+0x1ec>
   1b884:	4b3b      	ldr	r3, [pc, #236]	(1b974 <.text+0x1b974>)
   1b886:	429d      	cmp	r5, r3
   1b888:	dc03      	bgt.n	1b892 <__ieee754_powf+0x15e>
   1b88a:	2f00      	cmp	r7, #0
   1b88c:	db09      	blt.n	1b8a2 <__ieee754_powf+0x16e>
   1b88e:	493a      	ldr	r1, [pc, #232]	(1b978 <.text+0x1b978>)
   1b890:	e2c1      	b.n	1be16 <.text+0x1be16>
   1b892:	4b3a      	ldr	r3, [pc, #232]	(1b97c <.text+0x1b97c>)
   1b894:	429d      	cmp	r5, r3
   1b896:	dd07      	ble.n	1b8a8 <__ieee754_powf+0x174>
   1b898:	2f00      	cmp	r7, #0
   1b89a:	dc02      	bgt.n	1b8a2 <__ieee754_powf+0x16e>
   1b89c:	4a36      	ldr	r2, [pc, #216]	(1b978 <.text+0x1b978>)
   1b89e:	9208      	str	r2, [sp, #32]
   1b8a0:	e2ba      	b.n	1be18 <.text+0x1be18>
   1b8a2:	4837      	ldr	r0, [pc, #220]	(1b980 <.text+0x1b980>)
   1b8a4:	1c01      	adds	r1, r0, #0
   1b8a6:	e2b2      	b.n	1be0e <.text+0x1be0e>
   1b8a8:	1c08      	adds	r0, r1, #0
   1b8aa:	492e      	ldr	r1, [pc, #184]	(1b964 <.text+0x1b964>)
   1b8ac:	f001 fda2 	bl	1d3f4 <____subsf3_from_thumb>
   1b8b0:	4934      	ldr	r1, [pc, #208]	(1b984 <.text+0x1b984>)
   1b8b2:	1c04      	adds	r4, r0, #0
   1b8b4:	f001 fd8e 	bl	1d3d4 <____mulsf3_from_thumb>
   1b8b8:	4933      	ldr	r1, [pc, #204]	(1b988 <.text+0x1b988>)
   1b8ba:	9007      	str	r0, [sp, #28]
   1b8bc:	1c20      	adds	r0, r4, #0
   1b8be:	f001 fd89 	bl	1d3d4 <____mulsf3_from_thumb>
   1b8c2:	1c21      	adds	r1, r4, #0
   1b8c4:	1c06      	adds	r6, r0, #0
   1b8c6:	1c20      	adds	r0, r4, #0
   1b8c8:	f001 fd84 	bl	1d3d4 <____mulsf3_from_thumb>
   1b8cc:	492f      	ldr	r1, [pc, #188]	(1b98c <.text+0x1b98c>)
   1b8ce:	1c05      	adds	r5, r0, #0
   1b8d0:	1c20      	adds	r0, r4, #0
   1b8d2:	f001 fd7f 	bl	1d3d4 <____mulsf3_from_thumb>
   1b8d6:	492e      	ldr	r1, [pc, #184]	(1b990 <.text+0x1b990>)
   1b8d8:	f001 fd88 	bl	1d3ec <____addsf3_from_thumb>
   1b8dc:	1c01      	adds	r1, r0, #0
   1b8de:	1c20      	adds	r0, r4, #0
   1b8e0:	f001 fd78 	bl	1d3d4 <____mulsf3_from_thumb>
   1b8e4:	1c01      	adds	r1, r0, #0
   1b8e6:	482b      	ldr	r0, [pc, #172]	(1b994 <.text+0x1b994>)
   1b8e8:	f001 fd84 	bl	1d3f4 <____subsf3_from_thumb>
   1b8ec:	1c01      	adds	r1, r0, #0
   1b8ee:	1c28      	adds	r0, r5, #0
   1b8f0:	f001 fd70 	bl	1d3d4 <____mulsf3_from_thumb>
   1b8f4:	4928      	ldr	r1, [pc, #160]	(1b998 <.text+0x1b998>)
   1b8f6:	f001 fd6d 	bl	1d3d4 <____mulsf3_from_thumb>
   1b8fa:	1c01      	adds	r1, r0, #0
   1b8fc:	1c30      	adds	r0, r6, #0
   1b8fe:	f001 fd75 	bl	1d3ec <____addsf3_from_thumb>
   1b902:	1c04      	adds	r4, r0, #0
   1b904:	1c21      	adds	r1, r4, #0
   1b906:	9807      	ldr	r0, [sp, #28]
   1b908:	f001 fd70 	bl	1d3ec <____addsf3_from_thumb>
   1b90c:	4b23      	ldr	r3, [pc, #140]	(1b99c <.text+0x1b99c>)
   1b90e:	1c07      	adds	r7, r0, #0
   1b910:	401f      	ands	r7, r3
   1b912:	9907      	ldr	r1, [sp, #28]
   1b914:	1c38      	adds	r0, r7, #0
   1b916:	f001 fd6d 	bl	1d3f4 <____subsf3_from_thumb>
   1b91a:	1c01      	adds	r1, r0, #0
   1b91c:	1c20      	adds	r0, r4, #0
   1b91e:	e13a      	b.n	1bb96 <.text+0x1bb96>
   1b920:	4b1f      	ldr	r3, [pc, #124]	(1b9a0 <.text+0x1b9a0>)
   1b922:	429d      	cmp	r5, r3
   1b924:	dd01      	ble.n	1b92a <__ieee754_powf+0x1f6>
   1b926:	2200      	movs	r2, #0
   1b928:	e006      	b.n	1b938 <__ieee754_powf+0x204>
   1b92a:	1c08      	adds	r0, r1, #0
   1b92c:	491d      	ldr	r1, [pc, #116]	(1b9a4 <.text+0x1b9a4>)
   1b92e:	f001 fd51 	bl	1d3d4 <____mulsf3_from_thumb>
   1b932:	2218      	movs	r2, #24
   1b934:	1c05      	adds	r5, r0, #0
   1b936:	4252      	negs	r2, r2
   1b938:	15eb      	asrs	r3, r5, #23
   1b93a:	18d2      	adds	r2, r2, r3
   1b93c:	1c13      	adds	r3, r2, #0
   1b93e:	3b7f      	subs	r3, #127
   1b940:	9310      	str	r3, [sp, #64]
   1b942:	4b17      	ldr	r3, [pc, #92]	(1b9a0 <.text+0x1b9a0>)
   1b944:	1c29      	adds	r1, r5, #0
   1b946:	4019      	ands	r1, r3
   1b948:	23fe      	movs	r3, #254
   1b94a:	059b      	lsls	r3, r3, #22
   1b94c:	1c0c      	adds	r4, r1, #0
   1b94e:	431c      	orrs	r4, r3
   1b950:	4b15      	ldr	r3, [pc, #84]	(1b9a8 <.text+0x1b9a8>)
   1b952:	4299      	cmp	r1, r3
   1b954:	dd30      	ble.n	1b9b8 <.text+0x1b9b8>
   1b956:	4b15      	ldr	r3, [pc, #84]	(1b9ac <.text+0x1b9ac>)
   1b958:	4299      	cmp	r1, r3
   1b95a:	dc29      	bgt.n	1b9b0 <.text+0x1b9b0>
   1b95c:	2701      	movs	r7, #1
   1b95e:	e02c      	b.n	1b9ba <.text+0x1b9ba>
   1b960:	ffff 7fff 	undefined
   1b964:	0000      	lsls	r0, r0, #0
   1b966:	3f80      	subs	r7, #128
   1b968:	ffff 4b7f 	undefined
   1b96c:	ffff 3f7f 	vcvt.u32.f32	<illegal reg q9.5>, <illegal reg q15.5>, #1
   1b970:	0000      	lsls	r0, r0, #0
   1b972:	c080      	stmia	r0!, {r7}
   1b974:	fff7 3f7f 	vcvt.u32.f32	<illegal reg q9.5>, <illegal reg q15.5>, #9
   1b978:	0000      	lsls	r0, r0, #0
   1b97a:	0000      	lsls	r0, r0, #0
   1b97c:	0007      	lsls	r7, r0, #0
   1b97e:	3f80      	subs	r7, #128
   1b980:	f2ca 7149 	movt	r1, #42825	; 0xa749
   1b984:	aa00      	add	r2, sp, #0
   1b986:	3fb8      	subs	r7, #184
   1b988:	a570      	add	r5, pc, #448	(adr r5,1bb4c <.text+0x1bb4c>)
   1b98a:	36ec      	adds	r6, #236
   1b98c:	0000      	lsls	r0, r0, #0
   1b98e:	be80      	bkpt	0x0080
   1b990:	aaab      	add	r2, sp, #684
   1b992:	3eaa      	subs	r6, #170
   1b994:	0000      	lsls	r0, r0, #0
   1b996:	3f00      	subs	r7, #0
   1b998:	aa3b      	add	r2, sp, #236
   1b99a:	bfb8      	it	lt
   1b99c:	f000 ffff 	bl	1c99e <__kernel_sin+0xee>
   1b9a0:	ffff 007f 	vshr.u32	q8, <illegal reg q15.5>, #1
   1b9a4:	0000      	lsls	r0, r0, #0
   1b9a6:	4b80      	ldr	r3, [pc, #512]	(1bba8 <.text+0x1bba8>)
   1b9a8:	c471      	stmia	r4!, {r0, r4, r5, r6}
   1b9aa:	001c      	lsls	r4, r3, #0
   1b9ac:	b3d6      	cbz	r6, 1ba24 <.text+0x1ba24>
   1b9ae:	005d      	lsls	r5, r3, #1
   1b9b0:	3a7e      	subs	r2, #126
   1b9b2:	48ae      	ldr	r0, [pc, #696]	(1bc6c <.text+0x1bc6c>)
   1b9b4:	9210      	str	r2, [sp, #64]
   1b9b6:	1824      	adds	r4, r4, r0
   1b9b8:	2700      	movs	r7, #0
   1b9ba:	4bad      	ldr	r3, [pc, #692]	(1bc70 <.text+0x1bc70>)
   1b9bc:	00b9      	lsls	r1, r7, #2
   1b9be:	58cd      	ldr	r5, [r1, r3]
   1b9c0:	9106      	str	r1, [sp, #24]
   1b9c2:	1c20      	adds	r0, r4, #0
   1b9c4:	1c29      	adds	r1, r5, #0
   1b9c6:	f001 fd15 	bl	1d3f4 <____subsf3_from_thumb>
   1b9ca:	1c29      	adds	r1, r5, #0
   1b9cc:	9005      	str	r0, [sp, #20]
   1b9ce:	1c20      	adds	r0, r4, #0
   1b9d0:	f001 fd0c 	bl	1d3ec <____addsf3_from_thumb>
   1b9d4:	1c01      	adds	r1, r0, #0
   1b9d6:	48a7      	ldr	r0, [pc, #668]	(1bc74 <.text+0x1bc74>)
   1b9d8:	f001 fd04 	bl	1d3e4 <____divsf3_from_thumb>
   1b9dc:	9004      	str	r0, [sp, #16]
   1b9de:	9904      	ldr	r1, [sp, #16]
   1b9e0:	9805      	ldr	r0, [sp, #20]
   1b9e2:	f001 fcf7 	bl	1d3d4 <____mulsf3_from_thumb>
   1b9e6:	4aa4      	ldr	r2, [pc, #656]	(1bc78 <.text+0x1bc78>)
   1b9e8:	2380      	movs	r3, #128
   1b9ea:	4002      	ands	r2, r0
   1b9ec:	920f      	str	r2, [sp, #60]
   1b9ee:	9003      	str	r0, [sp, #12]
   1b9f0:	1062      	asrs	r2, r4, #1
   1b9f2:	059b      	lsls	r3, r3, #22
   1b9f4:	2080      	movs	r0, #128
   1b9f6:	431a      	orrs	r2, r3
   1b9f8:	02c0      	lsls	r0, r0, #11
   1b9fa:	057b      	lsls	r3, r7, #21
   1b9fc:	181b      	adds	r3, r3, r0
   1b9fe:	1c26      	adds	r6, r4, #0
   1ba00:	18d4      	adds	r4, r2, r3
   1ba02:	1c21      	adds	r1, r4, #0
   1ba04:	980f      	ldr	r0, [sp, #60]
   1ba06:	f001 fce5 	bl	1d3d4 <____mulsf3_from_thumb>
   1ba0a:	1c01      	adds	r1, r0, #0
   1ba0c:	9805      	ldr	r0, [sp, #20]
   1ba0e:	f001 fcf1 	bl	1d3f4 <____subsf3_from_thumb>
   1ba12:	1c29      	adds	r1, r5, #0
   1ba14:	1c07      	adds	r7, r0, #0
   1ba16:	1c20      	adds	r0, r4, #0
   1ba18:	f001 fcec 	bl	1d3f4 <____subsf3_from_thumb>
   1ba1c:	1c01      	adds	r1, r0, #0
   1ba1e:	1c30      	adds	r0, r6, #0
   1ba20:	f001 fce8 	bl	1d3f4 <____subsf3_from_thumb>
   1ba24:	1c01      	adds	r1, r0, #0
   1ba26:	980f      	ldr	r0, [sp, #60]
   1ba28:	f001 fcd4 	bl	1d3d4 <____mulsf3_from_thumb>
   1ba2c:	1c01      	adds	r1, r0, #0
   1ba2e:	1c38      	adds	r0, r7, #0
   1ba30:	f001 fce0 	bl	1d3f4 <____subsf3_from_thumb>
   1ba34:	1c01      	adds	r1, r0, #0
   1ba36:	9804      	ldr	r0, [sp, #16]
   1ba38:	f001 fccc 	bl	1d3d4 <____mulsf3_from_thumb>
   1ba3c:	1c06      	adds	r6, r0, #0
   1ba3e:	9803      	ldr	r0, [sp, #12]
   1ba40:	1c01      	adds	r1, r0, #0
   1ba42:	f001 fcc7 	bl	1d3d4 <____mulsf3_from_thumb>
   1ba46:	1c04      	adds	r4, r0, #0
   1ba48:	1c21      	adds	r1, r4, #0
   1ba4a:	f001 fcc3 	bl	1d3d4 <____mulsf3_from_thumb>
   1ba4e:	498b      	ldr	r1, [pc, #556]	(1bc7c <.text+0x1bc7c>)
   1ba50:	1c05      	adds	r5, r0, #0
   1ba52:	1c20      	adds	r0, r4, #0
   1ba54:	f001 fcbe 	bl	1d3d4 <____mulsf3_from_thumb>
   1ba58:	4989      	ldr	r1, [pc, #548]	(1bc80 <.text+0x1bc80>)
   1ba5a:	f001 fcc7 	bl	1d3ec <____addsf3_from_thumb>
   1ba5e:	1c01      	adds	r1, r0, #0
   1ba60:	1c20      	adds	r0, r4, #0
   1ba62:	f001 fcb7 	bl	1d3d4 <____mulsf3_from_thumb>
   1ba66:	4987      	ldr	r1, [pc, #540]	(1bc84 <.text+0x1bc84>)
   1ba68:	f001 fcc0 	bl	1d3ec <____addsf3_from_thumb>
   1ba6c:	1c01      	adds	r1, r0, #0
   1ba6e:	1c20      	adds	r0, r4, #0
   1ba70:	f001 fcb0 	bl	1d3d4 <____mulsf3_from_thumb>
   1ba74:	4984      	ldr	r1, [pc, #528]	(1bc88 <.text+0x1bc88>)
   1ba76:	f001 fcb9 	bl	1d3ec <____addsf3_from_thumb>
   1ba7a:	1c01      	adds	r1, r0, #0
   1ba7c:	1c20      	adds	r0, r4, #0
   1ba7e:	f001 fca9 	bl	1d3d4 <____mulsf3_from_thumb>
   1ba82:	4982      	ldr	r1, [pc, #520]	(1bc8c <.text+0x1bc8c>)
   1ba84:	f001 fcb2 	bl	1d3ec <____addsf3_from_thumb>
   1ba88:	1c01      	adds	r1, r0, #0
   1ba8a:	1c20      	adds	r0, r4, #0
   1ba8c:	f001 fca2 	bl	1d3d4 <____mulsf3_from_thumb>
   1ba90:	497f      	ldr	r1, [pc, #508]	(1bc90 <.text+0x1bc90>)
   1ba92:	f001 fcab 	bl	1d3ec <____addsf3_from_thumb>
   1ba96:	1c01      	adds	r1, r0, #0
   1ba98:	1c28      	adds	r0, r5, #0
   1ba9a:	f001 fc9b 	bl	1d3d4 <____mulsf3_from_thumb>
   1ba9e:	9903      	ldr	r1, [sp, #12]
   1baa0:	1c04      	adds	r4, r0, #0
   1baa2:	980f      	ldr	r0, [sp, #60]
   1baa4:	f001 fca2 	bl	1d3ec <____addsf3_from_thumb>
   1baa8:	1c01      	adds	r1, r0, #0
   1baaa:	1c30      	adds	r0, r6, #0
   1baac:	f001 fc92 	bl	1d3d4 <____mulsf3_from_thumb>
   1bab0:	1c01      	adds	r1, r0, #0
   1bab2:	1c20      	adds	r0, r4, #0
   1bab4:	f001 fc9a 	bl	1d3ec <____addsf3_from_thumb>
   1bab8:	1c07      	adds	r7, r0, #0
   1baba:	980f      	ldr	r0, [sp, #60]
   1babc:	1c01      	adds	r1, r0, #0
   1babe:	f001 fc89 	bl	1d3d4 <____mulsf3_from_thumb>
   1bac2:	4974      	ldr	r1, [pc, #464]	(1bc94 <.text+0x1bc94>)
   1bac4:	1c05      	adds	r5, r0, #0
   1bac6:	f001 fc91 	bl	1d3ec <____addsf3_from_thumb>
   1baca:	1c39      	adds	r1, r7, #0
   1bacc:	f001 fc8e 	bl	1d3ec <____addsf3_from_thumb>
   1bad0:	4c69      	ldr	r4, [pc, #420]	(1bc78 <.text+0x1bc78>)
   1bad2:	4004      	ands	r4, r0
   1bad4:	1c21      	adds	r1, r4, #0
   1bad6:	980f      	ldr	r0, [sp, #60]
   1bad8:	f001 fc7c 	bl	1d3d4 <____mulsf3_from_thumb>
   1badc:	1c21      	adds	r1, r4, #0
   1bade:	9002      	str	r0, [sp, #8]
   1bae0:	1c30      	adds	r0, r6, #0
   1bae2:	f001 fc77 	bl	1d3d4 <____mulsf3_from_thumb>
   1bae6:	496b      	ldr	r1, [pc, #428]	(1bc94 <.text+0x1bc94>)
   1bae8:	1c06      	adds	r6, r0, #0
   1baea:	1c20      	adds	r0, r4, #0
   1baec:	f001 fc82 	bl	1d3f4 <____subsf3_from_thumb>
   1baf0:	1c29      	adds	r1, r5, #0
   1baf2:	f001 fc7f 	bl	1d3f4 <____subsf3_from_thumb>
   1baf6:	1c01      	adds	r1, r0, #0
   1baf8:	1c38      	adds	r0, r7, #0
   1bafa:	f001 fc7b 	bl	1d3f4 <____subsf3_from_thumb>
   1bafe:	9903      	ldr	r1, [sp, #12]
   1bb00:	f001 fc68 	bl	1d3d4 <____mulsf3_from_thumb>
   1bb04:	1c01      	adds	r1, r0, #0
   1bb06:	1c30      	adds	r0, r6, #0
   1bb08:	f001 fc70 	bl	1d3ec <____addsf3_from_thumb>
   1bb0c:	1c05      	adds	r5, r0, #0
   1bb0e:	1c29      	adds	r1, r5, #0
   1bb10:	9802      	ldr	r0, [sp, #8]
   1bb12:	f001 fc6b 	bl	1d3ec <____addsf3_from_thumb>
   1bb16:	4c58      	ldr	r4, [pc, #352]	(1bc78 <.text+0x1bc78>)
   1bb18:	4004      	ands	r4, r0
   1bb1a:	1c20      	adds	r0, r4, #0
   1bb1c:	495e      	ldr	r1, [pc, #376]	(1bc98 <.text+0x1bc98>)
   1bb1e:	f001 fc59 	bl	1d3d4 <____mulsf3_from_thumb>
   1bb22:	495e      	ldr	r1, [pc, #376]	(1bc9c <.text+0x1bc9c>)
   1bb24:	9001      	str	r0, [sp, #4]
   1bb26:	1c20      	adds	r0, r4, #0
   1bb28:	f001 fc54 	bl	1d3d4 <____mulsf3_from_thumb>
   1bb2c:	9902      	ldr	r1, [sp, #8]
   1bb2e:	1c06      	adds	r6, r0, #0
   1bb30:	1c20      	adds	r0, r4, #0
   1bb32:	f001 fc5f 	bl	1d3f4 <____subsf3_from_thumb>
   1bb36:	1c01      	adds	r1, r0, #0
   1bb38:	1c28      	adds	r0, r5, #0
   1bb3a:	f001 fc5b 	bl	1d3f4 <____subsf3_from_thumb>
   1bb3e:	4958      	ldr	r1, [pc, #352]	(1bca0 <.text+0x1bca0>)
   1bb40:	f001 fc48 	bl	1d3d4 <____mulsf3_from_thumb>
   1bb44:	1c01      	adds	r1, r0, #0
   1bb46:	1c30      	adds	r0, r6, #0
   1bb48:	f001 fc50 	bl	1d3ec <____addsf3_from_thumb>
   1bb4c:	9a06      	ldr	r2, [sp, #24]
   1bb4e:	4b55      	ldr	r3, [pc, #340]	(1bca4 <.text+0x1bca4>)
   1bb50:	58d1      	ldr	r1, [r2, r3]
   1bb52:	f001 fc4b 	bl	1d3ec <____addsf3_from_thumb>
   1bb56:	1c06      	adds	r6, r0, #0
   1bb58:	9810      	ldr	r0, [sp, #64]
   1bb5a:	f001 fc4f 	bl	1d3fc <____floatsisf_from_thumb>
   1bb5e:	4b52      	ldr	r3, [pc, #328]	(1bca8 <.text+0x1bca8>)
   1bb60:	1c04      	adds	r4, r0, #0
   1bb62:	9806      	ldr	r0, [sp, #24]
   1bb64:	58c5      	ldr	r5, [r0, r3]
   1bb66:	1c31      	adds	r1, r6, #0
   1bb68:	9801      	ldr	r0, [sp, #4]
   1bb6a:	f001 fc3f 	bl	1d3ec <____addsf3_from_thumb>
   1bb6e:	1c29      	adds	r1, r5, #0
   1bb70:	f001 fc3c 	bl	1d3ec <____addsf3_from_thumb>
   1bb74:	1c21      	adds	r1, r4, #0
   1bb76:	f001 fc39 	bl	1d3ec <____addsf3_from_thumb>
   1bb7a:	4f3f      	ldr	r7, [pc, #252]	(1bc78 <.text+0x1bc78>)
   1bb7c:	4007      	ands	r7, r0
   1bb7e:	1c21      	adds	r1, r4, #0
   1bb80:	1c38      	adds	r0, r7, #0
   1bb82:	f001 fc37 	bl	1d3f4 <____subsf3_from_thumb>
   1bb86:	1c29      	adds	r1, r5, #0
   1bb88:	f001 fc34 	bl	1d3f4 <____subsf3_from_thumb>
   1bb8c:	9901      	ldr	r1, [sp, #4]
   1bb8e:	f001 fc31 	bl	1d3f4 <____subsf3_from_thumb>
   1bb92:	1c01      	adds	r1, r0, #0
   1bb94:	1c30      	adds	r0, r6, #0
   1bb96:	f001 fc2d 	bl	1d3f4 <____subsf3_from_thumb>
   1bb9a:	9b0e      	ldr	r3, [sp, #56]
   1bb9c:	990b      	ldr	r1, [sp, #44]
   1bb9e:	3b01      	subs	r3, #1
   1bba0:	1c06      	adds	r6, r0, #0
   1bba2:	4319      	orrs	r1, r3
   1bba4:	d102      	bne.n	1bbac <.text+0x1bbac>
   1bba6:	4a41      	ldr	r2, [pc, #260]	(1bcac <.text+0x1bcac>)
   1bba8:	920d      	str	r2, [sp, #52]
   1bbaa:	e001      	b.n	1bbb0 <.text+0x1bbb0>
   1bbac:	4b31      	ldr	r3, [pc, #196]	(1bc74 <.text+0x1bc74>)
   1bbae:	930d      	str	r3, [sp, #52]
   1bbb0:	9a08      	ldr	r2, [sp, #32]
   1bbb2:	4b31      	ldr	r3, [pc, #196]	(1bc78 <.text+0x1bc78>)
   1bbb4:	1c15      	adds	r5, r2, #0
   1bbb6:	401d      	ands	r5, r3
   1bbb8:	1c10      	adds	r0, r2, #0
   1bbba:	1c29      	adds	r1, r5, #0
   1bbbc:	f001 fc1a 	bl	1d3f4 <____subsf3_from_thumb>
   1bbc0:	1c39      	adds	r1, r7, #0
   1bbc2:	f001 fc07 	bl	1d3d4 <____mulsf3_from_thumb>
   1bbc6:	1c31      	adds	r1, r6, #0
   1bbc8:	1c04      	adds	r4, r0, #0
   1bbca:	9808      	ldr	r0, [sp, #32]
   1bbcc:	f001 fc02 	bl	1d3d4 <____mulsf3_from_thumb>
   1bbd0:	1c01      	adds	r1, r0, #0
   1bbd2:	1c20      	adds	r0, r4, #0
   1bbd4:	f001 fc0a 	bl	1d3ec <____addsf3_from_thumb>
   1bbd8:	1c39      	adds	r1, r7, #0
   1bbda:	900c      	str	r0, [sp, #48]
   1bbdc:	1c28      	adds	r0, r5, #0
   1bbde:	f001 fbf9 	bl	1d3d4 <____mulsf3_from_thumb>
   1bbe2:	1c07      	adds	r7, r0, #0
   1bbe4:	1c39      	adds	r1, r7, #0
   1bbe6:	980c      	ldr	r0, [sp, #48]
   1bbe8:	f001 fc00 	bl	1d3ec <____addsf3_from_thumb>
   1bbec:	9009      	str	r0, [sp, #36]
   1bbee:	1c06      	adds	r6, r0, #0
   1bbf0:	4b2f      	ldr	r3, [pc, #188]	(1bcb0 <.text+0x1bcb0>)
   1bbf2:	9d09      	ldr	r5, [sp, #36]
   1bbf4:	9809      	ldr	r0, [sp, #36]
   1bbf6:	401d      	ands	r5, r3
   1bbf8:	2800      	cmp	r0, #0
   1bbfa:	dd1a      	ble.n	1bc32 <.text+0x1bc32>
   1bbfc:	2386      	movs	r3, #134
   1bbfe:	05db      	lsls	r3, r3, #23
   1bc00:	429d      	cmp	r5, r3
   1bc02:	dc10      	bgt.n	1bc26 <.text+0x1bc26>
   1bc04:	429d      	cmp	r5, r3
   1bc06:	d129      	bne.n	1bc5c <.text+0x1bc5c>
   1bc08:	492a      	ldr	r1, [pc, #168]	(1bcb4 <.text+0x1bcb4>)
   1bc0a:	980c      	ldr	r0, [sp, #48]
   1bc0c:	f001 fbee 	bl	1d3ec <____addsf3_from_thumb>
   1bc10:	1c39      	adds	r1, r7, #0
   1bc12:	1c04      	adds	r4, r0, #0
   1bc14:	1c30      	adds	r0, r6, #0
   1bc16:	f001 fbed 	bl	1d3f4 <____subsf3_from_thumb>
   1bc1a:	1c01      	adds	r1, r0, #0
   1bc1c:	1c20      	adds	r0, r4, #0
   1bc1e:	f001 fbf1 	bl	1d404 <____gtsf2_from_thumb>
   1bc22:	2800      	cmp	r0, #0
   1bc24:	dd4e      	ble.n	1bcc4 <.text+0x1bcc4>
   1bc26:	4924      	ldr	r1, [pc, #144]	(1bcb8 <.text+0x1bcb8>)
   1bc28:	980d      	ldr	r0, [sp, #52]
   1bc2a:	f001 fbd3 	bl	1d3d4 <____mulsf3_from_thumb>
   1bc2e:	4922      	ldr	r1, [pc, #136]	(1bcb8 <.text+0x1bcb8>)
   1bc30:	e0ed      	b.n	1be0e <.text+0x1be0e>
   1bc32:	4b22      	ldr	r3, [pc, #136]	(1bcbc <.text+0x1bcbc>)
   1bc34:	429d      	cmp	r5, r3
   1bc36:	dc0b      	bgt.n	1bc50 <.text+0x1bc50>
   1bc38:	429d      	cmp	r5, r3
   1bc3a:	d10f      	bne.n	1bc5c <.text+0x1bc5c>
   1bc3c:	1c39      	adds	r1, r7, #0
   1bc3e:	1c30      	adds	r0, r6, #0
   1bc40:	f001 fbd8 	bl	1d3f4 <____subsf3_from_thumb>
   1bc44:	1c01      	adds	r1, r0, #0
   1bc46:	980c      	ldr	r0, [sp, #48]
   1bc48:	f001 fbe0 	bl	1d40c <____lesf2_from_thumb>
   1bc4c:	2800      	cmp	r0, #0
   1bc4e:	dc39      	bgt.n	1bcc4 <.text+0x1bcc4>
   1bc50:	491b      	ldr	r1, [pc, #108]	(1bcc0 <.text+0x1bcc0>)
   1bc52:	980d      	ldr	r0, [sp, #52]
   1bc54:	f001 fbbe 	bl	1d3d4 <____mulsf3_from_thumb>
   1bc58:	4919      	ldr	r1, [pc, #100]	(1bcc0 <.text+0x1bcc0>)
   1bc5a:	e0d8      	b.n	1be0e <.text+0x1be0e>
   1bc5c:	23fc      	movs	r3, #252
   1bc5e:	059b      	lsls	r3, r3, #22
   1bc60:	429d      	cmp	r5, r3
   1bc62:	dc2f      	bgt.n	1bcc4 <.text+0x1bcc4>
   1bc64:	2100      	movs	r1, #0
   1bc66:	9111      	str	r1, [sp, #68]
   1bc68:	e04c      	b.n	1bd04 <.text+0x1bd04>
   1bc6a:	0000      	lsls	r0, r0, #0
   1bc6c:	0000      	lsls	r0, r0, #0
   1bc6e:	ff80 dbac 	undefined
   1bc72:	0001      	lsls	r1, r0, #0
   1bc74:	0000      	lsls	r0, r0, #0
   1bc76:	3f80      	subs	r7, #128
   1bc78:	f000 ffff 	bl	1cc7a <atan+0x252>
   1bc7c:	f142 3e53 	adc.w	lr, r2, #1397969747	; 0x53535353
   1bc80:	3255      	adds	r2, #85
   1bc82:	3e6c      	subs	r6, #108
   1bc84:	a305      	add	r3, pc, #20	(adr r3,1bc9c <.text+0x1bc9c>)
   1bc86:	3e8b      	subs	r6, #139
   1bc88:	aaab      	add	r2, sp, #684
   1bc8a:	3eaa      	subs	r6, #170
   1bc8c:	6db7      	ldr	r7, [r6, #88]
   1bc8e:	3edb      	subs	r6, #219
   1bc90:	999a      	ldr	r1, [sp, #616]
   1bc92:	3f19      	subs	r7, #25
   1bc94:	0000      	lsls	r0, r0, #0
   1bc96:	4040      	eors	r0, r0
   1bc98:	3800      	subs	r0, #0
   1bc9a:	3f76      	subs	r7, #118
   1bc9c:	c3a0      	stmia	r3!, {r5, r7}
   1bc9e:	369d      	adds	r6, #157
   1bca0:	384f      	subs	r0, #79
   1bca2:	3f76      	subs	r7, #118
   1bca4:	dbb4      	blt.n	1bc10 <.text+0x1bc10>
   1bca6:	0001      	lsls	r1, r0, #0
   1bca8:	dbbc      	blt.n	1bc24 <.text+0x1bc24>
   1bcaa:	0001      	lsls	r1, r0, #0
   1bcac:	0000      	lsls	r0, r0, #0
   1bcae:	bf80      	nop	{8}
   1bcb0:	ffff 7fff 	undefined
   1bcb4:	aa3c      	add	r2, sp, #240
   1bcb6:	3338      	adds	r3, #56
   1bcb8:	f2ca 7149 	movt	r1, #42825	; 0xa749
   1bcbc:	0000      	lsls	r0, r0, #0
   1bcbe:	4316      	orrs	r6, r2
   1bcc0:	4260      	negs	r0, r4
   1bcc2:	0da2      	lsrs	r2, r4, #22
   1bcc4:	2480      	movs	r4, #128
   1bcc6:	15ea      	asrs	r2, r5, #23
   1bcc8:	0424      	lsls	r4, r4, #16
   1bcca:	3a7e      	subs	r2, #126
   1bccc:	9809      	ldr	r0, [sp, #36]
   1bcce:	1c23      	adds	r3, r4, #0
   1bcd0:	4113      	asrs	r3, r2
   1bcd2:	18c2      	adds	r2, r0, r3
   1bcd4:	0051      	lsls	r1, r2, #1
   1bcd6:	4853      	ldr	r0, [pc, #332]	(1be24 <.text+0x1be24>)
   1bcd8:	0e09      	lsrs	r1, r1, #24
   1bcda:	397f      	subs	r1, #127
   1bcdc:	1c03      	adds	r3, r0, #0
   1bcde:	410b      	asrs	r3, r1
   1bce0:	1c15      	adds	r5, r2, #0
   1bce2:	439d      	bics	r5, r3
   1bce4:	4002      	ands	r2, r0
   1bce6:	2317      	movs	r3, #23
   1bce8:	1a5b      	subs	r3, r3, r1
   1bcea:	4322      	orrs	r2, r4
   1bcec:	9909      	ldr	r1, [sp, #36]
   1bcee:	411a      	asrs	r2, r3
   1bcf0:	9211      	str	r2, [sp, #68]
   1bcf2:	2900      	cmp	r1, #0
   1bcf4:	da01      	bge.n	1bcfa <.text+0x1bcfa>
   1bcf6:	4252      	negs	r2, r2
   1bcf8:	9211      	str	r2, [sp, #68]
   1bcfa:	1c38      	adds	r0, r7, #0
   1bcfc:	1c29      	adds	r1, r5, #0
   1bcfe:	f001 fb79 	bl	1d3f4 <____subsf3_from_thumb>
   1bd02:	1c07      	adds	r7, r0, #0
   1bd04:	1c39      	adds	r1, r7, #0
   1bd06:	980c      	ldr	r0, [sp, #48]
   1bd08:	f001 fb70 	bl	1d3ec <____addsf3_from_thumb>
   1bd0c:	4b46      	ldr	r3, [pc, #280]	(1be28 <.text+0x1be28>)
   1bd0e:	1c04      	adds	r4, r0, #0
   1bd10:	401c      	ands	r4, r3
   1bd12:	1c20      	adds	r0, r4, #0
   1bd14:	4945      	ldr	r1, [pc, #276]	(1be2c <.text+0x1be2c>)
   1bd16:	f001 fb5d 	bl	1d3d4 <____mulsf3_from_thumb>
   1bd1a:	1c39      	adds	r1, r7, #0
   1bd1c:	9000      	str	r0, [sp, #0]
   1bd1e:	1c20      	adds	r0, r4, #0
   1bd20:	f001 fb68 	bl	1d3f4 <____subsf3_from_thumb>
   1bd24:	1c01      	adds	r1, r0, #0
   1bd26:	980c      	ldr	r0, [sp, #48]
   1bd28:	f001 fb64 	bl	1d3f4 <____subsf3_from_thumb>
   1bd2c:	4940      	ldr	r1, [pc, #256]	(1be30 <.text+0x1be30>)
   1bd2e:	f001 fb51 	bl	1d3d4 <____mulsf3_from_thumb>
   1bd32:	4940      	ldr	r1, [pc, #256]	(1be34 <.text+0x1be34>)
   1bd34:	1c05      	adds	r5, r0, #0
   1bd36:	1c20      	adds	r0, r4, #0
   1bd38:	f001 fb4c 	bl	1d3d4 <____mulsf3_from_thumb>
   1bd3c:	1c01      	adds	r1, r0, #0
   1bd3e:	1c28      	adds	r0, r5, #0
   1bd40:	f001 fb54 	bl	1d3ec <____addsf3_from_thumb>
   1bd44:	1c04      	adds	r4, r0, #0
   1bd46:	1c21      	adds	r1, r4, #0
   1bd48:	9800      	ldr	r0, [sp, #0]
   1bd4a:	f001 fb4f 	bl	1d3ec <____addsf3_from_thumb>
   1bd4e:	9900      	ldr	r1, [sp, #0]
   1bd50:	1c06      	adds	r6, r0, #0
   1bd52:	f001 fb4f 	bl	1d3f4 <____subsf3_from_thumb>
   1bd56:	1c01      	adds	r1, r0, #0
   1bd58:	1c20      	adds	r0, r4, #0
   1bd5a:	f001 fb4b 	bl	1d3f4 <____subsf3_from_thumb>
   1bd5e:	1c31      	adds	r1, r6, #0
   1bd60:	1c07      	adds	r7, r0, #0
   1bd62:	1c30      	adds	r0, r6, #0
   1bd64:	f001 fb36 	bl	1d3d4 <____mulsf3_from_thumb>
   1bd68:	4933      	ldr	r1, [pc, #204]	(1be38 <.text+0x1be38>)
   1bd6a:	1c04      	adds	r4, r0, #0
   1bd6c:	f001 fb32 	bl	1d3d4 <____mulsf3_from_thumb>
   1bd70:	4932      	ldr	r1, [pc, #200]	(1be3c <.text+0x1be3c>)
   1bd72:	f001 fb3f 	bl	1d3f4 <____subsf3_from_thumb>
   1bd76:	1c01      	adds	r1, r0, #0
   1bd78:	1c20      	adds	r0, r4, #0
   1bd7a:	f001 fb2b 	bl	1d3d4 <____mulsf3_from_thumb>
   1bd7e:	4930      	ldr	r1, [pc, #192]	(1be40 <.text+0x1be40>)
   1bd80:	f001 fb34 	bl	1d3ec <____addsf3_from_thumb>
   1bd84:	1c01      	adds	r1, r0, #0
   1bd86:	1c20      	adds	r0, r4, #0
   1bd88:	f001 fb24 	bl	1d3d4 <____mulsf3_from_thumb>
   1bd8c:	492d      	ldr	r1, [pc, #180]	(1be44 <.text+0x1be44>)
   1bd8e:	f001 fb31 	bl	1d3f4 <____subsf3_from_thumb>
   1bd92:	1c01      	adds	r1, r0, #0
   1bd94:	1c20      	adds	r0, r4, #0
   1bd96:	f001 fb1d 	bl	1d3d4 <____mulsf3_from_thumb>
   1bd9a:	492b      	ldr	r1, [pc, #172]	(1be48 <.text+0x1be48>)
   1bd9c:	f001 fb26 	bl	1d3ec <____addsf3_from_thumb>
   1bda0:	1c01      	adds	r1, r0, #0
   1bda2:	1c20      	adds	r0, r4, #0
   1bda4:	f001 fb16 	bl	1d3d4 <____mulsf3_from_thumb>
   1bda8:	1c01      	adds	r1, r0, #0
   1bdaa:	1c30      	adds	r0, r6, #0
   1bdac:	f001 fb22 	bl	1d3f4 <____subsf3_from_thumb>
   1bdb0:	1c04      	adds	r4, r0, #0
   1bdb2:	1c21      	adds	r1, r4, #0
   1bdb4:	1c30      	adds	r0, r6, #0
   1bdb6:	f001 fb0d 	bl	1d3d4 <____mulsf3_from_thumb>
   1bdba:	4924      	ldr	r1, [pc, #144]	(1be4c <.text+0x1be4c>)
   1bdbc:	1c05      	adds	r5, r0, #0
   1bdbe:	1c20      	adds	r0, r4, #0
   1bdc0:	f001 fb18 	bl	1d3f4 <____subsf3_from_thumb>
   1bdc4:	1c01      	adds	r1, r0, #0
   1bdc6:	1c28      	adds	r0, r5, #0
   1bdc8:	f001 fb0c 	bl	1d3e4 <____divsf3_from_thumb>
   1bdcc:	1c39      	adds	r1, r7, #0
   1bdce:	1c04      	adds	r4, r0, #0
   1bdd0:	1c30      	adds	r0, r6, #0
   1bdd2:	f001 faff 	bl	1d3d4 <____mulsf3_from_thumb>
   1bdd6:	1c01      	adds	r1, r0, #0
   1bdd8:	1c38      	adds	r0, r7, #0
   1bdda:	f001 fb07 	bl	1d3ec <____addsf3_from_thumb>
   1bdde:	1c01      	adds	r1, r0, #0
   1bde0:	1c20      	adds	r0, r4, #0
   1bde2:	f001 fb07 	bl	1d3f4 <____subsf3_from_thumb>
   1bde6:	1c31      	adds	r1, r6, #0
   1bde8:	f001 fb04 	bl	1d3f4 <____subsf3_from_thumb>
   1bdec:	1c01      	adds	r1, r0, #0
   1bdee:	4818      	ldr	r0, [pc, #96]	(1be50 <.text+0x1be50>)
   1bdf0:	f001 fb00 	bl	1d3f4 <____subsf3_from_thumb>
   1bdf4:	1c01      	adds	r1, r0, #0
   1bdf6:	9811      	ldr	r0, [sp, #68]
   1bdf8:	05c3      	lsls	r3, r0, #23
   1bdfa:	18c8      	adds	r0, r1, r3
   1bdfc:	15c3      	asrs	r3, r0, #23
   1bdfe:	2b00      	cmp	r3, #0
   1be00:	dc03      	bgt.n	1be0a <.text+0x1be0a>
   1be02:	1c08      	adds	r0, r1, #0
   1be04:	9911      	ldr	r1, [sp, #68]
   1be06:	f001 f9bd 	bl	1d184 <scalbnf>
   1be0a:	1c01      	adds	r1, r0, #0
   1be0c:	980d      	ldr	r0, [sp, #52]
   1be0e:	f001 fae1 	bl	1d3d4 <____mulsf3_from_thumb>
   1be12:	9008      	str	r0, [sp, #32]
   1be14:	e000      	b.n	1be18 <.text+0x1be18>
   1be16:	9108      	str	r1, [sp, #32]
   1be18:	9808      	ldr	r0, [sp, #32]
   1be1a:	b012      	add	sp, #72
   1be1c:	bcf0      	pop	{r4, r5, r6, r7}
   1be1e:	bc02      	pop	{r1}
   1be20:	4708      	bx	r1
   1be22:	0000      	lsls	r0, r0, #0
   1be24:	ffff 007f 	vshr.u32	q8, <illegal reg q15.5>, #1
   1be28:	f000 ffff 	bl	1ce2a <floor+0x72>
   1be2c:	7200      	strb	r0, [r0, #8]
   1be2e:	3f31      	subs	r7, #49
   1be30:	7218      	strb	r0, [r3, #8]
   1be32:	3f31      	subs	r7, #49
   1be34:	be8c      	bkpt	0x008c
   1be36:	35bf      	adds	r5, #191
   1be38:	bb4c      	cbnz	r4, 1be8e <__ieee754_sqrtf+0x3a>
   1be3a:	3331      	adds	r3, #49
   1be3c:	ea0e 35dd 	and.w	r5, lr, sp, lsr #15
   1be40:	b355      	cbz	r5, 1be98 <__ieee754_sqrtf+0x44>
   1be42:	388a      	subs	r0, #138
   1be44:	0b61      	lsrs	r1, r4, #13
   1be46:	3b36      	subs	r3, #54
   1be48:	aaab      	add	r2, sp, #684
   1be4a:	3e2a      	subs	r6, #42
   1be4c:	0000      	lsls	r0, r0, #0
   1be4e:	4000      	ands	r0, r0
   1be50:	0000      	lsls	r0, r0, #0
   1be52:	3f80      	subs	r7, #128

0001be54 <__ieee754_sqrtf>:
   1be54:	b570      	push	{r4, r5, r6, lr}
   1be56:	4b29      	ldr	r3, [pc, #164]	(1befc <.text+0x1befc>)
   1be58:	1c01      	adds	r1, r0, #0
   1be5a:	4019      	ands	r1, r3
   1be5c:	4b28      	ldr	r3, [pc, #160]	(1bf00 <.text+0x1bf00>)
   1be5e:	1c04      	adds	r4, r0, #0
   1be60:	1c02      	adds	r2, r0, #0
   1be62:	4299      	cmp	r1, r3
   1be64:	d907      	bls.n	1be76 <__ieee754_sqrtf+0x22>
   1be66:	1c21      	adds	r1, r4, #0
   1be68:	f001 fab4 	bl	1d3d4 <____mulsf3_from_thumb>
   1be6c:	1c01      	adds	r1, r0, #0
   1be6e:	1c20      	adds	r0, r4, #0
   1be70:	f001 fabc 	bl	1d3ec <____addsf3_from_thumb>
   1be74:	e009      	b.n	1be8a <__ieee754_sqrtf+0x36>
   1be76:	2900      	cmp	r1, #0
   1be78:	d03c      	beq.n	1bef4 <__ieee754_sqrtf+0xa0>
   1be7a:	2800      	cmp	r0, #0
   1be7c:	da07      	bge.n	1be8e <__ieee754_sqrtf+0x3a>
   1be7e:	1c21      	adds	r1, r4, #0
   1be80:	f001 fab8 	bl	1d3f4 <____subsf3_from_thumb>
   1be84:	1c01      	adds	r1, r0, #0
   1be86:	f001 faad 	bl	1d3e4 <____divsf3_from_thumb>
   1be8a:	1c04      	adds	r4, r0, #0
   1be8c:	e032      	b.n	1bef4 <__ieee754_sqrtf+0xa0>
   1be8e:	4b1d      	ldr	r3, [pc, #116]	(1bf04 <.text+0x1bf04>)
   1be90:	15c0      	asrs	r0, r0, #23
   1be92:	4299      	cmp	r1, r3
   1be94:	d807      	bhi.n	1bea6 <__ieee754_sqrtf+0x52>
   1be96:	2300      	movs	r3, #0
   1be98:	e001      	b.n	1be9e <__ieee754_sqrtf+0x4a>
   1be9a:	0052      	lsls	r2, r2, #1
   1be9c:	3301      	adds	r3, #1
   1be9e:	0211      	lsls	r1, r2, #8
   1bea0:	d5fb      	bpl.n	1be9a <__ieee754_sqrtf+0x46>
   1bea2:	1ac3      	subs	r3, r0, r3
   1bea4:	1c58      	adds	r0, r3, #1
   1bea6:	4b17      	ldr	r3, [pc, #92]	(1bf04 <.text+0x1bf04>)
   1bea8:	1c06      	adds	r6, r0, #0
   1beaa:	401a      	ands	r2, r3
   1beac:	2380      	movs	r3, #128
   1beae:	041b      	lsls	r3, r3, #16
   1beb0:	3e7f      	subs	r6, #127
   1beb2:	431a      	orrs	r2, r3
   1beb4:	07f3      	lsls	r3, r6, #31
   1beb6:	d500      	bpl.n	1beba <__ieee754_sqrtf+0x66>
   1beb8:	0052      	lsls	r2, r2, #1
   1beba:	2380      	movs	r3, #128
   1bebc:	0052      	lsls	r2, r2, #1
   1bebe:	045b      	lsls	r3, r3, #17
   1bec0:	2500      	movs	r5, #0
   1bec2:	2000      	movs	r0, #0
   1bec4:	2400      	movs	r4, #0
   1bec6:	18e9      	adds	r1, r5, r3
   1bec8:	4291      	cmp	r1, r2
   1beca:	dc02      	bgt.n	1bed2 <__ieee754_sqrtf+0x7e>
   1becc:	18cd      	adds	r5, r1, r3
   1bece:	1a52      	subs	r2, r2, r1
   1bed0:	18c0      	adds	r0, r0, r3
   1bed2:	3401      	adds	r4, #1
   1bed4:	0052      	lsls	r2, r2, #1
   1bed6:	085b      	lsrs	r3, r3, #1
   1bed8:	2c19      	cmp	r4, #25
   1beda:	d1f4      	bne.n	1bec6 <__ieee754_sqrtf+0x72>
   1bedc:	2a00      	cmp	r2, #0
   1bede:	d002      	beq.n	1bee6 <__ieee754_sqrtf+0x92>
   1bee0:	2301      	movs	r3, #1
   1bee2:	4003      	ands	r3, r0
   1bee4:	18c0      	adds	r0, r0, r3
   1bee6:	21fc      	movs	r1, #252
   1bee8:	1042      	asrs	r2, r0, #1
   1beea:	0589      	lsls	r1, r1, #22
   1beec:	1073      	asrs	r3, r6, #1
   1beee:	1852      	adds	r2, r2, r1
   1bef0:	05db      	lsls	r3, r3, #23
   1bef2:	18d4      	adds	r4, r2, r3
   1bef4:	1c20      	adds	r0, r4, #0
   1bef6:	bc70      	pop	{r4, r5, r6}
   1bef8:	bc02      	pop	{r1}
   1befa:	4708      	bx	r1
   1befc:	ffff 7fff 	undefined
   1bf00:	ffff 7f7f 	vcvt.u32.f32	<illegal reg q11.5>, <illegal reg q15.5>, #1
   1bf04:	ffff 007f 	vshr.u32	q8, <illegal reg q15.5>, #1

0001bf08 <__kernel_cos>:
   1bf08:	b5f0      	push	{r4, r5, r6, r7, lr}
   1bf0a:	b089      	sub	sp, #36
   1bf0c:	9202      	str	r2, [sp, #8]
   1bf0e:	9303      	str	r3, [sp, #12]
   1bf10:	4a7f      	ldr	r2, [pc, #508]	(1c110 <.text+0x1c110>)
   1bf12:	4b80      	ldr	r3, [pc, #512]	(1c114 <.text+0x1c114>)
   1bf14:	4002      	ands	r2, r0
   1bf16:	9004      	str	r0, [sp, #16]
   1bf18:	9105      	str	r1, [sp, #20]
   1bf1a:	9208      	str	r2, [sp, #32]
   1bf1c:	429a      	cmp	r2, r3
   1bf1e:	dc07      	bgt.n	1bf30 <__kernel_cos+0x28>
   1bf20:	f001 fa1c 	bl	1d35c <____fixdfsi_from_thumb>
   1bf24:	2800      	cmp	r0, #0
   1bf26:	d000      	beq.n	1bf2a <__kernel_cos+0x22>
   1bf28:	e0ad      	b.n	1c086 <__kernel_cos+0x17e>
   1bf2a:	487b      	ldr	r0, [pc, #492]	(1c118 <.text+0x1c118>)
   1bf2c:	497b      	ldr	r1, [pc, #492]	(1c11c <.text+0x1c11c>)
   1bf2e:	e0eb      	b.n	1c108 <__kernel_cos+0x200>
   1bf30:	9804      	ldr	r0, [sp, #16]
   1bf32:	9905      	ldr	r1, [sp, #20]
   1bf34:	1c02      	adds	r2, r0, #0
   1bf36:	1c0b      	adds	r3, r1, #0
   1bf38:	f001 fa0c 	bl	1d354 <____muldf3_from_thumb>
   1bf3c:	4a78      	ldr	r2, [pc, #480]	(1c120 <.text+0x1c120>)
   1bf3e:	4b79      	ldr	r3, [pc, #484]	(1c124 <.text+0x1c124>)
   1bf40:	1c04      	adds	r4, r0, #0
   1bf42:	1c0d      	adds	r5, r1, #0
   1bf44:	f001 fa06 	bl	1d354 <____muldf3_from_thumb>
   1bf48:	4a77      	ldr	r2, [pc, #476]	(1c128 <.text+0x1c128>)
   1bf4a:	4b78      	ldr	r3, [pc, #480]	(1c12c <.text+0x1c12c>)
   1bf4c:	f001 f9fa 	bl	1d344 <____adddf3_from_thumb>
   1bf50:	1c02      	adds	r2, r0, #0
   1bf52:	1c0b      	adds	r3, r1, #0
   1bf54:	1c20      	adds	r0, r4, #0
   1bf56:	1c29      	adds	r1, r5, #0
   1bf58:	f001 f9fc 	bl	1d354 <____muldf3_from_thumb>
   1bf5c:	4a74      	ldr	r2, [pc, #464]	(1c130 <.text+0x1c130>)
   1bf5e:	4b75      	ldr	r3, [pc, #468]	(1c134 <.text+0x1c134>)
   1bf60:	f001 f9f4 	bl	1d34c <____subdf3_from_thumb>
   1bf64:	1c02      	adds	r2, r0, #0
   1bf66:	1c0b      	adds	r3, r1, #0
   1bf68:	1c20      	adds	r0, r4, #0
   1bf6a:	1c29      	adds	r1, r5, #0
   1bf6c:	f001 f9f2 	bl	1d354 <____muldf3_from_thumb>
   1bf70:	4a71      	ldr	r2, [pc, #452]	(1c138 <.text+0x1c138>)
   1bf72:	4b72      	ldr	r3, [pc, #456]	(1c13c <.text+0x1c13c>)
   1bf74:	f001 f9e6 	bl	1d344 <____adddf3_from_thumb>
   1bf78:	1c02      	adds	r2, r0, #0
   1bf7a:	1c0b      	adds	r3, r1, #0
   1bf7c:	1c20      	adds	r0, r4, #0
   1bf7e:	1c29      	adds	r1, r5, #0
   1bf80:	f001 f9e8 	bl	1d354 <____muldf3_from_thumb>
   1bf84:	4a6e      	ldr	r2, [pc, #440]	(1c140 <.text+0x1c140>)
   1bf86:	4b6f      	ldr	r3, [pc, #444]	(1c144 <.text+0x1c144>)
   1bf88:	f001 f9e0 	bl	1d34c <____subdf3_from_thumb>
   1bf8c:	1c02      	adds	r2, r0, #0
   1bf8e:	1c0b      	adds	r3, r1, #0
   1bf90:	1c20      	adds	r0, r4, #0
   1bf92:	1c29      	adds	r1, r5, #0
   1bf94:	f001 f9de 	bl	1d354 <____muldf3_from_thumb>
   1bf98:	4a6b      	ldr	r2, [pc, #428]	(1c148 <.text+0x1c148>)
   1bf9a:	4b6c      	ldr	r3, [pc, #432]	(1c14c <.text+0x1c14c>)
   1bf9c:	f001 f9d2 	bl	1d344 <____adddf3_from_thumb>
   1bfa0:	1c02      	adds	r2, r0, #0
   1bfa2:	1c0b      	adds	r3, r1, #0
   1bfa4:	1c20      	adds	r0, r4, #0
   1bfa6:	1c29      	adds	r1, r5, #0
   1bfa8:	f001 f9d4 	bl	1d354 <____muldf3_from_thumb>
   1bfac:	4b68      	ldr	r3, [pc, #416]	(1c150 <.text+0x1c150>)
   1bfae:	9a08      	ldr	r2, [sp, #32]
   1bfb0:	9006      	str	r0, [sp, #24]
   1bfb2:	9107      	str	r1, [sp, #28]
   1bfb4:	429a      	cmp	r2, r3
   1bfb6:	dc26      	bgt.n	1c006 <__kernel_cos+0xfe>
   1bfb8:	1c20      	adds	r0, r4, #0
   1bfba:	1c29      	adds	r1, r5, #0
   1bfbc:	4a65      	ldr	r2, [pc, #404]	(1c154 <.text+0x1c154>)
   1bfbe:	4b66      	ldr	r3, [pc, #408]	(1c158 <.text+0x1c158>)
   1bfc0:	f001 f9c8 	bl	1d354 <____muldf3_from_thumb>
   1bfc4:	9a06      	ldr	r2, [sp, #24]
   1bfc6:	9b07      	ldr	r3, [sp, #28]
   1bfc8:	1c06      	adds	r6, r0, #0
   1bfca:	1c0f      	adds	r7, r1, #0
   1bfcc:	1c20      	adds	r0, r4, #0
   1bfce:	1c29      	adds	r1, r5, #0
   1bfd0:	f001 f9c0 	bl	1d354 <____muldf3_from_thumb>
   1bfd4:	9a02      	ldr	r2, [sp, #8]
   1bfd6:	9b03      	ldr	r3, [sp, #12]
   1bfd8:	1c04      	adds	r4, r0, #0
   1bfda:	1c0d      	adds	r5, r1, #0
   1bfdc:	9804      	ldr	r0, [sp, #16]
   1bfde:	9905      	ldr	r1, [sp, #20]
   1bfe0:	f001 f9b8 	bl	1d354 <____muldf3_from_thumb>
   1bfe4:	1c02      	adds	r2, r0, #0
   1bfe6:	1c0b      	adds	r3, r1, #0
   1bfe8:	1c20      	adds	r0, r4, #0
   1bfea:	1c29      	adds	r1, r5, #0
   1bfec:	f001 f9ae 	bl	1d34c <____subdf3_from_thumb>
   1bff0:	1c02      	adds	r2, r0, #0
   1bff2:	1c0b      	adds	r3, r1, #0
   1bff4:	1c30      	adds	r0, r6, #0
   1bff6:	1c39      	adds	r1, r7, #0
   1bff8:	f001 f9a8 	bl	1d34c <____subdf3_from_thumb>
   1bffc:	1c02      	adds	r2, r0, #0
   1bffe:	1c0b      	adds	r3, r1, #0
   1c000:	4845      	ldr	r0, [pc, #276]	(1c118 <.text+0x1c118>)
   1c002:	4946      	ldr	r1, [pc, #280]	(1c11c <.text+0x1c11c>)
   1c004:	e03c      	b.n	1c080 <__kernel_cos+0x178>
   1c006:	4b55      	ldr	r3, [pc, #340]	(1c15c <.text+0x1c15c>)
   1c008:	9a08      	ldr	r2, [sp, #32]
   1c00a:	429a      	cmp	r2, r3
   1c00c:	dd02      	ble.n	1c014 <__kernel_cos+0x10c>
   1c00e:	4e54      	ldr	r6, [pc, #336]	(1c160 <.text+0x1c160>)
   1c010:	4f54      	ldr	r7, [pc, #336]	(1c164 <.text+0x1c164>)
   1c012:	e003      	b.n	1c01c <__kernel_cos+0x114>
   1c014:	9b08      	ldr	r3, [sp, #32]
   1c016:	4a54      	ldr	r2, [pc, #336]	(1c168 <.text+0x1c168>)
   1c018:	2700      	movs	r7, #0
   1c01a:	189e      	adds	r6, r3, r2
   1c01c:	1c32      	adds	r2, r6, #0
   1c01e:	1c3b      	adds	r3, r7, #0
   1c020:	483d      	ldr	r0, [pc, #244]	(1c118 <.text+0x1c118>)
   1c022:	493e      	ldr	r1, [pc, #248]	(1c11c <.text+0x1c11c>)
   1c024:	f001 f992 	bl	1d34c <____subdf3_from_thumb>
   1c028:	4a4a      	ldr	r2, [pc, #296]	(1c154 <.text+0x1c154>)
   1c02a:	4b4b      	ldr	r3, [pc, #300]	(1c158 <.text+0x1c158>)
   1c02c:	9000      	str	r0, [sp, #0]
   1c02e:	9101      	str	r1, [sp, #4]
   1c030:	1c20      	adds	r0, r4, #0
   1c032:	1c29      	adds	r1, r5, #0
   1c034:	f001 f98e 	bl	1d354 <____muldf3_from_thumb>
   1c038:	1c32      	adds	r2, r6, #0
   1c03a:	1c3b      	adds	r3, r7, #0
   1c03c:	f001 f986 	bl	1d34c <____subdf3_from_thumb>
   1c040:	9a06      	ldr	r2, [sp, #24]
   1c042:	9b07      	ldr	r3, [sp, #28]
   1c044:	1c06      	adds	r6, r0, #0
   1c046:	1c0f      	adds	r7, r1, #0
   1c048:	1c20      	adds	r0, r4, #0
   1c04a:	1c29      	adds	r1, r5, #0
   1c04c:	f001 f982 	bl	1d354 <____muldf3_from_thumb>
   1c050:	9a02      	ldr	r2, [sp, #8]
   1c052:	9b03      	ldr	r3, [sp, #12]
   1c054:	1c04      	adds	r4, r0, #0
   1c056:	1c0d      	adds	r5, r1, #0
   1c058:	9804      	ldr	r0, [sp, #16]
   1c05a:	9905      	ldr	r1, [sp, #20]
   1c05c:	f001 f97a 	bl	1d354 <____muldf3_from_thumb>
   1c060:	1c02      	adds	r2, r0, #0
   1c062:	1c0b      	adds	r3, r1, #0
   1c064:	1c20      	adds	r0, r4, #0
   1c066:	1c29      	adds	r1, r5, #0
   1c068:	f001 f970 	bl	1d34c <____subdf3_from_thumb>
   1c06c:	1c02      	adds	r2, r0, #0
   1c06e:	1c0b      	adds	r3, r1, #0
   1c070:	1c30      	adds	r0, r6, #0
   1c072:	1c39      	adds	r1, r7, #0
   1c074:	f001 f96a 	bl	1d34c <____subdf3_from_thumb>
   1c078:	1c02      	adds	r2, r0, #0
   1c07a:	1c0b      	adds	r3, r1, #0
   1c07c:	9800      	ldr	r0, [sp, #0]
   1c07e:	9901      	ldr	r1, [sp, #4]
   1c080:	f001 f964 	bl	1d34c <____subdf3_from_thumb>
   1c084:	e040      	b.n	1c108 <__kernel_cos+0x200>
   1c086:	9804      	ldr	r0, [sp, #16]
   1c088:	9905      	ldr	r1, [sp, #20]
   1c08a:	1c02      	adds	r2, r0, #0
   1c08c:	1c0b      	adds	r3, r1, #0
   1c08e:	f001 f961 	bl	1d354 <____muldf3_from_thumb>
   1c092:	4a23      	ldr	r2, [pc, #140]	(1c120 <.text+0x1c120>)
   1c094:	4b23      	ldr	r3, [pc, #140]	(1c124 <.text+0x1c124>)
   1c096:	1c04      	adds	r4, r0, #0
   1c098:	1c0d      	adds	r5, r1, #0
   1c09a:	f001 f95b 	bl	1d354 <____muldf3_from_thumb>
   1c09e:	4a22      	ldr	r2, [pc, #136]	(1c128 <.text+0x1c128>)
   1c0a0:	4b22      	ldr	r3, [pc, #136]	(1c12c <.text+0x1c12c>)
   1c0a2:	f001 f94f 	bl	1d344 <____adddf3_from_thumb>
   1c0a6:	1c02      	adds	r2, r0, #0
   1c0a8:	1c0b      	adds	r3, r1, #0
   1c0aa:	1c20      	adds	r0, r4, #0
   1c0ac:	1c29      	adds	r1, r5, #0
   1c0ae:	f001 f951 	bl	1d354 <____muldf3_from_thumb>
   1c0b2:	4a1f      	ldr	r2, [pc, #124]	(1c130 <.text+0x1c130>)
   1c0b4:	4b1f      	ldr	r3, [pc, #124]	(1c134 <.text+0x1c134>)
   1c0b6:	f001 f949 	bl	1d34c <____subdf3_from_thumb>
   1c0ba:	1c02      	adds	r2, r0, #0
   1c0bc:	1c0b      	adds	r3, r1, #0
   1c0be:	1c20      	adds	r0, r4, #0
   1c0c0:	1c29      	adds	r1, r5, #0
   1c0c2:	f001 f947 	bl	1d354 <____muldf3_from_thumb>
   1c0c6:	4a1c      	ldr	r2, [pc, #112]	(1c138 <.text+0x1c138>)
   1c0c8:	4b1c      	ldr	r3, [pc, #112]	(1c13c <.text+0x1c13c>)
   1c0ca:	f001 f93b 	bl	1d344 <____adddf3_from_thumb>
   1c0ce:	1c02      	adds	r2, r0, #0
   1c0d0:	1c0b      	adds	r3, r1, #0
   1c0d2:	1c20      	adds	r0, r4, #0
   1c0d4:	1c29      	adds	r1, r5, #0
   1c0d6:	f001 f93d 	bl	1d354 <____muldf3_from_thumb>
   1c0da:	4a19      	ldr	r2, [pc, #100]	(1c140 <.text+0x1c140>)
   1c0dc:	4b19      	ldr	r3, [pc, #100]	(1c144 <.text+0x1c144>)
   1c0de:	f001 f935 	bl	1d34c <____subdf3_from_thumb>
   1c0e2:	1c02      	adds	r2, r0, #0
   1c0e4:	1c0b      	adds	r3, r1, #0
   1c0e6:	1c20      	adds	r0, r4, #0
   1c0e8:	1c29      	adds	r1, r5, #0
   1c0ea:	f001 f933 	bl	1d354 <____muldf3_from_thumb>
   1c0ee:	4a16      	ldr	r2, [pc, #88]	(1c148 <.text+0x1c148>)
   1c0f0:	4b16      	ldr	r3, [pc, #88]	(1c14c <.text+0x1c14c>)
   1c0f2:	f001 f927 	bl	1d344 <____adddf3_from_thumb>
   1c0f6:	1c02      	adds	r2, r0, #0
   1c0f8:	1c0b      	adds	r3, r1, #0
   1c0fa:	1c20      	adds	r0, r4, #0
   1c0fc:	1c29      	adds	r1, r5, #0
   1c0fe:	f001 f929 	bl	1d354 <____muldf3_from_thumb>
   1c102:	9006      	str	r0, [sp, #24]
   1c104:	9107      	str	r1, [sp, #28]
   1c106:	e757      	b.n	1bfb8 <__kernel_cos+0xb0>
   1c108:	b009      	add	sp, #36
   1c10a:	bcf0      	pop	{r4, r5, r6, r7}
   1c10c:	bc04      	pop	{r2}
   1c10e:	4710      	bx	r2
   1c110:	ffff 7fff 	undefined
   1c114:	ffff 3e3f 	vcvt.f32.u32	d19, d31, #1
   1c118:	0000      	lsls	r0, r0, #0
   1c11a:	3ff0      	subs	r7, #240
   1c11c:	0000      	lsls	r0, r0, #0
   1c11e:	0000      	lsls	r0, r0, #0
   1c120:	fae9 bda8 	undefined
   1c124:	38d4      	subs	r0, #212
   1c126:	be88      	bkpt	0x0088
   1c128:	ee9e 3e21 	cdp	14, 9, cr3, cr14, cr1, {1}
   1c12c:	b1c4      	cbz	r4, 1c160 <.text+0x1c160>
   1c12e:	bdb4      	pop	{r2, r4, r5, r7, pc}
   1c130:	7e4f      	ldrb	r7, [r1, #25]
   1c132:	3e92      	subs	r6, #146
   1c134:	52ad      	strh	r5, [r5, r2]
   1c136:	809c      	strh	r4, [r3, #4]
   1c138:	01a0      	lsls	r0, r4, #6
   1c13a:	3efa      	subs	r6, #250
   1c13c:	1590      	asrs	r0, r2, #22
   1c13e:	19cb      	adds	r3, r1, r7
   1c140:	c16c      	stmia	r1!, {r2, r3, r5, r6}
   1c142:	3f56      	subs	r7, #86
   1c144:	5177      	str	r7, [r6, r5]
   1c146:	16c1      	asrs	r1, r0, #27
   1c148:	5555      	strb	r5, [r2, r5]
   1c14a:	3fa5      	subs	r7, #165
   1c14c:	554c      	strb	r4, [r1, r5]
   1c14e:	5555      	strb	r5, [r2, r5]
   1c150:	3332      	adds	r3, #50
   1c152:	3fd3      	subs	r7, #211
   1c154:	0000      	lsls	r0, r0, #0
   1c156:	3fe0      	subs	r7, #224
   1c158:	0000      	lsls	r0, r0, #0
   1c15a:	0000      	lsls	r0, r0, #0
   1c15c:	0000      	lsls	r0, r0, #0
   1c15e:	3fe9      	subs	r7, #233
   1c160:	0000      	lsls	r0, r0, #0
   1c162:	3fd2      	subs	r7, #210
   1c164:	0000      	lsls	r0, r0, #0
   1c166:	0000      	lsls	r0, r0, #0
   1c168:	0000      	lsls	r0, r0, #0
   1c16a:	ffe0 b5f0 	vsli.64	<illegal reg q13.5>, q8, #32

0001c16c <__kernel_rem_pio2>:
   1c16c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1c16e:	4ccf      	ldr	r4, [pc, #828]	(1c4ac <.text+0x1c4ac>)
   1c170:	44a5      	add	sp, r4
   1c172:	9302      	str	r3, [sp, #8]
   1c174:	9004      	str	r0, [sp, #16]
   1c176:	98b3      	ldr	r0, [sp, #716]
   1c178:	9103      	str	r1, [sp, #12]
   1c17a:	4bcd      	ldr	r3, [pc, #820]	(1c4b0 <.text+0x1c4b0>)
   1c17c:	9902      	ldr	r1, [sp, #8]
   1c17e:	1c14      	adds	r4, r2, #0
   1c180:	0082      	lsls	r2, r0, #2
   1c182:	58d2      	ldr	r2, [r2, r3]
   1c184:	3901      	subs	r1, #1
   1c186:	9107      	str	r1, [sp, #28]
   1c188:	1ee0      	subs	r0, r4, #3
   1c18a:	2118      	movs	r1, #24
   1c18c:	9208      	str	r2, [sp, #32]
   1c18e:	f7f7 f939 	bl	13404 <__aeabi_idiv>
   1c192:	9021      	str	r0, [sp, #132]
   1c194:	2800      	cmp	r0, #0
   1c196:	da01      	bge.n	1c19c <__kernel_rem_pio2+0x30>
   1c198:	2200      	movs	r2, #0
   1c19a:	9221      	str	r2, [sp, #132]
   1c19c:	9f21      	ldr	r7, [sp, #132]
   1c19e:	06fb      	lsls	r3, r7, #27
   1c1a0:	1bdb      	subs	r3, r3, r7
   1c1a2:	009b      	lsls	r3, r3, #2
   1c1a4:	19db      	adds	r3, r3, r7
   1c1a6:	00db      	lsls	r3, r3, #3
   1c1a8:	18e4      	adds	r4, r4, r3
   1c1aa:	9807      	ldr	r0, [sp, #28]
   1c1ac:	9405      	str	r4, [sp, #20]
   1c1ae:	3c18      	subs	r4, #24
   1c1b0:	940b      	str	r4, [sp, #44]
   1c1b2:	9908      	ldr	r1, [sp, #32]
   1c1b4:	1a3c      	subs	r4, r7, r0
   1c1b6:	9ab4      	ldr	r2, [sp, #720]
   1c1b8:	00a3      	lsls	r3, r4, #2
   1c1ba:	1847      	adds	r7, r0, r1
   1c1bc:	18d5      	adds	r5, r2, r3
   1c1be:	2600      	movs	r6, #0
   1c1c0:	e00f      	b.n	1c1e2 <__kernel_rem_pio2+0x76>
   1c1c2:	2c00      	cmp	r4, #0
   1c1c4:	da02      	bge.n	1c1cc <__kernel_rem_pio2+0x60>
   1c1c6:	48bb      	ldr	r0, [pc, #748]	(1c4b4 <.text+0x1c4b4>)
   1c1c8:	49bb      	ldr	r1, [pc, #748]	(1c4b8 <.text+0x1c4b8>)
   1c1ca:	e002      	b.n	1c1d2 <__kernel_rem_pio2+0x66>
   1c1cc:	6828      	ldr	r0, [r5, #0]
   1c1ce:	f001 f8b5 	bl	1d33c <____floatsidf_from_thumb>
   1c1d2:	00f2      	lsls	r2, r6, #3
   1c1d4:	ab22      	add	r3, sp, #136
   1c1d6:	189b      	adds	r3, r3, r2
   1c1d8:	6018      	str	r0, [r3, #0]
   1c1da:	6059      	str	r1, [r3, #4]
   1c1dc:	3601      	adds	r6, #1
   1c1de:	3401      	adds	r4, #1
   1c1e0:	3504      	adds	r5, #4
   1c1e2:	42be      	cmp	r6, r7
   1c1e4:	dded      	ble.n	1c1c2 <__kernel_rem_pio2+0x56>
   1c1e6:	9b07      	ldr	r3, [sp, #28]
   1c1e8:	2400      	movs	r4, #0
   1c1ea:	9317      	str	r3, [sp, #92]
   1c1ec:	9418      	str	r4, [sp, #96]
   1c1ee:	e01e      	b.n	1c22e <__kernel_rem_pio2+0xc2>
   1c1f0:	9a16      	ldr	r2, [sp, #88]
   1c1f2:	ca03      	ldmia	r2!, {r0, r1}
   1c1f4:	9216      	str	r2, [sp, #88]
   1c1f6:	683a      	ldr	r2, [r7, #0]
   1c1f8:	687b      	ldr	r3, [r7, #4]
   1c1fa:	f001 f8ab 	bl	1d354 <____muldf3_from_thumb>
   1c1fe:	1c02      	adds	r2, r0, #0
   1c200:	1c0b      	adds	r3, r1, #0
   1c202:	1c20      	adds	r0, r4, #0
   1c204:	1c29      	adds	r1, r5, #0
   1c206:	f001 f89d 	bl	1d344 <____adddf3_from_thumb>
   1c20a:	3601      	adds	r6, #1
   1c20c:	1c04      	adds	r4, r0, #0
   1c20e:	1c0d      	adds	r5, r1, #0
   1c210:	3f08      	subs	r7, #8
   1c212:	9b07      	ldr	r3, [sp, #28]
   1c214:	429e      	cmp	r6, r3
   1c216:	ddeb      	ble.n	1c1f0 <__kernel_rem_pio2+0x84>
   1c218:	9f18      	ldr	r7, [sp, #96]
   1c21a:	9817      	ldr	r0, [sp, #92]
   1c21c:	00fa      	lsls	r2, r7, #3
   1c21e:	ab4a      	add	r3, sp, #296
   1c220:	189b      	adds	r3, r3, r2
   1c222:	3701      	adds	r7, #1
   1c224:	3001      	adds	r0, #1
   1c226:	601c      	str	r4, [r3, #0]
   1c228:	605d      	str	r5, [r3, #4]
   1c22a:	9718      	str	r7, [sp, #96]
   1c22c:	9017      	str	r0, [sp, #92]
   1c22e:	9918      	ldr	r1, [sp, #96]
   1c230:	9a08      	ldr	r2, [sp, #32]
   1c232:	4291      	cmp	r1, r2
   1c234:	dc09      	bgt.n	1c24a <__kernel_rem_pio2+0xde>
   1c236:	9b04      	ldr	r3, [sp, #16]
   1c238:	9c17      	ldr	r4, [sp, #92]
   1c23a:	9316      	str	r3, [sp, #88]
   1c23c:	00e2      	lsls	r2, r4, #3
   1c23e:	ab22      	add	r3, sp, #136
   1c240:	4c9c      	ldr	r4, [pc, #624]	(1c4b4 <.text+0x1c4b4>)
   1c242:	4d9d      	ldr	r5, [pc, #628]	(1c4b8 <.text+0x1c4b8>)
   1c244:	189f      	adds	r7, r3, r2
   1c246:	2600      	movs	r6, #0
   1c248:	e7e3      	b.n	1c212 <__kernel_rem_pio2+0xa6>
   1c24a:	9f08      	ldr	r7, [sp, #32]
   1c24c:	9706      	str	r7, [sp, #24]
   1c24e:	9806      	ldr	r0, [sp, #24]
   1c250:	ab4a      	add	r3, sp, #296
   1c252:	00c2      	lsls	r2, r0, #3
   1c254:	18d2      	adds	r2, r2, r3
   1c256:	3801      	subs	r0, #1
   1c258:	6816      	ldr	r6, [r2, #0]
   1c25a:	6857      	ldr	r7, [r2, #4]
   1c25c:	00c2      	lsls	r2, r0, #3
   1c25e:	189b      	adds	r3, r3, r2
   1c260:	229a      	movs	r2, #154
   1c262:	9906      	ldr	r1, [sp, #24]
   1c264:	0092      	lsls	r2, r2, #2
   1c266:	446a      	add	r2, sp
   1c268:	9019      	str	r0, [sp, #100]
   1c26a:	9315      	str	r3, [sp, #84]
   1c26c:	911a      	str	r1, [sp, #104]
   1c26e:	9214      	str	r2, [sp, #80]
   1c270:	e028      	b.n	1c2c4 <__kernel_rem_pio2+0x158>
   1c272:	4a92      	ldr	r2, [pc, #584]	(1c4bc <.text+0x1c4bc>)
   1c274:	4b92      	ldr	r3, [pc, #584]	(1c4c0 <.text+0x1c4c0>)
   1c276:	1c30      	adds	r0, r6, #0
   1c278:	1c39      	adds	r1, r7, #0
   1c27a:	f001 f86b 	bl	1d354 <____muldf3_from_thumb>
   1c27e:	f001 f86d 	bl	1d35c <____fixdfsi_from_thumb>
   1c282:	f001 f85b 	bl	1d33c <____floatsidf_from_thumb>
   1c286:	4a8f      	ldr	r2, [pc, #572]	(1c4c4 <.text+0x1c4c4>)
   1c288:	4b8f      	ldr	r3, [pc, #572]	(1c4c8 <.text+0x1c4c8>)
   1c28a:	1c04      	adds	r4, r0, #0
   1c28c:	1c0d      	adds	r5, r1, #0
   1c28e:	f001 f861 	bl	1d354 <____muldf3_from_thumb>
   1c292:	1c02      	adds	r2, r0, #0
   1c294:	1c0b      	adds	r3, r1, #0
   1c296:	1c30      	adds	r0, r6, #0
   1c298:	1c39      	adds	r1, r7, #0
   1c29a:	f001 f853 	bl	1d344 <____adddf3_from_thumb>
   1c29e:	f001 f85d 	bl	1d35c <____fixdfsi_from_thumb>
   1c2a2:	9b14      	ldr	r3, [sp, #80]
   1c2a4:	9f1a      	ldr	r7, [sp, #104]
   1c2a6:	c301      	stmia	r3!, {r0}
   1c2a8:	1c20      	adds	r0, r4, #0
   1c2aa:	9c15      	ldr	r4, [sp, #84]
   1c2ac:	9314      	str	r3, [sp, #80]
   1c2ae:	3f01      	subs	r7, #1
   1c2b0:	6822      	ldr	r2, [r4, #0]
   1c2b2:	6863      	ldr	r3, [r4, #4]
   1c2b4:	1c29      	adds	r1, r5, #0
   1c2b6:	971a      	str	r7, [sp, #104]
   1c2b8:	f001 f844 	bl	1d344 <____adddf3_from_thumb>
   1c2bc:	3c08      	subs	r4, #8
   1c2be:	9415      	str	r4, [sp, #84]
   1c2c0:	1c06      	adds	r6, r0, #0
   1c2c2:	1c0f      	adds	r7, r1, #0
   1c2c4:	981a      	ldr	r0, [sp, #104]
   1c2c6:	2800      	cmp	r0, #0
   1c2c8:	dcd3      	bgt.n	1c272 <__kernel_rem_pio2+0x106>
   1c2ca:	1c30      	adds	r0, r6, #0
   1c2cc:	9a0b      	ldr	r2, [sp, #44]
   1c2ce:	1c39      	adds	r1, r7, #0
   1c2d0:	f000 feb0 	bl	1d034 <scalbn>
   1c2d4:	4a7d      	ldr	r2, [pc, #500]	(1c4cc <.text+0x1c4cc>)
   1c2d6:	4b7e      	ldr	r3, [pc, #504]	(1c4d0 <.text+0x1c4d0>)
   1c2d8:	1c04      	adds	r4, r0, #0
   1c2da:	1c0d      	adds	r5, r1, #0
   1c2dc:	f001 f83a 	bl	1d354 <____muldf3_from_thumb>
   1c2e0:	f000 fd6a 	bl	1cdb8 <floor>
   1c2e4:	4a7b      	ldr	r2, [pc, #492]	(1c4d4 <.text+0x1c4d4>)
   1c2e6:	4b7c      	ldr	r3, [pc, #496]	(1c4d8 <.text+0x1c4d8>)
   1c2e8:	f001 f834 	bl	1d354 <____muldf3_from_thumb>
   1c2ec:	1c02      	adds	r2, r0, #0
   1c2ee:	1c0b      	adds	r3, r1, #0
   1c2f0:	1c20      	adds	r0, r4, #0
   1c2f2:	1c29      	adds	r1, r5, #0
   1c2f4:	f001 f826 	bl	1d344 <____adddf3_from_thumb>
   1c2f8:	1c0d      	adds	r5, r1, #0
   1c2fa:	1c04      	adds	r4, r0, #0
   1c2fc:	f001 f82e 	bl	1d35c <____fixdfsi_from_thumb>
   1c300:	9009      	str	r0, [sp, #36]
   1c302:	f001 f81b 	bl	1d33c <____floatsidf_from_thumb>
   1c306:	1c02      	adds	r2, r0, #0
   1c308:	1c0b      	adds	r3, r1, #0
   1c30a:	1c20      	adds	r0, r4, #0
   1c30c:	1c29      	adds	r1, r5, #0
   1c30e:	f001 f81d 	bl	1d34c <____subdf3_from_thumb>
   1c312:	1c0e      	adds	r6, r1, #0
   1c314:	990b      	ldr	r1, [sp, #44]
   1c316:	1c05      	adds	r5, r0, #0
   1c318:	2900      	cmp	r1, #0
   1c31a:	dd14      	ble.n	1c346 <__kernel_rem_pio2+0x1da>
   1c31c:	9a19      	ldr	r2, [sp, #100]
   1c31e:	ac9a      	add	r4, sp, #616
   1c320:	0090      	lsls	r0, r2, #2
   1c322:	5901      	ldr	r1, [r0, r4]
   1c324:	9b0b      	ldr	r3, [sp, #44]
   1c326:	2218      	movs	r2, #24
   1c328:	1ad2      	subs	r2, r2, r3
   1c32a:	9f09      	ldr	r7, [sp, #36]
   1c32c:	1c0b      	adds	r3, r1, #0
   1c32e:	4113      	asrs	r3, r2
   1c330:	18ff      	adds	r7, r7, r3
   1c332:	4093      	lsls	r3, r2
   1c334:	1ac9      	subs	r1, r1, r3
   1c336:	5101      	str	r1, [r0, r4]
   1c338:	980b      	ldr	r0, [sp, #44]
   1c33a:	2317      	movs	r3, #23
   1c33c:	1a1b      	subs	r3, r3, r0
   1c33e:	4119      	asrs	r1, r3
   1c340:	9709      	str	r7, [sp, #36]
   1c342:	910c      	str	r1, [sp, #48]
   1c344:	e017      	b.n	1c376 <__kernel_rem_pio2+0x20a>
   1c346:	990b      	ldr	r1, [sp, #44]
   1c348:	2900      	cmp	r1, #0
   1c34a:	d106      	bne.n	1c35a <__kernel_rem_pio2+0x1ee>
   1c34c:	9a19      	ldr	r2, [sp, #100]
   1c34e:	0093      	lsls	r3, r2, #2
   1c350:	aa9a      	add	r2, sp, #616
   1c352:	589b      	ldr	r3, [r3, r2]
   1c354:	15db      	asrs	r3, r3, #23
   1c356:	930c      	str	r3, [sp, #48]
   1c358:	e00d      	b.n	1c376 <__kernel_rem_pio2+0x20a>
   1c35a:	1c28      	adds	r0, r5, #0
   1c35c:	1c31      	adds	r1, r6, #0
   1c35e:	4a5f      	ldr	r2, [pc, #380]	(1c4dc <.text+0x1c4dc>)
   1c360:	4b5f      	ldr	r3, [pc, #380]	(1c4e0 <.text+0x1c4e0>)
   1c362:	f001 f807 	bl	1d374 <____gedf2_from_thumb>
   1c366:	2800      	cmp	r0, #0
   1c368:	da02      	bge.n	1c370 <__kernel_rem_pio2+0x204>
   1c36a:	2300      	movs	r3, #0
   1c36c:	930c      	str	r3, [sp, #48]
   1c36e:	e04e      	b.n	1c40e <__kernel_rem_pio2+0x2a2>
   1c370:	2402      	movs	r4, #2
   1c372:	940c      	str	r4, [sp, #48]
   1c374:	e002      	b.n	1c37c <__kernel_rem_pio2+0x210>
   1c376:	9f0c      	ldr	r7, [sp, #48]
   1c378:	2f00      	cmp	r7, #0
   1c37a:	dd48      	ble.n	1c40e <__kernel_rem_pio2+0x2a2>
   1c37c:	9809      	ldr	r0, [sp, #36]
   1c37e:	3001      	adds	r0, #1
   1c380:	9009      	str	r0, [sp, #36]
   1c382:	2400      	movs	r4, #0
   1c384:	2000      	movs	r0, #0
   1c386:	a99a      	add	r1, sp, #616
   1c388:	e00f      	b.n	1c3aa <__kernel_rem_pio2+0x23e>
   1c38a:	680a      	ldr	r2, [r1, #0]
   1c38c:	2c00      	cmp	r4, #0
   1c38e:	d107      	bne.n	1c3a0 <__kernel_rem_pio2+0x234>
   1c390:	2a00      	cmp	r2, #0
   1c392:	d008      	beq.n	1c3a6 <__kernel_rem_pio2+0x23a>
   1c394:	2380      	movs	r3, #128
   1c396:	045b      	lsls	r3, r3, #17
   1c398:	1a9b      	subs	r3, r3, r2
   1c39a:	2401      	movs	r4, #1
   1c39c:	600b      	str	r3, [r1, #0]
   1c39e:	e002      	b.n	1c3a6 <__kernel_rem_pio2+0x23a>
   1c3a0:	4b50      	ldr	r3, [pc, #320]	(1c4e4 <.text+0x1c4e4>)
   1c3a2:	1a9b      	subs	r3, r3, r2
   1c3a4:	600b      	str	r3, [r1, #0]
   1c3a6:	3001      	adds	r0, #1
   1c3a8:	3104      	adds	r1, #4
   1c3aa:	9a06      	ldr	r2, [sp, #24]
   1c3ac:	4290      	cmp	r0, r2
   1c3ae:	dbec      	blt.n	1c38a <__kernel_rem_pio2+0x21e>
   1c3b0:	9b0b      	ldr	r3, [sp, #44]
   1c3b2:	2b00      	cmp	r3, #0
   1c3b4:	dd11      	ble.n	1c3da <__kernel_rem_pio2+0x26e>
   1c3b6:	2b01      	cmp	r3, #1
   1c3b8:	d002      	beq.n	1c3c0 <__kernel_rem_pio2+0x254>
   1c3ba:	2b02      	cmp	r3, #2
   1c3bc:	d10d      	bne.n	1c3da <__kernel_rem_pio2+0x26e>
   1c3be:	e005      	b.n	1c3cc <__kernel_rem_pio2+0x260>
   1c3c0:	9f19      	ldr	r7, [sp, #100]
   1c3c2:	a89a      	add	r0, sp, #616
   1c3c4:	00b9      	lsls	r1, r7, #2
   1c3c6:	580b      	ldr	r3, [r1, r0]
   1c3c8:	4a47      	ldr	r2, [pc, #284]	(1c4e8 <.text+0x1c4e8>)
   1c3ca:	e004      	b.n	1c3d6 <__kernel_rem_pio2+0x26a>
   1c3cc:	9a19      	ldr	r2, [sp, #100]
   1c3ce:	a89a      	add	r0, sp, #616
   1c3d0:	0091      	lsls	r1, r2, #2
   1c3d2:	580b      	ldr	r3, [r1, r0]
   1c3d4:	4a45      	ldr	r2, [pc, #276]	(1c4ec <.text+0x1c4ec>)
   1c3d6:	4013      	ands	r3, r2
   1c3d8:	500b      	str	r3, [r1, r0]
   1c3da:	9b0c      	ldr	r3, [sp, #48]
   1c3dc:	2b02      	cmp	r3, #2
   1c3de:	d116      	bne.n	1c40e <__kernel_rem_pio2+0x2a2>
   1c3e0:	1c2a      	adds	r2, r5, #0
   1c3e2:	1c33      	adds	r3, r6, #0
   1c3e4:	4842      	ldr	r0, [pc, #264]	(1c4f0 <.text+0x1c4f0>)
   1c3e6:	4943      	ldr	r1, [pc, #268]	(1c4f4 <.text+0x1c4f4>)
   1c3e8:	f000 ffb0 	bl	1d34c <____subdf3_from_thumb>
   1c3ec:	1c05      	adds	r5, r0, #0
   1c3ee:	1c0e      	adds	r6, r1, #0
   1c3f0:	2c00      	cmp	r4, #0
   1c3f2:	d00c      	beq.n	1c40e <__kernel_rem_pio2+0x2a2>
   1c3f4:	9a0b      	ldr	r2, [sp, #44]
   1c3f6:	483e      	ldr	r0, [pc, #248]	(1c4f0 <.text+0x1c4f0>)
   1c3f8:	493e      	ldr	r1, [pc, #248]	(1c4f4 <.text+0x1c4f4>)
   1c3fa:	f000 fe1b 	bl	1d034 <scalbn>
   1c3fe:	1c02      	adds	r2, r0, #0
   1c400:	1c0b      	adds	r3, r1, #0
   1c402:	1c28      	adds	r0, r5, #0
   1c404:	1c31      	adds	r1, r6, #0
   1c406:	f000 ffa1 	bl	1d34c <____subdf3_from_thumb>
   1c40a:	1c05      	adds	r5, r0, #0
   1c40c:	1c0e      	adds	r6, r1, #0
   1c40e:	1c28      	adds	r0, r5, #0
   1c410:	1c31      	adds	r1, r6, #0
   1c412:	4a28      	ldr	r2, [pc, #160]	(1c4b4 <.text+0x1c4b4>)
   1c414:	4b28      	ldr	r3, [pc, #160]	(1c4b8 <.text+0x1c4b8>)
   1c416:	f000 ff8d 	bl	1d334 <____eqdf2_from_thumb>
   1c41a:	2800      	cmp	r0, #0
   1c41c:	d000      	beq.n	1c420 <__kernel_rem_pio2+0x2b4>
   1c41e:	e097      	b.n	1c550 <.text+0x1c550>
   1c420:	9c19      	ldr	r4, [sp, #100]
   1c422:	ab9a      	add	r3, sp, #616
   1c424:	00a2      	lsls	r2, r4, #2
   1c426:	189a      	adds	r2, r3, r2
   1c428:	2100      	movs	r1, #0
   1c42a:	e005      	b.n	1c438 <__kernel_rem_pio2+0x2cc>
   1c42c:	9f19      	ldr	r7, [sp, #100]
   1c42e:	6813      	ldr	r3, [r2, #0]
   1c430:	3f01      	subs	r7, #1
   1c432:	9719      	str	r7, [sp, #100]
   1c434:	4319      	orrs	r1, r3
   1c436:	3a04      	subs	r2, #4
   1c438:	9819      	ldr	r0, [sp, #100]
   1c43a:	9b08      	ldr	r3, [sp, #32]
   1c43c:	4298      	cmp	r0, r3
   1c43e:	daf5      	bge.n	1c42c <__kernel_rem_pio2+0x2c0>
   1c440:	2900      	cmp	r1, #0
   1c442:	d000      	beq.n	1c446 <__kernel_rem_pio2+0x2da>
   1c444:	e08c      	b.n	1c560 <.text+0x1c560>
   1c446:	009b      	lsls	r3, r3, #2
   1c448:	acae      	add	r4, sp, #696
   1c44a:	191b      	adds	r3, r3, r4
   1c44c:	1c1a      	adds	r2, r3, #0
   1c44e:	2701      	movs	r7, #1
   1c450:	3a54      	subs	r2, #84
   1c452:	970a      	str	r7, [sp, #40]
   1c454:	e002      	b.n	1c45c <__kernel_rem_pio2+0x2f0>
   1c456:	980a      	ldr	r0, [sp, #40]
   1c458:	3001      	adds	r0, #1
   1c45a:	900a      	str	r0, [sp, #40]
   1c45c:	6813      	ldr	r3, [r2, #0]
   1c45e:	3a04      	subs	r2, #4
   1c460:	2b00      	cmp	r3, #0
   1c462:	d0f8      	beq.n	1c456 <__kernel_rem_pio2+0x2ea>
   1c464:	9921      	ldr	r1, [sp, #132]
   1c466:	9a06      	ldr	r2, [sp, #24]
   1c468:	9cb4      	ldr	r4, [sp, #720]
   1c46a:	188b      	adds	r3, r1, r2
   1c46c:	009b      	lsls	r3, r3, #2
   1c46e:	18e3      	adds	r3, r4, r3
   1c470:	3304      	adds	r3, #4
   1c472:	2700      	movs	r7, #0
   1c474:	9313      	str	r3, [sp, #76]
   1c476:	9712      	str	r7, [sp, #72]
   1c478:	e060      	b.n	1c53c <.text+0x1c53c>
   1c47a:	9802      	ldr	r0, [sp, #8]
   1c47c:	9913      	ldr	r1, [sp, #76]
   1c47e:	ad22      	add	r5, sp, #136
   1c480:	00e4      	lsls	r4, r4, #3
   1c482:	00c3      	lsls	r3, r0, #3
   1c484:	192c      	adds	r4, r5, r4
   1c486:	6808      	ldr	r0, [r1, #0]
   1c488:	18e4      	adds	r4, r4, r3
   1c48a:	f000 ff57 	bl	1d33c <____floatsidf_from_thumb>
   1c48e:	9f06      	ldr	r7, [sp, #24]
   1c490:	6020      	str	r0, [r4, #0]
   1c492:	6061      	str	r1, [r4, #4]
   1c494:	9c02      	ldr	r4, [sp, #8]
   1c496:	9812      	ldr	r0, [sp, #72]
   1c498:	19e3      	adds	r3, r4, r7
   1c49a:	181b      	adds	r3, r3, r0
   1c49c:	9a04      	ldr	r2, [sp, #16]
   1c49e:	00db      	lsls	r3, r3, #3
   1c4a0:	4e04      	ldr	r6, [pc, #16]	(1c4b4 <.text+0x1c4b4>)
   1c4a2:	4f05      	ldr	r7, [pc, #20]	(1c4b8 <.text+0x1c4b8>)
   1c4a4:	18ed      	adds	r5, r5, r3
   1c4a6:	2400      	movs	r4, #0
   1c4a8:	9211      	str	r2, [sp, #68]
   1c4aa:	e036      	b.n	1c51a <.text+0x1c51a>
   1c4ac:	fd48 ffff 	stc2l	15, cr15, [r8, #-1020]
   1c4b0:	dbc4      	blt.n	1c43c <__kernel_rem_pio2+0x2d0>
   1c4b2:	0001      	lsls	r1, r0, #0
	...
   1c4bc:	0000      	lsls	r0, r0, #0
   1c4be:	3e70      	subs	r6, #112
   1c4c0:	0000      	lsls	r0, r0, #0
   1c4c2:	0000      	lsls	r0, r0, #0
   1c4c4:	0000      	lsls	r0, r0, #0
   1c4c6:	c170      	stmia	r1!, {r4, r5, r6}
   1c4c8:	0000      	lsls	r0, r0, #0
   1c4ca:	0000      	lsls	r0, r0, #0
   1c4cc:	0000      	lsls	r0, r0, #0
   1c4ce:	3fc0      	subs	r7, #192
   1c4d0:	0000      	lsls	r0, r0, #0
   1c4d2:	0000      	lsls	r0, r0, #0
   1c4d4:	0000      	lsls	r0, r0, #0
   1c4d6:	c020      	stmia	r0!, {r5}
   1c4d8:	0000      	lsls	r0, r0, #0
   1c4da:	0000      	lsls	r0, r0, #0
   1c4dc:	0000      	lsls	r0, r0, #0
   1c4de:	3fe0      	subs	r7, #224
   1c4e0:	0000      	lsls	r0, r0, #0
   1c4e2:	0000      	lsls	r0, r0, #0
   1c4e4:	ffff 00ff 	vshr.u64	q8, <illegal reg q15.5>, #1
   1c4e8:	ffff 007f 	vshr.u32	q8, <illegal reg q15.5>, #1
   1c4ec:	ffff 003f 	vshr.u32	d16, d31, #1
   1c4f0:	0000      	lsls	r0, r0, #0
   1c4f2:	3ff0      	subs	r7, #240
   1c4f4:	0000      	lsls	r0, r0, #0
   1c4f6:	0000      	lsls	r0, r0, #0
   1c4f8:	9a11      	ldr	r2, [sp, #68]
   1c4fa:	ca03      	ldmia	r2!, {r0, r1}
   1c4fc:	9211      	str	r2, [sp, #68]
   1c4fe:	682a      	ldr	r2, [r5, #0]
   1c500:	686b      	ldr	r3, [r5, #4]
   1c502:	f000 ff27 	bl	1d354 <____muldf3_from_thumb>
   1c506:	1c02      	adds	r2, r0, #0
   1c508:	1c0b      	adds	r3, r1, #0
   1c50a:	1c30      	adds	r0, r6, #0
   1c50c:	1c39      	adds	r1, r7, #0
   1c50e:	f000 ff19 	bl	1d344 <____adddf3_from_thumb>
   1c512:	3401      	adds	r4, #1
   1c514:	1c06      	adds	r6, r0, #0
   1c516:	1c0f      	adds	r7, r1, #0
   1c518:	3d08      	subs	r5, #8
   1c51a:	9b07      	ldr	r3, [sp, #28]
   1c51c:	429c      	cmp	r4, r3
   1c51e:	ddeb      	ble.n	1c4f8 <.text+0x1c4f8>
   1c520:	9c12      	ldr	r4, [sp, #72]
   1c522:	9806      	ldr	r0, [sp, #24]
   1c524:	00e3      	lsls	r3, r4, #3
   1c526:	aa4a      	add	r2, sp, #296
   1c528:	18d2      	adds	r2, r2, r3
   1c52a:	9913      	ldr	r1, [sp, #76]
   1c52c:	00c3      	lsls	r3, r0, #3
   1c52e:	18d2      	adds	r2, r2, r3
   1c530:	3401      	adds	r4, #1
   1c532:	3104      	adds	r1, #4
   1c534:	6096      	str	r6, [r2, #8]
   1c536:	60d7      	str	r7, [r2, #12]
   1c538:	9412      	str	r4, [sp, #72]
   1c53a:	9113      	str	r1, [sp, #76]
   1c53c:	9b06      	ldr	r3, [sp, #24]
   1c53e:	9c0a      	ldr	r4, [sp, #40]
   1c540:	9f12      	ldr	r7, [sp, #72]
   1c542:	191a      	adds	r2, r3, r4
   1c544:	19dc      	adds	r4, r3, r7
   1c546:	1c63      	adds	r3, r4, #1
   1c548:	4293      	cmp	r3, r2
   1c54a:	dd96      	ble.n	1c47a <__kernel_rem_pio2+0x30e>
   1c54c:	9206      	str	r2, [sp, #24]
   1c54e:	e67e      	b.n	1c24e <__kernel_rem_pio2+0xe2>
   1c550:	1c28      	adds	r0, r5, #0
   1c552:	1c31      	adds	r1, r6, #0
   1c554:	4bbf      	ldr	r3, [pc, #764]	(1c854 <.text+0x1c854>)
   1c556:	4abe      	ldr	r2, [pc, #760]	(1c850 <.text+0x1c850>)
   1c558:	f000 feec 	bl	1d334 <____eqdf2_from_thumb>
   1c55c:	2800      	cmp	r0, #0
   1c55e:	d116      	bne.n	1c58e <.text+0x1c58e>
   1c560:	9806      	ldr	r0, [sp, #24]
   1c562:	a9ae      	add	r1, sp, #696
   1c564:	0083      	lsls	r3, r0, #2
   1c566:	185b      	adds	r3, r3, r1
   1c568:	1c1a      	adds	r2, r3, #0
   1c56a:	3a54      	subs	r2, #84
   1c56c:	2100      	movs	r1, #0
   1c56e:	6813      	ldr	r3, [r2, #0]
   1c570:	3101      	adds	r1, #1
   1c572:	3a04      	subs	r2, #4
   1c574:	2b00      	cmp	r3, #0
   1c576:	d0fa      	beq.n	1c56e <.text+0x1c56e>
   1c578:	004b      	lsls	r3, r1, #1
   1c57a:	185b      	adds	r3, r3, r1
   1c57c:	9c05      	ldr	r4, [sp, #20]
   1c57e:	9a06      	ldr	r2, [sp, #24]
   1c580:	00db      	lsls	r3, r3, #3
   1c582:	1ae3      	subs	r3, r4, r3
   1c584:	1a52      	subs	r2, r2, r1
   1c586:	3b18      	subs	r3, #24
   1c588:	9206      	str	r2, [sp, #24]
   1c58a:	930b      	str	r3, [sp, #44]
   1c58c:	e038      	b.n	1c600 <.text+0x1c600>
   1c58e:	9f0b      	ldr	r7, [sp, #44]
   1c590:	1c28      	adds	r0, r5, #0
   1c592:	427a      	negs	r2, r7
   1c594:	1c31      	adds	r1, r6, #0
   1c596:	f000 fd4d 	bl	1d034 <scalbn>
   1c59a:	4aaf      	ldr	r2, [pc, #700]	(1c858 <.text+0x1c858>)
   1c59c:	4baf      	ldr	r3, [pc, #700]	(1c85c <.text+0x1c85c>)
   1c59e:	901b      	str	r0, [sp, #108]
   1c5a0:	911c      	str	r1, [sp, #112]
   1c5a2:	f000 fee7 	bl	1d374 <____gedf2_from_thumb>
   1c5a6:	9906      	ldr	r1, [sp, #24]
   1c5a8:	af9a      	add	r7, sp, #616
   1c5aa:	008c      	lsls	r4, r1, #2
   1c5ac:	2800      	cmp	r0, #0
   1c5ae:	db22      	blt.n	1c5f6 <.text+0x1c5f6>
   1c5b0:	4aab      	ldr	r2, [pc, #684]	(1c860 <.text+0x1c860>)
   1c5b2:	4bac      	ldr	r3, [pc, #688]	(1c864 <.text+0x1c864>)
   1c5b4:	981b      	ldr	r0, [sp, #108]
   1c5b6:	991c      	ldr	r1, [sp, #112]
   1c5b8:	f000 fecc 	bl	1d354 <____muldf3_from_thumb>
   1c5bc:	f000 fece 	bl	1d35c <____fixdfsi_from_thumb>
   1c5c0:	f000 febc 	bl	1d33c <____floatsidf_from_thumb>
   1c5c4:	4aa8      	ldr	r2, [pc, #672]	(1c868 <.text+0x1c868>)
   1c5c6:	4ba9      	ldr	r3, [pc, #676]	(1c86c <.text+0x1c86c>)
   1c5c8:	1c05      	adds	r5, r0, #0
   1c5ca:	1c0e      	adds	r6, r1, #0
   1c5cc:	f000 fec2 	bl	1d354 <____muldf3_from_thumb>
   1c5d0:	1c02      	adds	r2, r0, #0
   1c5d2:	1c0b      	adds	r3, r1, #0
   1c5d4:	981b      	ldr	r0, [sp, #108]
   1c5d6:	991c      	ldr	r1, [sp, #112]
   1c5d8:	f000 feb4 	bl	1d344 <____adddf3_from_thumb>
   1c5dc:	f000 febe 	bl	1d35c <____fixdfsi_from_thumb>
   1c5e0:	9a06      	ldr	r2, [sp, #24]
   1c5e2:	9b0b      	ldr	r3, [sp, #44]
   1c5e4:	3201      	adds	r2, #1
   1c5e6:	51e0      	str	r0, [r4, r7]
   1c5e8:	3318      	adds	r3, #24
   1c5ea:	0094      	lsls	r4, r2, #2
   1c5ec:	1c28      	adds	r0, r5, #0
   1c5ee:	1c31      	adds	r1, r6, #0
   1c5f0:	9206      	str	r2, [sp, #24]
   1c5f2:	930b      	str	r3, [sp, #44]
   1c5f4:	e001      	b.n	1c5fa <.text+0x1c5fa>
   1c5f6:	981b      	ldr	r0, [sp, #108]
   1c5f8:	991c      	ldr	r1, [sp, #112]
   1c5fa:	f000 feaf 	bl	1d35c <____fixdfsi_from_thumb>
   1c5fe:	51e0      	str	r0, [r4, r7]
   1c600:	9a0b      	ldr	r2, [sp, #44]
   1c602:	489b      	ldr	r0, [pc, #620]	(1c870 <.text+0x1c870>)
   1c604:	499b      	ldr	r1, [pc, #620]	(1c874 <.text+0x1c874>)
   1c606:	f000 fd15 	bl	1d034 <scalbn>
   1c60a:	9f06      	ldr	r7, [sp, #24]
   1c60c:	ab9a      	add	r3, sp, #616
   1c60e:	00ba      	lsls	r2, r7, #2
   1c610:	189b      	adds	r3, r3, r2
   1c612:	9310      	str	r3, [sp, #64]
   1c614:	00fa      	lsls	r2, r7, #3
   1c616:	ab4a      	add	r3, sp, #296
   1c618:	9e06      	ldr	r6, [sp, #24]
   1c61a:	1c04      	adds	r4, r0, #0
   1c61c:	1c0d      	adds	r5, r1, #0
   1c61e:	189f      	adds	r7, r3, r2
   1c620:	e018      	b.n	1c654 <.text+0x1c654>
   1c622:	9910      	ldr	r1, [sp, #64]
   1c624:	6808      	ldr	r0, [r1, #0]
   1c626:	f000 fe89 	bl	1d33c <____floatsidf_from_thumb>
   1c62a:	1c02      	adds	r2, r0, #0
   1c62c:	1c0b      	adds	r3, r1, #0
   1c62e:	1c20      	adds	r0, r4, #0
   1c630:	1c29      	adds	r1, r5, #0
   1c632:	f000 fe8f 	bl	1d354 <____muldf3_from_thumb>
   1c636:	4a8a      	ldr	r2, [pc, #552]	(1c860 <.text+0x1c860>)
   1c638:	4b8a      	ldr	r3, [pc, #552]	(1c864 <.text+0x1c864>)
   1c63a:	6038      	str	r0, [r7, #0]
   1c63c:	6079      	str	r1, [r7, #4]
   1c63e:	1c20      	adds	r0, r4, #0
   1c640:	1c29      	adds	r1, r5, #0
   1c642:	f000 fe87 	bl	1d354 <____muldf3_from_thumb>
   1c646:	9a10      	ldr	r2, [sp, #64]
   1c648:	3a04      	subs	r2, #4
   1c64a:	9210      	str	r2, [sp, #64]
   1c64c:	1c04      	adds	r4, r0, #0
   1c64e:	1c0d      	adds	r5, r1, #0
   1c650:	3e01      	subs	r6, #1
   1c652:	3f08      	subs	r7, #8
   1c654:	2e00      	cmp	r6, #0
   1c656:	dae4      	bge.n	1c622 <.text+0x1c622>
   1c658:	9f06      	ldr	r7, [sp, #24]
   1c65a:	2300      	movs	r3, #0
   1c65c:	930f      	str	r3, [sp, #60]
   1c65e:	e024      	b.n	1c6aa <.text+0x1c6aa>
   1c660:	4a85      	ldr	r2, [pc, #532]	(1c878 <.text+0x1c878>)
   1c662:	00f3      	lsls	r3, r6, #3
   1c664:	9c0e      	ldr	r4, [sp, #56]
   1c666:	189b      	adds	r3, r3, r2
   1c668:	6818      	ldr	r0, [r3, #0]
   1c66a:	6859      	ldr	r1, [r3, #4]
   1c66c:	cc0c      	ldmia	r4!, {r2, r3}
   1c66e:	940e      	str	r4, [sp, #56]
   1c670:	f000 fe70 	bl	1d354 <____muldf3_from_thumb>
   1c674:	1c02      	adds	r2, r0, #0
   1c676:	1c0b      	adds	r3, r1, #0
   1c678:	9800      	ldr	r0, [sp, #0]
   1c67a:	9901      	ldr	r1, [sp, #4]
   1c67c:	f000 fe62 	bl	1d344 <____adddf3_from_thumb>
   1c680:	9000      	str	r0, [sp, #0]
   1c682:	9101      	str	r1, [sp, #4]
   1c684:	3601      	adds	r6, #1
   1c686:	9808      	ldr	r0, [sp, #32]
   1c688:	4286      	cmp	r6, r0
   1c68a:	dc02      	bgt.n	1c692 <.text+0x1c692>
   1c68c:	990f      	ldr	r1, [sp, #60]
   1c68e:	428e      	cmp	r6, r1
   1c690:	dde6      	ble.n	1c660 <.text+0x1c660>
   1c692:	9b0f      	ldr	r3, [sp, #60]
   1c694:	9800      	ldr	r0, [sp, #0]
   1c696:	9901      	ldr	r1, [sp, #4]
   1c698:	00da      	lsls	r2, r3, #3
   1c69a:	ab72      	add	r3, sp, #456
   1c69c:	189b      	adds	r3, r3, r2
   1c69e:	6018      	str	r0, [r3, #0]
   1c6a0:	6059      	str	r1, [r3, #4]
   1c6a2:	990f      	ldr	r1, [sp, #60]
   1c6a4:	3101      	adds	r1, #1
   1c6a6:	910f      	str	r1, [sp, #60]
   1c6a8:	3f01      	subs	r7, #1
   1c6aa:	2f00      	cmp	r7, #0
   1c6ac:	db09      	blt.n	1c6c2 <.text+0x1c6c2>
   1c6ae:	00fa      	lsls	r2, r7, #3
   1c6b0:	ab4a      	add	r3, sp, #296
   1c6b2:	189b      	adds	r3, r3, r2
   1c6b4:	930e      	str	r3, [sp, #56]
   1c6b6:	4b67      	ldr	r3, [pc, #412]	(1c854 <.text+0x1c854>)
   1c6b8:	4a65      	ldr	r2, [pc, #404]	(1c850 <.text+0x1c850>)
   1c6ba:	2600      	movs	r6, #0
   1c6bc:	9200      	str	r2, [sp, #0]
   1c6be:	9301      	str	r3, [sp, #4]
   1c6c0:	e7e1      	b.n	1c686 <.text+0x1c686>
   1c6c2:	9bb3      	ldr	r3, [sp, #716]
   1c6c4:	2b02      	cmp	r3, #2
   1c6c6:	dc04      	bgt.n	1c6d2 <.text+0x1c6d2>
   1c6c8:	2b01      	cmp	r3, #1
   1c6ca:	da0e      	bge.n	1c6ea <.text+0x1c6ea>
   1c6cc:	2b00      	cmp	r3, #0
   1c6ce:	d014      	beq.n	1c6fa <.text+0x1c6fa>
   1c6d0:	e0e4      	b.n	1c89c <.text+0x1c89c>
   1c6d2:	9cb3      	ldr	r4, [sp, #716]
   1c6d4:	2c03      	cmp	r4, #3
   1c6d6:	d000      	beq.n	1c6da <.text+0x1c6da>
   1c6d8:	e0e0      	b.n	1c89c <.text+0x1c89c>
   1c6da:	9f06      	ldr	r7, [sp, #24]
   1c6dc:	3f01      	subs	r7, #1
   1c6de:	00fa      	lsls	r2, r7, #3
   1c6e0:	970d      	str	r7, [sp, #52]
   1c6e2:	ab72      	add	r3, sp, #456
   1c6e4:	9f06      	ldr	r7, [sp, #24]
   1c6e6:	189e      	adds	r6, r3, r2
   1c6e8:	e06d      	b.n	1c7c6 <.text+0x1c7c6>
   1c6ea:	9806      	ldr	r0, [sp, #24]
   1c6ec:	ab72      	add	r3, sp, #456
   1c6ee:	00c2      	lsls	r2, r0, #3
   1c6f0:	1c04      	adds	r4, r0, #0
   1c6f2:	4958      	ldr	r1, [pc, #352]	(1c854 <.text+0x1c854>)
   1c6f4:	4856      	ldr	r0, [pc, #344]	(1c850 <.text+0x1c850>)
   1c6f6:	189d      	adds	r5, r3, r2
   1c6f8:	e01f      	b.n	1c73a <.text+0x1c73a>
   1c6fa:	9906      	ldr	r1, [sp, #24]
   1c6fc:	ab72      	add	r3, sp, #456
   1c6fe:	00ca      	lsls	r2, r1, #3
   1c700:	1c0c      	adds	r4, r1, #0
   1c702:	4954      	ldr	r1, [pc, #336]	(1c854 <.text+0x1c854>)
   1c704:	4852      	ldr	r0, [pc, #328]	(1c850 <.text+0x1c850>)
   1c706:	189d      	adds	r5, r3, r2
   1c708:	e005      	b.n	1c716 <.text+0x1c716>
   1c70a:	682a      	ldr	r2, [r5, #0]
   1c70c:	686b      	ldr	r3, [r5, #4]
   1c70e:	f000 fe19 	bl	1d344 <____adddf3_from_thumb>
   1c712:	3c01      	subs	r4, #1
   1c714:	3d08      	subs	r5, #8
   1c716:	2c00      	cmp	r4, #0
   1c718:	daf7      	bge.n	1c70a <.text+0x1c70a>
   1c71a:	9a0c      	ldr	r2, [sp, #48]
   1c71c:	2a00      	cmp	r2, #0
   1c71e:	d002      	beq.n	1c726 <.text+0x1c726>
   1c720:	2780      	movs	r7, #128
   1c722:	063f      	lsls	r7, r7, #24
   1c724:	19c0      	adds	r0, r0, r7
   1c726:	9a03      	ldr	r2, [sp, #12]
   1c728:	6010      	str	r0, [r2, #0]
   1c72a:	6051      	str	r1, [r2, #4]
   1c72c:	e0b6      	b.n	1c89c <.text+0x1c89c>
   1c72e:	682a      	ldr	r2, [r5, #0]
   1c730:	686b      	ldr	r3, [r5, #4]
   1c732:	f000 fe07 	bl	1d344 <____adddf3_from_thumb>
   1c736:	3c01      	subs	r4, #1
   1c738:	3d08      	subs	r5, #8
   1c73a:	2c00      	cmp	r4, #0
   1c73c:	daf7      	bge.n	1c72e <.text+0x1c72e>
   1c73e:	9c0c      	ldr	r4, [sp, #48]
   1c740:	1c02      	adds	r2, r0, #0
   1c742:	1c0b      	adds	r3, r1, #0
   1c744:	2c00      	cmp	r4, #0
   1c746:	d002      	beq.n	1c74e <.text+0x1c74e>
   1c748:	2780      	movs	r7, #128
   1c74a:	063f      	lsls	r7, r7, #24
   1c74c:	19c0      	adds	r0, r0, r7
   1c74e:	9c03      	ldr	r4, [sp, #12]
   1c750:	6020      	str	r0, [r4, #0]
   1c752:	6061      	str	r1, [r4, #4]
   1c754:	9872      	ldr	r0, [sp, #456]
   1c756:	9973      	ldr	r1, [sp, #460]
   1c758:	f000 fdf8 	bl	1d34c <____subdf3_from_thumb>
   1c75c:	2401      	movs	r4, #1
   1c75e:	e007      	b.n	1c770 <.text+0x1c770>
   1c760:	00e2      	lsls	r2, r4, #3
   1c762:	ab72      	add	r3, sp, #456
   1c764:	189b      	adds	r3, r3, r2
   1c766:	681a      	ldr	r2, [r3, #0]
   1c768:	685b      	ldr	r3, [r3, #4]
   1c76a:	f000 fdeb 	bl	1d344 <____adddf3_from_thumb>
   1c76e:	3401      	adds	r4, #1
   1c770:	9f06      	ldr	r7, [sp, #24]
   1c772:	42bc      	cmp	r4, r7
   1c774:	ddf4      	ble.n	1c760 <.text+0x1c760>
   1c776:	9a0c      	ldr	r2, [sp, #48]
   1c778:	2a00      	cmp	r2, #0
   1c77a:	d002      	beq.n	1c782 <.text+0x1c782>
   1c77c:	2780      	movs	r7, #128
   1c77e:	063f      	lsls	r7, r7, #24
   1c780:	19c0      	adds	r0, r0, r7
   1c782:	9a03      	ldr	r2, [sp, #12]
   1c784:	6090      	str	r0, [r2, #8]
   1c786:	60d1      	str	r1, [r2, #12]
   1c788:	e088      	b.n	1c89c <.text+0x1c89c>
   1c78a:	68b0      	ldr	r0, [r6, #8]
   1c78c:	68f1      	ldr	r1, [r6, #12]
   1c78e:	6834      	ldr	r4, [r6, #0]
   1c790:	6875      	ldr	r5, [r6, #4]
   1c792:	901f      	str	r0, [sp, #124]
   1c794:	9120      	str	r1, [sp, #128]
   1c796:	9a1f      	ldr	r2, [sp, #124]
   1c798:	9b20      	ldr	r3, [sp, #128]
   1c79a:	1c20      	adds	r0, r4, #0
   1c79c:	1c29      	adds	r1, r5, #0
   1c79e:	f000 fdd1 	bl	1d344 <____adddf3_from_thumb>
   1c7a2:	6030      	str	r0, [r6, #0]
   1c7a4:	6071      	str	r1, [r6, #4]
   1c7a6:	1c20      	adds	r0, r4, #0
   1c7a8:	6832      	ldr	r2, [r6, #0]
   1c7aa:	6873      	ldr	r3, [r6, #4]
   1c7ac:	1c29      	adds	r1, r5, #0
   1c7ae:	f000 fdcd 	bl	1d34c <____subdf3_from_thumb>
   1c7b2:	1c02      	adds	r2, r0, #0
   1c7b4:	1c0b      	adds	r3, r1, #0
   1c7b6:	981f      	ldr	r0, [sp, #124]
   1c7b8:	9920      	ldr	r1, [sp, #128]
   1c7ba:	f000 fdc3 	bl	1d344 <____adddf3_from_thumb>
   1c7be:	3f01      	subs	r7, #1
   1c7c0:	60b0      	str	r0, [r6, #8]
   1c7c2:	60f1      	str	r1, [r6, #12]
   1c7c4:	3e08      	subs	r6, #8
   1c7c6:	2f00      	cmp	r7, #0
   1c7c8:	dcdf      	bgt.n	1c78a <.text+0x1c78a>
   1c7ca:	990d      	ldr	r1, [sp, #52]
   1c7cc:	ab72      	add	r3, sp, #456
   1c7ce:	00ca      	lsls	r2, r1, #3
   1c7d0:	9f06      	ldr	r7, [sp, #24]
   1c7d2:	189e      	adds	r6, r3, r2
   1c7d4:	e01b      	b.n	1c80e <.text+0x1c80e>
   1c7d6:	6834      	ldr	r4, [r6, #0]
   1c7d8:	6875      	ldr	r5, [r6, #4]
   1c7da:	68b2      	ldr	r2, [r6, #8]
   1c7dc:	68f3      	ldr	r3, [r6, #12]
   1c7de:	1c20      	adds	r0, r4, #0
   1c7e0:	1c29      	adds	r1, r5, #0
   1c7e2:	921d      	str	r2, [sp, #116]
   1c7e4:	931e      	str	r3, [sp, #120]
   1c7e6:	f000 fdad 	bl	1d344 <____adddf3_from_thumb>
   1c7ea:	6030      	str	r0, [r6, #0]
   1c7ec:	6071      	str	r1, [r6, #4]
   1c7ee:	1c20      	adds	r0, r4, #0
   1c7f0:	6832      	ldr	r2, [r6, #0]
   1c7f2:	6873      	ldr	r3, [r6, #4]
   1c7f4:	1c29      	adds	r1, r5, #0
   1c7f6:	f000 fda9 	bl	1d34c <____subdf3_from_thumb>
   1c7fa:	1c02      	adds	r2, r0, #0
   1c7fc:	1c0b      	adds	r3, r1, #0
   1c7fe:	981d      	ldr	r0, [sp, #116]
   1c800:	991e      	ldr	r1, [sp, #120]
   1c802:	f000 fd9f 	bl	1d344 <____adddf3_from_thumb>
   1c806:	3f01      	subs	r7, #1
   1c808:	60b0      	str	r0, [r6, #8]
   1c80a:	60f1      	str	r1, [r6, #12]
   1c80c:	3e08      	subs	r6, #8
   1c80e:	2f01      	cmp	r7, #1
   1c810:	dce1      	bgt.n	1c7d6 <.text+0x1c7d6>
   1c812:	9b06      	ldr	r3, [sp, #24]
   1c814:	9c06      	ldr	r4, [sp, #24]
   1c816:	00da      	lsls	r2, r3, #3
   1c818:	490e      	ldr	r1, [pc, #56]	(1c854 <.text+0x1c854>)
   1c81a:	480d      	ldr	r0, [pc, #52]	(1c850 <.text+0x1c850>)
   1c81c:	ab72      	add	r3, sp, #456
   1c81e:	189d      	adds	r5, r3, r2
   1c820:	e005      	b.n	1c82e <.text+0x1c82e>
   1c822:	682a      	ldr	r2, [r5, #0]
   1c824:	686b      	ldr	r3, [r5, #4]
   1c826:	f000 fd8d 	bl	1d344 <____adddf3_from_thumb>
   1c82a:	3c01      	subs	r4, #1
   1c82c:	3d08      	subs	r5, #8
   1c82e:	2c01      	cmp	r4, #1
   1c830:	dcf7      	bgt.n	1c822 <.text+0x1c822>
   1c832:	9c0c      	ldr	r4, [sp, #48]
   1c834:	2c00      	cmp	r4, #0
   1c836:	d121      	bne.n	1c87c <.text+0x1c87c>
   1c838:	9b72      	ldr	r3, [sp, #456]
   1c83a:	9c73      	ldr	r4, [sp, #460]
   1c83c:	9f03      	ldr	r7, [sp, #12]
   1c83e:	603b      	str	r3, [r7, #0]
   1c840:	607c      	str	r4, [r7, #4]
   1c842:	9b74      	ldr	r3, [sp, #464]
   1c844:	9c75      	ldr	r4, [sp, #468]
   1c846:	6138      	str	r0, [r7, #16]
   1c848:	6179      	str	r1, [r7, #20]
   1c84a:	60bb      	str	r3, [r7, #8]
   1c84c:	60fc      	str	r4, [r7, #12]
   1c84e:	e025      	b.n	1c89c <.text+0x1c89c>
	...
   1c858:	0000      	lsls	r0, r0, #0
   1c85a:	4170      	adcs	r0, r6
   1c85c:	0000      	lsls	r0, r0, #0
   1c85e:	0000      	lsls	r0, r0, #0
   1c860:	0000      	lsls	r0, r0, #0
   1c862:	3e70      	subs	r6, #112
   1c864:	0000      	lsls	r0, r0, #0
   1c866:	0000      	lsls	r0, r0, #0
   1c868:	0000      	lsls	r0, r0, #0
   1c86a:	c170      	stmia	r1!, {r4, r5, r6}
   1c86c:	0000      	lsls	r0, r0, #0
   1c86e:	0000      	lsls	r0, r0, #0
   1c870:	0000      	lsls	r0, r0, #0
   1c872:	3ff0      	subs	r7, #240
   1c874:	0000      	lsls	r0, r0, #0
   1c876:	0000      	lsls	r0, r0, #0
   1c878:	dbd4      	blt.n	1c824 <.text+0x1c824>
   1c87a:	0001      	lsls	r1, r0, #0
   1c87c:	9b72      	ldr	r3, [sp, #456]
   1c87e:	2480      	movs	r4, #128
   1c880:	9f03      	ldr	r7, [sp, #12]
   1c882:	0624      	lsls	r4, r4, #24
   1c884:	191b      	adds	r3, r3, r4
   1c886:	603b      	str	r3, [r7, #0]
   1c888:	9b73      	ldr	r3, [sp, #460]
   1c88a:	607b      	str	r3, [r7, #4]
   1c88c:	9b74      	ldr	r3, [sp, #464]
   1c88e:	191b      	adds	r3, r3, r4
   1c890:	60bb      	str	r3, [r7, #8]
   1c892:	9b75      	ldr	r3, [sp, #468]
   1c894:	60fb      	str	r3, [r7, #12]
   1c896:	1903      	adds	r3, r0, r4
   1c898:	613b      	str	r3, [r7, #16]
   1c89a:	6179      	str	r1, [r7, #20]
   1c89c:	9809      	ldr	r0, [sp, #36]
   1c89e:	2307      	movs	r3, #7
   1c8a0:	4018      	ands	r0, r3
   1c8a2:	23ae      	movs	r3, #174
   1c8a4:	009b      	lsls	r3, r3, #2
   1c8a6:	449d      	add	sp, r3
   1c8a8:	bcf0      	pop	{r4, r5, r6, r7}
   1c8aa:	bc02      	pop	{r1}
   1c8ac:	4708      	bx	r1
   1c8ae:	46c0      	nop			(mov r8, r8)

0001c8b0 <__kernel_sin>:
   1c8b0:	b5f0      	push	{r4, r5, r6, r7, lr}
   1c8b2:	b088      	sub	sp, #32
   1c8b4:	9200      	str	r2, [sp, #0]
   1c8b6:	9301      	str	r3, [sp, #4]
   1c8b8:	4a4b      	ldr	r2, [pc, #300]	(1c9e8 <.text+0x1c9e8>)
   1c8ba:	4b4c      	ldr	r3, [pc, #304]	(1c9ec <.text+0x1c9ec>)
   1c8bc:	4002      	ands	r2, r0
   1c8be:	9002      	str	r0, [sp, #8]
   1c8c0:	9103      	str	r1, [sp, #12]
   1c8c2:	429a      	cmp	r2, r3
   1c8c4:	dc04      	bgt.n	1c8d0 <__kernel_sin+0x20>
   1c8c6:	f000 fd49 	bl	1d35c <____fixdfsi_from_thumb>
   1c8ca:	2800      	cmp	r0, #0
   1c8cc:	d100      	bne.n	1c8d0 <__kernel_sin+0x20>
   1c8ce:	e085      	b.n	1c9dc <__kernel_sin+0x12c>
   1c8d0:	9802      	ldr	r0, [sp, #8]
   1c8d2:	9903      	ldr	r1, [sp, #12]
   1c8d4:	1c02      	adds	r2, r0, #0
   1c8d6:	1c0b      	adds	r3, r1, #0
   1c8d8:	f000 fd3c 	bl	1d354 <____muldf3_from_thumb>
   1c8dc:	9a02      	ldr	r2, [sp, #8]
   1c8de:	9b03      	ldr	r3, [sp, #12]
   1c8e0:	1c06      	adds	r6, r0, #0
   1c8e2:	1c0f      	adds	r7, r1, #0
   1c8e4:	f000 fd36 	bl	1d354 <____muldf3_from_thumb>
   1c8e8:	4a41      	ldr	r2, [pc, #260]	(1c9f0 <.text+0x1c9f0>)
   1c8ea:	4b42      	ldr	r3, [pc, #264]	(1c9f4 <.text+0x1c9f4>)
   1c8ec:	9006      	str	r0, [sp, #24]
   1c8ee:	9107      	str	r1, [sp, #28]
   1c8f0:	1c30      	adds	r0, r6, #0
   1c8f2:	1c39      	adds	r1, r7, #0
   1c8f4:	f000 fd2e 	bl	1d354 <____muldf3_from_thumb>
   1c8f8:	4a3f      	ldr	r2, [pc, #252]	(1c9f8 <.text+0x1c9f8>)
   1c8fa:	4b40      	ldr	r3, [pc, #256]	(1c9fc <.text+0x1c9fc>)
   1c8fc:	f000 fd26 	bl	1d34c <____subdf3_from_thumb>
   1c900:	1c02      	adds	r2, r0, #0
   1c902:	1c0b      	adds	r3, r1, #0
   1c904:	1c30      	adds	r0, r6, #0
   1c906:	1c39      	adds	r1, r7, #0
   1c908:	f000 fd24 	bl	1d354 <____muldf3_from_thumb>
   1c90c:	4a3c      	ldr	r2, [pc, #240]	(1ca00 <.text+0x1ca00>)
   1c90e:	4b3d      	ldr	r3, [pc, #244]	(1ca04 <.text+0x1ca04>)
   1c910:	f000 fd18 	bl	1d344 <____adddf3_from_thumb>
   1c914:	1c02      	adds	r2, r0, #0
   1c916:	1c0b      	adds	r3, r1, #0
   1c918:	1c30      	adds	r0, r6, #0
   1c91a:	1c39      	adds	r1, r7, #0
   1c91c:	f000 fd1a 	bl	1d354 <____muldf3_from_thumb>
   1c920:	4a39      	ldr	r2, [pc, #228]	(1ca08 <.text+0x1ca08>)
   1c922:	4b3a      	ldr	r3, [pc, #232]	(1ca0c <.text+0x1ca0c>)
   1c924:	f000 fd12 	bl	1d34c <____subdf3_from_thumb>
   1c928:	1c02      	adds	r2, r0, #0
   1c92a:	1c0b      	adds	r3, r1, #0
   1c92c:	1c30      	adds	r0, r6, #0
   1c92e:	1c39      	adds	r1, r7, #0
   1c930:	f000 fd10 	bl	1d354 <____muldf3_from_thumb>
   1c934:	4a36      	ldr	r2, [pc, #216]	(1ca10 <.text+0x1ca10>)
   1c936:	4b37      	ldr	r3, [pc, #220]	(1ca14 <.text+0x1ca14>)
   1c938:	f000 fd04 	bl	1d344 <____adddf3_from_thumb>
   1c93c:	9b0d      	ldr	r3, [sp, #52]
   1c93e:	9004      	str	r0, [sp, #16]
   1c940:	9105      	str	r1, [sp, #20]
   1c942:	2b00      	cmp	r3, #0
   1c944:	d116      	bne.n	1c974 <__kernel_sin+0xc4>
   1c946:	9a04      	ldr	r2, [sp, #16]
   1c948:	9b05      	ldr	r3, [sp, #20]
   1c94a:	1c30      	adds	r0, r6, #0
   1c94c:	1c39      	adds	r1, r7, #0
   1c94e:	f000 fd01 	bl	1d354 <____muldf3_from_thumb>
   1c952:	4a31      	ldr	r2, [pc, #196]	(1ca18 <.text+0x1ca18>)
   1c954:	4b31      	ldr	r3, [pc, #196]	(1ca1c <.text+0x1ca1c>)
   1c956:	f000 fcf9 	bl	1d34c <____subdf3_from_thumb>
   1c95a:	1c02      	adds	r2, r0, #0
   1c95c:	1c0b      	adds	r3, r1, #0
   1c95e:	9806      	ldr	r0, [sp, #24]
   1c960:	9907      	ldr	r1, [sp, #28]
   1c962:	f000 fcf7 	bl	1d354 <____muldf3_from_thumb>
   1c966:	1c02      	adds	r2, r0, #0
   1c968:	1c0b      	adds	r3, r1, #0
   1c96a:	9802      	ldr	r0, [sp, #8]
   1c96c:	9903      	ldr	r1, [sp, #12]
   1c96e:	f000 fce9 	bl	1d344 <____adddf3_from_thumb>
   1c972:	e031      	b.n	1c9d8 <__kernel_sin+0x128>
   1c974:	4a2a      	ldr	r2, [pc, #168]	(1ca20 <.text+0x1ca20>)
   1c976:	4b2b      	ldr	r3, [pc, #172]	(1ca24 <.text+0x1ca24>)
   1c978:	9800      	ldr	r0, [sp, #0]
   1c97a:	9901      	ldr	r1, [sp, #4]
   1c97c:	f000 fcea 	bl	1d354 <____muldf3_from_thumb>
   1c980:	9a04      	ldr	r2, [sp, #16]
   1c982:	9b05      	ldr	r3, [sp, #20]
   1c984:	1c04      	adds	r4, r0, #0
   1c986:	1c0d      	adds	r5, r1, #0
   1c988:	9806      	ldr	r0, [sp, #24]
   1c98a:	9907      	ldr	r1, [sp, #28]
   1c98c:	f000 fce2 	bl	1d354 <____muldf3_from_thumb>
   1c990:	1c02      	adds	r2, r0, #0
   1c992:	1c0b      	adds	r3, r1, #0
   1c994:	1c20      	adds	r0, r4, #0
   1c996:	1c29      	adds	r1, r5, #0
   1c998:	f000 fcd8 	bl	1d34c <____subdf3_from_thumb>
   1c99c:	1c02      	adds	r2, r0, #0
   1c99e:	1c0b      	adds	r3, r1, #0
   1c9a0:	1c30      	adds	r0, r6, #0
   1c9a2:	1c39      	adds	r1, r7, #0
   1c9a4:	f000 fcd6 	bl	1d354 <____muldf3_from_thumb>
   1c9a8:	9a00      	ldr	r2, [sp, #0]
   1c9aa:	9b01      	ldr	r3, [sp, #4]
   1c9ac:	f000 fcce 	bl	1d34c <____subdf3_from_thumb>
   1c9b0:	4a19      	ldr	r2, [pc, #100]	(1ca18 <.text+0x1ca18>)
   1c9b2:	4b1a      	ldr	r3, [pc, #104]	(1ca1c <.text+0x1ca1c>)
   1c9b4:	1c04      	adds	r4, r0, #0
   1c9b6:	1c0d      	adds	r5, r1, #0
   1c9b8:	9806      	ldr	r0, [sp, #24]
   1c9ba:	9907      	ldr	r1, [sp, #28]
   1c9bc:	f000 fcca 	bl	1d354 <____muldf3_from_thumb>
   1c9c0:	1c02      	adds	r2, r0, #0
   1c9c2:	1c0b      	adds	r3, r1, #0
   1c9c4:	1c20      	adds	r0, r4, #0
   1c9c6:	1c29      	adds	r1, r5, #0
   1c9c8:	f000 fcbc 	bl	1d344 <____adddf3_from_thumb>
   1c9cc:	1c02      	adds	r2, r0, #0
   1c9ce:	1c0b      	adds	r3, r1, #0
   1c9d0:	9802      	ldr	r0, [sp, #8]
   1c9d2:	9903      	ldr	r1, [sp, #12]
   1c9d4:	f000 fcba 	bl	1d34c <____subdf3_from_thumb>
   1c9d8:	9002      	str	r0, [sp, #8]
   1c9da:	9103      	str	r1, [sp, #12]
   1c9dc:	9802      	ldr	r0, [sp, #8]
   1c9de:	9903      	ldr	r1, [sp, #12]
   1c9e0:	b008      	add	sp, #32
   1c9e2:	bcf0      	pop	{r4, r5, r6, r7}
   1c9e4:	bc04      	pop	{r2}
   1c9e6:	4710      	bx	r2
   1c9e8:	ffff 7fff 	undefined
   1c9ec:	ffff 3e3f 	vcvt.f32.u32	d19, d31, #1
   1c9f0:	d93a      	bls.n	1ca68 <atan+0x40>
   1c9f2:	3de5      	subs	r5, #229
   1c9f4:	d57c      	bpl.n	1caf0 <atan+0xc8>
   1c9f6:	5acf      	ldrh	r7, [r1, r3]
   1c9f8:	e5e6      	b.n	1c5c8 <.text+0x1c5c8>
   1c9fa:	3e5a      	subs	r6, #90
   1c9fc:	9ceb      	ldr	r4, [sp, #940]
   1c9fe:	8a2b      	ldrh	r3, [r5, #16]
   1ca00:	1de3      	adds	r3, r4, #7
   1ca02:	3ec7      	subs	r6, #199
   1ca04:	fe7d 57b1 	mrc2	7, 3, r5, cr13, cr1, {5}
   1ca08:	01a0      	lsls	r0, r4, #6
   1ca0a:	3f2a      	subs	r7, #42
   1ca0c:	61d5      	str	r5, [r2, #28]
   1ca0e:	19c1      	adds	r1, r0, r7
   1ca10:	1111      	asrs	r1, r2, #4
   1ca12:	3f81      	subs	r7, #129
   1ca14:	f8a6 1110 	strh.w	r1, [r6, #272]
   1ca18:	5555      	strb	r5, [r2, r5]
   1ca1a:	3fc5      	subs	r7, #197
   1ca1c:	5549      	strb	r1, [r1, r5]
   1ca1e:	5555      	strb	r5, [r2, r5]
   1ca20:	0000      	lsls	r0, r0, #0
   1ca22:	3fe0      	subs	r7, #224
   1ca24:	0000      	lsls	r0, r0, #0
	...

0001ca28 <atan>:
   1ca28:	b5f0      	push	{r4, r5, r6, r7, lr}
   1ca2a:	b086      	sub	sp, #24
   1ca2c:	9004      	str	r0, [sp, #16]
   1ca2e:	4ba7      	ldr	r3, [pc, #668]	(1cccc <.text+0x1cccc>)
   1ca30:	9d04      	ldr	r5, [sp, #16]
   1ca32:	401d      	ands	r5, r3
   1ca34:	4ba6      	ldr	r3, [pc, #664]	(1ccd0 <.text+0x1ccd0>)
   1ca36:	1c06      	adds	r6, r0, #0
   1ca38:	1c0f      	adds	r7, r1, #0
   1ca3a:	429d      	cmp	r5, r3
   1ca3c:	dd16      	ble.n	1ca6c <atan+0x44>
   1ca3e:	4aa5      	ldr	r2, [pc, #660]	(1ccd4 <.text+0x1ccd4>)
   1ca40:	4295      	cmp	r5, r2
   1ca42:	dc03      	bgt.n	1ca4c <atan+0x24>
   1ca44:	4295      	cmp	r5, r2
   1ca46:	d108      	bne.n	1ca5a <atan+0x32>
   1ca48:	2900      	cmp	r1, #0
   1ca4a:	d006      	beq.n	1ca5a <atan+0x32>
   1ca4c:	1c30      	adds	r0, r6, #0
   1ca4e:	1c39      	adds	r1, r7, #0
   1ca50:	1c32      	adds	r2, r6, #0
   1ca52:	1c3b      	adds	r3, r7, #0
   1ca54:	f000 fc76 	bl	1d344 <____adddf3_from_thumb>
   1ca58:	e109      	b.n	1cc6e <atan+0x246>
   1ca5a:	9904      	ldr	r1, [sp, #16]
   1ca5c:	2900      	cmp	r1, #0
   1ca5e:	dc02      	bgt.n	1ca66 <atan+0x3e>
   1ca60:	4e9d      	ldr	r6, [pc, #628]	(1ccd8 <.text+0x1ccd8>)
   1ca62:	4f9e      	ldr	r7, [pc, #632]	(1ccdc <.text+0x1ccdc>)
   1ca64:	e12c      	b.n	1ccc0 <atan+0x298>
   1ca66:	4e9e      	ldr	r6, [pc, #632]	(1cce0 <.text+0x1cce0>)
   1ca68:	4f9e      	ldr	r7, [pc, #632]	(1cce4 <.text+0x1cce4>)
   1ca6a:	e129      	b.n	1ccc0 <atan+0x298>
   1ca6c:	4b9e      	ldr	r3, [pc, #632]	(1cce8 <.text+0x1cce8>)
   1ca6e:	429d      	cmp	r5, r3
   1ca70:	dc0e      	bgt.n	1ca90 <atan+0x68>
   1ca72:	4b9e      	ldr	r3, [pc, #632]	(1ccec <.text+0x1ccec>)
   1ca74:	429d      	cmp	r5, r3
   1ca76:	dc6e      	bgt.n	1cb56 <atan+0x12e>
   1ca78:	4a9d      	ldr	r2, [pc, #628]	(1ccf0 <.text+0x1ccf0>)
   1ca7a:	4b9e      	ldr	r3, [pc, #632]	(1ccf4 <.text+0x1ccf4>)
   1ca7c:	f000 fc62 	bl	1d344 <____adddf3_from_thumb>
   1ca80:	4a9d      	ldr	r2, [pc, #628]	(1ccf8 <.text+0x1ccf8>)
   1ca82:	4b9e      	ldr	r3, [pc, #632]	(1ccfc <.text+0x1ccfc>)
   1ca84:	f000 fc72 	bl	1d36c <____gtdf2_from_thumb>
   1ca88:	2800      	cmp	r0, #0
   1ca8a:	dd00      	ble.n	1ca8e <atan+0x66>
   1ca8c:	e118      	b.n	1ccc0 <atan+0x298>
   1ca8e:	e062      	b.n	1cb56 <atan+0x12e>
   1ca90:	f000 f978 	bl	1cd84 <fabs>
   1ca94:	4b9a      	ldr	r3, [pc, #616]	(1cd00 <.text+0x1cd00>)
   1ca96:	1c06      	adds	r6, r0, #0
   1ca98:	1c0f      	adds	r7, r1, #0
   1ca9a:	429d      	cmp	r5, r3
   1ca9c:	dc32      	bgt.n	1cb04 <atan+0xdc>
   1ca9e:	4b99      	ldr	r3, [pc, #612]	(1cd04 <.text+0x1cd04>)
   1caa0:	429d      	cmp	r5, r3
   1caa2:	dc19      	bgt.n	1cad8 <atan+0xb0>
   1caa4:	1c32      	adds	r2, r6, #0
   1caa6:	1c3b      	adds	r3, r7, #0
   1caa8:	f000 fc4c 	bl	1d344 <____adddf3_from_thumb>
   1caac:	4a92      	ldr	r2, [pc, #584]	(1ccf8 <.text+0x1ccf8>)
   1caae:	4b93      	ldr	r3, [pc, #588]	(1ccfc <.text+0x1ccfc>)
   1cab0:	f000 fc4c 	bl	1d34c <____subdf3_from_thumb>
   1cab4:	4a94      	ldr	r2, [pc, #592]	(1cd08 <.text+0x1cd08>)
   1cab6:	4b95      	ldr	r3, [pc, #596]	(1cd0c <.text+0x1cd0c>)
   1cab8:	1c04      	adds	r4, r0, #0
   1caba:	1c0d      	adds	r5, r1, #0
   1cabc:	1c30      	adds	r0, r6, #0
   1cabe:	1c39      	adds	r1, r7, #0
   1cac0:	f000 fc40 	bl	1d344 <____adddf3_from_thumb>
   1cac4:	1c02      	adds	r2, r0, #0
   1cac6:	1c0b      	adds	r3, r1, #0
   1cac8:	1c20      	adds	r0, r4, #0
   1caca:	1c29      	adds	r1, r5, #0
   1cacc:	f000 fc4a 	bl	1d364 <____divdf3_from_thumb>
   1cad0:	2200      	movs	r2, #0
   1cad2:	1c06      	adds	r6, r0, #0
   1cad4:	1c0f      	adds	r7, r1, #0
   1cad6:	e03c      	b.n	1cb52 <atan+0x12a>
   1cad8:	4a87      	ldr	r2, [pc, #540]	(1ccf8 <.text+0x1ccf8>)
   1cada:	4b88      	ldr	r3, [pc, #544]	(1ccfc <.text+0x1ccfc>)
   1cadc:	f000 fc36 	bl	1d34c <____subdf3_from_thumb>
   1cae0:	4a85      	ldr	r2, [pc, #532]	(1ccf8 <.text+0x1ccf8>)
   1cae2:	4b86      	ldr	r3, [pc, #536]	(1ccfc <.text+0x1ccfc>)
   1cae4:	1c04      	adds	r4, r0, #0
   1cae6:	1c0d      	adds	r5, r1, #0
   1cae8:	1c30      	adds	r0, r6, #0
   1caea:	1c39      	adds	r1, r7, #0
   1caec:	f000 fc2a 	bl	1d344 <____adddf3_from_thumb>
   1caf0:	1c0b      	adds	r3, r1, #0
   1caf2:	1c02      	adds	r2, r0, #0
   1caf4:	1c29      	adds	r1, r5, #0
   1caf6:	1c20      	adds	r0, r4, #0
   1caf8:	f000 fc34 	bl	1d364 <____divdf3_from_thumb>
   1cafc:	2301      	movs	r3, #1
   1cafe:	1c06      	adds	r6, r0, #0
   1cb00:	1c0f      	adds	r7, r1, #0
   1cb02:	e02a      	b.n	1cb5a <atan+0x132>
   1cb04:	4b82      	ldr	r3, [pc, #520]	(1cd10 <.text+0x1cd10>)
   1cb06:	429d      	cmp	r5, r3
   1cb08:	dc1a      	bgt.n	1cb40 <atan+0x118>
   1cb0a:	4a82      	ldr	r2, [pc, #520]	(1cd14 <.text+0x1cd14>)
   1cb0c:	4b82      	ldr	r3, [pc, #520]	(1cd18 <.text+0x1cd18>)
   1cb0e:	f000 fc1d 	bl	1d34c <____subdf3_from_thumb>
   1cb12:	4a80      	ldr	r2, [pc, #512]	(1cd14 <.text+0x1cd14>)
   1cb14:	4b80      	ldr	r3, [pc, #512]	(1cd18 <.text+0x1cd18>)
   1cb16:	1c04      	adds	r4, r0, #0
   1cb18:	1c0d      	adds	r5, r1, #0
   1cb1a:	1c30      	adds	r0, r6, #0
   1cb1c:	1c39      	adds	r1, r7, #0
   1cb1e:	f000 fc19 	bl	1d354 <____muldf3_from_thumb>
   1cb22:	4a75      	ldr	r2, [pc, #468]	(1ccf8 <.text+0x1ccf8>)
   1cb24:	4b75      	ldr	r3, [pc, #468]	(1ccfc <.text+0x1ccfc>)
   1cb26:	f000 fc0d 	bl	1d344 <____adddf3_from_thumb>
   1cb2a:	1c02      	adds	r2, r0, #0
   1cb2c:	1c0b      	adds	r3, r1, #0
   1cb2e:	1c20      	adds	r0, r4, #0
   1cb30:	1c29      	adds	r1, r5, #0
   1cb32:	f000 fc17 	bl	1d364 <____divdf3_from_thumb>
   1cb36:	1c0f      	adds	r7, r1, #0
   1cb38:	1c06      	adds	r6, r0, #0
   1cb3a:	2102      	movs	r1, #2
   1cb3c:	9105      	str	r1, [sp, #20]
   1cb3e:	e00d      	b.n	1cb5c <atan+0x134>
   1cb40:	1c32      	adds	r2, r6, #0
   1cb42:	1c3b      	adds	r3, r7, #0
   1cb44:	4875      	ldr	r0, [pc, #468]	(1cd1c <.text+0x1cd1c>)
   1cb46:	4976      	ldr	r1, [pc, #472]	(1cd20 <.text+0x1cd20>)
   1cb48:	f000 fc0c 	bl	1d364 <____divdf3_from_thumb>
   1cb4c:	2203      	movs	r2, #3
   1cb4e:	1c06      	adds	r6, r0, #0
   1cb50:	1c0f      	adds	r7, r1, #0
   1cb52:	9205      	str	r2, [sp, #20]
   1cb54:	e002      	b.n	1cb5c <atan+0x134>
   1cb56:	2301      	movs	r3, #1
   1cb58:	425b      	negs	r3, r3
   1cb5a:	9305      	str	r3, [sp, #20]
   1cb5c:	1c32      	adds	r2, r6, #0
   1cb5e:	1c3b      	adds	r3, r7, #0
   1cb60:	1c30      	adds	r0, r6, #0
   1cb62:	1c39      	adds	r1, r7, #0
   1cb64:	f000 fbf6 	bl	1d354 <____muldf3_from_thumb>
   1cb68:	1c02      	adds	r2, r0, #0
   1cb6a:	1c0b      	adds	r3, r1, #0
   1cb6c:	9000      	str	r0, [sp, #0]
   1cb6e:	9101      	str	r1, [sp, #4]
   1cb70:	f000 fbf0 	bl	1d354 <____muldf3_from_thumb>
   1cb74:	4a6b      	ldr	r2, [pc, #428]	(1cd24 <.text+0x1cd24>)
   1cb76:	4b6c      	ldr	r3, [pc, #432]	(1cd28 <.text+0x1cd28>)
   1cb78:	1c04      	adds	r4, r0, #0
   1cb7a:	1c0d      	adds	r5, r1, #0
   1cb7c:	f000 fbea 	bl	1d354 <____muldf3_from_thumb>
   1cb80:	4a6a      	ldr	r2, [pc, #424]	(1cd2c <.text+0x1cd2c>)
   1cb82:	4b6b      	ldr	r3, [pc, #428]	(1cd30 <.text+0x1cd30>)
   1cb84:	f000 fbde 	bl	1d344 <____adddf3_from_thumb>
   1cb88:	1c02      	adds	r2, r0, #0
   1cb8a:	1c0b      	adds	r3, r1, #0
   1cb8c:	1c20      	adds	r0, r4, #0
   1cb8e:	1c29      	adds	r1, r5, #0
   1cb90:	f000 fbe0 	bl	1d354 <____muldf3_from_thumb>
   1cb94:	4a67      	ldr	r2, [pc, #412]	(1cd34 <.text+0x1cd34>)
   1cb96:	4b68      	ldr	r3, [pc, #416]	(1cd38 <.text+0x1cd38>)
   1cb98:	f000 fbd4 	bl	1d344 <____adddf3_from_thumb>
   1cb9c:	1c02      	adds	r2, r0, #0
   1cb9e:	1c0b      	adds	r3, r1, #0
   1cba0:	1c20      	adds	r0, r4, #0
   1cba2:	1c29      	adds	r1, r5, #0
   1cba4:	f000 fbd6 	bl	1d354 <____muldf3_from_thumb>
   1cba8:	4a64      	ldr	r2, [pc, #400]	(1cd3c <.text+0x1cd3c>)
   1cbaa:	4b65      	ldr	r3, [pc, #404]	(1cd40 <.text+0x1cd40>)
   1cbac:	f000 fbca 	bl	1d344 <____adddf3_from_thumb>
   1cbb0:	1c02      	adds	r2, r0, #0
   1cbb2:	1c0b      	adds	r3, r1, #0
   1cbb4:	1c20      	adds	r0, r4, #0
   1cbb6:	1c29      	adds	r1, r5, #0
   1cbb8:	f000 fbcc 	bl	1d354 <____muldf3_from_thumb>
   1cbbc:	4a61      	ldr	r2, [pc, #388]	(1cd44 <.text+0x1cd44>)
   1cbbe:	4b62      	ldr	r3, [pc, #392]	(1cd48 <.text+0x1cd48>)
   1cbc0:	f000 fbc0 	bl	1d344 <____adddf3_from_thumb>
   1cbc4:	1c02      	adds	r2, r0, #0
   1cbc6:	1c0b      	adds	r3, r1, #0
   1cbc8:	1c20      	adds	r0, r4, #0
   1cbca:	1c29      	adds	r1, r5, #0
   1cbcc:	f000 fbc2 	bl	1d354 <____muldf3_from_thumb>
   1cbd0:	4a5e      	ldr	r2, [pc, #376]	(1cd4c <.text+0x1cd4c>)
   1cbd2:	4b5f      	ldr	r3, [pc, #380]	(1cd50 <.text+0x1cd50>)
   1cbd4:	f000 fbb6 	bl	1d344 <____adddf3_from_thumb>
   1cbd8:	1c02      	adds	r2, r0, #0
   1cbda:	1c0b      	adds	r3, r1, #0
   1cbdc:	9800      	ldr	r0, [sp, #0]
   1cbde:	9901      	ldr	r1, [sp, #4]
   1cbe0:	f000 fbb8 	bl	1d354 <____muldf3_from_thumb>
   1cbe4:	4a5b      	ldr	r2, [pc, #364]	(1cd54 <.text+0x1cd54>)
   1cbe6:	4b5c      	ldr	r3, [pc, #368]	(1cd58 <.text+0x1cd58>)
   1cbe8:	9002      	str	r0, [sp, #8]
   1cbea:	9103      	str	r1, [sp, #12]
   1cbec:	1c20      	adds	r0, r4, #0
   1cbee:	1c29      	adds	r1, r5, #0
   1cbf0:	f000 fbb0 	bl	1d354 <____muldf3_from_thumb>
   1cbf4:	4a59      	ldr	r2, [pc, #356]	(1cd5c <.text+0x1cd5c>)
   1cbf6:	4b5a      	ldr	r3, [pc, #360]	(1cd60 <.text+0x1cd60>)
   1cbf8:	f000 fba8 	bl	1d34c <____subdf3_from_thumb>
   1cbfc:	1c02      	adds	r2, r0, #0
   1cbfe:	1c0b      	adds	r3, r1, #0
   1cc00:	1c20      	adds	r0, r4, #0
   1cc02:	1c29      	adds	r1, r5, #0
   1cc04:	f000 fba6 	bl	1d354 <____muldf3_from_thumb>
   1cc08:	4a56      	ldr	r2, [pc, #344]	(1cd64 <.text+0x1cd64>)
   1cc0a:	4b57      	ldr	r3, [pc, #348]	(1cd68 <.text+0x1cd68>)
   1cc0c:	f000 fb9e 	bl	1d34c <____subdf3_from_thumb>
   1cc10:	1c02      	adds	r2, r0, #0
   1cc12:	1c0b      	adds	r3, r1, #0
   1cc14:	1c20      	adds	r0, r4, #0
   1cc16:	1c29      	adds	r1, r5, #0
   1cc18:	f000 fb9c 	bl	1d354 <____muldf3_from_thumb>
   1cc1c:	4a53      	ldr	r2, [pc, #332]	(1cd6c <.text+0x1cd6c>)
   1cc1e:	4b54      	ldr	r3, [pc, #336]	(1cd70 <.text+0x1cd70>)
   1cc20:	f000 fb94 	bl	1d34c <____subdf3_from_thumb>
   1cc24:	1c02      	adds	r2, r0, #0
   1cc26:	1c0b      	adds	r3, r1, #0
   1cc28:	1c20      	adds	r0, r4, #0
   1cc2a:	1c29      	adds	r1, r5, #0
   1cc2c:	f000 fb92 	bl	1d354 <____muldf3_from_thumb>
   1cc30:	4a50      	ldr	r2, [pc, #320]	(1cd74 <.text+0x1cd74>)
   1cc32:	4b51      	ldr	r3, [pc, #324]	(1cd78 <.text+0x1cd78>)
   1cc34:	f000 fb8a 	bl	1d34c <____subdf3_from_thumb>
   1cc38:	1c02      	adds	r2, r0, #0
   1cc3a:	1c0b      	adds	r3, r1, #0
   1cc3c:	1c20      	adds	r0, r4, #0
   1cc3e:	1c29      	adds	r1, r5, #0
   1cc40:	f000 fb88 	bl	1d354 <____muldf3_from_thumb>
   1cc44:	1c0b      	adds	r3, r1, #0
   1cc46:	9905      	ldr	r1, [sp, #20]
   1cc48:	1c02      	adds	r2, r0, #0
   1cc4a:	2900      	cmp	r1, #0
   1cc4c:	da12      	bge.n	1cc74 <atan+0x24c>
   1cc4e:	9802      	ldr	r0, [sp, #8]
   1cc50:	9903      	ldr	r1, [sp, #12]
   1cc52:	f000 fb77 	bl	1d344 <____adddf3_from_thumb>
   1cc56:	1c02      	adds	r2, r0, #0
   1cc58:	1c0b      	adds	r3, r1, #0
   1cc5a:	1c30      	adds	r0, r6, #0
   1cc5c:	1c39      	adds	r1, r7, #0
   1cc5e:	f000 fb79 	bl	1d354 <____muldf3_from_thumb>
   1cc62:	1c02      	adds	r2, r0, #0
   1cc64:	1c0b      	adds	r3, r1, #0
   1cc66:	1c30      	adds	r0, r6, #0
   1cc68:	1c39      	adds	r1, r7, #0
   1cc6a:	f000 fb6f 	bl	1d34c <____subdf3_from_thumb>
   1cc6e:	1c06      	adds	r6, r0, #0
   1cc70:	1c0f      	adds	r7, r1, #0
   1cc72:	e025      	b.n	1ccc0 <atan+0x298>
   1cc74:	9905      	ldr	r1, [sp, #20]
   1cc76:	00cc      	lsls	r4, r1, #3
   1cc78:	9802      	ldr	r0, [sp, #8]
   1cc7a:	9903      	ldr	r1, [sp, #12]
   1cc7c:	f000 fb62 	bl	1d344 <____adddf3_from_thumb>
   1cc80:	1c02      	adds	r2, r0, #0
   1cc82:	1c0b      	adds	r3, r1, #0
   1cc84:	1c30      	adds	r0, r6, #0
   1cc86:	1c39      	adds	r1, r7, #0
   1cc88:	f000 fb64 	bl	1d354 <____muldf3_from_thumb>
   1cc8c:	4d3b      	ldr	r5, [pc, #236]	(1cd7c <.text+0x1cd7c>)
   1cc8e:	4b3c      	ldr	r3, [pc, #240]	(1cd80 <.text+0x1cd80>)
   1cc90:	1965      	adds	r5, r4, r5
   1cc92:	18e4      	adds	r4, r4, r3
   1cc94:	6822      	ldr	r2, [r4, #0]
   1cc96:	6863      	ldr	r3, [r4, #4]
   1cc98:	f000 fb58 	bl	1d34c <____subdf3_from_thumb>
   1cc9c:	1c32      	adds	r2, r6, #0
   1cc9e:	1c3b      	adds	r3, r7, #0
   1cca0:	f000 fb54 	bl	1d34c <____subdf3_from_thumb>
   1cca4:	1c02      	adds	r2, r0, #0
   1cca6:	1c0b      	adds	r3, r1, #0
   1cca8:	6828      	ldr	r0, [r5, #0]
   1ccaa:	6869      	ldr	r1, [r5, #4]
   1ccac:	f000 fb4e 	bl	1d34c <____subdf3_from_thumb>
   1ccb0:	9a04      	ldr	r2, [sp, #16]
   1ccb2:	2a00      	cmp	r2, #0
   1ccb4:	dadb      	bge.n	1cc6e <atan+0x246>
   1ccb6:	2280      	movs	r2, #128
   1ccb8:	0612      	lsls	r2, r2, #24
   1ccba:	1883      	adds	r3, r0, r2
   1ccbc:	1c1e      	adds	r6, r3, #0
   1ccbe:	1c0f      	adds	r7, r1, #0
   1ccc0:	1c30      	adds	r0, r6, #0
   1ccc2:	1c39      	adds	r1, r7, #0
   1ccc4:	b006      	add	sp, #24
   1ccc6:	bcf0      	pop	{r4, r5, r6, r7}
   1ccc8:	bc04      	pop	{r2}
   1ccca:	4710      	bx	r2
   1cccc:	ffff 7fff 	undefined
   1ccd0:	ffff 440f 	vraddhn.i<illegal width 128>	d20, <illegal reg q7.5>, <illegal reg q7.5>
   1ccd4:	0000      	lsls	r0, r0, #0
   1ccd6:	7ff0      	ldrb	r0, [r6, #31]
   1ccd8:	21fb      	movs	r1, #251
   1ccda:	bff9      	ittee	<und>
   1ccdc:	2d18      	cmp	r5, #24
   1ccde:	5444      	strb	r4, [r0, r1]
   1cce0:	21fb      	movs	r1, #251
   1cce2:	3ff9      	subs	r7, #249
   1cce4:	2d18      	cmp	r5, #24
   1cce6:	5444      	strb	r4, [r0, r1]
   1cce8:	ffff 3fdb 	undefined
   1ccec:	ffff 3e1f 	vcvt.f32.u32	d19, d15, #1
   1ccf0:	e43c      	b.n	1c56c <.text+0x1c56c>
   1ccf2:	7e37      	ldrb	r7, [r6, #24]
   1ccf4:	759c      	strb	r4, [r3, #22]
   1ccf6:	8800      	ldrh	r0, [r0, #0]
   1ccf8:	0000      	lsls	r0, r0, #0
   1ccfa:	3ff0      	subs	r7, #240
   1ccfc:	0000      	lsls	r0, r0, #0
   1ccfe:	0000      	lsls	r0, r0, #0
   1cd00:	ffff 3ff2 	undefined
   1cd04:	ffff 3fe5 	undefined
   1cd08:	0000      	lsls	r0, r0, #0
   1cd0a:	4000      	ands	r0, r0
   1cd0c:	0000      	lsls	r0, r0, #0
   1cd0e:	0000      	lsls	r0, r0, #0
   1cd10:	7fff      	ldrb	r7, [r7, #31]
   1cd12:	4003      	ands	r3, r0
   1cd14:	0000      	lsls	r0, r0, #0
   1cd16:	3ff8      	subs	r7, #248
   1cd18:	0000      	lsls	r0, r0, #0
   1cd1a:	0000      	lsls	r0, r0, #0
   1cd1c:	0000      	lsls	r0, r0, #0
   1cd1e:	bff0      	nop	{15}
   1cd20:	0000      	lsls	r0, r0, #0
   1cd22:	0000      	lsls	r0, r0, #0
   1cd24:	ad3a      	add	r5, sp, #232
   1cd26:	3f90      	subs	r7, #144
   1cd28:	da11      	bge.n	1cd4e <.text+0x1cd4e>
   1cd2a:	e322      	b.n	1d372 <____gtdf2_change_to_arm+0x2>
   1cd2c:	7b4b      	ldrb	r3, [r1, #13]
   1cd2e:	3fa9      	subs	r7, #169
   1cd30:	0deb      	lsrs	r3, r5, #23
   1cd32:	2476      	movs	r4, #118
   1cd34:	0d66      	lsrs	r6, r4, #21
   1cd36:	3fb1      	subs	r7, #177
   1cd38:	3d51      	subs	r5, #81
   1cd3a:	a0d0      	add	r0, pc, #832	(adr r0,1d07c <scalbn+0x48>)
   1cd3c:	45cd      	cmp	sp, r9
   1cd3e:	3fb7      	subs	r7, #183
   1cd40:	206e      	movs	r0, #110
   1cd42:	c54c      	stmia	r5!, {r2, r3, r6}
   1cd44:	4924      	ldr	r1, [pc, #144]	(1cdd8 <floor+0x20>)
   1cd46:	3fc2      	subs	r7, #194
   1cd48:	83ff      	strh	r7, [r7, #30]
   1cd4a:	9200      	str	r2, [sp, #0]
   1cd4c:	5555      	strb	r5, [r2, r5]
   1cd4e:	3fd5      	subs	r7, #213
   1cd50:	550d      	strb	r5, [r1, r4]
   1cd52:	5555      	strb	r5, [r2, r5]
   1cd54:	b444      	push	{r2, r6}
   1cd56:	bfa2      	ittt	ge
   1cd58:	6c2f      	ldr	r7, [r5, #64]
   1cd5a:	2c6a      	cmp	r4, #106
   1cd5c:	de2d      	bal.n	1cdba <floor+0x2>
   1cd5e:	3fad      	subs	r7, #173
   1cd60:	fd9a 52de 	ldc2	2, cr5, [sl, #888]
   1cd64:	b0f2      	sub	sp, #456
   1cd66:	3fb3      	subs	r7, #179
   1cd68:	9a6d      	ldr	r2, [sp, #436]
   1cd6a:	af74      	add	r7, sp, #464
   1cd6c:	71c6      	strb	r6, [r0, #7]
   1cd6e:	3fbc      	subs	r7, #188
   1cd70:	1671      	asrs	r1, r6, #25
   1cd72:	fe23 9999 	mcr2	9, 1, r9, cr3, cr9, {4}
   1cd76:	3fc9      	subs	r7, #201
   1cd78:	ebc4 9998 	undefined
   1cd7c:	dc14      	bgt.n	1cda8 <finite+0xc>
   1cd7e:	0001      	lsls	r1, r0, #0
   1cd80:	dc34      	bgt.n	1cdec <floor+0x34>
   1cd82:	0001      	lsls	r1, r0, #0

0001cd84 <fabs>:
   1cd84:	b510      	push	{r4, lr}
   1cd86:	1c03      	adds	r3, r0, #0
   1cd88:	4803      	ldr	r0, [pc, #12]	(1cd98 <.text+0x1cd98>)
   1cd8a:	1c0a      	adds	r2, r1, #0
   1cd8c:	4003      	ands	r3, r0
   1cd8e:	1c18      	adds	r0, r3, #0
   1cd90:	1c11      	adds	r1, r2, #0
   1cd92:	bc10      	pop	{r4}
   1cd94:	bc04      	pop	{r2}
   1cd96:	4710      	bx	r2
   1cd98:	ffff 7fff 	undefined

0001cd9c <finite>:
   1cd9c:	b510      	push	{r4, lr}
   1cd9e:	1c03      	adds	r3, r0, #0
   1cda0:	4803      	ldr	r0, [pc, #12]	(1cdb0 <.text+0x1cdb0>)
   1cda2:	4018      	ands	r0, r3
   1cda4:	4b03      	ldr	r3, [pc, #12]	(1cdb4 <.text+0x1cdb4>)
   1cda6:	18c0      	adds	r0, r0, r3
   1cda8:	0fc0      	lsrs	r0, r0, #31
   1cdaa:	bc10      	pop	{r4}
   1cdac:	bc02      	pop	{r1}
   1cdae:	4708      	bx	r1
   1cdb0:	ffff 7fff 	undefined
   1cdb4:	0000      	lsls	r0, r0, #0
   1cdb6:	8010      	strh	r0, [r2, #0]

0001cdb8 <floor>:
   1cdb8:	b5f0      	push	{r4, r5, r6, r7, lr}
   1cdba:	2200      	movs	r2, #0
   1cdbc:	2300      	movs	r3, #0
   1cdbe:	b085      	sub	sp, #20
   1cdc0:	9200      	str	r2, [sp, #0]
   1cdc2:	9301      	str	r3, [sp, #4]
   1cdc4:	0043      	lsls	r3, r0, #1
   1cdc6:	0d5a      	lsrs	r2, r3, #21
   1cdc8:	4b3d      	ldr	r3, [pc, #244]	(1cec0 <.text+0x1cec0>)
   1cdca:	18d4      	adds	r4, r2, r3
   1cdcc:	1c05      	adds	r5, r0, #0
   1cdce:	1c0e      	adds	r6, r1, #0
   1cdd0:	1c07      	adds	r7, r0, #0
   1cdd2:	9102      	str	r1, [sp, #8]
   1cdd4:	2c13      	cmp	r4, #19
   1cdd6:	dc34      	bgt.n	1ce42 <floor+0x8a>
   1cdd8:	2c00      	cmp	r4, #0
   1cdda:	da16      	bge.n	1ce0a <floor+0x52>
   1cddc:	4a39      	ldr	r2, [pc, #228]	(1cec4 <.text+0x1cec4>)
   1cdde:	4b3a      	ldr	r3, [pc, #232]	(1cec8 <.text+0x1cec8>)
   1cde0:	f000 fab0 	bl	1d344 <____adddf3_from_thumb>
   1cde4:	4a39      	ldr	r2, [pc, #228]	(1cecc <.text+0x1cecc>)
   1cde6:	4b3a      	ldr	r3, [pc, #232]	(1ced0 <.text+0x1ced0>)
   1cde8:	f000 fac0 	bl	1d36c <____gtdf2_from_thumb>
   1cdec:	2800      	cmp	r0, #0
   1cdee:	dd5c      	ble.n	1ceaa <floor+0xf2>
   1cdf0:	2d00      	cmp	r5, #0
   1cdf2:	db02      	blt.n	1cdfa <floor+0x42>
   1cdf4:	2700      	movs	r7, #0
   1cdf6:	9702      	str	r7, [sp, #8]
   1cdf8:	e057      	b.n	1ceaa <floor+0xf2>
   1cdfa:	4b36      	ldr	r3, [pc, #216]	(1ced4 <.text+0x1ced4>)
   1cdfc:	9c02      	ldr	r4, [sp, #8]
   1cdfe:	402b      	ands	r3, r5
   1ce00:	431c      	orrs	r4, r3
   1ce02:	d052      	beq.n	1ceaa <floor+0xf2>
   1ce04:	4f34      	ldr	r7, [pc, #208]	(1ced8 <.text+0x1ced8>)
   1ce06:	2200      	movs	r2, #0
   1ce08:	e04e      	b.n	1cea8 <floor+0xf0>
   1ce0a:	4b34      	ldr	r3, [pc, #208]	(1cedc <.text+0x1cedc>)
   1ce0c:	9a02      	ldr	r2, [sp, #8]
   1ce0e:	4123      	asrs	r3, r4
   1ce10:	9304      	str	r3, [sp, #16]
   1ce12:	4003      	ands	r3, r0
   1ce14:	431a      	orrs	r2, r3
   1ce16:	d04d      	beq.n	1ceb4 <floor+0xfc>
   1ce18:	4a2a      	ldr	r2, [pc, #168]	(1cec4 <.text+0x1cec4>)
   1ce1a:	4b2b      	ldr	r3, [pc, #172]	(1cec8 <.text+0x1cec8>)
   1ce1c:	f000 fa92 	bl	1d344 <____adddf3_from_thumb>
   1ce20:	4a2a      	ldr	r2, [pc, #168]	(1cecc <.text+0x1cecc>)
   1ce22:	4b2b      	ldr	r3, [pc, #172]	(1ced0 <.text+0x1ced0>)
   1ce24:	f000 faa2 	bl	1d36c <____gtdf2_from_thumb>
   1ce28:	2800      	cmp	r0, #0
   1ce2a:	dd3e      	ble.n	1ceaa <floor+0xf2>
   1ce2c:	2d00      	cmp	r5, #0
   1ce2e:	da03      	bge.n	1ce38 <floor+0x80>
   1ce30:	2380      	movs	r3, #128
   1ce32:	035b      	lsls	r3, r3, #13
   1ce34:	4123      	asrs	r3, r4
   1ce36:	18ef      	adds	r7, r5, r3
   1ce38:	9b04      	ldr	r3, [sp, #16]
   1ce3a:	2400      	movs	r4, #0
   1ce3c:	439f      	bics	r7, r3
   1ce3e:	9402      	str	r4, [sp, #8]
   1ce40:	e033      	b.n	1ceaa <floor+0xf2>
   1ce42:	2c33      	cmp	r4, #51
   1ce44:	dd0a      	ble.n	1ce5c <floor+0xa4>
   1ce46:	2380      	movs	r3, #128
   1ce48:	00db      	lsls	r3, r3, #3
   1ce4a:	429c      	cmp	r4, r3
   1ce4c:	d132      	bne.n	1ceb4 <floor+0xfc>
   1ce4e:	1c2a      	adds	r2, r5, #0
   1ce50:	1c33      	adds	r3, r6, #0
   1ce52:	f000 fa77 	bl	1d344 <____adddf3_from_thumb>
   1ce56:	1c05      	adds	r5, r0, #0
   1ce58:	1c0e      	adds	r6, r1, #0
   1ce5a:	e02b      	b.n	1ceb4 <floor+0xfc>
   1ce5c:	4b20      	ldr	r3, [pc, #128]	(1cee0 <.text+0x1cee0>)
   1ce5e:	18d2      	adds	r2, r2, r3
   1ce60:	2301      	movs	r3, #1
   1ce62:	425b      	negs	r3, r3
   1ce64:	40d3      	lsrs	r3, r2
   1ce66:	9a02      	ldr	r2, [sp, #8]
   1ce68:	9303      	str	r3, [sp, #12]
   1ce6a:	421a      	tst	r2, r3
   1ce6c:	d022      	beq.n	1ceb4 <floor+0xfc>
   1ce6e:	4a15      	ldr	r2, [pc, #84]	(1cec4 <.text+0x1cec4>)
   1ce70:	4b15      	ldr	r3, [pc, #84]	(1cec8 <.text+0x1cec8>)
   1ce72:	f000 fa67 	bl	1d344 <____adddf3_from_thumb>
   1ce76:	4a15      	ldr	r2, [pc, #84]	(1cecc <.text+0x1cecc>)
   1ce78:	4b15      	ldr	r3, [pc, #84]	(1ced0 <.text+0x1ced0>)
   1ce7a:	f000 fa77 	bl	1d36c <____gtdf2_from_thumb>
   1ce7e:	2800      	cmp	r0, #0
   1ce80:	dd13      	ble.n	1ceaa <floor+0xf2>
   1ce82:	2d00      	cmp	r5, #0
   1ce84:	da0d      	bge.n	1cea2 <floor+0xea>
   1ce86:	2c14      	cmp	r4, #20
   1ce88:	d101      	bne.n	1ce8e <floor+0xd6>
   1ce8a:	3701      	adds	r7, #1
   1ce8c:	e009      	b.n	1cea2 <floor+0xea>
   1ce8e:	2234      	movs	r2, #52
   1ce90:	1b12      	subs	r2, r2, r4
   1ce92:	2301      	movs	r3, #1
   1ce94:	9c02      	ldr	r4, [sp, #8]
   1ce96:	4093      	lsls	r3, r2
   1ce98:	18e3      	adds	r3, r4, r3
   1ce9a:	42a3      	cmp	r3, r4
   1ce9c:	d200      	bcs.n	1cea0 <floor+0xe8>
   1ce9e:	3701      	adds	r7, #1
   1cea0:	9302      	str	r3, [sp, #8]
   1cea2:	9a02      	ldr	r2, [sp, #8]
   1cea4:	9b03      	ldr	r3, [sp, #12]
   1cea6:	439a      	bics	r2, r3
   1cea8:	9202      	str	r2, [sp, #8]
   1ceaa:	9c02      	ldr	r4, [sp, #8]
   1ceac:	9700      	str	r7, [sp, #0]
   1ceae:	9401      	str	r4, [sp, #4]
   1ceb0:	9d00      	ldr	r5, [sp, #0]
   1ceb2:	9e01      	ldr	r6, [sp, #4]
   1ceb4:	1c28      	adds	r0, r5, #0
   1ceb6:	1c31      	adds	r1, r6, #0
   1ceb8:	b005      	add	sp, #20
   1ceba:	bcf0      	pop	{r4, r5, r6, r7}
   1cebc:	bc04      	pop	{r2}
   1cebe:	4710      	bx	r2
   1cec0:	fc01 ffff 	stc2	15, cr15, [r1], {255}
   1cec4:	e43c      	b.n	1c740 <.text+0x1c740>
   1cec6:	7e37      	ldrb	r7, [r6, #24]
   1cec8:	759c      	strb	r4, [r3, #22]
   1ceca:	8800      	ldrh	r0, [r0, #0]
	...
   1ced4:	ffff 7fff 	undefined
   1ced8:	0000      	lsls	r0, r0, #0
   1ceda:	bff0      	nop	{15}
   1cedc:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
   1cee0:	fbed ffff 	undefined

0001cee4 <matherr>:
   1cee4:	2000      	movs	r0, #0
   1cee6:	4770      	bx	lr

0001cee8 <rint>:
   1cee8:	b5f0      	push	{r4, r5, r6, r7, lr}
   1ceea:	2200      	movs	r2, #0
   1ceec:	2300      	movs	r3, #0
   1ceee:	b085      	sub	sp, #20
   1cef0:	9200      	str	r2, [sp, #0]
   1cef2:	9301      	str	r3, [sp, #4]
   1cef4:	0fc3      	lsrs	r3, r0, #31
   1cef6:	9302      	str	r3, [sp, #8]
   1cef8:	4a48      	ldr	r2, [pc, #288]	(1d01c <.text+0x1d01c>)
   1cefa:	0043      	lsls	r3, r0, #1
   1cefc:	0d5b      	lsrs	r3, r3, #21
   1cefe:	1c05      	adds	r5, r0, #0
   1cf00:	1c0e      	adds	r6, r1, #0
   1cf02:	1c0c      	adds	r4, r1, #0
   1cf04:	1c01      	adds	r1, r0, #0
   1cf06:	1898      	adds	r0, r3, r2
   1cf08:	2813      	cmp	r0, #19
   1cf0a:	dc4a      	bgt.n	1cfa2 <rint+0xba>
   1cf0c:	2800      	cmp	r0, #0
   1cf0e:	da31      	bge.n	1cf74 <rint+0x8c>
   1cf10:	4b43      	ldr	r3, [pc, #268]	(1d020 <.text+0x1d020>)
   1cf12:	402b      	ands	r3, r5
   1cf14:	4333      	orrs	r3, r6
   1cf16:	d07a      	beq.n	1d00e <rint+0x126>
   1cf18:	4b42      	ldr	r3, [pc, #264]	(1d024 <.text+0x1d024>)
   1cf1a:	1c32      	adds	r2, r6, #0
   1cf1c:	402b      	ands	r3, r5
   1cf1e:	431a      	orrs	r2, r3
   1cf20:	4b41      	ldr	r3, [pc, #260]	(1d028 <.text+0x1d028>)
   1cf22:	4019      	ands	r1, r3
   1cf24:	4253      	negs	r3, r2
   1cf26:	431a      	orrs	r2, r3
   1cf28:	2380      	movs	r3, #128
   1cf2a:	031b      	lsls	r3, r3, #12
   1cf2c:	0b12      	lsrs	r2, r2, #12
   1cf2e:	401a      	ands	r2, r3
   1cf30:	1c0c      	adds	r4, r1, #0
   1cf32:	9802      	ldr	r0, [sp, #8]
   1cf34:	4314      	orrs	r4, r2
   1cf36:	4a3d      	ldr	r2, [pc, #244]	(1d02c <.text+0x1d02c>)
   1cf38:	00c3      	lsls	r3, r0, #3
   1cf3a:	189b      	adds	r3, r3, r2
   1cf3c:	1c35      	adds	r5, r6, #0
   1cf3e:	681e      	ldr	r6, [r3, #0]
   1cf40:	685f      	ldr	r7, [r3, #4]
   1cf42:	1c22      	adds	r2, r4, #0
   1cf44:	1c2b      	adds	r3, r5, #0
   1cf46:	1c30      	adds	r0, r6, #0
   1cf48:	1c39      	adds	r1, r7, #0
   1cf4a:	f000 f9fb 	bl	1d344 <____adddf3_from_thumb>
   1cf4e:	9003      	str	r0, [sp, #12]
   1cf50:	9104      	str	r1, [sp, #16]
   1cf52:	1c32      	adds	r2, r6, #0
   1cf54:	1c3b      	adds	r3, r7, #0
   1cf56:	9803      	ldr	r0, [sp, #12]
   1cf58:	9904      	ldr	r1, [sp, #16]
   1cf5a:	f000 f9f7 	bl	1d34c <____subdf3_from_thumb>
   1cf5e:	1c0c      	adds	r4, r1, #0
   1cf60:	492f      	ldr	r1, [pc, #188]	(1d020 <.text+0x1d020>)
   1cf62:	1c05      	adds	r5, r0, #0
   1cf64:	9802      	ldr	r0, [sp, #8]
   1cf66:	4029      	ands	r1, r5
   1cf68:	07c2      	lsls	r2, r0, #31
   1cf6a:	1c0b      	adds	r3, r1, #0
   1cf6c:	4313      	orrs	r3, r2
   1cf6e:	1c1d      	adds	r5, r3, #0
   1cf70:	1c26      	adds	r6, r4, #0
   1cf72:	e04c      	b.n	1d00e <rint+0x126>
   1cf74:	4b2b      	ldr	r3, [pc, #172]	(1d024 <.text+0x1d024>)
   1cf76:	1c1a      	adds	r2, r3, #0
   1cf78:	4102      	asrs	r2, r0
   1cf7a:	1c2b      	adds	r3, r5, #0
   1cf7c:	4013      	ands	r3, r2
   1cf7e:	4333      	orrs	r3, r6
   1cf80:	d045      	beq.n	1d00e <rint+0x126>
   1cf82:	0852      	lsrs	r2, r2, #1
   1cf84:	1c2b      	adds	r3, r5, #0
   1cf86:	4013      	ands	r3, r2
   1cf88:	4333      	orrs	r3, r6
   1cf8a:	d028      	beq.n	1cfde <rint+0xf6>
   1cf8c:	2813      	cmp	r0, #19
   1cf8e:	d102      	bne.n	1cf96 <rint+0xae>
   1cf90:	2480      	movs	r4, #128
   1cf92:	05e4      	lsls	r4, r4, #23
   1cf94:	e023      	b.n	1cfde <rint+0xf6>
   1cf96:	2380      	movs	r3, #128
   1cf98:	029b      	lsls	r3, r3, #10
   1cf9a:	4391      	bics	r1, r2
   1cf9c:	4103      	asrs	r3, r0
   1cf9e:	4319      	orrs	r1, r3
   1cfa0:	e01d      	b.n	1cfde <rint+0xf6>
   1cfa2:	2833      	cmp	r0, #51
   1cfa4:	dd0a      	ble.n	1cfbc <rint+0xd4>
   1cfa6:	2380      	movs	r3, #128
   1cfa8:	00db      	lsls	r3, r3, #3
   1cfaa:	4298      	cmp	r0, r3
   1cfac:	d12f      	bne.n	1d00e <rint+0x126>
   1cfae:	1c28      	adds	r0, r5, #0
   1cfb0:	1c31      	adds	r1, r6, #0
   1cfb2:	1c2a      	adds	r2, r5, #0
   1cfb4:	1c33      	adds	r3, r6, #0
   1cfb6:	f000 f9c5 	bl	1d344 <____adddf3_from_thumb>
   1cfba:	e026      	b.n	1d00a <rint+0x122>
   1cfbc:	4a1c      	ldr	r2, [pc, #112]	(1d030 <.text+0x1d030>)
   1cfbe:	1898      	adds	r0, r3, r2
   1cfc0:	2301      	movs	r3, #1
   1cfc2:	425b      	negs	r3, r3
   1cfc4:	40c3      	lsrs	r3, r0
   1cfc6:	421e      	tst	r6, r3
   1cfc8:	d021      	beq.n	1d00e <rint+0x126>
   1cfca:	085b      	lsrs	r3, r3, #1
   1cfcc:	421e      	tst	r6, r3
   1cfce:	d006      	beq.n	1cfde <rint+0xf6>
   1cfd0:	1c32      	adds	r2, r6, #0
   1cfd2:	439a      	bics	r2, r3
   1cfd4:	2380      	movs	r3, #128
   1cfd6:	05db      	lsls	r3, r3, #23
   1cfd8:	4103      	asrs	r3, r0
   1cfda:	1c14      	adds	r4, r2, #0
   1cfdc:	431c      	orrs	r4, r3
   1cfde:	9401      	str	r4, [sp, #4]
   1cfe0:	9c02      	ldr	r4, [sp, #8]
   1cfe2:	4a12      	ldr	r2, [pc, #72]	(1d02c <.text+0x1d02c>)
   1cfe4:	00e3      	lsls	r3, r4, #3
   1cfe6:	189b      	adds	r3, r3, r2
   1cfe8:	681c      	ldr	r4, [r3, #0]
   1cfea:	685d      	ldr	r5, [r3, #4]
   1cfec:	9100      	str	r1, [sp, #0]
   1cfee:	9a00      	ldr	r2, [sp, #0]
   1cff0:	9b01      	ldr	r3, [sp, #4]
   1cff2:	1c20      	adds	r0, r4, #0
   1cff4:	1c29      	adds	r1, r5, #0
   1cff6:	f000 f9a5 	bl	1d344 <____adddf3_from_thumb>
   1cffa:	9003      	str	r0, [sp, #12]
   1cffc:	9104      	str	r1, [sp, #16]
   1cffe:	9803      	ldr	r0, [sp, #12]
   1d000:	9904      	ldr	r1, [sp, #16]
   1d002:	1c22      	adds	r2, r4, #0
   1d004:	1c2b      	adds	r3, r5, #0
   1d006:	f000 f9a1 	bl	1d34c <____subdf3_from_thumb>
   1d00a:	1c05      	adds	r5, r0, #0
   1d00c:	1c0e      	adds	r6, r1, #0
   1d00e:	1c28      	adds	r0, r5, #0
   1d010:	1c31      	adds	r1, r6, #0
   1d012:	b005      	add	sp, #20
   1d014:	bcf0      	pop	{r4, r5, r6, r7}
   1d016:	bc04      	pop	{r2}
   1d018:	4710      	bx	r2
   1d01a:	0000      	lsls	r0, r0, #0
   1d01c:	fc01 ffff 	stc2	15, cr15, [r1], {255}
   1d020:	ffff 7fff 	undefined
   1d024:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
   1d028:	0000      	lsls	r0, r0, #0
   1d02a:	fffe dc58 	undefined
   1d02e:	0001      	lsls	r1, r0, #0
   1d030:	fbed ffff 	undefined

0001d034 <scalbn>:
   1d034:	b5f0      	push	{r4, r5, r6, r7, lr}
   1d036:	4f34      	ldr	r7, [pc, #208]	(1d108 <.text+0x1d108>)
   1d038:	1c03      	adds	r3, r0, #0
   1d03a:	b081      	sub	sp, #4
   1d03c:	403b      	ands	r3, r7
   1d03e:	9200      	str	r2, [sp, #0]
   1d040:	151a      	asrs	r2, r3, #20
   1d042:	1c05      	adds	r5, r0, #0
   1d044:	1c0e      	adds	r6, r1, #0
   1d046:	2a00      	cmp	r2, #0
   1d048:	d117      	bne.n	1d07a <scalbn+0x46>
   1d04a:	4b30      	ldr	r3, [pc, #192]	(1d10c <.text+0x1d10c>)
   1d04c:	4003      	ands	r3, r0
   1d04e:	4319      	orrs	r1, r3
   1d050:	d054      	beq.n	1d0fc <scalbn+0xc8>
   1d052:	4a2f      	ldr	r2, [pc, #188]	(1d110 <.text+0x1d110>)
   1d054:	4b2f      	ldr	r3, [pc, #188]	(1d114 <.text+0x1d114>)
   1d056:	1c28      	adds	r0, r5, #0
   1d058:	1c31      	adds	r1, r6, #0
   1d05a:	f000 f97b 	bl	1d354 <____muldf3_from_thumb>
   1d05e:	4b2e      	ldr	r3, [pc, #184]	(1d118 <.text+0x1d118>)
   1d060:	9a00      	ldr	r2, [sp, #0]
   1d062:	1c05      	adds	r5, r0, #0
   1d064:	1c0e      	adds	r6, r1, #0
   1d066:	429a      	cmp	r2, r3
   1d068:	db05      	blt.n	1d076 <scalbn+0x42>
   1d06a:	1c03      	adds	r3, r0, #0
   1d06c:	403b      	ands	r3, r7
   1d06e:	151b      	asrs	r3, r3, #20
   1d070:	1c1a      	adds	r2, r3, #0
   1d072:	3a36      	subs	r2, #54
   1d074:	e001      	b.n	1d07a <scalbn+0x46>
   1d076:	1c28      	adds	r0, r5, #0
   1d078:	e02e      	b.n	1d0d8 <scalbn+0xa4>
   1d07a:	4b28      	ldr	r3, [pc, #160]	(1d11c <.text+0x1d11c>)
   1d07c:	429a      	cmp	r2, r3
   1d07e:	d106      	bne.n	1d08e <scalbn+0x5a>
   1d080:	1c28      	adds	r0, r5, #0
   1d082:	1c31      	adds	r1, r6, #0
   1d084:	1c2a      	adds	r2, r5, #0
   1d086:	1c33      	adds	r3, r6, #0
   1d088:	f000 f95c 	bl	1d344 <____adddf3_from_thumb>
   1d08c:	e034      	b.n	1d0f8 <scalbn+0xc4>
   1d08e:	9b00      	ldr	r3, [sp, #0]
   1d090:	18d7      	adds	r7, r2, r3
   1d092:	4b23      	ldr	r3, [pc, #140]	(1d120 <.text+0x1d120>)
   1d094:	429f      	cmp	r7, r3
   1d096:	dc10      	bgt.n	1d0ba <scalbn+0x86>
   1d098:	2f00      	cmp	r7, #0
   1d09a:	dd07      	ble.n	1d0ac <scalbn+0x78>
   1d09c:	4a21      	ldr	r2, [pc, #132]	(1d124 <.text+0x1d124>)
   1d09e:	1c01      	adds	r1, r0, #0
   1d0a0:	4011      	ands	r1, r2
   1d0a2:	1c0b      	adds	r3, r1, #0
   1d0a4:	053a      	lsls	r2, r7, #20
   1d0a6:	4313      	orrs	r3, r2
   1d0a8:	1c1d      	adds	r5, r3, #0
   1d0aa:	e027      	b.n	1d0fc <scalbn+0xc8>
   1d0ac:	1c3a      	adds	r2, r7, #0
   1d0ae:	3236      	adds	r2, #54
   1d0b0:	dc15      	bgt.n	1d0de <scalbn+0xaa>
   1d0b2:	4b1d      	ldr	r3, [pc, #116]	(1d128 <.text+0x1d128>)
   1d0b4:	9a00      	ldr	r2, [sp, #0]
   1d0b6:	429a      	cmp	r2, r3
   1d0b8:	dd08      	ble.n	1d0cc <scalbn+0x98>
   1d0ba:	1c2a      	adds	r2, r5, #0
   1d0bc:	1c33      	adds	r3, r6, #0
   1d0be:	481b      	ldr	r0, [pc, #108]	(1d12c <.text+0x1d12c>)
   1d0c0:	491b      	ldr	r1, [pc, #108]	(1d130 <.text+0x1d130>)
   1d0c2:	f000 f8bf 	bl	1d244 <copysign>
   1d0c6:	4a19      	ldr	r2, [pc, #100]	(1d12c <.text+0x1d12c>)
   1d0c8:	4b19      	ldr	r3, [pc, #100]	(1d130 <.text+0x1d130>)
   1d0ca:	e013      	b.n	1d0f4 <scalbn+0xc0>
   1d0cc:	4819      	ldr	r0, [pc, #100]	(1d134 <.text+0x1d134>)
   1d0ce:	491a      	ldr	r1, [pc, #104]	(1d138 <.text+0x1d138>)
   1d0d0:	1c2a      	adds	r2, r5, #0
   1d0d2:	1c33      	adds	r3, r6, #0
   1d0d4:	f000 f8b6 	bl	1d244 <copysign>
   1d0d8:	4a16      	ldr	r2, [pc, #88]	(1d134 <.text+0x1d134>)
   1d0da:	4b17      	ldr	r3, [pc, #92]	(1d138 <.text+0x1d138>)
   1d0dc:	e00a      	b.n	1d0f4 <scalbn+0xc0>
   1d0de:	4b11      	ldr	r3, [pc, #68]	(1d124 <.text+0x1d124>)
   1d0e0:	4018      	ands	r0, r3
   1d0e2:	1c3b      	adds	r3, r7, #0
   1d0e4:	3336      	adds	r3, #54
   1d0e6:	051b      	lsls	r3, r3, #20
   1d0e8:	1c01      	adds	r1, r0, #0
   1d0ea:	4319      	orrs	r1, r3
   1d0ec:	4a13      	ldr	r2, [pc, #76]	(1d13c <.text+0x1d13c>)
   1d0ee:	4b14      	ldr	r3, [pc, #80]	(1d140 <.text+0x1d140>)
   1d0f0:	1c08      	adds	r0, r1, #0
   1d0f2:	1c31      	adds	r1, r6, #0
   1d0f4:	f000 f92e 	bl	1d354 <____muldf3_from_thumb>
   1d0f8:	1c05      	adds	r5, r0, #0
   1d0fa:	1c0e      	adds	r6, r1, #0
   1d0fc:	1c28      	adds	r0, r5, #0
   1d0fe:	1c31      	adds	r1, r6, #0
   1d100:	b001      	add	sp, #4
   1d102:	bcf0      	pop	{r4, r5, r6, r7}
   1d104:	bc04      	pop	{r2}
   1d106:	4710      	bx	r2
   1d108:	0000      	lsls	r0, r0, #0
   1d10a:	7ff0      	ldrb	r0, [r6, #31]
   1d10c:	ffff 7fff 	undefined
   1d110:	0000      	lsls	r0, r0, #0
   1d112:	4350      	muls	r0, r2
   1d114:	0000      	lsls	r0, r0, #0
   1d116:	0000      	lsls	r0, r0, #0
   1d118:	3cb0      	subs	r4, #176
   1d11a:	ffff 07ff 	vqshl.u64	q8, <illegal reg q15.5>, #63
   1d11e:	0000      	lsls	r0, r0, #0
   1d120:	07fe      	lsls	r6, r7, #31
   1d122:	0000      	lsls	r0, r0, #0
   1d124:	ffff 800f 	vaddl.u<illegal width 64>	q12, d15, d15
   1d128:	c350      	stmia	r3!, {r4, r6}
   1d12a:	0000      	lsls	r0, r0, #0
   1d12c:	e43c      	b.n	1c9a8 <__kernel_sin+0xf8>
   1d12e:	7e37      	ldrb	r7, [r6, #24]
   1d130:	759c      	strb	r4, [r3, #22]
   1d132:	8800      	ldrh	r0, [r0, #0]
   1d134:	6e1f      	ldr	r7, [r3, #96]
   1d136:	01a5      	lsls	r5, r4, #6
   1d138:	f359 c2f8 	blx	f7672c <__ctors_end__+0xf587f0>
   1d13c:	0000      	lsls	r0, r0, #0
   1d13e:	3c90      	subs	r4, #144
   1d140:	0000      	lsls	r0, r0, #0
	...

0001d144 <fabsf>:
   1d144:	4b01      	ldr	r3, [pc, #4]	(1d14c <.text+0x1d14c>)
   1d146:	4018      	ands	r0, r3
   1d148:	4770      	bx	lr
   1d14a:	0000      	lsls	r0, r0, #0
   1d14c:	ffff 7fff 	undefined

0001d150 <finitef>:
   1d150:	4b04      	ldr	r3, [pc, #16]	(1d164 <.text+0x1d164>)
   1d152:	1c02      	adds	r2, r0, #0
   1d154:	401a      	ands	r2, r3
   1d156:	4b04      	ldr	r3, [pc, #16]	(1d168 <.text+0x1d168>)
   1d158:	2000      	movs	r0, #0
   1d15a:	429a      	cmp	r2, r3
   1d15c:	dc00      	bgt.n	1d160 <finitef+0x10>
   1d15e:	2001      	movs	r0, #1
   1d160:	4770      	bx	lr
   1d162:	0000      	lsls	r0, r0, #0
   1d164:	ffff 7fff 	undefined
   1d168:	ffff 7f7f 	vcvt.u32.f32	<illegal reg q11.5>, <illegal reg q15.5>, #1

0001d16c <isnanf>:
   1d16c:	4b04      	ldr	r3, [pc, #16]	(1d180 <.text+0x1d180>)
   1d16e:	1c02      	adds	r2, r0, #0
   1d170:	401a      	ands	r2, r3
   1d172:	23ff      	movs	r3, #255
   1d174:	05db      	lsls	r3, r3, #23
   1d176:	2000      	movs	r0, #0
   1d178:	429a      	cmp	r2, r3
   1d17a:	dd00      	ble.n	1d17e <isnanf+0x12>
   1d17c:	2001      	movs	r0, #1
   1d17e:	4770      	bx	lr
   1d180:	ffff 7fff 	undefined

0001d184 <scalbnf>:
   1d184:	b510      	push	{r4, lr}
   1d186:	4b25      	ldr	r3, [pc, #148]	(1d21c <.text+0x1d21c>)
   1d188:	1c0c      	adds	r4, r1, #0
   1d18a:	1c01      	adds	r1, r0, #0
   1d18c:	1c02      	adds	r2, r0, #0
   1d18e:	4019      	ands	r1, r3
   1d190:	d040      	beq.n	1d214 <scalbnf+0x90>
   1d192:	4b23      	ldr	r3, [pc, #140]	(1d220 <.text+0x1d220>)
   1d194:	4299      	cmp	r1, r3
   1d196:	d904      	bls.n	1d1a2 <scalbnf+0x1e>
   1d198:	1c10      	adds	r0, r2, #0
   1d19a:	1c11      	adds	r1, r2, #0
   1d19c:	f000 f926 	bl	1d3ec <____addsf3_from_thumb>
   1d1a0:	e037      	b.n	1d212 <scalbnf+0x8e>
   1d1a2:	4b20      	ldr	r3, [pc, #128]	(1d224 <.text+0x1d224>)
   1d1a4:	4299      	cmp	r1, r3
   1d1a6:	d80b      	bhi.n	1d1c0 <scalbnf+0x3c>
   1d1a8:	1c10      	adds	r0, r2, #0
   1d1aa:	491f      	ldr	r1, [pc, #124]	(1d228 <.text+0x1d228>)
   1d1ac:	f000 f912 	bl	1d3d4 <____mulsf3_from_thumb>
   1d1b0:	4b1e      	ldr	r3, [pc, #120]	(1d22c <.text+0x1d22c>)
   1d1b2:	1c02      	adds	r2, r0, #0
   1d1b4:	429c      	cmp	r4, r3
   1d1b6:	db1f      	blt.n	1d1f8 <scalbnf+0x74>
   1d1b8:	0043      	lsls	r3, r0, #1
   1d1ba:	0e1b      	lsrs	r3, r3, #24
   1d1bc:	3b19      	subs	r3, #25
   1d1be:	e000      	b.n	1d1c2 <scalbnf+0x3e>
   1d1c0:	0dcb      	lsrs	r3, r1, #23
   1d1c2:	1919      	adds	r1, r3, r4
   1d1c4:	29fe      	cmp	r1, #254
   1d1c6:	dc0d      	bgt.n	1d1e4 <scalbnf+0x60>
   1d1c8:	2900      	cmp	r1, #0
   1d1ca:	dd05      	ble.n	1d1d8 <scalbnf+0x54>
   1d1cc:	4b18      	ldr	r3, [pc, #96]	(1d230 <.text+0x1d230>)
   1d1ce:	1c02      	adds	r2, r0, #0
   1d1d0:	401a      	ands	r2, r3
   1d1d2:	05cb      	lsls	r3, r1, #23
   1d1d4:	431a      	orrs	r2, r3
   1d1d6:	e01d      	b.n	1d214 <scalbnf+0x90>
   1d1d8:	1c0b      	adds	r3, r1, #0
   1d1da:	3316      	adds	r3, #22
   1d1dc:	da0e      	bge.n	1d1fc <scalbnf+0x78>
   1d1de:	4b15      	ldr	r3, [pc, #84]	(1d234 <.text+0x1d234>)
   1d1e0:	429c      	cmp	r4, r3
   1d1e2:	dd05      	ble.n	1d1f0 <scalbnf+0x6c>
   1d1e4:	1c11      	adds	r1, r2, #0
   1d1e6:	4814      	ldr	r0, [pc, #80]	(1d238 <.text+0x1d238>)
   1d1e8:	f000 f83e 	bl	1d268 <copysignf>
   1d1ec:	4912      	ldr	r1, [pc, #72]	(1d238 <.text+0x1d238>)
   1d1ee:	e00e      	b.n	1d20e <scalbnf+0x8a>
   1d1f0:	4812      	ldr	r0, [pc, #72]	(1d23c <.text+0x1d23c>)
   1d1f2:	1c11      	adds	r1, r2, #0
   1d1f4:	f000 f838 	bl	1d268 <copysignf>
   1d1f8:	4910      	ldr	r1, [pc, #64]	(1d23c <.text+0x1d23c>)
   1d1fa:	e008      	b.n	1d20e <scalbnf+0x8a>
   1d1fc:	4b0c      	ldr	r3, [pc, #48]	(1d230 <.text+0x1d230>)
   1d1fe:	1c02      	adds	r2, r0, #0
   1d200:	401a      	ands	r2, r3
   1d202:	1c0b      	adds	r3, r1, #0
   1d204:	3319      	adds	r3, #25
   1d206:	05db      	lsls	r3, r3, #23
   1d208:	1c10      	adds	r0, r2, #0
   1d20a:	490d      	ldr	r1, [pc, #52]	(1d240 <.text+0x1d240>)
   1d20c:	4318      	orrs	r0, r3
   1d20e:	f000 f8e1 	bl	1d3d4 <____mulsf3_from_thumb>
   1d212:	1c02      	adds	r2, r0, #0
   1d214:	1c10      	adds	r0, r2, #0
   1d216:	bc10      	pop	{r4}
   1d218:	bc02      	pop	{r1}
   1d21a:	4708      	bx	r1
   1d21c:	ffff 7fff 	undefined
   1d220:	ffff 7f7f 	vcvt.u32.f32	<illegal reg q11.5>, <illegal reg q15.5>, #1
   1d224:	ffff 007f 	vshr.u32	q8, <illegal reg q15.5>, #1
   1d228:	0000      	lsls	r0, r0, #0
   1d22a:	4c00      	ldr	r4, [pc, #0]	(1d22c <.text+0x1d22c>)
   1d22c:	3cb0      	subs	r4, #176
   1d22e:	ffff ffff 	undefined
   1d232:	807f      	strh	r7, [r7, #2]
   1d234:	c350      	stmia	r3!, {r4, r6}
   1d236:	0000      	lsls	r0, r0, #0
   1d238:	f2ca 7149 	movt	r1, #42825	; 0xa749
   1d23c:	4260      	negs	r0, r4
   1d23e:	0da2      	lsrs	r2, r4, #22
   1d240:	0000      	lsls	r0, r0, #0
   1d242:	3300      	adds	r3, #0

0001d244 <copysign>:
   1d244:	b530      	push	{r4, r5, lr}
   1d246:	4b07      	ldr	r3, [pc, #28]	(1d264 <.text+0x1d264>)
   1d248:	1c04      	adds	r4, r0, #0
   1d24a:	401c      	ands	r4, r3
   1d24c:	2380      	movs	r3, #128
   1d24e:	1c15      	adds	r5, r2, #0
   1d250:	061b      	lsls	r3, r3, #24
   1d252:	402b      	ands	r3, r5
   1d254:	1c0a      	adds	r2, r1, #0
   1d256:	431c      	orrs	r4, r3
   1d258:	1c20      	adds	r0, r4, #0
   1d25a:	1c11      	adds	r1, r2, #0
   1d25c:	bc30      	pop	{r4, r5}
   1d25e:	bc04      	pop	{r2}
   1d260:	4710      	bx	r2
   1d262:	0000      	lsls	r0, r0, #0
   1d264:	ffff 7fff 	undefined

0001d268 <copysignf>:
   1d268:	4b03      	ldr	r3, [pc, #12]	(1d278 <.text+0x1d278>)
   1d26a:	4018      	ands	r0, r3
   1d26c:	2380      	movs	r3, #128
   1d26e:	1c0a      	adds	r2, r1, #0
   1d270:	061b      	lsls	r3, r3, #24
   1d272:	401a      	ands	r2, r3
   1d274:	4310      	orrs	r0, r2
   1d276:	4770      	bx	lr
   1d278:	ffff 7fff 	undefined

0001d27c <__errno>:
   1d27c:	4b01      	ldr	r3, [pc, #4]	(1d284 <.text+0x1d284>)
   1d27e:	6818      	ldr	r0, [r3, #0]
   1d280:	4770      	bx	lr
   1d282:	0000      	lsls	r0, r0, #0
   1d284:	0064      	lsls	r4, r4, #1
   1d286:	4000      	ands	r0, r0

0001d288 <__memcpy_from_arm>:
   1d288:	e59fc000 	ldr	ip, [pc, #0]	; 1d290 <__memcpy_from_arm+0x8>
   1d28c:	e12fff1c 	bx	ip
   1d290:	0000f13d 	andeq	pc, r0, sp, lsr r1

0001d294 <____divsi3_from_arm>:
   1d294:	e59fc000 	ldr	ip, [pc, #0]	; 1d29c <____divsi3_from_arm+0x8>
   1d298:	e12fff1c 	bx	ip
   1d29c:	00013405 	andeq	r3, r1, r5, lsl #8

0001d2a0 <__cos_from_arm>:
   1d2a0:	e59fc000 	ldr	ip, [pc, #0]	; 1d2a8 <__cos_from_arm+0x8>
   1d2a4:	e12fff1c 	bx	ip
   1d2a8:	00019991 	muleq	r1, r1, r9

0001d2ac <__sprintf_from_arm>:
   1d2ac:	e59fc000 	ldr	ip, [pc, #0]	; 1d2b4 <__sprintf_from_arm+0x8>
   1d2b0:	e12fff1c 	bx	ip
   1d2b4:	0000f15d 	andeq	pc, r0, sp, asr r1

0001d2b8 <____udivsi3_from_arm>:
   1d2b8:	e59fc000 	ldr	ip, [pc, #0]	; 1d2c0 <____udivsi3_from_arm+0x8>
   1d2bc:	e12fff1c 	bx	ip
   1d2c0:	00013379 	andeq	r3, r1, r9, ror r3

0001d2c4 <__strlen_from_arm>:
   1d2c4:	e59fc000 	ldr	ip, [pc, #0]	; 1d2cc <__strlen_from_arm+0x8>
   1d2c8:	e12fff1c 	bx	ip
   1d2cc:	0000f1f1 	streqd	pc, [r0], -r1

0001d2d0 <__strcpy_from_arm>:
   1d2d0:	e59fc000 	ldr	ip, [pc, #0]	; 1d2d8 <__strcpy_from_arm+0x8>
   1d2d4:	e12fff1c 	bx	ip
   1d2d8:	0000f1e1 	andeq	pc, r0, r1, ror #3

0001d2dc <__sqrt_from_arm>:
   1d2dc:	e59fc000 	ldr	ip, [pc, #0]	; 1d2e4 <__sqrt_from_arm+0x8>
   1d2e0:	e12fff1c 	bx	ip
   1d2e4:	00019ee1 	andeq	r9, r1, r1, ror #29

0001d2e8 <__fmodf_from_arm>:
   1d2e8:	e59fc000 	ldr	ip, [pc, #0]	; 1d2f0 <__fmodf_from_arm+0x8>
   1d2ec:	e12fff1c 	bx	ip
   1d2f0:	00019f99 	muleq	r1, r9, pc

0001d2f4 <__pow_from_arm>:
   1d2f4:	e59fc000 	ldr	ip, [pc, #0]	; 1d2fc <__pow_from_arm+0x8>
   1d2f8:	e12fff1c 	bx	ip
   1d2fc:	00019ba5 	andeq	r9, r1, r5, lsr #23

0001d300 <__powf_from_arm>:
   1d300:	e59fc000 	ldr	ip, [pc, #0]	; 1d308 <__powf_from_arm+0x8>
   1d304:	e12fff1c 	bx	ip
   1d308:	0001a059 	andeq	sl, r1, r9, asr r0

0001d30c <__sin_from_arm>:
   1d30c:	e59fc000 	ldr	ip, [pc, #0]	; 1d314 <__sin_from_arm+0x8>
   1d310:	e12fff1c 	bx	ip
   1d314:	00019a39 	andeq	r9, r1, r9, lsr sl

0001d318 <__atan2_from_arm>:
   1d318:	e59fc000 	ldr	ip, [pc, #0]	; 1d320 <__atan2_from_arm+0x8>
   1d31c:	e12fff1c 	bx	ip
   1d320:	00019ae5 	andeq	r9, r1, r5, ror #21

0001d324 <____ltdf2_from_thumb>:
   1d324:	4778      	bx	pc
   1d326:	46c0      	nop			(mov r8, r8)

0001d328 <____ltdf2_change_to_arm>:
   1d328:	eaffdafc 	b	13f20 <__ledf2>

0001d32c <____nedf2_from_thumb>:
   1d32c:	4778      	bx	pc
   1d32e:	46c0      	nop			(mov r8, r8)

0001d330 <____nedf2_change_to_arm>:
   1d330:	eaffdafc 	b	13f28 <__cmpdf2>

0001d334 <____eqdf2_from_thumb>:
   1d334:	4778      	bx	pc
   1d336:	46c0      	nop			(mov r8, r8)

0001d338 <____eqdf2_change_to_arm>:
   1d338:	eaffdafa 	b	13f28 <__cmpdf2>

0001d33c <____floatsidf_from_thumb>:
   1d33c:	4778      	bx	pc
   1d33e:	46c0      	nop			(mov r8, r8)

0001d340 <____floatsidf_change_to_arm>:
   1d340:	eaffd992 	b	13990 <__aeabi_i2d>

0001d344 <____adddf3_from_thumb>:
   1d344:	4778      	bx	pc
   1d346:	46c0      	nop			(mov r8, r8)

0001d348 <____adddf3_change_to_arm>:
   1d348:	eaffd8c2 	b	13658 <__adddf3>

0001d34c <____subdf3_from_thumb>:
   1d34c:	4778      	bx	pc
   1d34e:	46c0      	nop			(mov r8, r8)

0001d350 <____subdf3_change_to_arm>:
   1d350:	eaffd8bf 	b	13654 <__aeabi_dsub>

0001d354 <____muldf3_from_thumb>:
   1d354:	4778      	bx	pc
   1d356:	46c0      	nop			(mov r8, r8)

0001d358 <____muldf3_change_to_arm>:
   1d358:	eaffd9c7 	b	13a7c <__aeabi_dmul>

0001d35c <____fixdfsi_from_thumb>:
   1d35c:	4778      	bx	pc
   1d35e:	46c0      	nop			(mov r8, r8)

0001d360 <____fixdfsi_change_to_arm>:
   1d360:	eaffdb3c 	b	14058 <__aeabi_d2iz>

0001d364 <____divdf3_from_thumb>:
   1d364:	4778      	bx	pc
   1d366:	46c0      	nop			(mov r8, r8)

0001d368 <____divdf3_change_to_arm>:
   1d368:	eaffda67 	b	13d0c <__aeabi_ddiv>

0001d36c <____gtdf2_from_thumb>:
   1d36c:	4778      	bx	pc
   1d36e:	46c0      	nop			(mov r8, r8)

0001d370 <____gtdf2_change_to_arm>:
   1d370:	eaffdae8 	b	13f18 <__gedf2>

0001d374 <____gedf2_from_thumb>:
   1d374:	4778      	bx	pc
   1d376:	46c0      	nop			(mov r8, r8)

0001d378 <____gedf2_change_to_arm>:
   1d378:	eaffdae6 	b	13f18 <__gedf2>

0001d37c <___sbrk_r_from_thumb>:
   1d37c:	4778      	bx	pc
   1d37e:	46c0      	nop			(mov r8, r8)

0001d380 <___sbrk_r_change_to_arm>:
   1d380:	eaffad1d 	b	87fc <_sbrk_r>

0001d384 <___fstat_r_from_thumb>:
   1d384:	4778      	bx	pc
   1d386:	46c0      	nop			(mov r8, r8)

0001d388 <___fstat_r_change_to_arm>:
   1d388:	eaffad02 	b	8798 <_fstat_r>

0001d38c <__isatty_from_thumb>:
   1d38c:	4778      	bx	pc
   1d38e:	46c0      	nop			(mov r8, r8)

0001d390 <__isatty_change_to_arm>:
   1d390:	eaffad0f 	b	87d4 <isatty>

0001d394 <___close_r_from_thumb>:
   1d394:	4778      	bx	pc
   1d396:	46c0      	nop			(mov r8, r8)

0001d398 <___close_r_change_to_arm>:
   1d398:	eafface6 	b	8738 <_close_r>

0001d39c <___lseek_r_from_thumb>:
   1d39c:	4778      	bx	pc
   1d39e:	46c0      	nop			(mov r8, r8)

0001d3a0 <___lseek_r_change_to_arm>:
   1d3a0:	eaffacef 	b	8764 <_lseek_r>

0001d3a4 <___write_r_from_thumb>:
   1d3a4:	4778      	bx	pc
   1d3a6:	46c0      	nop			(mov r8, r8)

0001d3a8 <___write_r_change_to_arm>:
   1d3a8:	eaffacbb 	b	869c <_write_r>

0001d3ac <___read_r_from_thumb>:
   1d3ac:	4778      	bx	pc
   1d3ae:	46c0      	nop			(mov r8, r8)

0001d3b0 <___read_r_change_to_arm>:
   1d3b0:	eaffac81 	b	85bc <_read_r>

0001d3b4 <____eqsf2_from_thumb>:
   1d3b4:	4778      	bx	pc
   1d3b6:	46c0      	nop			(mov r8, r8)

0001d3b8 <____eqsf2_change_to_arm>:
   1d3b8:	eaffdcd2 	b	14708 <__cmpsf2>

0001d3bc <____extendsfdf2_from_thumb>:
   1d3bc:	4778      	bx	pc
   1d3be:	46c0      	nop			(mov r8, r8)

0001d3c0 <____extendsfdf2_change_to_arm>:
   1d3c0:	eaffd97d 	b	139bc <__aeabi_f2d>

0001d3c4 <____truncdfsf2_from_thumb>:
   1d3c4:	4778      	bx	pc
   1d3c6:	46c0      	nop			(mov r8, r8)

0001d3c8 <____truncdfsf2_change_to_arm>:
   1d3c8:	eaffdb39 	b	140b4 <__aeabi_d2f>

0001d3cc <____ltsf2_from_thumb>:
   1d3cc:	4778      	bx	pc
   1d3ce:	46c0      	nop			(mov r8, r8)

0001d3d0 <____ltsf2_change_to_arm>:
   1d3d0:	eaffdcca 	b	14700 <__lesf2>

0001d3d4 <____mulsf3_from_thumb>:
   1d3d4:	4778      	bx	pc
   1d3d6:	46c0      	nop			(mov r8, r8)

0001d3d8 <____mulsf3_change_to_arm>:
   1d3d8:	eaffdc08 	b	14400 <__aeabi_fmul>

0001d3dc <____ledf2_from_thumb>:
   1d3dc:	4778      	bx	pc
   1d3de:	46c0      	nop			(mov r8, r8)

0001d3e0 <____ledf2_change_to_arm>:
   1d3e0:	eaffdace 	b	13f20 <__ledf2>

0001d3e4 <____divsf3_from_thumb>:
   1d3e4:	4778      	bx	pc
   1d3e6:	46c0      	nop			(mov r8, r8)

0001d3e8 <____divsf3_change_to_arm>:
   1d3e8:	eaffdc6a 	b	14598 <__aeabi_fdiv>

0001d3ec <____addsf3_from_thumb>:
   1d3ec:	4778      	bx	pc
   1d3ee:	46c0      	nop			(mov r8, r8)

0001d3f0 <____addsf3_change_to_arm>:
   1d3f0:	eaffdb5a 	b	14160 <__addsf3>

0001d3f4 <____subsf3_from_thumb>:
   1d3f4:	4778      	bx	pc
   1d3f6:	46c0      	nop			(mov r8, r8)

0001d3f8 <____subsf3_change_to_arm>:
   1d3f8:	eaffdb57 	b	1415c <__aeabi_fsub>

0001d3fc <____floatsisf_from_thumb>:
   1d3fc:	4778      	bx	pc
   1d3fe:	46c0      	nop			(mov r8, r8)

0001d400 <____floatsisf_change_to_arm>:
   1d400:	eaffdbc7 	b	14324 <__aeabi_i2f>

0001d404 <____gtsf2_from_thumb>:
   1d404:	4778      	bx	pc
   1d406:	46c0      	nop			(mov r8, r8)

0001d408 <____gtsf2_change_to_arm>:
   1d408:	eaffdcba 	b	146f8 <__gesf2>

0001d40c <____lesf2_from_thumb>:
   1d40c:	4778      	bx	pc
   1d40e:	46c0      	nop			(mov r8, r8)

0001d410 <____lesf2_change_to_arm>:
   1d410:	eaffdcba 	b	14700 <__lesf2>

0001d414 <C.81.2813>:
   1d414:	21212321                                         !#!

0001d417 <C.30.2276>:
   1d417:	4a212321                                         !#!

0001d41a <C.0.1386>:
   1d41a:	466e614a 614d6265 72704172 4a79614d     JanFebMarAprMayJ
   1d42a:	754a6e75 6775416c 4f706553 6f4e7463     unJulAugSepOctNo
   1d43a:	7a654476 4c550000                                vDez..

0001d440 <cpCharUnit0x060B.2377>:
   1d440:	00004c55                                UL..

0001d444 <cpCharDesc0x060B.2376>:
   1d444:	74696e69 65746169 6e616c20 676e6964     initiate landing
   1d454:	71657320 636e6575 00000065               sequence...

0001d460 <cpCharName0x060B.2375>:
   1d460:	646e614c 66676e69 0067616c              Landingflag.

0001d46c <cpCharUnit0x060A.2374>:
   1d46c:	00004c55                                UL..

0001d470 <cpCharDesc0x060A.2373>:
   1d470:	20726f46 696e7554 7420676e 47206568     For Tuning the G
   1d480:	206e6961 20726f66 65766f48 676e6972     ain for Hovering
   1d490:	00000000                                ....

0001d494 <cpCharName0x060A.2372>:
   1d494:	68542044 74737572 69614720 0000006e     D Thrust Gain...

0001d4a4 <cpCharUnit0x0609.2370>:
   1d4a4:	00004c55                                UL..

0001d4a8 <cpCharDesc0x0609.2369>:
   1d4a8:	20726f46 696e7554 7420676e 47206568     For Tuning the G
   1d4b8:	206e6961 20726f66 65766f48 676e6972     ain for Hovering
   1d4c8:	00000000                                ....

0001d4cc <cpCharName0x0609.2368>:
   1d4cc:	68542050 74737572 69614720 0000006e     P Thrust Gain...

0001d4dc <cvCharUnit0x0305.2367>:
   1d4dc:	00006d6d                                mm..

0001d4e0 <cvCharDesc0x0305.2366>:
   1d4e0:	61746144 69737546 65486e6f 74686769     DataFusionHeight
   1d4f0:	00000000                                ....

0001d4f4 <cvCharName0x0305.2365>:
   1d4f4:	61746144 69737546 65486e6f 74686769     DataFusionHeight
   1d504:	00000000                                ....

0001d508 <cvCharUnit0x0518.2364>:
   1d508:	20746f6e 65727573 74657920 00000000     not sure yet....

0001d518 <cvCharDesc0x0518.2363>:
   1d518:	75726854 6f207473 75707475 00000074     Thrust output...

0001d528 <cvCharName0x0518.2362>:
   1d528:	5f6e6542 75726874 00007473              Ben_thrust..

0001d534 <cvCharUnit0x0608.2361>:
   1d534:	68636e69 00007365                       inches..

0001d53c <cvCharDesc0x0608.2360>:
   1d53c:	676e6152 65532065 726f736e 00000000     Range Sensor....

0001d54c <cvCharName0x0608.2359>:
   1d54c:	676e6172 65725f65 00006461              range_read..

0001d558 <cvCharUnit0x0302.2358>:
   1d558:	72676564 312a6565 00303030              degree*1000.

0001d564 <cvCharDesc0x0302.2357>:
   1d564:	20776159 6c676e61 65642065 65766972     Yaw angle derive
   1d574:	79622064 74616420 75662061 6e6f6973     d by data fusion
   1d584:	00000000                                ....

0001d588 <cvCharName0x0302.2356>:
   1d588:	6c676e61 61795f65 00000077              angle_yaw...

0001d594 <cvCharUnit0x0301.2355>:
   1d594:	72676564 312a6565 00303030              degree*1000.

0001d5a0 <cvCharDesc0x0301.2354>:
   1d5a0:	6c6c6f52 676e6120 6420656c 76697265     Roll angle deriv
   1d5b0:	62206465 61642079 66206174 6f697375     ed by data fusio
   1d5c0:	0000006e                                n...

0001d5c4 <cvCharName0x0301.2353>:
   1d5c4:	6c676e61 6f725f65 00006c6c              angle_roll..

0001d5d0 <cvCharUnit0x0300.2351>:
   1d5d0:	72676564 312a6565 00303030              degree*1000.

0001d5dc <cvCharDesc0x0300.2350>:
   1d5dc:	63746950 6e612068 20656c67 69726564     Pitch angle deri
   1d5ec:	20646576 62207962 61642079 66206174     ved by by data f
   1d5fc:	6f697375 0000006e                       usion...

0001d604 <cvCharName0x0300.2349>:
   1d604:	6c676e61 69705f65 00686374 0000f3e8     angle_pitch.....
   1d614:	0000fbae 0000fbae 0000f3f8 0000fbae     ................
   1d624:	0000fbae 0000fbae 0000fbae 0000fbae     ................
   1d634:	0000fbae 0000f3fc 0000f416 0000fbae     ................
   1d644:	0000f40c 0000f420 0000fbae 0000f470     .... .......p...
   1d654:	0000f47a 0000f47a 0000f47a 0000f47a     z...z...z...z...
   1d664:	0000f47a 0000f47a 0000f47a 0000f47a     z...z...z...z...
   1d674:	0000f47a 0000fbae 0000fbae 0000fbae     z...............
   1d684:	0000fbae 0000fbae 0000fbae 0000fbae     ................
   1d694:	0000fbae 0000fbae 0000f4cc 0000f51c     ................
   1d6a4:	0000f55a 0000f55a 0000f55a 0000fbae     Z...Z...Z.......
   1d6b4:	0000fbae 0000fbae 0000fbae 0000f4a0     ................
   1d6c4:	0000fbae 0000fbae 0000f8ba 0000fbae     ................
   1d6d4:	0000fbae 0000fbae 0000f934 0000fbae     ........4.......
   1d6e4:	0000fa68 0000fbae 0000fbae 0000fa98     h...............
   1d6f4:	0000fbae 0000fbae 0000fbae 0000fbae     ................
   1d704:	0000fbae 0000fbae 0000fbae 0000fbae     ................
   1d714:	0000fbae 0000fbae 0000f4cc 0000f524     ............$...
   1d724:	0000f55a 0000f55a 0000f55a 0000f4a4     Z...Z...Z.......
   1d734:	0000f524 0000fbae 0000fbae 0000f4a8     $...............
   1d744:	0000fbae 0000f88a 0000f8c2 0000f91c     ................
   1d754:	0000f4c2 0000fbae 0000f934 0000fbae     ........4.......
   1d764:	0000fa70 0000fbae 0000fbae 0000f3e2     p...............

0001d774 <zeroes.3063>:
   1d774:	30303030 30303030 30303030 30303030     0000000000000000

0001d784 <blanks.3062>:
   1d784:	20202020 20202020 20202020 20202020                     
   1d794:	00010e4a 00010e4a 00010e5e 00010e7c     J...J...^...|...
   1d7a4:	00010e3e 00010e38                       >...8...

0001d7ac <_global_impure_ptr>:
   1d7ac:	40000068                                h..@

0001d7b0 <lconv>:
   1d7b0:	0001decc 0001dccc 0001dccc 0001dccc     ................
   1d7c0:	0001dccc 0001dccc 0001dccc 0001dccc     ................
   1d7d0:	0001dccc 0001dccc ffffffff ffffffff     ................

0001d7e0 <charset>:
   1d7e0:	0001df0c                                ....

0001d7e4 <__mprec_tens>:
   1d7e4:	3ff00000 00000000 40240000 00000000     ...?......$@....
   1d7f4:	40590000 00000000 408f4000 00000000     ..Y@.....@.@....
   1d804:	40c38800 00000000 40f86a00 00000000     ...@.....j.@....
   1d814:	412e8480 00000000 416312d0 00000000     ...A......cA....
   1d824:	4197d784 00000000 41cdcd65 00000000     ...A....e..A....
   1d834:	4202a05f 20000000 42374876 e8000000     _..B... vH7B....
   1d844:	426d1a94 a2000000 42a2309c e5400000     ..mB.....0.B..@.
   1d854:	42d6bcc4 1e900000 430c6bf5 26340000     ...B.....k.C..4&
   1d864:	4341c379 37e08000 43763457 85d8a000     y.AC...7W4vC....
   1d874:	43abc16d 674ec800 43e158e4 60913d00     m..C..Ng.X.C.=.`
   1d884:	4415af1d 78b58c40 444b1ae4 d6e2ef50     ...D@..x..KDP...
   1d894:	4480f0cf 064dd592 44b52d02 c7e14af6     ...D..M..-.D.J..
   1d8a4:	44ea7843 79d99db4                       Cx.D...y

0001d8ac <__mprec_bigtens>:
   1d8ac:	4341c379 37e08000 4693b8b5 b5056e17     y.AC...7...F.n..
   1d8bc:	4d384f03 e93ff9f5 5a827748 f9301d32     .O8M..?.Hw.Z2.0.
   1d8cc:	75154fdd 7f73bf3c                       .O.u<.s.

0001d8d4 <__mprec_tinytens>:
   1d8d4:	3c9cd2b2 97d889bc 3949f623 d5a8a733     ...<....#.I93...
   1d8e4:	32a50ffd 44f4a73d 255bba08 cf8c979d     ...2=..D..[%....
   1d8f4:	0ac80628 64ac6f43                       (...Co.d

0001d8fc <p05.2298>:
   1d8fc:	00000005 00000019 0000007d 16130800     ........}.......
   1d90c:	08002324 001a1613 e1002580 16130800     $#.......%......
   1d91c:	08002324 001a1613 03ffff00 03000000     $#..............
   1d92c:	0a0a0302 00010100 0005f800 01000000     ................
   1d93c:	00000001 00007864 00000000 ff000000     ....dx..........
   1d94c:	000206ff 10000000 0a000027 fa00fa00     ........'.......
   1d95c:	2c006400 00000001 00000000 00000000     .d.,............
   1d96c:	05000000 04000000 50020a03 0f0000c3     ...........P....
   1d97c:	003c0a0a fa000001 6400fa00 00012c00     ..<........d.,..
	...
   1d994:	01000000 03010102 01060101 01011201     ................
   1d9a4:	090a0230 05010a05 c8011002 00000100     0...............
   1d9b4:	00120100 0008c000 00e10000 01000100     ................
   1d9c4:	00000000 00000100 0008d000 00e10000     ................
   1d9d4:	01000100 00000000 01000000 00000000     ................
   1d9e4:	00000b00 00000000                       ........

0001d9ec <bp>:
   1d9ec:	3ff00000 00000000 3ff80000 00000000     ...?.......?....

0001d9fc <dp_l>:
	...
   1da04:	3e4cfdeb 43cfd006                       ..L>...C

0001da0c <dp_h>:
	...
   1da14:	3fe2b803 40000000                       ...?...@

0001da1c <npio2_hw>:
   1da1c:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
   1da2c:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
   1da3c:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
   1da4c:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
   1da5c:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
   1da6c:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
   1da7c:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
   1da8c:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

0001da9c <two_over_pi>:
   1da9c:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
   1daac:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
   1dabc:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
   1dacc:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
   1dadc:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
   1daec:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
   1dafc:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
   1db0c:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
   1db1c:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
   1db2c:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
   1db3c:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
   1db4c:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
   1db5c:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
   1db6c:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
   1db7c:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
   1db8c:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
   1db9c:	0060e27b 00c08c6b                       {.`.k...

0001dba4 <Zero>:
   1dba4:	00000000 80000000                       ........

0001dbac <bp>:
   1dbac:	3f800000 3fc00000                       ...?...?

0001dbb4 <dp_l>:
   1dbb4:	00000000 35d1cfdc                       .......5

0001dbbc <dp_h>:
   1dbbc:	00000000 3f15c000                       .......?

0001dbc4 <init_jk>:
   1dbc4:	00000002 00000003 00000004 00000006     ................

0001dbd4 <PIo2>:
   1dbd4:	3ff921fb 40000000 3e74442d 00000000     .!.?...@-Dt>....
   1dbe4:	3cf84698 80000000 3b78cc51 60000000     .F.<....Q.x;...`
   1dbf4:	39f01b83 80000000 387a2520 40000000     ...9.... %z8...@
   1dc04:	36e38222 80000000 3569f31d 00000000     "..6......i5....

0001dc14 <atanhi>:
   1dc14:	3fddac67 0561bb4f 3fe921fb 54442d18     g..?O.a..!.?.-DT
   1dc24:	3fef730b d281f69b 3ff921fb 54442d18     .s.?.....!.?.-DT

0001dc34 <atanlo>:
   1dc34:	3c7a2b7f 222f65e2 3c81a626 33145c07     .+z<.e/"&..<.\.3
   1dc44:	3c700788 7af0cbbd 3c91a626 33145c07     ..p<...z&..<.\.3

0001dc54 <__fdlib_version>:
   1dc54:	00000001                                ....

0001dc58 <TWO52>:
   1dc58:	43300000 00000000 c3300000 00000000     ..0C......0.....
   1dc68:	65657053 00000064 00732f6d 00535047     Speed...m/s.GPS.
   1dc78:	00000025 00544142 00000056 20555043     %...BAT.V...CPU 
   1dc88:	656d6954 00000000 00007375 0074614c     Time....us..Lat.
   1dc98:	006e6f4c 5274614c 00006d65 526e6f4c     Lon.LatRem..LonR
   1dca8:	00006d65 61572d3c 696f7079 5420746e     em..<-Waypoint T
   1dcb8:	20747365 656d4520 6e656772 6f4d7963     est  EmergencyMo
   1dcc8:	3e2d6564 00000000 54637341 4a206365     de->....AscTec J
   1dcd8:	54697465 20747365 656d4520 6e656772     etiTest  Emergen
   1dce8:	6f4d7963 3e2d6564 00000000 72727543     cyMode->....Curr
   1dcf8:	20746e65 6f4d6d45 3e3c6564 65726944     ent EmMode<>Dire
   1dd08:	4c207463 69646e61 0000676e 72727543     ct Landing..Curr
   1dd18:	20746e65 6f4d6d45 3e3c6564 74696157     ent EmMode<>Wait
   1dd28:	6e614c26 00000064 72727543 20746e65     &Land...Current 
   1dd38:	6f4d6d45 3e3c6564 656d6f43 6d6f4820     EmMode<>Come Hom
   1dd48:	69482065 00006867 72727543 20746e65     e High..Current 
   1dd58:	6f4d6d45 3e3c6564 656d6f43 6d6f4820     EmMode<>Come Hom
   1dd68:	00002065 6f4d6d45 76206564 7465533d     e ..EmMode v=Set
   1dd78:	3e3c2020 65726944 4c207463 69646e61       <>Direct Landi
   1dd88:	0000676e 6f4d6d45 76206564 7465533d     ng..EmMode v=Set
   1dd98:	3e3c2020 74696157 6e614c26 00000064       <>Wait&Land...
   1dda8:	6f4d6d45 76206564 7465533d 3e3c2020     EmMode v=Set  <>
   1ddb8:	656d6f43 6d6f4820 20202065 00002020     Come Home     ..
   1ddc8:	6f4d6d45 76206564 7465533d 3e3c2020     EmMode v=Set  <>
   1ddd8:	656d6f43 6d6f4820 69482065 00006867     Come Home High..
   1dde8:	41205057 202e7463 74533d76 3c20706f     WP Act. v=Stop <
   1ddf8:	2350573e 69322520 73694420 25203a74     >WP# %2i Dist: %
   1de08:	006d6932 54637341 53206365 00004b44     2im.AscTec SDK..
   1de18:	54637341 45206365 706d6178 2020656c     AscTec Example  
   1de28:	6f6d3e2d 49206572 736f666e 00000000     ->more Infos....
   1de38:	63746950 00000068 000000b0 6c6c6f52     Pitch.......Roll
   1de48:	00000000 00776159 67696548 00007468     ....Yaw.Height..
   1de58:	0000006d 67696c46 6f4d7468 00006564     m...FlightMode..
   1de68:	20727041 32203432 00353130 33323130     Apr 24 2015.0123
   1de78:	37363534 62613938 66656463 00000000     456789abcdef....
   1de88:	00666e69 00464e49 004e414e 006e616e     inf.INF.NAN.nan.
   1de98:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   1dea8:	00000000 20677562 76206e69 69727066     ....bug in vfpri
   1deb8:	3a66746e 64616220 73616220 00000065     ntf: bad base...
   1dec8:	00000030 0000002e 6c756e28 0000296c     0.......(null)..
   1ded8:	54552d43 00382d46 4a532d43 00005349     C-UTF-8.C-SJIS..
   1dee8:	55452d43 00504a43 494a2d43 00000053     C-EUCJP.C-JIS...
   1def8:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
   1df08:	00000043 2d4f5349 39353838 0000312d     C...ISO-8859-1..
   1df18:	6e617461 00000032 00776f70 74727173     atan2...pow.sqrt
   1df28:	00000000 646f6d66 00000066 66776f70     ....fmodf...powf
   1df38:	00000000                                ....
