/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_omi_d.H $        */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019                             */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_omi_d_H_
#define __p10_scom_omi_d_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace omi
{
#endif


static const uint64_t CONFIG1 = 0x0c011751ull;

static const uint32_t CONFIG1_CFG1_SPARE = 0;
static const uint32_t CONFIG1_CFG1_SPARE_LEN = 2;
static const uint32_t CONFIG1_LANE_WIDTH = 2;
static const uint32_t CONFIG1_LANE_WIDTH_LEN = 2;
static const uint32_t CONFIG1_PREIPL_PRBS_ENA = 4;
static const uint32_t CONFIG1_PREIPL_PRBS_TIME = 5;
static const uint32_t CONFIG1_PREIPL_PRBS_TIME_LEN = 3;
static const uint32_t CONFIG1_B_HYSTERESIS = 8;
static const uint32_t CONFIG1_B_HYSTERESIS_LEN = 4;
static const uint32_t CONFIG1_A_HYSTERESIS = 12;
static const uint32_t CONFIG1_A_HYSTERESIS_LEN = 4;
static const uint32_t CONFIG1_B_PATTERN_LENGTH = 16;
static const uint32_t CONFIG1_B_PATTERN_LENGTH_LEN = 2;
static const uint32_t CONFIG1_A_PATTERN_LENGTH = 18;
static const uint32_t CONFIG1_A_PATTERN_LENGTH_LEN = 2;
static const uint32_t CONFIG1_TX_PERF_DEGRADED = 20;
static const uint32_t CONFIG1_TX_PERF_DEGRADED_LEN = 2;
static const uint32_t CONFIG1_RX_PERF_DEGRADED = 22;
static const uint32_t CONFIG1_RX_PERF_DEGRADED_LEN = 2;
static const uint32_t CONFIG1_TX_LANES_DISABLE = 24;
static const uint32_t CONFIG1_TX_LANES_DISABLE_LEN = 8;
static const uint32_t CONFIG1_RX_LANES_DISABLE = 32;
static const uint32_t CONFIG1_RX_LANES_DISABLE_LEN = 8;
static const uint32_t CONFIG1_MACRO_DBG_SEL = 40;
static const uint32_t CONFIG1_MACRO_DBG_SEL_LEN = 4;
static const uint32_t CONFIG1_RESET_ERR_HLD = 44;
static const uint32_t CONFIG1_RESET_ERR_CAP = 45;
static const uint32_t CONFIG1_RESET_TSHD_REG = 46;
static const uint32_t CONFIG1_RESET_RMT_MSG = 47;
static const uint32_t CONFIG1_INJECT_CRC_DIRECTION = 48;
static const uint32_t CONFIG1_INJECT_CRC_RATE = 49;
static const uint32_t CONFIG1_INJECT_CRC_RATE_LEN = 3;
static const uint32_t CONFIG1_INJECT_CRC_LANE = 52;
static const uint32_t CONFIG1_INJECT_CRC_LANE_LEN = 3;
static const uint32_t CONFIG1_INJECT_CRC_ERROR = 55;
static const uint32_t CONFIG1_EDPL_TIME = 56;
static const uint32_t CONFIG1_EDPL_TIME_LEN = 4;
static const uint32_t CONFIG1_EDPL_THRESHOLD = 60;
static const uint32_t CONFIG1_EDPL_THRESHOLD_LEN = 3;
static const uint32_t CONFIG1_EDPL_ENA = 63;
// omi/reg00026.H

static const uint64_t PM_REGS_DLR_APCR = 0x0c011770ull;

static const uint32_t PM_REGS_DLR_APCR_LINK_POPULATED = 0;
static const uint32_t PM_REGS_DLR_APCR_LINK_TYPE = 1;
static const uint32_t PM_REGS_DLR_APCR_LINK_TYPE_LEN = 3;
static const uint32_t PM_REGS_DLR_APCR_LINK_INFO = 4;
static const uint32_t PM_REGS_DLR_APCR_LINK_INFO_LEN = 6;
static const uint32_t PM_REGS_DLR_APCR_DL_ENABLE = 10;
static const uint32_t PM_REGS_DLR_APCR_FREEZE_PROXY = 11;
static const uint32_t PM_REGS_DLR_APCR_WINDOW_SELECT = 12;
static const uint32_t PM_REGS_DLR_APCR_WINDOW_SELECT_LEN = 4;
static const uint32_t PM_REGS_DLR_APCR_DIV2_WEIGHT = 16;
static const uint32_t PM_REGS_DLR_APCR_DIV2_WEIGHT_LEN = 4;
static const uint32_t PM_REGS_DLR_APCR_DIV4_WEIGHT = 20;
static const uint32_t PM_REGS_DLR_APCR_DIV4_WEIGHT_LEN = 4;
// omi/reg00026.H

static const uint64_t RXCTL_DATASM_1_PLREGS_RX_CNTL1_PL = 0x8003c04110012c3full;

static const uint32_t RXCTL_DATASM_1_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t RXCTL_DATASM_1_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
// omi/reg00026.H

static const uint64_t RXCTL_DATASM_1_PLREGS_RX_STAT1_PL = 0x8003e04110012c3full;

static const uint32_t RXCTL_DATASM_1_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_1_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_1_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_1_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_1_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t RXCTL_DATASM_1_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
// omi/reg00026.H

static const uint64_t RXCTL_DATASM_11_PLREGS_RX_CNTL3_PL = 0x8003d84410012c3full;

static const uint32_t RXCTL_DATASM_11_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t RXCTL_DATASM_11_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
// omi/reg00026.H

static const uint64_t RXCTL_DATASM_15_PLREGS_RX_CNTL2_PL = 0x8003c84010012c3full;

static const uint32_t RXCTL_DATASM_15_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_15_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_15_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_15_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_15_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL = 52;
// omi/reg00026.H

static const uint64_t RXCTL_DATASM_17_PLREGS_RX_MODE1_PL = 0x8003d04110012c3full;

static const uint32_t RXCTL_DATASM_17_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t RXCTL_DATASM_17_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t RXCTL_DATASM_17_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t RXCTL_DATASM_17_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t RXCTL_DATASM_17_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
// omi/reg00026.H

static const uint64_t RXCTL_DATASM_18_PLREGS_RX_CNTL1_PL = 0x8003c04210012c3full;

static const uint32_t RXCTL_DATASM_18_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t RXCTL_DATASM_18_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
// omi/reg00026.H

static const uint64_t RXCTL_DATASM_18_PLREGS_RX_STAT1_PL = 0x8003e04210012c3full;

static const uint32_t RXCTL_DATASM_18_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_18_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_18_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_18_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_18_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t RXCTL_DATASM_18_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
// omi/reg00026.H

static const uint64_t RXCTL_DATASM_21_PLREGS_RX_MODE1_PL = 0x8003d04510012c3full;

static const uint32_t RXCTL_DATASM_21_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t RXCTL_DATASM_21_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t RXCTL_DATASM_21_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t RXCTL_DATASM_21_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t RXCTL_DATASM_21_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
// omi/reg00026.H

static const uint64_t RXCTL_DATASM_23_PLREGS_RX_CNTL2_PL = 0x8003c84710012c3full;

static const uint32_t RXCTL_DATASM_23_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_23_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_23_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_23_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_23_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL = 52;
// omi/reg00026.H

static const uint64_t RXCTL_DATASM_8_PLREGS_RX_CNTL3_PL = 0x8003d84710012c3full;

static const uint32_t RXCTL_DATASM_8_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t RXCTL_DATASM_8_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX28_PL = 0x8000e04010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX38_PL = 0x8001304010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX48_PL = 0x8001804010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX58_PL = 0x8001d04010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX24_PL = 0x8000c04010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX64_PL = 0x8002004010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX74_PL = 0x8002504010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL2_PL = 0x8000104010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL2_PL_NS_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL2_PL_NS_DATA_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL2_PL_EW_DATA = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL2_PL_EW_DATA_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL2_PL_NS_EDGE = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL2_PL_NS_EDGE_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL2_PL_EW_EDGE = 60;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL2_PL_EW_EDGE_LEN = 4;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE1_PL = 0x8003204110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE1_PL_PSAVE_DIG_REQ_DIS = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE1_PL_PSAVE_ANA_REQ_DIS = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE1_PL_BERPL_COUNT_EN = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE1_PL_BERPL_EXP_DATA_SEL = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE1_PL_BERPL_PATTERN_SEL = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE1_PL_BERPL_PATTERN_SEL_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE1_PL_BERPL_MASK_MODE = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE1_PL_BUMP_SL_1UI_REQ_DL_MASK = 57;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE1_PL_BUMP_SL_1UI_DONE_DL_MASK = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE1_PL_BERPL_LANE_INVERT = 59;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX33_PL = 0x8001084110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX43_PL = 0x8001584110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX53_PL = 0x8001a84110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX84_PL = 0x8002a04110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL7_PL = 0x8000384110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL7_PL_EN_DC = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL7_PL_PR_POS = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL7_PL_PR_POS_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL7_PL_PR_GRAY_ENCODE_DIS = 54;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTLX9_PL = 0x8000484110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL_LEN = 7;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL_LEN = 7;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE6_PL = 0x8003484210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE6_PL_TIME_VAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE6_PL_TIME_VAL_LEN = 13;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE6_PL_TIMER_DOUBLE_MODE = 62;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE6_PL_DISABLE_SM = 63;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_SPARE_MODE_PL = 0x8003004210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_SPARE_MODE_PL_0 = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_SPARE_MODE_PL_1 = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_SPARE_MODE_PL_2 = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_SPARE_MODE_PL_3 = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_SPARE_MODE_PL_4 = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_SPARE_MODE_PL_5 = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_SPARE_MODE_PL_6 = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_SPARE_MODE_PL_7 = 55;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX61_PL = 0x8001e84210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX71_PL = 0x8002384210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL8_PL = 0x8000404210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL8_PL_CLK_PHASE_SELECT = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL8_PL_CLK_PHASE_SELECT_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL8_PL_DPR_VBN_CAL = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL8_PL_DPR_VBN_CAL_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL8_PL_OFF_DISABLE_DM_B = 52;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX36_PL = 0x8001204310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX46_PL = 0x8001704310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX56_PL = 0x8001c04310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX81_PL = 0x8002884310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL18_PL = 0x8000904310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL18_PL_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL18_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL18_PL_EDGE = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL18_PL_EDGE_LEN = 5;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE8_PL = 0x8003584410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH_LEN = 12;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX19_PL = 0x8000984410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX19_PL_RX_AE_LATCH_DAC_N = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX19_PL_RX_AE_LATCH_DAC_N_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX29_PL = 0x8000e84410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX29_PL_RX_AD_LATCH_DAC_N010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX29_PL_RX_AD_LATCH_DAC_N010_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX39_PL = 0x8001384410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX39_PL_RX_AD_LATCH_DAC_E100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX39_PL_RX_AD_LATCH_DAC_E100_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX49_PL = 0x8001884410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX49_PL_RX_AD_LATCH_DAC_S110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX49_PL_RX_AD_LATCH_DAC_S110_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX25_PL = 0x8000c84410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX25_PL_RX_BE_LATCH_DAC_S = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX25_PL_RX_BE_LATCH_DAC_S_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX65_PL = 0x8002084410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX65_PL_RX_BD_LATCH_DAC_N110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX65_PL_RX_BD_LATCH_DAC_N110_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX75_PL = 0x8002584410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX75_PL_RX_BD_LATCH_DAC_S000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX75_PL_RX_BD_LATCH_DAC_S000_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL17_PL = 0x8000884410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL17_PL_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL17_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL17_PL_EDGE = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL17_PL_EDGE_LEN = 5;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL2_PL = 0x8003684510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL2_PL_ENABLE_A = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_A = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_A = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL2_PL_ENABLE_B = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_B = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_B = 53;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE4_PL = 0x8003384510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE4_PL_PHASE_STEP = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE4_PL_PHASE_STEP_LEN = 7;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_STAT2_PL = 0x8003984510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL_LEN = 15;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX22_PL = 0x8000b04510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX22_PL_RX_AE_LATCH_DAC_W = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX22_PL_RX_AE_LATCH_DAC_W_LEN = 8;
// omi/reg00026.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX32_PL = 0x8001004510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX32_PL_RX_AD_LATCH_DAC_N101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX32_PL_RX_AD_LATCH_DAC_N101_LEN = 8;
// omi/reg00027.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX42_PL = 0x8001504510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX42_PL_RX_AD_LATCH_DAC_E111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX42_PL_RX_AD_LATCH_DAC_E111_LEN = 8;
// omi/reg00027.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX52_PL = 0x8001a04510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX52_PL_RX_AD_LATCH_DAC_W001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX52_PL_RX_AD_LATCH_DAC_W001_LEN = 8;
// omi/reg00027.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX85_PL = 0x8002a84510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX85_PL_RX_BD_LATCH_DAC_W010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX85_PL_RX_BD_LATCH_DAC_W010_LEN = 8;
// omi/reg00027.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL11_PL = 0x8000584510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL11_PL_TERM_PD = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL11_PL_OFF_CM = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL11_PL_OFF_CM_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL11_PL_OFF_DM = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL11_PL_OFF_DM_LEN = 6;
// omi/reg00027.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX67_PL = 0x8002184710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX67_PL_RX_BD_LATCH_DAC_E000 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX67_PL_RX_BD_LATCH_DAC_E000_LEN = 8;
// omi/reg00027.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX77_PL = 0x8002684710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX77_PL_RX_BD_LATCH_DAC_S010 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX77_PL_RX_BD_LATCH_DAC_S010_LEN = 8;
// omi/reg00027.H

static const uint64_t RXPACKS_1_RD_3_RX_BIT_REGS_CNTLX5_PL = 0x8003804610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_CNTLX5_PL_SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_CNTLX5_PL_CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL = 52;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL = 53;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 54;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 55;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 56;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 57;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL = 58;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_CNTLX5_PL_ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL = 61;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL = 62;
// omi/reg00027.H

static const uint64_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE6_PL = 0x8003484610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE6_PL_TIME_VAL = 48;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE6_PL_TIME_VAL_LEN = 13;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE6_PL_TIMER_DOUBLE_MODE = 62;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE6_PL_DISABLE_SM = 63;
// omi/reg00027.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX20_PL = 0x8000a04610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX20_PL_RX_AE_LATCH_DAC_E = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX20_PL_RX_AE_LATCH_DAC_E_LEN = 8;
// omi/reg00027.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX30_PL = 0x8000f04610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX30_PL_RX_AD_LATCH_DAC_N011 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX30_PL_RX_AD_LATCH_DAC_N011_LEN = 8;
// omi/reg00027.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX40_PL = 0x8001404610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX40_PL_RX_AD_LATCH_DAC_E101 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX40_PL_RX_AD_LATCH_DAC_E101_LEN = 8;
// omi/reg00027.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX50_PL = 0x8001904610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX50_PL_RX_AD_LATCH_DAC_S111 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX50_PL_RX_AD_LATCH_DAC_S111_LEN = 8;
// omi/reg00027.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX87_PL = 0x8002b84610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX87_PL_RX_BD_LATCH_DAC_W100 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX87_PL_RX_BD_LATCH_DAC_W100_LEN = 8;
// omi/reg00027.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTLX9_PL = 0x8000484610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL = 48;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL_LEN = 7;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL = 55;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL_LEN = 7;
// omi/reg00027.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL11_PL = 0x8004844010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN_LEN = 9;
// omi/reg00027.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL1G_PL = 0x8004344010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL_LEN = 6;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL1G_PL_FIFO_INIT_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL1G_PL_SET_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL1G_PL_CLR_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 61;
// omi/reg00027.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL21_PL = 0x8004d44010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL21_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL21_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL21_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL21_PL_SEL_LEN = 5;
// omi/reg00027.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL9_PL = 0x8004744010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL9_PL_TX_PSEG_MAIN_16_24_HS_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL9_PL_TX_PSEG_MAIN_16_24_HS_EN_LEN = 9;
// omi/reg00027.H

static const uint64_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL4_PL = 0x80044c4110012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL4_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL4_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL4_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL4_PL_SEL_LEN = 5;
// omi/reg00027.H

static const uint64_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE2_PL = 0x8004244110012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE2_PL_FIFO_L2U_DLY = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE2_PL_FIFO_L2U_DLY_LEN = 3;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE2_PL_UNLOAD_CLK_DISABLE = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE2_PL_RXCAL = 57;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE2_PL_UNLOAD_SEL = 58;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE2_PL_UNLOAD_SEL_LEN = 3;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE2_PL_FIFO_HOLD = 61;
// omi/reg00027.H

static const uint64_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL17_PL = 0x8004b44310012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL = 49;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL_LEN = 3;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE = 52;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL17_PL_DCC_PAT = 57;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL17_PL_DCC_PAT_LEN = 4;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL17_PL_DCC_AZ = 61;
// omi/reg00027.H

static const uint64_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL3_PL = 0x8004444410012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL3_PL_TDR_ENABLE = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL3_PL_PATTERN_ENABLE = 49;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL3_PL_BIST_PRBS_ENABLE = 50;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL3_PL_BIST_PRBS_CLEAR = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL3_PL_RXDET_ENABLE = 52;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL3_PL_RXDET_PULSE = 53;
// omi/reg00027.H

static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL10_PL = 0x80047c4510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL10_PL_TX_NSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL10_PL_TX_NSEG_MAIN_0_15_HS_EN_LEN = 16;
// omi/reg00027.H

static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL20_PL = 0x8004cc4510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL20_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL20_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL20_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL20_PL_SEL_LEN = 5;
// omi/reg00027.H

static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL30_PL = 0x80051c4510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL30_PL_TX_FORCE_HS_FFE = 48;
// omi/reg00027.H

static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_FIR_MASK_PL = 0x80040c4510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK_LEN = 2;
// omi/reg00027.H

static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_FIR_PL = 0x8004044510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_FIR_PL_TX_PL_FIR_ERRS_RO_SIGNAL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_FIR_PL_TX_PL_FIR_ERRS_RO_SIGNAL_LEN = 2;
// omi/reg00027.H

static const uint64_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL16_PL = 0x8004ac4710012c3full;

static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL16_PL_I_TUNE = 48;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL16_PL_I_TUNE_LEN = 6;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL16_PL_Q_TUNE = 54;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL16_PL_Q_TUNE_LEN = 6;
// omi/reg00027.H

static const uint64_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL26_PL = 0x8004fc4710012c3full;

static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN_LEN = 9;
// omi/reg00027.H

static const uint64_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL7_PL = 0x8004644710012c3full;

static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL7_PL_EN = 51;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL7_PL_EN_LEN = 5;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL7_PL_SEL = 56;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL7_PL_SEL_LEN = 5;
// omi/reg00027.H

static const uint64_t TXPACKS_1_DD_2_TX_BIT_REGS_FIR_ERROR_INJECT_PL = 0x8004144710012c3full;

static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ = 48;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ_LEN = 2;
// omi/reg00027.H

static const uint64_t TXPACKS_1_DD_2_TX_BIT_REGS_MODE1_PL = 0x80041c4710012c3full;

static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_MODE1_PL_LANE_PDWN = 48;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_MODE1_PL_LANE_INVERT = 49;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_MODE1_PL_LANE_QUIESCE = 50;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_MODE1_PL_LANE_QUIESCE_LEN = 2;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_MODE1_PL_MAIN_PKG_EN = 52;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_MODE1_PL_FFE_PKG_EN = 53;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_MODE1_PL_PSAVE_REQ_DIS = 54;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_MODE1_PL_ERR_INJ_A_ENABLE = 55;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_MODE1_PL_ERR_INJ_B_ENABLE = 56;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_0 = 60;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_1 = 61;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_2 = 62;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_3 = 63;
// omi/reg00027.H

#ifndef __PPE_HCODE__
}
}
#include "omi/reg00026.H"
#include "omi/reg00027.H"
#endif
#endif
