Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Xilinx/Lab1/tb_isim_beh.exe" -prj "C:/Xilinx/Lab1/tb_beh.prj" "work.tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/Lab1/mux_4to1.v" into library work
Analyzing Verilog file "C:/Xilinx/Lab1/d_ff.v" into library work
Analyzing Verilog file "C:/Xilinx/Lab1/shift_register.v" into library work
Analyzing Verilog file "C:/Xilinx/Lab1/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module mux_4to1
Compiling module d_ff
Compiling module shift_register
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Xilinx/Lab1/tb_isim_beh.exe
Fuse Memory Usage: 27724 KB
Fuse CPU Usage: 1436 ms
