// Seed: 2711130168
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input supply1 id_2
);
  generate
    assign id_4 = id_0 ==? (1);
  endgenerate
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output tri1 id_2,
    output wor id_3
    , id_40,
    input tri id_4,
    input supply0 id_5,
    input tri id_6,
    input tri1 id_7,
    output tri1 id_8,
    output wand id_9,
    input tri id_10,
    input wand id_11,
    input uwire id_12,
    input wor id_13,
    input supply0 id_14,
    input wor id_15,
    input wand id_16,
    input wor id_17,
    output supply0 id_18,
    input tri0 id_19,
    output wire id_20,
    output uwire id_21,
    input uwire id_22,
    input uwire id_23,
    input supply1 id_24,
    input tri1 id_25,
    output supply0 id_26,
    output tri0 id_27,
    input uwire id_28,
    input wor id_29,
    output wor id_30,
    output tri1 id_31,
    output tri1 id_32,
    output wand id_33,
    output uwire id_34,
    output supply0 id_35,
    input tri1 id_36,
    input tri1 id_37,
    input wand id_38
);
  wire id_41;
  module_0 modCall_1 (
      id_25,
      id_7,
      id_17
  );
endmodule
