User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/ReadLatency/RRAM/512KB/512KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 512KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read latency ...
Using cell file: ./cell_defs/RRAM.cell
numSolutions = 9442 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Read Latency
Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4 (2Fx2F)
Cell Aspect Ratio  : 1
Cell Turned-On Resistance : 1Mohm
Cell Turned-Off Resistance: 10Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.4V
Reset Mode: Voltage
  - Reset Voltage: 2V
  - Reset Pulse: 10ns
Set Mode: Voltage
  - Set Voltage: 2V
  - Set Pulse: 10ns
Access Type: None Access Device

=============
CONFIGURATION
=============
Bank Organization: 4 x 32 x 16
 - Row Activation   : 1 / 4 x 1
 - Column Activation: 32 / 32 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 64 Rows x 8 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 601.685um x 233.696um = 174956um^2
 |--- Mat Area      = 150.421um x 7.30302um = 1098.53um^2   (5.77489%)
 |--- Subarray Area = 72.969um x 3.65151um = 266.447um^2   (5.9523%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 4.64127%
Timing:
 -  Read Latency = 1.74073ns
 |--- TSV Latency    = 0.171162ps
 |--- H-Tree Latency = 63.6866ps
 |--- Mat Latency    = 1.67688ns
    |--- Predecoder Latency = 133.299ps
    |--- Subarray Latency   = 1.54358ns
       |--- Row Decoder Latency = 57.2662ps
       |--- Bitline Latency     = 0.559478ps,0ps,0ps
       |--- Senseamp Latency    = 1.45399ns
       |--- Mux Latency         = 31.7636ps
       |--- Precharge Latency   = 180.433ps
       |--- Read Pulse   = 0ps
 - Write Latency = 20.2485ns
 |--- TSV Latency    = 0.0855811ps
 |--- H-Tree Latency = 31.8433ps
 |--- Mat Latency    = 20.2166ns
    |--- Predecoder Latency = 133.299ps
    |--- Subarray Latency   = 20.0833ns
       |--- Row Decoder Latency = 57.2662ps
       |--- Charge Latency      = 58.7728ps
 - Read Bandwidth  = 9.59956GB/s
 - Write Bandwidth = 796.683MB/s
Power:
 -  Read Dynamic Energy = 271.792pJ
 |--- TSV Dynamic Energy    = 234.148pJ
 |--- H-Tree Dynamic Energy = 16.4019pJ
 |--- Mat Dynamic Energy    = 0.66381pJ per mat
    |--- Predecoder Dynamic Energy = 0.0402806pJ
    |--- Subarray Dynamic Energy   = 0.155882pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000945093pJ
       |--- Mux Decoder Dynamic Energy = 0.000942907pJ
       |--- Bitline & Cell Read Energy = 0.000465276pJ
       |--- Senseamp Dynamic Energy    = 0.150363pJ
       |--- Mux Dynamic Energy         = 0.000338684pJ
       |--- Precharge Dynamic Energy   = 0.00282557pJ
 - Write Dynamic Energy = 655.027pJ
 |--- TSV Dynamic Energy    = 234.148pJ
 |--- H-Tree Dynamic Energy = 16.4019pJ
 |--- Mat Dynamic Energy    = 12.6399pJ per mat
    |--- Predecoder Dynamic Energy = 0.0402806pJ
    |--- Subarray Dynamic Energy   = 3.1499pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000945093pJ
       |--- Mux Decoder Dynamic Energy = 0.000942907pJ
       |--- Mux Dynamic Energy         = 0.000338684pJ
 - Leakage Power = 1.25462mW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 612.607nW per mat

Finished!
