
Light-Array-9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000220c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  080022cc  080022cc  000032cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002318  08002318  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002318  08002318  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002318  08002318  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002318  08002318  00003318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800231c  0800231c  0000331c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002320  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000790  2000000c  0800232c  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000079c  0800232c  0000479c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f972  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026cf  00000000  00000000  000139a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 000073c1  00000000  00000000  00016075  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b30  00000000  00000000  0001d438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c0e  00000000  00000000  0001df68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00013989  00000000  00000000  0001eb76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001136e  00000000  00000000  000324ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007f13f  00000000  00000000  0004386d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000c29ac  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001dec  00000000  00000000  000c29f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  000c47dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080022b4 	.word	0x080022b4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080022b4 	.word	0x080022b4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <clear_frame>:
}


// Fills the pointed to array with zeroes
void clear_frame(struct Colour *frame) {
	for (size_t i = 0; i < NUM_LEDS; i++) {
 8000220:	0002      	movs	r2, r0
		frame[i] = create_colour(0, 0, 0);
 8000222:	2300      	movs	r3, #0
 8000224:	321b      	adds	r2, #27
 8000226:	7003      	strb	r3, [r0, #0]
 8000228:	7043      	strb	r3, [r0, #1]
 800022a:	7083      	strb	r3, [r0, #2]
	for (size_t i = 0; i < NUM_LEDS; i++) {
 800022c:	3003      	adds	r0, #3
 800022e:	4290      	cmp	r0, r2
 8000230:	d1f9      	bne.n	8000226 <clear_frame+0x6>
	}
}
 8000232:	4770      	bx	lr

08000234 <set_colour_whole_frame>:


// Arrays are passed to functions as a pointer to that array.
// Functions modify the the original array, not a copy of it you pass in.
// Therefore there's nothing to return
void set_colour_whole_frame(struct Colour *frame, struct Colour desired_colour) {
 8000234:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000236:	0005      	movs	r5, r0
 8000238:	0004      	movs	r4, r0
 800023a:	9101      	str	r1, [sp, #4]
 800023c:	351b      	adds	r5, #27

	for (size_t i = 0; i < NUM_LEDS; i++){
		frame[i] = desired_colour;
 800023e:	0020      	movs	r0, r4
 8000240:	2203      	movs	r2, #3
 8000242:	a901      	add	r1, sp, #4
	for (size_t i = 0; i < NUM_LEDS; i++){
 8000244:	3403      	adds	r4, #3
		frame[i] = desired_colour;
 8000246:	f002 f82b 	bl	80022a0 <memcpy>
	for (size_t i = 0; i < NUM_LEDS; i++){
 800024a:	42ac      	cmp	r4, r5
 800024c:	d1f7      	bne.n	800023e <set_colour_whole_frame+0xa>
	}
}
 800024e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08000250 <send_frame>:

	uint32_t index = 0;    // Keeps track of our current place writing data to pwmData

	// Set first 300 elements of pwmData to 0% duty cycles to keep line low for the latch command (reset LEDs)
	for (uint16_t i = 0; i < 300; i++) {
		pwmData[index] = 0;
 8000250:	2296      	movs	r2, #150	@ 0x96
void send_frame(struct Colour *frame) {
 8000252:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		pwmData[index] = 0;
 8000254:	4c1c      	ldr	r4, [pc, #112]	@ (80002c8 <send_frame+0x78>)
void send_frame(struct Colour *frame) {
 8000256:	0005      	movs	r5, r0
		pwmData[index] = 0;
 8000258:	2100      	movs	r1, #0
 800025a:	0020      	movs	r0, r4
 800025c:	0092      	lsls	r2, r2, #2
 800025e:	f001 fff3 	bl	8002248 <memset>
				 ((uint32_t)frame[LED].Red   << 8 ) |
				 ((uint32_t)frame[LED].Blue));

		for (int bit = 23; bit >= 0; bit--) {    // for each bit of color values
			if (color & (1 << bit)) {
				pwmData[index] = 30;   // 50% duty cycle
 8000262:	231e      	movs	r3, #30
		pwmData[index] = 0;
 8000264:	2196      	movs	r1, #150	@ 0x96
 8000266:	0028      	movs	r0, r5
				pwmData[index] = 30;   // 50% duty cycle
 8000268:	469c      	mov	ip, r3
		pwmData[index] = 0;
 800026a:	0049      	lsls	r1, r1, #1
		for (int bit = 23; bit >= 0; bit--) {    // for each bit of color values
 800026c:	2517      	movs	r5, #23
		color = (((uint32_t)frame[LED].Green << 16) |
 800026e:	7843      	ldrb	r3, [r0, #1]
				 ((uint32_t)frame[LED].Red   << 8 ) |
 8000270:	7802      	ldrb	r2, [r0, #0]
		color = (((uint32_t)frame[LED].Green << 16) |
 8000272:	041b      	lsls	r3, r3, #16
				 ((uint32_t)frame[LED].Red   << 8 ) |
 8000274:	0212      	lsls	r2, r2, #8
		color = (((uint32_t)frame[LED].Green << 16) |
 8000276:	4313      	orrs	r3, r2
				 ((uint32_t)frame[LED].Blue));
 8000278:	7882      	ldrb	r2, [r0, #2]
		color = (((uint32_t)frame[LED].Green << 16) |
 800027a:	4313      	orrs	r3, r2
		for (int bit = 23; bit >= 0; bit--) {    // for each bit of color values
 800027c:	004a      	lsls	r2, r1, #1
 800027e:	18a2      	adds	r2, r4, r2
			if (color & (1 << bit)) {
 8000280:	2601      	movs	r6, #1
 8000282:	40ae      	lsls	r6, r5
			} else {
				pwmData[index] = 15;   // 25% duty cycle
 8000284:	270f      	movs	r7, #15
			if (color & (1 << bit)) {
 8000286:	4233      	tst	r3, r6
 8000288:	d000      	beq.n	800028c <send_frame+0x3c>
				pwmData[index] = 30;   // 50% duty cycle
 800028a:	4667      	mov	r7, ip
 800028c:	8017      	strh	r7, [r2, #0]
		for (int bit = 23; bit >= 0; bit--) {    // for each bit of color values
 800028e:	3202      	adds	r2, #2
 8000290:	3d01      	subs	r5, #1
 8000292:	d2f5      	bcs.n	8000280 <send_frame+0x30>
	for (uint32_t LED = 0; LED < NUM_LEDS; LED++) {     // for each LED
 8000294:	2381      	movs	r3, #129	@ 0x81
 8000296:	3118      	adds	r1, #24
 8000298:	3003      	adds	r0, #3
 800029a:	009b      	lsls	r3, r3, #2
 800029c:	4299      	cmp	r1, r3
 800029e:	d1e5      	bne.n	800026c <send_frame+0x1c>
		}
	}

	// send a bunch of 0% duty cycles to keep line low for the latch command
	for (uint16_t i = 0; i < 300; i++) {
		pwmData[index] = 0;
 80002a0:	2296      	movs	r2, #150	@ 0x96
 80002a2:	2100      	movs	r1, #0
 80002a4:	0092      	lsls	r2, r2, #2
 80002a6:	4809      	ldr	r0, [pc, #36]	@ (80002cc <send_frame+0x7c>)
 80002a8:	f001 ffce 	bl	8002248 <memset>
		index++;
	}

	// Start DMA and wait until it's done
	HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t*) pwmData, index);
 80002ac:	23cc      	movs	r3, #204	@ 0xcc
 80002ae:	0022      	movs	r2, r4
 80002b0:	009b      	lsls	r3, r3, #2
 80002b2:	2100      	movs	r1, #0
 80002b4:	4806      	ldr	r0, [pc, #24]	@ (80002d0 <send_frame+0x80>)
 80002b6:	f001 ff35 	bl	8002124 <HAL_TIM_PWM_Start_DMA>
	while (!FLAG_DataSent) {};
 80002ba:	4b06      	ldr	r3, [pc, #24]	@ (80002d4 <send_frame+0x84>)
 80002bc:	781a      	ldrb	r2, [r3, #0]
 80002be:	2a00      	cmp	r2, #0
 80002c0:	d0fc      	beq.n	80002bc <send_frame+0x6c>
	FLAG_DataSent = 0;
 80002c2:	2200      	movs	r2, #0
 80002c4:	701a      	strb	r2, [r3, #0]

}
 80002c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80002c8:	20000028 	.word	0x20000028
 80002cc:	20000430 	.word	0x20000430
 80002d0:	200006e8 	.word	0x200006e8
 80002d4:	20000688 	.word	0x20000688

080002d8 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
	FLAG_DataSent = 1;
 80002d8:	2201      	movs	r2, #1
 80002da:	4b01      	ldr	r3, [pc, #4]	@ (80002e0 <HAL_TIM_PWM_PulseFinishedCallback+0x8>)
 80002dc:	701a      	strb	r2, [r3, #0]
}
 80002de:	4770      	bx	lr
 80002e0:	20000688 	.word	0x20000688

080002e4 <Pattern_cycle_RGB>:

// Patterns
// Should be able to remove this section of the library
// In other words, nothing here should be core functionality

void Pattern_cycle_RGB(struct Colour *frame) {
 80002e4:	b570      	push	{r4, r5, r6, lr}
 80002e6:	0004      	movs	r4, r0
	while (1) {
		set_colour_whole_frame(frame, Red);
 80002e8:	4a21      	ldr	r2, [pc, #132]	@ (8000370 <Pattern_cycle_RGB+0x8c>)
 80002ea:	7853      	ldrb	r3, [r2, #1]
 80002ec:	7811      	ldrb	r1, [r2, #0]
 80002ee:	7895      	ldrb	r5, [r2, #2]
 80002f0:	021b      	lsls	r3, r3, #8
 80002f2:	430b      	orrs	r3, r1
 80002f4:	042d      	lsls	r5, r5, #16
 80002f6:	431d      	orrs	r5, r3
 80002f8:	0029      	movs	r1, r5
 80002fa:	0020      	movs	r0, r4
 80002fc:	f7ff ff9a 	bl	8000234 <set_colour_whole_frame>
		send_frame(frame);
 8000300:	0020      	movs	r0, r4
 8000302:	f7ff ffa5 	bl	8000250 <send_frame>
		if (FLAG_BTN) return;
 8000306:	4e1b      	ldr	r6, [pc, #108]	@ (8000374 <Pattern_cycle_RGB+0x90>)
 8000308:	7833      	ldrb	r3, [r6, #0]
 800030a:	2b00      	cmp	r3, #0
 800030c:	d12e      	bne.n	800036c <Pattern_cycle_RGB+0x88>
		HAL_Delay(500);
 800030e:	20fa      	movs	r0, #250	@ 0xfa
 8000310:	0040      	lsls	r0, r0, #1
 8000312:	f000 fb43 	bl	800099c <HAL_Delay>

		set_colour_whole_frame(frame, Green);
 8000316:	4a18      	ldr	r2, [pc, #96]	@ (8000378 <Pattern_cycle_RGB+0x94>)
 8000318:	0020      	movs	r0, r4
 800031a:	7853      	ldrb	r3, [r2, #1]
 800031c:	7811      	ldrb	r1, [r2, #0]
 800031e:	021b      	lsls	r3, r3, #8
 8000320:	430b      	orrs	r3, r1
 8000322:	7891      	ldrb	r1, [r2, #2]
 8000324:	0409      	lsls	r1, r1, #16
 8000326:	4319      	orrs	r1, r3
 8000328:	f7ff ff84 	bl	8000234 <set_colour_whole_frame>
		send_frame(frame);
 800032c:	0020      	movs	r0, r4
 800032e:	f7ff ff8f 	bl	8000250 <send_frame>
		if (FLAG_BTN) return;
 8000332:	7833      	ldrb	r3, [r6, #0]
 8000334:	2b00      	cmp	r3, #0
 8000336:	d119      	bne.n	800036c <Pattern_cycle_RGB+0x88>
		HAL_Delay(500);
 8000338:	20fa      	movs	r0, #250	@ 0xfa
 800033a:	0040      	lsls	r0, r0, #1
 800033c:	f000 fb2e 	bl	800099c <HAL_Delay>

		set_colour_whole_frame(frame, Blue);
 8000340:	4a0e      	ldr	r2, [pc, #56]	@ (800037c <Pattern_cycle_RGB+0x98>)
 8000342:	0020      	movs	r0, r4
 8000344:	7853      	ldrb	r3, [r2, #1]
 8000346:	7811      	ldrb	r1, [r2, #0]
 8000348:	021b      	lsls	r3, r3, #8
 800034a:	430b      	orrs	r3, r1
 800034c:	7891      	ldrb	r1, [r2, #2]
 800034e:	0409      	lsls	r1, r1, #16
 8000350:	4319      	orrs	r1, r3
 8000352:	f7ff ff6f 	bl	8000234 <set_colour_whole_frame>
		send_frame(frame);
 8000356:	0020      	movs	r0, r4
 8000358:	f7ff ff7a 	bl	8000250 <send_frame>
		if (FLAG_BTN) return;
 800035c:	7833      	ldrb	r3, [r6, #0]
 800035e:	2b00      	cmp	r3, #0
 8000360:	d104      	bne.n	800036c <Pattern_cycle_RGB+0x88>
		HAL_Delay(500);
 8000362:	20fa      	movs	r0, #250	@ 0xfa
 8000364:	0040      	lsls	r0, r0, #1
 8000366:	f000 fb19 	bl	800099c <HAL_Delay>
		set_colour_whole_frame(frame, Red);
 800036a:	e7c5      	b.n	80002f8 <Pattern_cycle_RGB+0x14>
	}
}
 800036c:	bd70      	pop	{r4, r5, r6, pc}
 800036e:	46c0      	nop			@ (mov r8, r8)
 8000370:	080022d2 	.word	0x080022d2
 8000374:	20000689 	.word	0x20000689
 8000378:	080022cf 	.word	0x080022cf
 800037c:	080022cc 	.word	0x080022cc

08000380 <Pattern_RainbowGradient>:



// implements a rainbow gradient as per
// https://en.wikipedia.org/wiki/HSL_and_HSV#/media/File:HSV-RGB-comparison.svg
void Pattern_RainbowGradient(struct Colour *frame) {
 8000380:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000382:	0005      	movs	r5, r0
 8000384:	b085      	sub	sp, #20
	while (1) {

		uint32_t delay = 2;

		// All red as starting point
		struct Colour current_colour = { .Red = 255, .Green = 0, .Blue = 0 };
 8000386:	23ff      	movs	r3, #255	@ 0xff
 8000388:	2600      	movs	r6, #0
 800038a:	ac03      	add	r4, sp, #12
 800038c:	8023      	strh	r3, [r4, #0]
 800038e:	70a6      	strb	r6, [r4, #2]
		set_colour_whole_frame(frame, current_colour);
 8000390:	0028      	movs	r0, r5
 8000392:	9903      	ldr	r1, [sp, #12]
 8000394:	f7ff ff4e 	bl	8000234 <set_colour_whole_frame>
		send_frame(frame);
 8000398:	0028      	movs	r0, r5
 800039a:	f7ff ff59 	bl	8000250 <send_frame>

		// R max, G increasing
		current_colour.Red = 255;
		current_colour.Blue = 0;
		for (int i = 0; i < 256; i++) {
			current_colour.Green = i;
 800039e:	7066      	strb	r6, [r4, #1]
			set_colour_whole_frame(frame, current_colour);
 80003a0:	6821      	ldr	r1, [r4, #0]
 80003a2:	0028      	movs	r0, r5
 80003a4:	f7ff ff46 	bl	8000234 <set_colour_whole_frame>
			send_frame(frame);
 80003a8:	0028      	movs	r0, r5
 80003aa:	f7ff ff51 	bl	8000250 <send_frame>
			HAL_Delay(delay);
 80003ae:	2002      	movs	r0, #2
 80003b0:	f000 faf4 	bl	800099c <HAL_Delay>
			if (FLAG_BTN) return;
 80003b4:	4b38      	ldr	r3, [pc, #224]	@ (8000498 <Pattern_RainbowGradient+0x118>)
 80003b6:	9301      	str	r3, [sp, #4]
 80003b8:	781b      	ldrb	r3, [r3, #0]
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d16a      	bne.n	8000494 <Pattern_RainbowGradient+0x114>
		for (int i = 0; i < 256; i++) {
 80003be:	3301      	adds	r3, #1
 80003c0:	3601      	adds	r6, #1
 80003c2:	33ff      	adds	r3, #255	@ 0xff
 80003c4:	429e      	cmp	r6, r3
 80003c6:	d1ea      	bne.n	800039e <Pattern_RainbowGradient+0x1e>
		}

		// G max, R decreasing
		current_colour.Green = 255;
 80003c8:	27ff      	movs	r7, #255	@ 0xff
 80003ca:	7067      	strb	r7, [r4, #1]
		current_colour.Blue = 0;
		for (int i = 0; i < 256; i++) {
			current_colour.Red = 255 - i;
 80003cc:	7027      	strb	r7, [r4, #0]
			set_colour_whole_frame(frame, current_colour);
 80003ce:	6821      	ldr	r1, [r4, #0]
 80003d0:	0028      	movs	r0, r5
 80003d2:	f7ff ff2f 	bl	8000234 <set_colour_whole_frame>
			send_frame(frame);
 80003d6:	0028      	movs	r0, r5
 80003d8:	f7ff ff3a 	bl	8000250 <send_frame>
			HAL_Delay(delay);
 80003dc:	2002      	movs	r0, #2
 80003de:	f000 fadd 	bl	800099c <HAL_Delay>
			if (FLAG_BTN) return;
 80003e2:	9b01      	ldr	r3, [sp, #4]
 80003e4:	781b      	ldrb	r3, [r3, #0]
 80003e6:	b2de      	uxtb	r6, r3
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d153      	bne.n	8000494 <Pattern_RainbowGradient+0x114>
		for (int i = 0; i < 256; i++) {
 80003ec:	3f01      	subs	r7, #1
 80003ee:	d2ed      	bcs.n	80003cc <Pattern_RainbowGradient+0x4c>
		}

		// G max, B increasing
		current_colour.Red = 0;
		current_colour.Green = 255;
		for (int i = 0; i < 256; i++) {
 80003f0:	2780      	movs	r7, #128	@ 0x80
		current_colour.Red = 0;
 80003f2:	7026      	strb	r6, [r4, #0]
		for (int i = 0; i < 256; i++) {
 80003f4:	007f      	lsls	r7, r7, #1
			current_colour.Blue = i;
 80003f6:	70a6      	strb	r6, [r4, #2]
			set_colour_whole_frame(frame, current_colour);
 80003f8:	6821      	ldr	r1, [r4, #0]
 80003fa:	0028      	movs	r0, r5
 80003fc:	f7ff ff1a 	bl	8000234 <set_colour_whole_frame>
			send_frame(frame);
 8000400:	0028      	movs	r0, r5
 8000402:	f7ff ff25 	bl	8000250 <send_frame>
			HAL_Delay(delay);
 8000406:	2002      	movs	r0, #2
 8000408:	f000 fac8 	bl	800099c <HAL_Delay>
			if (FLAG_BTN) return;
 800040c:	9b01      	ldr	r3, [sp, #4]
 800040e:	781b      	ldrb	r3, [r3, #0]
 8000410:	2b00      	cmp	r3, #0
 8000412:	d13f      	bne.n	8000494 <Pattern_RainbowGradient+0x114>
		for (int i = 0; i < 256; i++) {
 8000414:	3601      	adds	r6, #1
 8000416:	42be      	cmp	r6, r7
 8000418:	d1ed      	bne.n	80003f6 <Pattern_RainbowGradient+0x76>
		}

		// B max, G decreasing
		current_colour.Red = 0;
		current_colour.Blue = 255;
 800041a:	27ff      	movs	r7, #255	@ 0xff
 800041c:	70a7      	strb	r7, [r4, #2]
		for (int i = 0; i < 256; i++) {
			current_colour.Green = 255 - i;
 800041e:	7067      	strb	r7, [r4, #1]
			set_colour_whole_frame(frame, current_colour);
 8000420:	6821      	ldr	r1, [r4, #0]
 8000422:	0028      	movs	r0, r5
 8000424:	f7ff ff06 	bl	8000234 <set_colour_whole_frame>
			send_frame(frame);
 8000428:	0028      	movs	r0, r5
 800042a:	f7ff ff11 	bl	8000250 <send_frame>
			HAL_Delay(delay);
 800042e:	2002      	movs	r0, #2
 8000430:	f000 fab4 	bl	800099c <HAL_Delay>
			if (FLAG_BTN) return;
 8000434:	9b01      	ldr	r3, [sp, #4]
 8000436:	781b      	ldrb	r3, [r3, #0]
 8000438:	b2de      	uxtb	r6, r3
 800043a:	2b00      	cmp	r3, #0
 800043c:	d12a      	bne.n	8000494 <Pattern_RainbowGradient+0x114>
		for (int i = 0; i < 256; i++) {
 800043e:	3f01      	subs	r7, #1
 8000440:	d2ed      	bcs.n	800041e <Pattern_RainbowGradient+0x9e>
		}

		// B max, R increasing
		current_colour.Green = 0;
		current_colour.Blue = 255;
		for (int i = 0; i < 256; i++) {
 8000442:	2780      	movs	r7, #128	@ 0x80
		current_colour.Green = 0;
 8000444:	7066      	strb	r6, [r4, #1]
		for (int i = 0; i < 256; i++) {
 8000446:	007f      	lsls	r7, r7, #1
			current_colour.Red = i;
 8000448:	7026      	strb	r6, [r4, #0]
			set_colour_whole_frame(frame, current_colour);
 800044a:	6821      	ldr	r1, [r4, #0]
 800044c:	0028      	movs	r0, r5
 800044e:	f7ff fef1 	bl	8000234 <set_colour_whole_frame>
			send_frame(frame);
 8000452:	0028      	movs	r0, r5
 8000454:	f7ff fefc 	bl	8000250 <send_frame>
			HAL_Delay(delay);
 8000458:	2002      	movs	r0, #2
 800045a:	f000 fa9f 	bl	800099c <HAL_Delay>
			if (FLAG_BTN) return;
 800045e:	9b01      	ldr	r3, [sp, #4]
 8000460:	781b      	ldrb	r3, [r3, #0]
 8000462:	2b00      	cmp	r3, #0
 8000464:	d116      	bne.n	8000494 <Pattern_RainbowGradient+0x114>
		for (int i = 0; i < 256; i++) {
 8000466:	3601      	adds	r6, #1
 8000468:	42be      	cmp	r6, r7
 800046a:	d1ed      	bne.n	8000448 <Pattern_RainbowGradient+0xc8>
		}

		// R max, B decreasing
		current_colour.Red = 255;
 800046c:	26ff      	movs	r6, #255	@ 0xff
 800046e:	7026      	strb	r6, [r4, #0]
		current_colour.Green = 0;
		for (int i = 0; i < 256; i++) {
			current_colour.Blue = 255 - i;
 8000470:	70a6      	strb	r6, [r4, #2]
			set_colour_whole_frame(frame, current_colour);
 8000472:	6821      	ldr	r1, [r4, #0]
 8000474:	0028      	movs	r0, r5
 8000476:	f7ff fedd 	bl	8000234 <set_colour_whole_frame>
			send_frame(frame);
 800047a:	0028      	movs	r0, r5
 800047c:	f7ff fee8 	bl	8000250 <send_frame>
			HAL_Delay(delay);
 8000480:	2002      	movs	r0, #2
 8000482:	f000 fa8b 	bl	800099c <HAL_Delay>
			if (FLAG_BTN) return;
 8000486:	9b01      	ldr	r3, [sp, #4]
 8000488:	781b      	ldrb	r3, [r3, #0]
 800048a:	2b00      	cmp	r3, #0
 800048c:	d102      	bne.n	8000494 <Pattern_RainbowGradient+0x114>
		for (int i = 0; i < 256; i++) {
 800048e:	3e01      	subs	r6, #1
 8000490:	d2ee      	bcs.n	8000470 <Pattern_RainbowGradient+0xf0>
 8000492:	e778      	b.n	8000386 <Pattern_RainbowGradient+0x6>
		}
	}
}
 8000494:	b005      	add	sp, #20
 8000496:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000498:	20000689 	.word	0x20000689

0800049c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800049c:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 800049e:	2507      	movs	r5, #7
 80004a0:	2401      	movs	r4, #1
{
 80004a2:	b08d      	sub	sp, #52	@ 0x34
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004a4:	2218      	movs	r2, #24
 80004a6:	2100      	movs	r1, #0
 80004a8:	a806      	add	r0, sp, #24
 80004aa:	f001 fecd 	bl	8002248 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004ae:	2214      	movs	r2, #20
 80004b0:	2100      	movs	r1, #0
 80004b2:	4668      	mov	r0, sp
 80004b4:	f001 fec8 	bl	8002248 <memset>
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 80004b8:	4a11      	ldr	r2, [pc, #68]	@ (8000500 <SystemClock_Config+0x64>)
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004ba:	a805      	add	r0, sp, #20
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 80004bc:	6813      	ldr	r3, [r2, #0]
 80004be:	43ab      	bics	r3, r5
 80004c0:	4323      	orrs	r3, r4
 80004c2:	6013      	str	r3, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004c4:	2302      	movs	r3, #2
 80004c6:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004c8:	33fe      	adds	r3, #254	@ 0xfe
 80004ca:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80004cc:	2300      	movs	r3, #0
 80004ce:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004d0:	3340      	adds	r3, #64	@ 0x40
 80004d2:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004d4:	f000 ff00 	bl	80012d8 <HAL_RCC_OscConfig>
 80004d8:	2800      	cmp	r0, #0
 80004da:	d001      	beq.n	80004e0 <SystemClock_Config+0x44>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004dc:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004de:	e7fe      	b.n	80004de <SystemClock_Config+0x42>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004e0:	9001      	str	r0, [sp, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80004e2:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80004e4:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80004e6:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004e8:	0021      	movs	r1, r4
 80004ea:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004ec:	9500      	str	r5, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004ee:	f001 f84f 	bl	8001590 <HAL_RCC_ClockConfig>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	d001      	beq.n	80004fa <SystemClock_Config+0x5e>
 80004f6:	b672      	cpsid	i
  while (1)
 80004f8:	e7fe      	b.n	80004f8 <SystemClock_Config+0x5c>
}
 80004fa:	b00d      	add	sp, #52	@ 0x34
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	46c0      	nop			@ (mov r8, r8)
 8000500:	40022000 	.word	0x40022000

08000504 <main>:
{
 8000504:	b570      	push	{r4, r5, r6, lr}
 8000506:	b09e      	sub	sp, #120	@ 0x78
  HAL_Init();
 8000508:	f000 fa2a 	bl	8000960 <HAL_Init>
  SystemClock_Config();
 800050c:	f7ff ffc6 	bl	800049c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000510:	220c      	movs	r2, #12
 8000512:	2100      	movs	r1, #0
 8000514:	a813      	add	r0, sp, #76	@ 0x4c
 8000516:	f001 fe97 	bl	8002248 <memset>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800051a:	2202      	movs	r2, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800051c:	2601      	movs	r6, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800051e:	4c6f      	ldr	r4, [pc, #444]	@ (80006dc <main+0x1d8>)
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000520:	486f      	ldr	r0, [pc, #444]	@ (80006e0 <main+0x1dc>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000522:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000524:	a911      	add	r1, sp, #68	@ 0x44
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000526:	4313      	orrs	r3, r2
 8000528:	6363      	str	r3, [r4, #52]	@ 0x34
 800052a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800052c:	4013      	ands	r3, r2
 800052e:	9301      	str	r3, [sp, #4]
 8000530:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000532:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000534:	4333      	orrs	r3, r6
 8000536:	6363      	str	r3, [r4, #52]	@ 0x34
 8000538:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800053a:	4033      	ands	r3, r6
 800053c:	9302      	str	r3, [sp, #8]
 800053e:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000540:	2380      	movs	r3, #128	@ 0x80
 8000542:	9311      	str	r3, [sp, #68]	@ 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000544:	4b67      	ldr	r3, [pc, #412]	@ (80006e4 <main+0x1e0>)
 8000546:	9312      	str	r3, [sp, #72]	@ 0x48
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000548:	f000 fdfc 	bl	8001144 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800054c:	2200      	movs	r2, #0
 800054e:	2007      	movs	r0, #7
 8000550:	0011      	movs	r1, r2
 8000552:	f000 fc77 	bl	8000e44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000556:	2007      	movs	r0, #7
 8000558:	f000 fc9e 	bl	8000e98 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800055c:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 800055e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000560:	0011      	movs	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000562:	4333      	orrs	r3, r6
 8000564:	63a3      	str	r3, [r4, #56]	@ 0x38
 8000566:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000568:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 800056a:	4033      	ands	r3, r6
 800056c:	9300      	str	r3, [sp, #0]
 800056e:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000570:	f000 fc68 	bl	8000e44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000574:	2009      	movs	r0, #9
 8000576:	f000 fc8f 	bl	8000e98 <HAL_NVIC_EnableIRQ>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800057a:	2210      	movs	r2, #16
 800057c:	2100      	movs	r1, #0
 800057e:	a806      	add	r0, sp, #24
 8000580:	f001 fe62 	bl	8002248 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000584:	220c      	movs	r2, #12
 8000586:	2100      	movs	r1, #0
 8000588:	a803      	add	r0, sp, #12
 800058a:	f001 fe5d 	bl	8002248 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800058e:	221c      	movs	r2, #28
 8000590:	2100      	movs	r1, #0
 8000592:	a80a      	add	r0, sp, #40	@ 0x28
 8000594:	f001 fe58 	bl	8002248 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000598:	2234      	movs	r2, #52	@ 0x34
 800059a:	2100      	movs	r1, #0
 800059c:	a811      	add	r0, sp, #68	@ 0x44
 800059e:	f001 fe53 	bl	8002248 <memset>
  htim1.Instance = TIM1;
 80005a2:	4c51      	ldr	r4, [pc, #324]	@ (80006e8 <main+0x1e4>)
 80005a4:	4b51      	ldr	r3, [pc, #324]	@ (80006ec <main+0x1e8>)
  htim1.Init.Period = 60-1;
 80005a6:	223b      	movs	r2, #59	@ 0x3b
  htim1.Instance = TIM1;
 80005a8:	6023      	str	r3, [r4, #0]
  htim1.Init.Prescaler = 0;
 80005aa:	2300      	movs	r3, #0
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80005ac:	0020      	movs	r0, r4
  htim1.Init.Prescaler = 0;
 80005ae:	6063      	str	r3, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005b0:	60a3      	str	r3, [r4, #8]
  htim1.Init.Period = 60-1;
 80005b2:	60e2      	str	r2, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005b4:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 80005b6:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005b8:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80005ba:	f001 faf7 	bl	8001bac <HAL_TIM_Base_Init>
 80005be:	2800      	cmp	r0, #0
 80005c0:	d001      	beq.n	80005c6 <main+0xc2>
 80005c2:	b672      	cpsid	i
  while (1)
 80005c4:	e7fe      	b.n	80005c4 <main+0xc0>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005c6:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80005c8:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005ca:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80005cc:	a906      	add	r1, sp, #24
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005ce:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80005d0:	f001 fc0e 	bl	8001df0 <HAL_TIM_ConfigClockSource>
 80005d4:	2800      	cmp	r0, #0
 80005d6:	d001      	beq.n	80005dc <main+0xd8>
 80005d8:	b672      	cpsid	i
  while (1)
 80005da:	e7fe      	b.n	80005da <main+0xd6>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80005dc:	0020      	movs	r0, r4
 80005de:	f001 fb0f 	bl	8001c00 <HAL_TIM_PWM_Init>
 80005e2:	2800      	cmp	r0, #0
 80005e4:	d001      	beq.n	80005ea <main+0xe6>
 80005e6:	b672      	cpsid	i
  while (1)
 80005e8:	e7fe      	b.n	80005e8 <main+0xe4>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005ea:	9003      	str	r0, [sp, #12]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80005ec:	9004      	str	r0, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005ee:	9005      	str	r0, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80005f0:	a903      	add	r1, sp, #12
 80005f2:	0020      	movs	r0, r4
 80005f4:	f001 fd9a 	bl	800212c <HAL_TIMEx_MasterConfigSynchronization>
 80005f8:	1e02      	subs	r2, r0, #0
 80005fa:	d001      	beq.n	8000600 <main+0xfc>
 80005fc:	b672      	cpsid	i
  while (1)
 80005fe:	e7fe      	b.n	80005fe <main+0xfa>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000600:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.Pulse = 0;
 8000602:	900b      	str	r0, [sp, #44]	@ 0x2c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000604:	900c      	str	r0, [sp, #48]	@ 0x30
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000606:	900d      	str	r0, [sp, #52]	@ 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000608:	900e      	str	r0, [sp, #56]	@ 0x38
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800060a:	900f      	str	r0, [sp, #60]	@ 0x3c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800060c:	9010      	str	r0, [sp, #64]	@ 0x40
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800060e:	a90a      	add	r1, sp, #40	@ 0x28
 8000610:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000612:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000614:	f001 fb5a 	bl	8001ccc <HAL_TIM_PWM_ConfigChannel>
 8000618:	2800      	cmp	r0, #0
 800061a:	d001      	beq.n	8000620 <main+0x11c>
 800061c:	b672      	cpsid	i
  while (1)
 800061e:	e7fe      	b.n	800061e <main+0x11a>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000620:	2380      	movs	r3, #128	@ 0x80
 8000622:	019b      	lsls	r3, r3, #6
 8000624:	9316      	str	r3, [sp, #88]	@ 0x58
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000626:	2380      	movs	r3, #128	@ 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000628:	9011      	str	r0, [sp, #68]	@ 0x44
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800062a:	9012      	str	r0, [sp, #72]	@ 0x48
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800062c:	9013      	str	r0, [sp, #76]	@ 0x4c
  sBreakDeadTimeConfig.DeadTime = 0;
 800062e:	9014      	str	r0, [sp, #80]	@ 0x50
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000630:	9015      	str	r0, [sp, #84]	@ 0x54
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000632:	9017      	str	r0, [sp, #92]	@ 0x5c
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000634:	9018      	str	r0, [sp, #96]	@ 0x60
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000636:	9019      	str	r0, [sp, #100]	@ 0x64
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000638:	049b      	lsls	r3, r3, #18
  sBreakDeadTimeConfig.Break2Filter = 0;
 800063a:	901b      	str	r0, [sp, #108]	@ 0x6c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800063c:	901c      	str	r0, [sp, #112]	@ 0x70
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800063e:	901d      	str	r0, [sp, #116]	@ 0x74
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000640:	a911      	add	r1, sp, #68	@ 0x44
 8000642:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000644:	931a      	str	r3, [sp, #104]	@ 0x68
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000646:	f001 fda1 	bl	800218c <HAL_TIMEx_ConfigBreakDeadTime>
 800064a:	1e05      	subs	r5, r0, #0
 800064c:	d001      	beq.n	8000652 <main+0x14e>
 800064e:	b672      	cpsid	i
  while (1)
 8000650:	e7fe      	b.n	8000650 <main+0x14c>
  HAL_TIM_MspPostInit(&htim1);
 8000652:	0020      	movs	r0, r4
 8000654:	f000 f8ea 	bl	800082c <HAL_TIM_MspPostInit>
  ADC_ChannelConfTypeDef sConfig = {0};
 8000658:	220c      	movs	r2, #12
 800065a:	0029      	movs	r1, r5
 800065c:	a811      	add	r0, sp, #68	@ 0x44
 800065e:	f001 fdf3 	bl	8002248 <memset>
  hadc1.Instance = ADC1;
 8000662:	4c23      	ldr	r4, [pc, #140]	@ (80006f0 <main+0x1ec>)
 8000664:	4b23      	ldr	r3, [pc, #140]	@ (80006f4 <main+0x1f0>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000666:	0020      	movs	r0, r4
  hadc1.Instance = ADC1;
 8000668:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800066a:	2380      	movs	r3, #128	@ 0x80
 800066c:	05db      	lsls	r3, r3, #23
 800066e:	6063      	str	r3, [r4, #4]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8000670:	2380      	movs	r3, #128	@ 0x80
 8000672:	061b      	lsls	r3, r3, #24
 8000674:	6123      	str	r3, [r4, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000676:	2304      	movs	r3, #4
 8000678:	6163      	str	r3, [r4, #20]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800067a:	1c63      	adds	r3, r4, #1
 800067c:	77dd      	strb	r5, [r3, #31]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800067e:	0023      	movs	r3, r4
 8000680:	332c      	adds	r3, #44	@ 0x2c
 8000682:	701d      	strb	r5, [r3, #0]
  hadc1.Init.OversamplingMode = DISABLE;
 8000684:	0023      	movs	r3, r4
 8000686:	333c      	adds	r3, #60	@ 0x3c
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000688:	60a5      	str	r5, [r4, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800068a:	60e5      	str	r5, [r4, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800068c:	8325      	strh	r5, [r4, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800068e:	76a5      	strb	r5, [r4, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000690:	61e6      	str	r6, [r4, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000692:	6265      	str	r5, [r4, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000694:	62a5      	str	r5, [r4, #40]	@ 0x28
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000696:	6325      	str	r5, [r4, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000698:	6365      	str	r5, [r4, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800069a:	701d      	strb	r5, [r3, #0]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800069c:	64e5      	str	r5, [r4, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800069e:	f000 f99d 	bl	80009dc <HAL_ADC_Init>
 80006a2:	2800      	cmp	r0, #0
 80006a4:	d001      	beq.n	80006aa <main+0x1a6>
 80006a6:	b672      	cpsid	i
  while (1)
 80006a8:	e7fe      	b.n	80006a8 <main+0x1a4>
  sConfig.Channel = ADC_CHANNEL_12;
 80006aa:	4b13      	ldr	r3, [pc, #76]	@ (80006f8 <main+0x1f4>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006ac:	0020      	movs	r0, r4
 80006ae:	a911      	add	r1, sp, #68	@ 0x44
  sConfig.Channel = ADC_CHANNEL_12;
 80006b0:	9311      	str	r3, [sp, #68]	@ 0x44
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80006b2:	9612      	str	r6, [sp, #72]	@ 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006b4:	f000 faa2 	bl	8000bfc <HAL_ADC_ConfigChannel>
 80006b8:	2800      	cmp	r0, #0
 80006ba:	d001      	beq.n	80006c0 <main+0x1bc>
 80006bc:	b672      	cpsid	i
  while (1)
 80006be:	e7fe      	b.n	80006be <main+0x1ba>
  clear_frame(frame);
 80006c0:	a811      	add	r0, sp, #68	@ 0x44
 80006c2:	f7ff fdad 	bl	8000220 <clear_frame>
		FLAG_BTN = 0;
 80006c6:	2500      	movs	r5, #0
		Pattern_RainbowGradient(frame);
 80006c8:	a811      	add	r0, sp, #68	@ 0x44
 80006ca:	f7ff fe59 	bl	8000380 <Pattern_RainbowGradient>
		FLAG_BTN = 0;
 80006ce:	4c0b      	ldr	r4, [pc, #44]	@ (80006fc <main+0x1f8>)
		Pattern_cycle_RGB(frame);
 80006d0:	a811      	add	r0, sp, #68	@ 0x44
		FLAG_BTN = 0;
 80006d2:	7025      	strb	r5, [r4, #0]
		Pattern_cycle_RGB(frame);
 80006d4:	f7ff fe06 	bl	80002e4 <Pattern_cycle_RGB>
		FLAG_BTN = 0;
 80006d8:	7025      	strb	r5, [r4, #0]
	while (1) {
 80006da:	e7f4      	b.n	80006c6 <main+0x1c2>
 80006dc:	40021000 	.word	0x40021000
 80006e0:	50000400 	.word	0x50000400
 80006e4:	10110000 	.word	0x10110000
 80006e8:	200006e8 	.word	0x200006e8
 80006ec:	40012c00 	.word	0x40012c00
 80006f0:	20000734 	.word	0x20000734
 80006f4:	40012400 	.word	0x40012400
 80006f8:	30001000 	.word	0x30001000
 80006fc:	20000689 	.word	0x20000689

08000700 <HAL_GPIO_EXTI_Rising_Callback>:
	if (GPIO_Pin == GPIO_PIN_7) {
 8000700:	2880      	cmp	r0, #128	@ 0x80
 8000702:	d103      	bne.n	800070c <HAL_GPIO_EXTI_Rising_Callback+0xc>
		FLAG_BTN = 1;
 8000704:	2201      	movs	r2, #1
 8000706:	4b02      	ldr	r3, [pc, #8]	@ (8000710 <HAL_GPIO_EXTI_Rising_Callback+0x10>)
 8000708:	701a      	strb	r2, [r3, #0]
}
 800070a:	4770      	bx	lr
		__NOP();
 800070c:	46c0      	nop			@ (mov r8, r8)
}
 800070e:	e7fc      	b.n	800070a <HAL_GPIO_EXTI_Rising_Callback+0xa>
 8000710:	20000689 	.word	0x20000689

08000714 <Error_Handler>:
 8000714:	b672      	cpsid	i
  while (1)
 8000716:	e7fe      	b.n	8000716 <Error_Handler+0x2>

08000718 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000718:	2101      	movs	r1, #1
 800071a:	4b0a      	ldr	r3, [pc, #40]	@ (8000744 <HAL_MspInit+0x2c>)
{
 800071c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800071e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000720:	430a      	orrs	r2, r1
 8000722:	641a      	str	r2, [r3, #64]	@ 0x40
 8000724:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000726:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8000728:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800072a:	9200      	str	r2, [sp, #0]
 800072c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800072e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000730:	0549      	lsls	r1, r1, #21
 8000732:	430a      	orrs	r2, r1
 8000734:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000736:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000738:	400b      	ands	r3, r1
 800073a:	9301      	str	r3, [sp, #4]
 800073c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800073e:	b002      	add	sp, #8
 8000740:	4770      	bx	lr
 8000742:	46c0      	nop			@ (mov r8, r8)
 8000744:	40021000 	.word	0x40021000

08000748 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000748:	b510      	push	{r4, lr}
 800074a:	0004      	movs	r4, r0
 800074c:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074e:	2214      	movs	r2, #20
 8000750:	2100      	movs	r1, #0
 8000752:	a802      	add	r0, sp, #8
 8000754:	f001 fd78 	bl	8002248 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000758:	221c      	movs	r2, #28
 800075a:	2100      	movs	r1, #0
 800075c:	a807      	add	r0, sp, #28
 800075e:	f001 fd73 	bl	8002248 <memset>
  if(hadc->Instance==ADC1)
 8000762:	4b16      	ldr	r3, [pc, #88]	@ (80007bc <HAL_ADC_MspInit+0x74>)
 8000764:	6822      	ldr	r2, [r4, #0]
 8000766:	429a      	cmp	r2, r3
 8000768:	d126      	bne.n	80007b8 <HAL_ADC_MspInit+0x70>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800076a:	2320      	movs	r3, #32
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800076c:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800076e:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000770:	f000 ffba 	bl	80016e8 <HAL_RCCEx_PeriphCLKConfig>
 8000774:	2800      	cmp	r0, #0
 8000776:	d001      	beq.n	800077c <HAL_ADC_MspInit+0x34>
    {
      Error_Handler();
 8000778:	f7ff ffcc 	bl	8000714 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800077c:	2180      	movs	r1, #128	@ 0x80
 800077e:	4b10      	ldr	r3, [pc, #64]	@ (80007c0 <HAL_ADC_MspInit+0x78>)
 8000780:	0349      	lsls	r1, r1, #13
 8000782:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    PA12 [PA10]     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000784:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_ADC_CLK_ENABLE();
 8000786:	430a      	orrs	r2, r1
 8000788:	641a      	str	r2, [r3, #64]	@ 0x40
 800078a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800078c:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC_CLK_ENABLE();
 800078e:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000790:	2101      	movs	r1, #1
    __HAL_RCC_ADC_CLK_ENABLE();
 8000792:	9200      	str	r2, [sp, #0]
 8000794:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000796:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000798:	430a      	orrs	r2, r1
 800079a:	635a      	str	r2, [r3, #52]	@ 0x34
 800079c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800079e:	400b      	ands	r3, r1
 80007a0:	9301      	str	r3, [sp, #4]
 80007a2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80007a4:	2380      	movs	r3, #128	@ 0x80
 80007a6:	015b      	lsls	r3, r3, #5
 80007a8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007aa:	2303      	movs	r3, #3
 80007ac:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ae:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b0:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b2:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b4:	f000 fcc6 	bl	8001144 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80007b8:	b00e      	add	sp, #56	@ 0x38
 80007ba:	bd10      	pop	{r4, pc}
 80007bc:	40012400 	.word	0x40012400
 80007c0:	40021000 	.word	0x40021000

080007c4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80007c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(htim_base->Instance==TIM1)
 80007c6:	4b15      	ldr	r3, [pc, #84]	@ (800081c <HAL_TIM_Base_MspInit+0x58>)
 80007c8:	6802      	ldr	r2, [r0, #0]
{
 80007ca:	0005      	movs	r5, r0
  if(htim_base->Instance==TIM1)
 80007cc:	429a      	cmp	r2, r3
 80007ce:	d124      	bne.n	800081a <HAL_TIM_Base_MspInit+0x56>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80007d0:	2180      	movs	r1, #128	@ 0x80
 80007d2:	4b13      	ldr	r3, [pc, #76]	@ (8000820 <HAL_TIM_Base_MspInit+0x5c>)
 80007d4:	0109      	lsls	r1, r1, #4
 80007d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel1;
 80007d8:	4c12      	ldr	r4, [pc, #72]	@ (8000824 <HAL_TIM_Base_MspInit+0x60>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 80007da:	430a      	orrs	r2, r1
 80007dc:	641a      	str	r2, [r3, #64]	@ 0x40
 80007de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80007e0:	2280      	movs	r2, #128	@ 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 80007e2:	400b      	ands	r3, r1
 80007e4:	9301      	str	r3, [sp, #4]
 80007e6:	9b01      	ldr	r3, [sp, #4]
    hdma_tim1_ch1.Instance = DMA1_Channel1;
 80007e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000828 <HAL_TIM_Base_MspInit+0x64>)
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80007ea:	6122      	str	r2, [r4, #16]
    hdma_tim1_ch1.Instance = DMA1_Channel1;
 80007ec:	6023      	str	r3, [r4, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
 80007ee:	2314      	movs	r3, #20
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80007f0:	1892      	adds	r2, r2, r2
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
 80007f2:	6063      	str	r3, [r4, #4]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80007f4:	6162      	str	r2, [r4, #20]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80007f6:	3b04      	subs	r3, #4
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80007f8:	2280      	movs	r2, #128	@ 0x80
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80007fa:	60a3      	str	r3, [r4, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80007fc:	2300      	movs	r3, #0
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80007fe:	00d2      	lsls	r2, r2, #3
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8000800:	0020      	movs	r0, r4
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000802:	60e3      	str	r3, [r4, #12]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000804:	61a2      	str	r2, [r4, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8000806:	61e3      	str	r3, [r4, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000808:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800080a:	f000 fba5 	bl	8000f58 <HAL_DMA_Init>
 800080e:	2800      	cmp	r0, #0
 8000810:	d001      	beq.n	8000816 <HAL_TIM_Base_MspInit+0x52>
    {
      Error_Handler();
 8000812:	f7ff ff7f 	bl	8000714 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8000816:	626c      	str	r4, [r5, #36]	@ 0x24
 8000818:	62a5      	str	r5, [r4, #40]	@ 0x28

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800081a:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 800081c:	40012c00 	.word	0x40012c00
 8000820:	40021000 	.word	0x40021000
 8000824:	2000068c 	.word	0x2000068c
 8000828:	40020008 	.word	0x40020008

0800082c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800082c:	b510      	push	{r4, lr}
 800082e:	0004      	movs	r4, r0
 8000830:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000832:	2214      	movs	r2, #20
 8000834:	2100      	movs	r1, #0
 8000836:	a801      	add	r0, sp, #4
 8000838:	f001 fd06 	bl	8002248 <memset>
  if(htim->Instance==TIM1)
 800083c:	4b0e      	ldr	r3, [pc, #56]	@ (8000878 <HAL_TIM_MspPostInit+0x4c>)
 800083e:	6822      	ldr	r2, [r4, #0]
 8000840:	429a      	cmp	r2, r3
 8000842:	d117      	bne.n	8000874 <HAL_TIM_MspPostInit+0x48>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000844:	2101      	movs	r1, #1
 8000846:	4b0d      	ldr	r3, [pc, #52]	@ (800087c <HAL_TIM_MspPostInit+0x50>)
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000848:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800084a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800084c:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800084e:	430a      	orrs	r2, r1
 8000850:	635a      	str	r2, [r3, #52]	@ 0x34
 8000852:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000854:	400b      	ands	r3, r1
 8000856:	9300      	str	r3, [sp, #0]
 8000858:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800085a:	2380      	movs	r3, #128	@ 0x80
 800085c:	005b      	lsls	r3, r3, #1
 800085e:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000860:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000862:	3bfe      	subs	r3, #254	@ 0xfe
 8000864:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000866:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000868:	f000 fc6c 	bl	8001144 <HAL_GPIO_Init>

    HAL_SYSCFG_SetPinBinding(HAL_BIND_SO8_PIN5_PA8);
 800086c:	20c0      	movs	r0, #192	@ 0xc0
 800086e:	0380      	lsls	r0, r0, #14
 8000870:	f000 f8a6 	bl	80009c0 <HAL_SYSCFG_SetPinBinding>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000874:	b006      	add	sp, #24
 8000876:	bd10      	pop	{r4, pc}
 8000878:	40012c00 	.word	0x40012c00
 800087c:	40021000 	.word	0x40021000

08000880 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000880:	e7fe      	b.n	8000880 <NMI_Handler>

08000882 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000882:	e7fe      	b.n	8000882 <HardFault_Handler>

08000884 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000884:	4770      	bx	lr

08000886 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000886:	4770      	bx	lr

08000888 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000888:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800088a:	f000 f875 	bl	8000978 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800088e:	bd10      	pop	{r4, pc}

08000890 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000890:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8000892:	2080      	movs	r0, #128	@ 0x80
 8000894:	f000 fd0c 	bl	80012b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000898:	bd10      	pop	{r4, pc}
	...

0800089c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800089c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 800089e:	4802      	ldr	r0, [pc, #8]	@ (80008a8 <DMA1_Channel1_IRQHandler+0xc>)
 80008a0:	f000 fbfc 	bl	800109c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80008a4:	bd10      	pop	{r4, pc}
 80008a6:	46c0      	nop			@ (mov r8, r8)
 80008a8:	2000068c 	.word	0x2000068c

080008ac <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80008ac:	2280      	movs	r2, #128	@ 0x80
 80008ae:	4b02      	ldr	r3, [pc, #8]	@ (80008b8 <SystemInit+0xc>)
 80008b0:	0512      	lsls	r2, r2, #20
 80008b2:	609a      	str	r2, [r3, #8]
#endif
}
 80008b4:	4770      	bx	lr
 80008b6:	46c0      	nop			@ (mov r8, r8)
 80008b8:	e000ed00 	.word	0xe000ed00

080008bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008bc:	480d      	ldr	r0, [pc, #52]	@ (80008f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008be:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008c0:	f7ff fff4 	bl	80008ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80008c4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80008c6:	e003      	b.n	80008d0 <LoopCopyDataInit>

080008c8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80008c8:	4b0b      	ldr	r3, [pc, #44]	@ (80008f8 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80008ca:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80008cc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80008ce:	3104      	adds	r1, #4

080008d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80008d0:	480a      	ldr	r0, [pc, #40]	@ (80008fc <LoopForever+0xa>)
  ldr r3, =_edata
 80008d2:	4b0b      	ldr	r3, [pc, #44]	@ (8000900 <LoopForever+0xe>)
  adds r2, r0, r1
 80008d4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80008d6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80008d8:	d3f6      	bcc.n	80008c8 <CopyDataInit>
  ldr r2, =_sbss
 80008da:	4a0a      	ldr	r2, [pc, #40]	@ (8000904 <LoopForever+0x12>)
  b LoopFillZerobss
 80008dc:	e002      	b.n	80008e4 <LoopFillZerobss>

080008de <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80008de:	2300      	movs	r3, #0
  str  r3, [r2]
 80008e0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008e2:	3204      	adds	r2, #4

080008e4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80008e4:	4b08      	ldr	r3, [pc, #32]	@ (8000908 <LoopForever+0x16>)
  cmp r2, r3
 80008e6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80008e8:	d3f9      	bcc.n	80008de <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80008ea:	f001 fcb5 	bl	8002258 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008ee:	f7ff fe09 	bl	8000504 <main>

080008f2 <LoopForever>:

LoopForever:
    b LoopForever
 80008f2:	e7fe      	b.n	80008f2 <LoopForever>
  ldr   r0, =_estack
 80008f4:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 80008f8:	08002320 	.word	0x08002320
  ldr r0, =_sdata
 80008fc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000900:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000904:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000908:	2000079c 	.word	0x2000079c

0800090c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800090c:	e7fe      	b.n	800090c <ADC1_IRQHandler>
	...

08000910 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000910:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 8000912:	4b10      	ldr	r3, [pc, #64]	@ (8000954 <HAL_InitTick+0x44>)
{
 8000914:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0UL)
 8000916:	7819      	ldrb	r1, [r3, #0]
 8000918:	2900      	cmp	r1, #0
 800091a:	d101      	bne.n	8000920 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 800091c:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 800091e:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000920:	20fa      	movs	r0, #250	@ 0xfa
 8000922:	0080      	lsls	r0, r0, #2
 8000924:	f7ff fbf0 	bl	8000108 <__udivsi3>
 8000928:	4c0b      	ldr	r4, [pc, #44]	@ (8000958 <HAL_InitTick+0x48>)
 800092a:	0001      	movs	r1, r0
 800092c:	6820      	ldr	r0, [r4, #0]
 800092e:	f7ff fbeb 	bl	8000108 <__udivsi3>
 8000932:	f000 fabd 	bl	8000eb0 <HAL_SYSTICK_Config>
 8000936:	1e04      	subs	r4, r0, #0
 8000938:	d1f0      	bne.n	800091c <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800093a:	2d03      	cmp	r5, #3
 800093c:	d8ee      	bhi.n	800091c <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800093e:	0002      	movs	r2, r0
 8000940:	2001      	movs	r0, #1
 8000942:	0029      	movs	r1, r5
 8000944:	4240      	negs	r0, r0
 8000946:	f000 fa7d 	bl	8000e44 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800094a:	4b04      	ldr	r3, [pc, #16]	@ (800095c <HAL_InitTick+0x4c>)
 800094c:	0020      	movs	r0, r4
 800094e:	601d      	str	r5, [r3, #0]
  return status;
 8000950:	e7e5      	b.n	800091e <HAL_InitTick+0xe>
 8000952:	46c0      	nop			@ (mov r8, r8)
 8000954:	20000004 	.word	0x20000004
 8000958:	20000000 	.word	0x20000000
 800095c:	20000008 	.word	0x20000008

08000960 <HAL_Init>:
{
 8000960:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000962:	2003      	movs	r0, #3
 8000964:	f7ff ffd4 	bl	8000910 <HAL_InitTick>
 8000968:	1e04      	subs	r4, r0, #0
 800096a:	d103      	bne.n	8000974 <HAL_Init+0x14>
    HAL_MspInit();
 800096c:	f7ff fed4 	bl	8000718 <HAL_MspInit>
}
 8000970:	0020      	movs	r0, r4
 8000972:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8000974:	2401      	movs	r4, #1
 8000976:	e7fb      	b.n	8000970 <HAL_Init+0x10>

08000978 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000978:	4a03      	ldr	r2, [pc, #12]	@ (8000988 <HAL_IncTick+0x10>)
 800097a:	4b04      	ldr	r3, [pc, #16]	@ (800098c <HAL_IncTick+0x14>)
 800097c:	6811      	ldr	r1, [r2, #0]
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	185b      	adds	r3, r3, r1
 8000982:	6013      	str	r3, [r2, #0]
}
 8000984:	4770      	bx	lr
 8000986:	46c0      	nop			@ (mov r8, r8)
 8000988:	20000798 	.word	0x20000798
 800098c:	20000004 	.word	0x20000004

08000990 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000990:	4b01      	ldr	r3, [pc, #4]	@ (8000998 <HAL_GetTick+0x8>)
 8000992:	6818      	ldr	r0, [r3, #0]
}
 8000994:	4770      	bx	lr
 8000996:	46c0      	nop			@ (mov r8, r8)
 8000998:	20000798 	.word	0x20000798

0800099c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800099c:	b570      	push	{r4, r5, r6, lr}
 800099e:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80009a0:	f7ff fff6 	bl	8000990 <HAL_GetTick>
 80009a4:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009a6:	1c63      	adds	r3, r4, #1
 80009a8:	d002      	beq.n	80009b0 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80009aa:	4b04      	ldr	r3, [pc, #16]	@ (80009bc <HAL_Delay+0x20>)
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009b0:	f7ff ffee 	bl	8000990 <HAL_GetTick>
 80009b4:	1b40      	subs	r0, r0, r5
 80009b6:	42a0      	cmp	r0, r4
 80009b8:	d3fa      	bcc.n	80009b0 <HAL_Delay+0x14>
  {
  }
}
 80009ba:	bd70      	pop	{r4, r5, r6, pc}
 80009bc:	20000004 	.word	0x20000004

080009c0 <HAL_SYSCFG_SetPinBinding>:
  * @param  mux_cfg This parameter can be a value of @ref SYSTEM_LL_PINMUX_CFG
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_ConfigPinMux(uint32_t mux_cfg)
{
  MODIFY_REG(SYSCFG->CFGR3, (mux_cfg >> 16U), (mux_cfg & 0x0000FFFFU));
 80009c0:	4a03      	ldr	r2, [pc, #12]	@ (80009d0 <HAL_SYSCFG_SetPinBinding+0x10>)
 80009c2:	0c01      	lsrs	r1, r0, #16
 80009c4:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80009c6:	b280      	uxth	r0, r0
 80009c8:	438b      	bics	r3, r1
 80009ca:	4303      	orrs	r3, r0
 80009cc:	63d3      	str	r3, [r2, #60]	@ 0x3c
void HAL_SYSCFG_SetPinBinding(uint32_t pin_binding)
{
  /* Check the parameter */
  assert_param(IS_HAL_SYSCFG_PINBINDING(pin_binding));
  LL_SYSCFG_ConfigPinMux(pin_binding);
}
 80009ce:	4770      	bx	lr
 80009d0:	40010000 	.word	0x40010000

080009d4 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80009d4:	6880      	ldr	r0, [r0, #8]
 80009d6:	0740      	lsls	r0, r0, #29
 80009d8:	0fc0      	lsrs	r0, r0, #31
}
 80009da:	4770      	bx	lr

080009dc <HAL_ADC_Init>:
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80009dc:	2300      	movs	r3, #0
{
 80009de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009e0:	b085      	sub	sp, #20
 80009e2:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 80009e4:	9303      	str	r3, [sp, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80009e6:	4298      	cmp	r0, r3
 80009e8:	d100      	bne.n	80009ec <HAL_ADC_Init+0x10>
 80009ea:	e0ef      	b.n	8000bcc <HAL_ADC_Init+0x1f0>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80009ec:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 80009ee:	429d      	cmp	r5, r3
 80009f0:	d105      	bne.n	80009fe <HAL_ADC_Init+0x22>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80009f2:	f7ff fea9 	bl	8000748 <HAL_ADC_MspInit>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80009f6:	0023      	movs	r3, r4
 80009f8:	3354      	adds	r3, #84	@ 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 80009fa:	65e5      	str	r5, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 80009fc:	701d      	strb	r5, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80009fe:	2380      	movs	r3, #128	@ 0x80
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000a00:	6825      	ldr	r5, [r4, #0]
 8000a02:	055b      	lsls	r3, r3, #21
 8000a04:	68aa      	ldr	r2, [r5, #8]
 8000a06:	421a      	tst	r2, r3
 8000a08:	d100      	bne.n	8000a0c <HAL_ADC_Init+0x30>
 8000a0a:	e0a7      	b.n	8000b5c <HAL_ADC_Init+0x180>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	68ab      	ldr	r3, [r5, #8]
 8000a10:	9201      	str	r2, [sp, #4]
 8000a12:	00db      	lsls	r3, r3, #3
 8000a14:	d408      	bmi.n	8000a28 <HAL_ADC_Init+0x4c>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a16:	2310      	movs	r3, #16

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a18:	2601      	movs	r6, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a1a:	6da2      	ldr	r2, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8000a1c:	9601      	str	r6, [sp, #4]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	65a3      	str	r3, [r4, #88]	@ 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a22:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8000a24:	4333      	orrs	r3, r6
 8000a26:	65e3      	str	r3, [r4, #92]	@ 0x5c

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000a28:	0028      	movs	r0, r5
 8000a2a:	f7ff ffd3 	bl	80009d4 <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000a2e:	2210      	movs	r2, #16
 8000a30:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000a32:	4013      	ands	r3, r2
 8000a34:	4303      	orrs	r3, r0
 8000a36:	d000      	beq.n	8000a3a <HAL_ADC_Init+0x5e>
 8000a38:	e0cb      	b.n	8000bd2 <HAL_ADC_Init+0x1f6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000a3a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000a3c:	4b67      	ldr	r3, [pc, #412]	@ (8000bdc <HAL_ADC_Init+0x200>)
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
                   hadc->Init.DataAlign                                           |
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000a3e:	6920      	ldr	r0, [r4, #16]
    ADC_STATE_CLR_SET(hadc->State,
 8000a40:	401a      	ands	r2, r3
 8000a42:	3306      	adds	r3, #6
 8000a44:	33ff      	adds	r3, #255	@ 0xff
 8000a46:	4313      	orrs	r3, r2
 8000a48:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000a4a:	68ab      	ldr	r3, [r5, #8]
 8000a4c:	07db      	lsls	r3, r3, #31
 8000a4e:	d461      	bmi.n	8000b14 <HAL_ADC_Init+0x138>
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000a50:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 8000a52:	68e1      	ldr	r1, [r4, #12]
 8000a54:	1e7b      	subs	r3, r7, #1
 8000a56:	419f      	sbcs	r7, r3
 8000a58:	68a3      	ldr	r3, [r4, #8]
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000a5a:	7ea2      	ldrb	r2, [r4, #26]
 8000a5c:	430b      	orrs	r3, r1
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000a5e:	7e21      	ldrb	r1, [r4, #24]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000a60:	033f      	lsls	r7, r7, #12
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000a62:	0389      	lsls	r1, r1, #14
 8000a64:	430b      	orrs	r3, r1
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000a66:	7e61      	ldrb	r1, [r4, #25]
 8000a68:	03c9      	lsls	r1, r1, #15
 8000a6a:	430b      	orrs	r3, r1
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000a6c:	0351      	lsls	r1, r2, #13
 8000a6e:	430b      	orrs	r3, r1
 8000a70:	469c      	mov	ip, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000a72:	2800      	cmp	r0, #0
 8000a74:	db00      	blt.n	8000a78 <HAL_ADC_Init+0x9c>
 8000a76:	e085      	b.n	8000b84 <HAL_ADC_Init+0x1a8>
 8000a78:	0041      	lsls	r1, r0, #1
 8000a7a:	0849      	lsrs	r1, r1, #1
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000a7c:	0023      	movs	r3, r4
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000a7e:	4666      	mov	r6, ip
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000a80:	332c      	adds	r3, #44	@ 0x2c
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000a86:	4333      	orrs	r3, r6
 8000a88:	433b      	orrs	r3, r7
 8000a8a:	430b      	orrs	r3, r1

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000a8c:	1c61      	adds	r1, r4, #1
 8000a8e:	7fc9      	ldrb	r1, [r1, #31]
 8000a90:	2901      	cmp	r1, #1
 8000a92:	d105      	bne.n	8000aa0 <HAL_ADC_Init+0xc4>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8000a94:	2a00      	cmp	r2, #0
 8000a96:	d000      	beq.n	8000a9a <HAL_ADC_Init+0xbe>
 8000a98:	e077      	b.n	8000b8a <HAL_ADC_Init+0x1ae>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000a9a:	2280      	movs	r2, #128	@ 0x80
 8000a9c:	0252      	lsls	r2, r2, #9
 8000a9e:	4313      	orrs	r3, r2
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000aa0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8000aa2:	2a00      	cmp	r2, #0
 8000aa4:	d005      	beq.n	8000ab2 <HAL_ADC_Init+0xd6>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000aa6:	21e0      	movs	r1, #224	@ 0xe0
 8000aa8:	0049      	lsls	r1, r1, #1
 8000aaa:	400a      	ands	r2, r1
 8000aac:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000aae:	430a      	orrs	r2, r1
 8000ab0:	4313      	orrs	r3, r2
                     hadc->Init.ExternalTrigConvEdge);
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000ab2:	68ea      	ldr	r2, [r5, #12]
 8000ab4:	494a      	ldr	r1, [pc, #296]	@ (8000be0 <HAL_ADC_Init+0x204>)
 8000ab6:	400a      	ands	r2, r1
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	60eb      	str	r3, [r5, #12]

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
                   hadc->Init.TriggerFrequencyMode
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8000abc:	0023      	movs	r3, r4
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000abe:	6862      	ldr	r2, [r4, #4]
      if (hadc->Init.OversamplingMode == ENABLE)
 8000ac0:	333c      	adds	r3, #60	@ 0x3c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000ac2:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
      if (hadc->Init.OversamplingMode == ENABLE)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000ac6:	0f97      	lsrs	r7, r2, #30
 8000ac8:	07bf      	lsls	r7, r7, #30
      if (hadc->Init.OversamplingMode == ENABLE)
 8000aca:	469c      	mov	ip, r3
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000acc:	4339      	orrs	r1, r7
      if (hadc->Init.OversamplingMode == ENABLE)
 8000ace:	2b01      	cmp	r3, #1
 8000ad0:	d108      	bne.n	8000ae4 <HAL_ADC_Init+0x108>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8000ad2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000ad4:	6c66      	ldr	r6, [r4, #68]	@ 0x44
 8000ad6:	4333      	orrs	r3, r6
 8000ad8:	430b      	orrs	r3, r1
 8000ada:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8000adc:	430b      	orrs	r3, r1
 8000ade:	4661      	mov	r1, ip
 8000ae0:	433b      	orrs	r3, r7
 8000ae2:	4319      	orrs	r1, r3
                     hadc->Init.Oversampling.RightBitShift |
                     hadc->Init.Oversampling.TriggeredMode
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8000ae4:	692b      	ldr	r3, [r5, #16]
 8000ae6:	4f3f      	ldr	r7, [pc, #252]	@ (8000be4 <HAL_ADC_Init+0x208>)
 8000ae8:	403b      	ands	r3, r7
 8000aea:	430b      	orrs	r3, r1
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000aec:	2180      	movs	r1, #128	@ 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 8000aee:	612b      	str	r3, [r5, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000af0:	0053      	lsls	r3, r2, #1
 8000af2:	085b      	lsrs	r3, r3, #1
 8000af4:	05c9      	lsls	r1, r1, #23
 8000af6:	428b      	cmp	r3, r1
 8000af8:	d00c      	beq.n	8000b14 <HAL_ADC_Init+0x138>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000afa:	2380      	movs	r3, #128	@ 0x80
 8000afc:	061b      	lsls	r3, r3, #24
 8000afe:	429a      	cmp	r2, r3
 8000b00:	d008      	beq.n	8000b14 <HAL_ADC_Init+0x138>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8000b02:	4939      	ldr	r1, [pc, #228]	@ (8000be8 <HAL_ADC_Init+0x20c>)
 8000b04:	4f39      	ldr	r7, [pc, #228]	@ (8000bec <HAL_ADC_Init+0x210>)
 8000b06:	680b      	ldr	r3, [r1, #0]
 8000b08:	403b      	ands	r3, r7
 8000b0a:	27f0      	movs	r7, #240	@ 0xf0
 8000b0c:	03bf      	lsls	r7, r7, #14
 8000b0e:	403a      	ands	r2, r7
 8000b10:	4313      	orrs	r3, r2
 8000b12:	600b      	str	r3, [r1, #0]
  MODIFY_REG(ADCx->SMPR,
 8000b14:	2107      	movs	r1, #7
 8000b16:	2770      	movs	r7, #112	@ 0x70
 8000b18:	696b      	ldr	r3, [r5, #20]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8000b1a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8000b1c:	438b      	bics	r3, r1
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	616b      	str	r3, [r5, #20]
 8000b22:	6969      	ldr	r1, [r5, #20]
 8000b24:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8000b26:	43b9      	bics	r1, r7
 8000b28:	011b      	lsls	r3, r3, #4
 8000b2a:	430b      	orrs	r3, r1
 8000b2c:	616b      	str	r3, [r5, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	d133      	bne.n	8000b9a <HAL_ADC_Init+0x1be>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8000b32:	2310      	movs	r3, #16
 8000b34:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8000b36:	425b      	negs	r3, r3
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8000b38:	430b      	orrs	r3, r1
 8000b3a:	62ab      	str	r3, [r5, #40]	@ 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000b3c:	2107      	movs	r1, #7
 8000b3e:	696b      	ldr	r3, [r5, #20]
 8000b40:	400b      	ands	r3, r1
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000b42:	429a      	cmp	r2, r3
 8000b44:	d138      	bne.n	8000bb8 <HAL_ADC_Init+0x1dc>
        == hadc->Init.SamplingTimeCommon1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000b46:	2300      	movs	r3, #0
 8000b48:	65e3      	str	r3, [r4, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000b4a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000b4c:	3303      	adds	r3, #3
 8000b4e:	439a      	bics	r2, r3
 8000b50:	3b02      	subs	r3, #2
 8000b52:	4313      	orrs	r3, r2
 8000b54:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8000b56:	9801      	ldr	r0, [sp, #4]
 8000b58:	b005      	add	sp, #20
 8000b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  MODIFY_REG(ADCx->CR,
 8000b5c:	68aa      	ldr	r2, [r5, #8]
 8000b5e:	4924      	ldr	r1, [pc, #144]	@ (8000bf0 <HAL_ADC_Init+0x214>)
 8000b60:	400a      	ands	r2, r1
 8000b62:	4313      	orrs	r3, r2
 8000b64:	60ab      	str	r3, [r5, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000b66:	4b23      	ldr	r3, [pc, #140]	@ (8000bf4 <HAL_ADC_Init+0x218>)
 8000b68:	4923      	ldr	r1, [pc, #140]	@ (8000bf8 <HAL_ADC_Init+0x21c>)
 8000b6a:	6818      	ldr	r0, [r3, #0]
 8000b6c:	f7ff facc 	bl	8000108 <__udivsi3>
 8000b70:	0040      	lsls	r0, r0, #1
 8000b72:	9003      	str	r0, [sp, #12]
    while (wait_loop_index != 0UL)
 8000b74:	9b03      	ldr	r3, [sp, #12]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d100      	bne.n	8000b7c <HAL_ADC_Init+0x1a0>
 8000b7a:	e747      	b.n	8000a0c <HAL_ADC_Init+0x30>
      wait_loop_index--;
 8000b7c:	9b03      	ldr	r3, [sp, #12]
 8000b7e:	3b01      	subs	r3, #1
 8000b80:	9303      	str	r3, [sp, #12]
 8000b82:	e7f7      	b.n	8000b74 <HAL_ADC_Init+0x198>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000b84:	2180      	movs	r1, #128	@ 0x80
 8000b86:	0389      	lsls	r1, r1, #14
 8000b88:	e778      	b.n	8000a7c <HAL_ADC_Init+0xa0>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b8a:	2220      	movs	r2, #32
 8000b8c:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8000b8e:	433a      	orrs	r2, r7
 8000b90:	65a2      	str	r2, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b92:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000b94:	4311      	orrs	r1, r2
 8000b96:	65e1      	str	r1, [r4, #92]	@ 0x5c
 8000b98:	e782      	b.n	8000aa0 <HAL_ADC_Init+0xc4>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000b9a:	2380      	movs	r3, #128	@ 0x80
 8000b9c:	039b      	lsls	r3, r3, #14
 8000b9e:	4298      	cmp	r0, r3
 8000ba0:	d1cc      	bne.n	8000b3c <HAL_ADC_Init+0x160>
      MODIFY_REG(hadc->Instance->CHSELR,
 8000ba2:	211c      	movs	r1, #28
 8000ba4:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8000ba6:	69e3      	ldr	r3, [r4, #28]
 8000ba8:	3b01      	subs	r3, #1
 8000baa:	009b      	lsls	r3, r3, #2
 8000bac:	400b      	ands	r3, r1
 8000bae:	392c      	subs	r1, #44	@ 0x2c
 8000bb0:	4099      	lsls	r1, r3
 8000bb2:	000b      	movs	r3, r1
 8000bb4:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8000bb6:	e7bf      	b.n	8000b38 <HAL_ADC_Init+0x15c>
      ADC_STATE_CLR_SET(hadc->State,
 8000bb8:	2312      	movs	r3, #18
 8000bba:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000bbc:	439a      	bics	r2, r3
 8000bbe:	3b02      	subs	r3, #2
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000bc8:	4313      	orrs	r3, r2
 8000bca:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8000bcc:	2301      	movs	r3, #1
 8000bce:	9301      	str	r3, [sp, #4]
 8000bd0:	e7c1      	b.n	8000b56 <HAL_ADC_Init+0x17a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000bd2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000bd4:	431a      	orrs	r2, r3
 8000bd6:	65a2      	str	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8000bd8:	e7f8      	b.n	8000bcc <HAL_ADC_Init+0x1f0>
 8000bda:	46c0      	nop			@ (mov r8, r8)
 8000bdc:	fffffefd 	.word	0xfffffefd
 8000be0:	ffde0201 	.word	0xffde0201
 8000be4:	1ffffc02 	.word	0x1ffffc02
 8000be8:	40012708 	.word	0x40012708
 8000bec:	ffc3ffff 	.word	0xffc3ffff
 8000bf0:	6fffffe8 	.word	0x6fffffe8
 8000bf4:	20000000 	.word	0x20000000
 8000bf8:	00030d40 	.word	0x00030d40

08000bfc <HAL_ADC_ConfigChannel>:
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8000bfc:	2300      	movs	r3, #0
{
 8000bfe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c00:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 8000c02:	9303      	str	r3, [sp, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8000c04:	0003      	movs	r3, r0
{
 8000c06:	9100      	str	r1, [sp, #0]
  __HAL_LOCK(hadc);
 8000c08:	3354      	adds	r3, #84	@ 0x54
 8000c0a:	781a      	ldrb	r2, [r3, #0]
{
 8000c0c:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8000c0e:	2002      	movs	r0, #2
 8000c10:	2a01      	cmp	r2, #1
 8000c12:	d04d      	beq.n	8000cb0 <HAL_ADC_ConfigChannel+0xb4>
 8000c14:	2201      	movs	r2, #1
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000c16:	6927      	ldr	r7, [r4, #16]
  __HAL_LOCK(hadc);
 8000c18:	701a      	strb	r2, [r3, #0]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000c1a:	6825      	ldr	r5, [r4, #0]
 8000c1c:	0028      	movs	r0, r5
 8000c1e:	f7ff fed9 	bl	80009d4 <LL_ADC_REG_IsConversionOngoing>
 8000c22:	2800      	cmp	r0, #0
 8000c24:	d000      	beq.n	8000c28 <HAL_ADC_ConfigChannel+0x2c>
 8000c26:	e0f9      	b.n	8000e1c <HAL_ADC_ConfigChannel+0x220>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000c28:	9b00      	ldr	r3, [sp, #0]
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000c2a:	2204      	movs	r2, #4
    if (sConfig->Rank != ADC_RANK_NONE)
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	2180      	movs	r1, #128	@ 0x80
 8000c30:	469c      	mov	ip, r3
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000c32:	4397      	bics	r7, r2
    if (sConfig->Rank != ADC_RANK_NONE)
 8000c34:	4662      	mov	r2, ip
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8000c36:	9b00      	ldr	r3, [sp, #0]
 8000c38:	0609      	lsls	r1, r1, #24
 8000c3a:	681b      	ldr	r3, [r3, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 8000c3c:	2a02      	cmp	r2, #2
 8000c3e:	d100      	bne.n	8000c42 <HAL_ADC_ConfigChannel+0x46>
 8000c40:	e0c7      	b.n	8000dd2 <HAL_ADC_ConfigChannel+0x1d6>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000c42:	025a      	lsls	r2, r3, #9
 8000c44:	0a52      	lsrs	r2, r2, #9
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000c46:	428f      	cmp	r7, r1
 8000c48:	d134      	bne.n	8000cb4 <HAL_ADC_ConfigChannel+0xb8>
 8000c4a:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
  MODIFY_REG(ADCx->CHSELR,
 8000c4c:	430a      	orrs	r2, r1
 8000c4e:	62aa      	str	r2, [r5, #40]	@ 0x28
  MODIFY_REG(ADCx->SMPR,
 8000c50:	9a00      	ldr	r2, [sp, #0]
 8000c52:	6968      	ldr	r0, [r5, #20]
 8000c54:	6892      	ldr	r2, [r2, #8]
 8000c56:	0219      	lsls	r1, r3, #8
 8000c58:	4e73      	ldr	r6, [pc, #460]	@ (8000e28 <HAL_ADC_ConfigChannel+0x22c>)
 8000c5a:	400a      	ands	r2, r1
 8000c5c:	4032      	ands	r2, r6
 8000c5e:	4388      	bics	r0, r1
 8000c60:	4302      	orrs	r2, r0
 8000c62:	616a      	str	r2, [r5, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	da1f      	bge.n	8000ca8 <HAL_ADC_ConfigChannel+0xac>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000c68:	20c0      	movs	r0, #192	@ 0xc0
 8000c6a:	4a70      	ldr	r2, [pc, #448]	@ (8000e2c <HAL_ADC_ConfigChannel+0x230>)
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000c6c:	4970      	ldr	r1, [pc, #448]	@ (8000e30 <HAL_ADC_ConfigChannel+0x234>)
 8000c6e:	6815      	ldr	r5, [r2, #0]
 8000c70:	0400      	lsls	r0, r0, #16
 8000c72:	4028      	ands	r0, r5
 8000c74:	428b      	cmp	r3, r1
 8000c76:	d000      	beq.n	8000c7a <HAL_ADC_ConfigChannel+0x7e>
 8000c78:	e09b      	b.n	8000db2 <HAL_ADC_ConfigChannel+0x1b6>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8000c7a:	2180      	movs	r1, #128	@ 0x80
 8000c7c:	0409      	lsls	r1, r1, #16
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000c7e:	420d      	tst	r5, r1
 8000c80:	d112      	bne.n	8000ca8 <HAL_ADC_ConfigChannel+0xac>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000c82:	6813      	ldr	r3, [r2, #0]
 8000c84:	4d6b      	ldr	r5, [pc, #428]	@ (8000e34 <HAL_ADC_ConfigChannel+0x238>)
 8000c86:	402b      	ands	r3, r5
 8000c88:	4303      	orrs	r3, r0
 8000c8a:	4319      	orrs	r1, r3
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8000c8c:	4b6a      	ldr	r3, [pc, #424]	@ (8000e38 <HAL_ADC_ConfigChannel+0x23c>)
 8000c8e:	6011      	str	r1, [r2, #0]
 8000c90:	6818      	ldr	r0, [r3, #0]
 8000c92:	496a      	ldr	r1, [pc, #424]	@ (8000e3c <HAL_ADC_ConfigChannel+0x240>)
 8000c94:	f7ff fa38 	bl	8000108 <__udivsi3>
 8000c98:	230c      	movs	r3, #12
 8000c9a:	4343      	muls	r3, r0
 8000c9c:	3301      	adds	r3, #1
          while (wait_loop_index != 0UL)
          {
            wait_loop_index--;
 8000c9e:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 8000ca0:	9b03      	ldr	r3, [sp, #12]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d000      	beq.n	8000ca8 <HAL_ADC_ConfigChannel+0xac>
 8000ca6:	e081      	b.n	8000dac <HAL_ADC_ConfigChannel+0x1b0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ca8:	2000      	movs	r0, #0

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000caa:	2300      	movs	r3, #0
 8000cac:	3454      	adds	r4, #84	@ 0x54
 8000cae:	7023      	strb	r3, [r4, #0]

  /* Return function status */
  return tmp_hal_status;
}
 8000cb0:	b005      	add	sp, #20
 8000cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8000cb4:	211f      	movs	r1, #31
 8000cb6:	4667      	mov	r7, ip
 8000cb8:	400f      	ands	r7, r1
 8000cba:	3910      	subs	r1, #16
 8000cbc:	40b9      	lsls	r1, r7
 8000cbe:	43ce      	mvns	r6, r1
 8000cc0:	9601      	str	r6, [sp, #4]
 8000cc2:	6e26      	ldr	r6, [r4, #96]	@ 0x60
 8000cc4:	438e      	bics	r6, r1
 8000cc6:	0031      	movs	r1, r6
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	d112      	bne.n	8000cf2 <HAL_ADC_ConfigChannel+0xf6>
 8000ccc:	0e98      	lsrs	r0, r3, #26
 8000cce:	321f      	adds	r2, #31
 8000cd0:	4010      	ands	r0, r2
 8000cd2:	40b8      	lsls	r0, r7
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8000cd4:	4662      	mov	r2, ip
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8000cd6:	4308      	orrs	r0, r1
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8000cd8:	0892      	lsrs	r2, r2, #2
 8000cda:	69e1      	ldr	r1, [r4, #28]
 8000cdc:	3201      	adds	r2, #1
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8000cde:	6620      	str	r0, [r4, #96]	@ 0x60
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8000ce0:	428a      	cmp	r2, r1
 8000ce2:	d8b5      	bhi.n	8000c50 <HAL_ADC_ConfigChannel+0x54>
  MODIFY_REG(ADCx->CHSELR,
 8000ce4:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8000ce6:	9801      	ldr	r0, [sp, #4]
 8000ce8:	009a      	lsls	r2, r3, #2
 8000cea:	0f12      	lsrs	r2, r2, #28
 8000cec:	40ba      	lsls	r2, r7
 8000cee:	4001      	ands	r1, r0
 8000cf0:	e7ac      	b.n	8000c4c <HAL_ADC_ConfigChannel+0x50>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	4213      	tst	r3, r2
 8000cf6:	d1ec      	bne.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000cf8:	1892      	adds	r2, r2, r2
 8000cfa:	4213      	tst	r3, r2
 8000cfc:	d12c      	bne.n	8000d58 <HAL_ADC_ConfigChannel+0x15c>
 8000cfe:	2604      	movs	r6, #4
 8000d00:	4233      	tst	r3, r6
 8000d02:	d12b      	bne.n	8000d5c <HAL_ADC_ConfigChannel+0x160>
 8000d04:	071a      	lsls	r2, r3, #28
 8000d06:	d42b      	bmi.n	8000d60 <HAL_ADC_ConfigChannel+0x164>
 8000d08:	06da      	lsls	r2, r3, #27
 8000d0a:	d42b      	bmi.n	8000d64 <HAL_ADC_ConfigChannel+0x168>
 8000d0c:	069a      	lsls	r2, r3, #26
 8000d0e:	d42b      	bmi.n	8000d68 <HAL_ADC_ConfigChannel+0x16c>
 8000d10:	065a      	lsls	r2, r3, #25
 8000d12:	d42b      	bmi.n	8000d6c <HAL_ADC_ConfigChannel+0x170>
 8000d14:	061a      	lsls	r2, r3, #24
 8000d16:	d42b      	bmi.n	8000d70 <HAL_ADC_ConfigChannel+0x174>
 8000d18:	05da      	lsls	r2, r3, #23
 8000d1a:	d42b      	bmi.n	8000d74 <HAL_ADC_ConfigChannel+0x178>
 8000d1c:	059a      	lsls	r2, r3, #22
 8000d1e:	d42b      	bmi.n	8000d78 <HAL_ADC_ConfigChannel+0x17c>
 8000d20:	055a      	lsls	r2, r3, #21
 8000d22:	d42b      	bmi.n	8000d7c <HAL_ADC_ConfigChannel+0x180>
 8000d24:	051a      	lsls	r2, r3, #20
 8000d26:	d42b      	bmi.n	8000d80 <HAL_ADC_ConfigChannel+0x184>
 8000d28:	04da      	lsls	r2, r3, #19
 8000d2a:	d42b      	bmi.n	8000d84 <HAL_ADC_ConfigChannel+0x188>
 8000d2c:	049a      	lsls	r2, r3, #18
 8000d2e:	d42b      	bmi.n	8000d88 <HAL_ADC_ConfigChannel+0x18c>
 8000d30:	045a      	lsls	r2, r3, #17
 8000d32:	d42b      	bmi.n	8000d8c <HAL_ADC_ConfigChannel+0x190>
 8000d34:	041a      	lsls	r2, r3, #16
 8000d36:	d42b      	bmi.n	8000d90 <HAL_ADC_ConfigChannel+0x194>
 8000d38:	03da      	lsls	r2, r3, #15
 8000d3a:	d42b      	bmi.n	8000d94 <HAL_ADC_ConfigChannel+0x198>
 8000d3c:	039a      	lsls	r2, r3, #14
 8000d3e:	d42b      	bmi.n	8000d98 <HAL_ADC_ConfigChannel+0x19c>
 8000d40:	035a      	lsls	r2, r3, #13
 8000d42:	d42b      	bmi.n	8000d9c <HAL_ADC_ConfigChannel+0x1a0>
 8000d44:	031a      	lsls	r2, r3, #12
 8000d46:	d42b      	bmi.n	8000da0 <HAL_ADC_ConfigChannel+0x1a4>
 8000d48:	02da      	lsls	r2, r3, #11
 8000d4a:	d42b      	bmi.n	8000da4 <HAL_ADC_ConfigChannel+0x1a8>
 8000d4c:	029a      	lsls	r2, r3, #10
 8000d4e:	d42b      	bmi.n	8000da8 <HAL_ADC_ConfigChannel+0x1ac>
 8000d50:	025a      	lsls	r2, r3, #9
 8000d52:	d5be      	bpl.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d54:	2016      	movs	r0, #22
 8000d56:	e7bc      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d58:	2001      	movs	r0, #1
 8000d5a:	e7ba      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d5c:	0010      	movs	r0, r2
 8000d5e:	e7b8      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d60:	2003      	movs	r0, #3
 8000d62:	e7b6      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d64:	2004      	movs	r0, #4
 8000d66:	e7b4      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d68:	2005      	movs	r0, #5
 8000d6a:	e7b2      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d6c:	2006      	movs	r0, #6
 8000d6e:	e7b0      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d70:	2007      	movs	r0, #7
 8000d72:	e7ae      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d74:	2008      	movs	r0, #8
 8000d76:	e7ac      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d78:	2009      	movs	r0, #9
 8000d7a:	e7aa      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d7c:	200a      	movs	r0, #10
 8000d7e:	e7a8      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d80:	200b      	movs	r0, #11
 8000d82:	e7a6      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d84:	200c      	movs	r0, #12
 8000d86:	e7a4      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d88:	200d      	movs	r0, #13
 8000d8a:	e7a2      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d8c:	200e      	movs	r0, #14
 8000d8e:	e7a0      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d90:	200f      	movs	r0, #15
 8000d92:	e79e      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d94:	2010      	movs	r0, #16
 8000d96:	e79c      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d98:	2011      	movs	r0, #17
 8000d9a:	e79a      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000d9c:	2012      	movs	r0, #18
 8000d9e:	e798      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000da0:	2013      	movs	r0, #19
 8000da2:	e796      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000da4:	2014      	movs	r0, #20
 8000da6:	e794      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
 8000da8:	2015      	movs	r0, #21
 8000daa:	e792      	b.n	8000cd2 <HAL_ADC_ConfigChannel+0xd6>
            wait_loop_index--;
 8000dac:	9b03      	ldr	r3, [sp, #12]
 8000dae:	3b01      	subs	r3, #1
 8000db0:	e775      	b.n	8000c9e <HAL_ADC_ConfigChannel+0xa2>
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8000db2:	4923      	ldr	r1, [pc, #140]	@ (8000e40 <HAL_ADC_ConfigChannel+0x244>)
 8000db4:	428b      	cmp	r3, r1
 8000db6:	d000      	beq.n	8000dba <HAL_ADC_ConfigChannel+0x1be>
 8000db8:	e776      	b.n	8000ca8 <HAL_ADC_ConfigChannel+0xac>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8000dba:	2180      	movs	r1, #128	@ 0x80
 8000dbc:	03c9      	lsls	r1, r1, #15
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8000dbe:	420d      	tst	r5, r1
 8000dc0:	d000      	beq.n	8000dc4 <HAL_ADC_ConfigChannel+0x1c8>
 8000dc2:	e771      	b.n	8000ca8 <HAL_ADC_ConfigChannel+0xac>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000dc4:	6813      	ldr	r3, [r2, #0]
 8000dc6:	4d1b      	ldr	r5, [pc, #108]	@ (8000e34 <HAL_ADC_ConfigChannel+0x238>)
 8000dc8:	402b      	ands	r3, r5
 8000dca:	4303      	orrs	r3, r0
 8000dcc:	4319      	orrs	r1, r3
 8000dce:	6011      	str	r1, [r2, #0]
}
 8000dd0:	e76a      	b.n	8000ca8 <HAL_ADC_ConfigChannel+0xac>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000dd2:	428f      	cmp	r7, r1
 8000dd4:	d104      	bne.n	8000de0 <HAL_ADC_ConfigChannel+0x1e4>
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000dd6:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8000dd8:	0259      	lsls	r1, r3, #9
 8000dda:	0a49      	lsrs	r1, r1, #9
 8000ddc:	438a      	bics	r2, r1
 8000dde:	62aa      	str	r2, [r5, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	db00      	blt.n	8000de6 <HAL_ADC_ConfigChannel+0x1ea>
 8000de4:	e760      	b.n	8000ca8 <HAL_ADC_ConfigChannel+0xac>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000de6:	4911      	ldr	r1, [pc, #68]	@ (8000e2c <HAL_ADC_ConfigChannel+0x230>)
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000de8:	4811      	ldr	r0, [pc, #68]	@ (8000e30 <HAL_ADC_ConfigChannel+0x234>)
 8000dea:	680a      	ldr	r2, [r1, #0]
 8000dec:	4283      	cmp	r3, r0
 8000dee:	d108      	bne.n	8000e02 <HAL_ADC_ConfigChannel+0x206>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8000df0:	2380      	movs	r3, #128	@ 0x80
 8000df2:	03db      	lsls	r3, r3, #15
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000df4:	6808      	ldr	r0, [r1, #0]
 8000df6:	4013      	ands	r3, r2
 8000df8:	4a0e      	ldr	r2, [pc, #56]	@ (8000e34 <HAL_ADC_ConfigChannel+0x238>)
 8000dfa:	4002      	ands	r2, r0
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	600b      	str	r3, [r1, #0]
}
 8000e00:	e752      	b.n	8000ca8 <HAL_ADC_ConfigChannel+0xac>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8000e02:	480f      	ldr	r0, [pc, #60]	@ (8000e40 <HAL_ADC_ConfigChannel+0x244>)
 8000e04:	4283      	cmp	r3, r0
 8000e06:	d000      	beq.n	8000e0a <HAL_ADC_ConfigChannel+0x20e>
 8000e08:	e74e      	b.n	8000ca8 <HAL_ADC_ConfigChannel+0xac>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8000e0a:	2080      	movs	r0, #128	@ 0x80
 8000e0c:	0400      	lsls	r0, r0, #16
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000e0e:	680b      	ldr	r3, [r1, #0]
 8000e10:	4002      	ands	r2, r0
 8000e12:	4808      	ldr	r0, [pc, #32]	@ (8000e34 <HAL_ADC_ConfigChannel+0x238>)
 8000e14:	4003      	ands	r3, r0
 8000e16:	431a      	orrs	r2, r3
 8000e18:	600a      	str	r2, [r1, #0]
}
 8000e1a:	e745      	b.n	8000ca8 <HAL_ADC_ConfigChannel+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e1c:	2320      	movs	r3, #32
 8000e1e:	6da2      	ldr	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8000e20:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e22:	4313      	orrs	r3, r2
 8000e24:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8000e26:	e740      	b.n	8000caa <HAL_ADC_ConfigChannel+0xae>
 8000e28:	7fffff00 	.word	0x7fffff00
 8000e2c:	40012708 	.word	0x40012708
 8000e30:	a4000200 	.word	0xa4000200
 8000e34:	ff3fffff 	.word	0xff3fffff
 8000e38:	20000000 	.word	0x20000000
 8000e3c:	00030d40 	.word	0x00030d40
 8000e40:	a8000400 	.word	0xa8000400

08000e44 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e44:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e46:	24ff      	movs	r4, #255	@ 0xff
 8000e48:	2203      	movs	r2, #3
 8000e4a:	000b      	movs	r3, r1
 8000e4c:	0021      	movs	r1, r4
 8000e4e:	4002      	ands	r2, r0
 8000e50:	00d2      	lsls	r2, r2, #3
 8000e52:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e54:	019b      	lsls	r3, r3, #6
 8000e56:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e58:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e5a:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8000e5c:	2800      	cmp	r0, #0
 8000e5e:	db0a      	blt.n	8000e76 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e60:	24c0      	movs	r4, #192	@ 0xc0
 8000e62:	4a0b      	ldr	r2, [pc, #44]	@ (8000e90 <HAL_NVIC_SetPriority+0x4c>)
 8000e64:	0880      	lsrs	r0, r0, #2
 8000e66:	0080      	lsls	r0, r0, #2
 8000e68:	1880      	adds	r0, r0, r2
 8000e6a:	00a4      	lsls	r4, r4, #2
 8000e6c:	5902      	ldr	r2, [r0, r4]
 8000e6e:	400a      	ands	r2, r1
 8000e70:	4313      	orrs	r3, r2
 8000e72:	5103      	str	r3, [r0, r4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8000e74:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e76:	220f      	movs	r2, #15
 8000e78:	4010      	ands	r0, r2
 8000e7a:	3808      	subs	r0, #8
 8000e7c:	4a05      	ldr	r2, [pc, #20]	@ (8000e94 <HAL_NVIC_SetPriority+0x50>)
 8000e7e:	0880      	lsrs	r0, r0, #2
 8000e80:	0080      	lsls	r0, r0, #2
 8000e82:	1880      	adds	r0, r0, r2
 8000e84:	69c2      	ldr	r2, [r0, #28]
 8000e86:	4011      	ands	r1, r2
 8000e88:	4319      	orrs	r1, r3
 8000e8a:	61c1      	str	r1, [r0, #28]
 8000e8c:	e7f2      	b.n	8000e74 <HAL_NVIC_SetPriority+0x30>
 8000e8e:	46c0      	nop			@ (mov r8, r8)
 8000e90:	e000e100 	.word	0xe000e100
 8000e94:	e000ed00 	.word	0xe000ed00

08000e98 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000e98:	2800      	cmp	r0, #0
 8000e9a:	db05      	blt.n	8000ea8 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e9c:	231f      	movs	r3, #31
 8000e9e:	4018      	ands	r0, r3
 8000ea0:	3b1e      	subs	r3, #30
 8000ea2:	4083      	lsls	r3, r0
 8000ea4:	4a01      	ldr	r2, [pc, #4]	@ (8000eac <HAL_NVIC_EnableIRQ+0x14>)
 8000ea6:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000ea8:	4770      	bx	lr
 8000eaa:	46c0      	nop			@ (mov r8, r8)
 8000eac:	e000e100 	.word	0xe000e100

08000eb0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000eb0:	2280      	movs	r2, #128	@ 0x80
 8000eb2:	1e43      	subs	r3, r0, #1
 8000eb4:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eb6:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d20d      	bcs.n	8000ed8 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ebc:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ebe:	4a07      	ldr	r2, [pc, #28]	@ (8000edc <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ec0:	4807      	ldr	r0, [pc, #28]	@ (8000ee0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ec2:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ec4:	6a03      	ldr	r3, [r0, #32]
 8000ec6:	0609      	lsls	r1, r1, #24
 8000ec8:	021b      	lsls	r3, r3, #8
 8000eca:	0a1b      	lsrs	r3, r3, #8
 8000ecc:	430b      	orrs	r3, r1
 8000ece:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ed0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ed2:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ed4:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ed6:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8000ed8:	4770      	bx	lr
 8000eda:	46c0      	nop			@ (mov r8, r8)
 8000edc:	e000e010 	.word	0xe000e010
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000ee6:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8000ee8:	6cc5      	ldr	r5, [r0, #76]	@ 0x4c
 8000eea:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8000eec:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 8000eee:	2c00      	cmp	r4, #0
 8000ef0:	d002      	beq.n	8000ef8 <DMA_SetConfig+0x14>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000ef2:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8000ef4:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8000ef6:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8000ef8:	241c      	movs	r4, #28
 8000efa:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8000efc:	4e08      	ldr	r6, [pc, #32]	@ (8000f20 <DMA_SetConfig+0x3c>)
 8000efe:	4025      	ands	r5, r4
 8000f00:	3c1b      	subs	r4, #27
 8000f02:	40ac      	lsls	r4, r5
 8000f04:	6877      	ldr	r7, [r6, #4]
 8000f06:	433c      	orrs	r4, r7
 8000f08:	6074      	str	r4, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000f0a:	6804      	ldr	r4, [r0, #0]
 8000f0c:	6063      	str	r3, [r4, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000f0e:	6883      	ldr	r3, [r0, #8]
 8000f10:	2b10      	cmp	r3, #16
 8000f12:	d102      	bne.n	8000f1a <DMA_SetConfig+0x36>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000f14:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000f16:	60e1      	str	r1, [r4, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000f18:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 8000f1a:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8000f1c:	60e2      	str	r2, [r4, #12]
}
 8000f1e:	e7fb      	b.n	8000f18 <DMA_SetConfig+0x34>
 8000f20:	40020000 	.word	0x40020000

08000f24 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8000f24:	b510      	push	{r4, lr}
 8000f26:	0004      	movs	r4, r0
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8000f28:	6800      	ldr	r0, [r0, #0]
 8000f2a:	2114      	movs	r1, #20
 8000f2c:	b2c0      	uxtb	r0, r0
 8000f2e:	3808      	subs	r0, #8
 8000f30:	f7ff f8ea 	bl	8000108 <__udivsi3>
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8000f34:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8000f36:	4a06      	ldr	r2, [pc, #24]	@ (8000f50 <DMA_CalcDMAMUXChannelBaseAndMask+0x2c>)
                                                             ((hdma->ChannelIndex >> 2U) * \
 8000f38:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8000f3a:	189b      	adds	r3, r3, r2
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	6463      	str	r3, [r4, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8000f40:	4b04      	ldr	r3, [pc, #16]	@ (8000f54 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 8000f42:	64a3      	str	r3, [r4, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8000f44:	231c      	movs	r3, #28
 8000f46:	4018      	ands	r0, r3
 8000f48:	3b1b      	subs	r3, #27
 8000f4a:	4083      	lsls	r3, r0
 8000f4c:	64e3      	str	r3, [r4, #76]	@ 0x4c
}
 8000f4e:	bd10      	pop	{r4, pc}
 8000f50:	10008200 	.word	0x10008200
 8000f54:	40020880 	.word	0x40020880

08000f58 <HAL_DMA_Init>:
{
 8000f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f5a:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000f5c:	2001      	movs	r0, #1
  if (hdma == NULL)
 8000f5e:	2c00      	cmp	r4, #0
 8000f60:	d045      	beq.n	8000fee <HAL_DMA_Init+0x96>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8000f62:	6825      	ldr	r5, [r4, #0]
 8000f64:	4b25      	ldr	r3, [pc, #148]	@ (8000ffc <HAL_DMA_Init+0xa4>)
 8000f66:	2114      	movs	r1, #20
 8000f68:	18e8      	adds	r0, r5, r3
 8000f6a:	f7ff f8cd 	bl	8000108 <__udivsi3>
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f6e:	2302      	movs	r3, #2
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 8000f70:	0080      	lsls	r0, r0, #2
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f72:	1da6      	adds	r6, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8000f74:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f76:	77f3      	strb	r3, [r6, #31]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000f78:	682b      	ldr	r3, [r5, #0]
 8000f7a:	4a21      	ldr	r2, [pc, #132]	@ (8001000 <HAL_DMA_Init+0xa8>)
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8000f7c:	68a7      	ldr	r7, [r4, #8]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000f7e:	4013      	ands	r3, r2
 8000f80:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8000f82:	68e3      	ldr	r3, [r4, #12]
 8000f84:	6921      	ldr	r1, [r4, #16]
 8000f86:	433b      	orrs	r3, r7
 8000f88:	430b      	orrs	r3, r1
 8000f8a:	6961      	ldr	r1, [r4, #20]
 8000f8c:	682a      	ldr	r2, [r5, #0]
 8000f8e:	430b      	orrs	r3, r1
 8000f90:	69a1      	ldr	r1, [r4, #24]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8000f92:	0020      	movs	r0, r4
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8000f94:	430b      	orrs	r3, r1
 8000f96:	69e1      	ldr	r1, [r4, #28]
 8000f98:	430b      	orrs	r3, r1
 8000f9a:	6a21      	ldr	r1, [r4, #32]
 8000f9c:	430b      	orrs	r3, r1
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	602b      	str	r3, [r5, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8000fa2:	f7ff ffbf 	bl	8000f24 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8000fa6:	2380      	movs	r3, #128	@ 0x80
 8000fa8:	01db      	lsls	r3, r3, #7
 8000faa:	429f      	cmp	r7, r3
 8000fac:	d101      	bne.n	8000fb2 <HAL_DMA_Init+0x5a>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8000fb2:	6862      	ldr	r2, [r4, #4]
 8000fb4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8000fb6:	b2d3      	uxtb	r3, r2
 8000fb8:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000fba:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8000fbc:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8000fbe:	3a01      	subs	r2, #1
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000fc0:	6048      	str	r0, [r1, #4]
  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8000fc2:	2a03      	cmp	r2, #3
 8000fc4:	d814      	bhi.n	8000ff0 <HAL_DMA_Init+0x98>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8000fc6:	4a0f      	ldr	r2, [pc, #60]	@ (8001004 <HAL_DMA_Init+0xac>)
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8000fc8:	480f      	ldr	r0, [pc, #60]	@ (8001008 <HAL_DMA_Init+0xb0>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8000fca:	1899      	adds	r1, r3, r2

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8000fcc:	2201      	movs	r2, #1
 8000fce:	3b01      	subs	r3, #1
 8000fd0:	409a      	lsls	r2, r3
 8000fd2:	65a2      	str	r2, [r4, #88]	@ 0x58
 8000fd4:	0013      	movs	r3, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8000fd6:	2200      	movs	r2, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8000fd8:	0089      	lsls	r1, r1, #2
 8000fda:	6521      	str	r1, [r4, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8000fdc:	6560      	str	r0, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8000fde:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000fe0:	6043      	str	r3, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fe2:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8000fe4:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fe6:	63e0      	str	r0, [r4, #60]	@ 0x3c
  __HAL_UNLOCK(hdma);
 8000fe8:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 8000fea:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hdma);
 8000fec:	77e0      	strb	r0, [r4, #31]
}
 8000fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->DMAmuxRequestGen = 0U;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8000ff4:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8000ff6:	65a3      	str	r3, [r4, #88]	@ 0x58
 8000ff8:	e7f3      	b.n	8000fe2 <HAL_DMA_Init+0x8a>
 8000ffa:	46c0      	nop			@ (mov r8, r8)
 8000ffc:	bffdfff8 	.word	0xbffdfff8
 8001000:	ffff800f 	.word	0xffff800f
 8001004:	1000823f 	.word	0x1000823f
 8001008:	40020940 	.word	0x40020940

0800100c <HAL_DMA_Start_IT>:
{
 800100c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 800100e:	1d46      	adds	r6, r0, #5
{
 8001010:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 8001012:	7ff4      	ldrb	r4, [r6, #31]
{
 8001014:	0005      	movs	r5, r0
  __HAL_LOCK(hdma);
 8001016:	2002      	movs	r0, #2
 8001018:	2c01      	cmp	r4, #1
 800101a:	d036      	beq.n	800108a <HAL_DMA_Start_IT+0x7e>
 800101c:	3801      	subs	r0, #1
 800101e:	77f0      	strb	r0, [r6, #31]
  if (HAL_DMA_STATE_READY == hdma->State)
 8001020:	1dac      	adds	r4, r5, #6
 8001022:	7fe0      	ldrb	r0, [r4, #31]
 8001024:	2702      	movs	r7, #2
 8001026:	4684      	mov	ip, r0
 8001028:	4663      	mov	r3, ip
 800102a:	b2c0      	uxtb	r0, r0
 800102c:	9000      	str	r0, [sp, #0]
    status = HAL_BUSY;
 800102e:	0038      	movs	r0, r7
  if (HAL_DMA_STATE_READY == hdma->State)
 8001030:	2b01      	cmp	r3, #1
 8001032:	d128      	bne.n	8001086 <HAL_DMA_Start_IT+0x7a>
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001034:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8001036:	77e7      	strb	r7, [r4, #31]
    __HAL_DMA_DISABLE(hdma);
 8001038:	682c      	ldr	r4, [r5, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800103a:	63e8      	str	r0, [r5, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 800103c:	6820      	ldr	r0, [r4, #0]
 800103e:	9b00      	ldr	r3, [sp, #0]
 8001040:	4398      	bics	r0, r3
 8001042:	6020      	str	r0, [r4, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001044:	9b01      	ldr	r3, [sp, #4]
 8001046:	0028      	movs	r0, r5
 8001048:	f7ff ff4c 	bl	8000ee4 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 800104c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800104e:	2b00      	cmp	r3, #0
 8001050:	d01c      	beq.n	800108c <HAL_DMA_Start_IT+0x80>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001052:	230e      	movs	r3, #14
 8001054:	6822      	ldr	r2, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001056:	4313      	orrs	r3, r2
 8001058:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800105a:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	03d2      	lsls	r2, r2, #15
 8001060:	d504      	bpl.n	800106c <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001062:	2280      	movs	r2, #128	@ 0x80
 8001064:	6819      	ldr	r1, [r3, #0]
 8001066:	0052      	lsls	r2, r2, #1
 8001068:	430a      	orrs	r2, r1
 800106a:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 800106c:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800106e:	2b00      	cmp	r3, #0
 8001070:	d004      	beq.n	800107c <HAL_DMA_Start_IT+0x70>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001072:	2280      	movs	r2, #128	@ 0x80
 8001074:	6819      	ldr	r1, [r3, #0]
 8001076:	0052      	lsls	r2, r2, #1
 8001078:	430a      	orrs	r2, r1
 800107a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 800107c:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 800107e:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001080:	6822      	ldr	r2, [r4, #0]
 8001082:	4313      	orrs	r3, r2
 8001084:	6023      	str	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 8001086:	2300      	movs	r3, #0
 8001088:	77f3      	strb	r3, [r6, #31]
}
 800108a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800108c:	2204      	movs	r2, #4
 800108e:	6823      	ldr	r3, [r4, #0]
 8001090:	4393      	bics	r3, r2
 8001092:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001094:	6822      	ldr	r2, [r4, #0]
 8001096:	230a      	movs	r3, #10
 8001098:	e7dd      	b.n	8001056 <HAL_DMA_Start_IT+0x4a>
	...

0800109c <HAL_DMA_IRQHandler>:
{
 800109c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800109e:	241c      	movs	r4, #28
 80010a0:	2704      	movs	r7, #4
 80010a2:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = DMA1->ISR;
 80010a4:	4a26      	ldr	r2, [pc, #152]	@ (8001140 <HAL_DMA_IRQHandler+0xa4>)
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80010a6:	4021      	ands	r1, r4
 80010a8:	003c      	movs	r4, r7
 80010aa:	408c      	lsls	r4, r1
  uint32_t flag_it = DMA1->ISR;
 80010ac:	6816      	ldr	r6, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80010ae:	6803      	ldr	r3, [r0, #0]
 80010b0:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80010b2:	4226      	tst	r6, r4
 80010b4:	d00f      	beq.n	80010d6 <HAL_DMA_IRQHandler+0x3a>
 80010b6:	423d      	tst	r5, r7
 80010b8:	d00d      	beq.n	80010d6 <HAL_DMA_IRQHandler+0x3a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010ba:	6819      	ldr	r1, [r3, #0]
 80010bc:	0689      	lsls	r1, r1, #26
 80010be:	d402      	bmi.n	80010c6 <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80010c0:	6819      	ldr	r1, [r3, #0]
 80010c2:	43b9      	bics	r1, r7
 80010c4:	6019      	str	r1, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 80010c6:	6853      	ldr	r3, [r2, #4]
 80010c8:	431c      	orrs	r4, r3
    if (hdma->XferHalfCpltCallback != NULL)
 80010ca:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 80010cc:	6054      	str	r4, [r2, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d01b      	beq.n	800110a <HAL_DMA_IRQHandler+0x6e>
      hdma->XferErrorCallback(hdma);
 80010d2:	4798      	blx	r3
  return;
 80010d4:	e019      	b.n	800110a <HAL_DMA_IRQHandler+0x6e>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80010d6:	2702      	movs	r7, #2
 80010d8:	003c      	movs	r4, r7
 80010da:	408c      	lsls	r4, r1
 80010dc:	4226      	tst	r6, r4
 80010de:	d015      	beq.n	800110c <HAL_DMA_IRQHandler+0x70>
 80010e0:	423d      	tst	r5, r7
 80010e2:	d013      	beq.n	800110c <HAL_DMA_IRQHandler+0x70>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010e4:	6819      	ldr	r1, [r3, #0]
 80010e6:	0689      	lsls	r1, r1, #26
 80010e8:	d406      	bmi.n	80010f8 <HAL_DMA_IRQHandler+0x5c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80010ea:	250a      	movs	r5, #10
 80010ec:	6819      	ldr	r1, [r3, #0]
 80010ee:	43a9      	bics	r1, r5
 80010f0:	6019      	str	r1, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80010f2:	2101      	movs	r1, #1
 80010f4:	1d83      	adds	r3, r0, #6
 80010f6:	77d9      	strb	r1, [r3, #31]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 80010f8:	6853      	ldr	r3, [r2, #4]
 80010fa:	431c      	orrs	r4, r3
 80010fc:	6054      	str	r4, [r2, #4]
    __HAL_UNLOCK(hdma);
 80010fe:	2200      	movs	r2, #0
 8001100:	1d43      	adds	r3, r0, #5
 8001102:	77da      	strb	r2, [r3, #31]
    if (hdma->XferCpltCallback != NULL)
 8001104:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if (hdma->XferErrorCallback != NULL)
 8001106:	4293      	cmp	r3, r2
 8001108:	d1e3      	bne.n	80010d2 <HAL_DMA_IRQHandler+0x36>
}
 800110a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800110c:	2408      	movs	r4, #8
 800110e:	0027      	movs	r7, r4
 8001110:	408f      	lsls	r7, r1
 8001112:	423e      	tst	r6, r7
 8001114:	d0f9      	beq.n	800110a <HAL_DMA_IRQHandler+0x6e>
 8001116:	4225      	tst	r5, r4
 8001118:	d0f7      	beq.n	800110a <HAL_DMA_IRQHandler+0x6e>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800111a:	250e      	movs	r5, #14
 800111c:	681c      	ldr	r4, [r3, #0]
 800111e:	43ac      	bics	r4, r5
 8001120:	601c      	str	r4, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8001122:	2301      	movs	r3, #1
 8001124:	001d      	movs	r5, r3
 8001126:	408d      	lsls	r5, r1
 8001128:	0029      	movs	r1, r5
 800112a:	6854      	ldr	r4, [r2, #4]
 800112c:	4321      	orrs	r1, r4
 800112e:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001130:	1d82      	adds	r2, r0, #6
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001132:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001134:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8001136:	2200      	movs	r2, #0
 8001138:	1d43      	adds	r3, r0, #5
 800113a:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 800113c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800113e:	e7e2      	b.n	8001106 <HAL_DMA_IRQHandler+0x6a>
 8001140:	40020000 	.word	0x40020000

08001144 <HAL_GPIO_Init>:
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001144:	2300      	movs	r3, #0
 8001146:	469c      	mov	ip, r3
{
 8001148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800114a:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800114c:	680b      	ldr	r3, [r1, #0]
 800114e:	4664      	mov	r4, ip
 8001150:	001a      	movs	r2, r3
 8001152:	40e2      	lsrs	r2, r4
 8001154:	d101      	bne.n	800115a <HAL_GPIO_Init+0x16>
      }
    }

    position++;
  }
}
 8001156:	b005      	add	sp, #20
 8001158:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800115a:	4662      	mov	r2, ip
 800115c:	2601      	movs	r6, #1
 800115e:	4096      	lsls	r6, r2
 8001160:	001a      	movs	r2, r3
 8001162:	4032      	ands	r2, r6
 8001164:	9201      	str	r2, [sp, #4]
    if (iocurrent != 0U)
 8001166:	4233      	tst	r3, r6
 8001168:	d100      	bne.n	800116c <HAL_GPIO_Init+0x28>
 800116a:	e080      	b.n	800126e <HAL_GPIO_Init+0x12a>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800116c:	684f      	ldr	r7, [r1, #4]
 800116e:	2310      	movs	r3, #16
 8001170:	003d      	movs	r5, r7
 8001172:	439d      	bics	r5, r3
 8001174:	9503      	str	r5, [sp, #12]
 8001176:	2d02      	cmp	r5, #2
 8001178:	d114      	bne.n	80011a4 <HAL_GPIO_Init+0x60>
        tmp = GPIOx->AFR[position >> 3U];
 800117a:	4663      	mov	r3, ip
 800117c:	08da      	lsrs	r2, r3, #3
 800117e:	0092      	lsls	r2, r2, #2
 8001180:	1882      	adds	r2, r0, r2
 8001182:	6a13      	ldr	r3, [r2, #32]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001184:	2407      	movs	r4, #7
        tmp = GPIOx->AFR[position >> 3U];
 8001186:	001d      	movs	r5, r3
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001188:	4663      	mov	r3, ip
 800118a:	401c      	ands	r4, r3
 800118c:	230f      	movs	r3, #15
 800118e:	00a4      	lsls	r4, r4, #2
 8001190:	40a3      	lsls	r3, r4
 8001192:	439d      	bics	r5, r3
 8001194:	9502      	str	r5, [sp, #8]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001196:	250f      	movs	r5, #15
 8001198:	690b      	ldr	r3, [r1, #16]
 800119a:	402b      	ands	r3, r5
 800119c:	40a3      	lsls	r3, r4
 800119e:	9c02      	ldr	r4, [sp, #8]
 80011a0:	4323      	orrs	r3, r4
        GPIOx->AFR[position >> 3U] = tmp;
 80011a2:	6213      	str	r3, [r2, #32]
      tmp = GPIOx->MODER;
 80011a4:	4663      	mov	r3, ip
 80011a6:	005a      	lsls	r2, r3, #1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80011a8:	2303      	movs	r3, #3
 80011aa:	4093      	lsls	r3, r2
      tmp = GPIOx->MODER;
 80011ac:	6804      	ldr	r4, [r0, #0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80011ae:	43dd      	mvns	r5, r3
 80011b0:	439c      	bics	r4, r3
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80011b2:	2303      	movs	r3, #3
 80011b4:	403b      	ands	r3, r7
 80011b6:	4093      	lsls	r3, r2
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80011b8:	9502      	str	r5, [sp, #8]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011ba:	9d03      	ldr	r5, [sp, #12]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80011bc:	4323      	orrs	r3, r4
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011be:	3d01      	subs	r5, #1
      GPIOx->MODER = tmp;
 80011c0:	6003      	str	r3, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011c2:	2d01      	cmp	r5, #1
 80011c4:	d956      	bls.n	8001274 <HAL_GPIO_Init+0x130>
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80011c6:	2f03      	cmp	r7, #3
 80011c8:	d051      	beq.n	800126e <HAL_GPIO_Init+0x12a>
        tmp = GPIOx->PUPDR;
 80011ca:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80011cc:	9b02      	ldr	r3, [sp, #8]
 80011ce:	401c      	ands	r4, r3
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80011d0:	688b      	ldr	r3, [r1, #8]
 80011d2:	4093      	lsls	r3, r2
 80011d4:	4323      	orrs	r3, r4
        GPIOx->PUPDR = tmp;
 80011d6:	60c3      	str	r3, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011d8:	2380      	movs	r3, #128	@ 0x80
 80011da:	055b      	lsls	r3, r3, #21
 80011dc:	421f      	tst	r7, r3
 80011de:	d046      	beq.n	800126e <HAL_GPIO_Init+0x12a>
        tmp = EXTI->EXTICR[position >> 2U];
 80011e0:	4663      	mov	r3, ip
 80011e2:	089a      	lsrs	r2, r3, #2
 80011e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001294 <HAL_GPIO_Init+0x150>)
 80011e6:	0092      	lsls	r2, r2, #2
 80011e8:	18d2      	adds	r2, r2, r3
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80011ea:	2403      	movs	r4, #3
 80011ec:	4663      	mov	r3, ip
 80011ee:	401c      	ands	r4, r3
 80011f0:	230f      	movs	r3, #15
 80011f2:	00e4      	lsls	r4, r4, #3
 80011f4:	40a3      	lsls	r3, r4
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80011f6:	26a0      	movs	r6, #160	@ 0xa0
        tmp = EXTI->EXTICR[position >> 2U];
 80011f8:	6e15      	ldr	r5, [r2, #96]	@ 0x60
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80011fa:	05f6      	lsls	r6, r6, #23
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80011fc:	439d      	bics	r5, r3
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80011fe:	2300      	movs	r3, #0
 8001200:	42b0      	cmp	r0, r6
 8001202:	d00c      	beq.n	800121e <HAL_GPIO_Init+0xda>
 8001204:	4e24      	ldr	r6, [pc, #144]	@ (8001298 <HAL_GPIO_Init+0x154>)
 8001206:	3301      	adds	r3, #1
 8001208:	42b0      	cmp	r0, r6
 800120a:	d008      	beq.n	800121e <HAL_GPIO_Init+0xda>
 800120c:	4e23      	ldr	r6, [pc, #140]	@ (800129c <HAL_GPIO_Init+0x158>)
 800120e:	3301      	adds	r3, #1
 8001210:	42b0      	cmp	r0, r6
 8001212:	d004      	beq.n	800121e <HAL_GPIO_Init+0xda>
 8001214:	4b22      	ldr	r3, [pc, #136]	@ (80012a0 <HAL_GPIO_Init+0x15c>)
 8001216:	18c3      	adds	r3, r0, r3
 8001218:	1e5e      	subs	r6, r3, #1
 800121a:	41b3      	sbcs	r3, r6
 800121c:	3305      	adds	r3, #5
 800121e:	40a3      	lsls	r3, r4
 8001220:	432b      	orrs	r3, r5
        EXTI->EXTICR[position >> 2U] = tmp;
 8001222:	6613      	str	r3, [r2, #96]	@ 0x60
        tmp = EXTI->IMR1;
 8001224:	4b1f      	ldr	r3, [pc, #124]	@ (80012a4 <HAL_GPIO_Init+0x160>)
        tmp &= ~((uint32_t)iocurrent);
 8001226:	9a01      	ldr	r2, [sp, #4]
        tmp = EXTI->IMR1;
 8001228:	6fdd      	ldr	r5, [r3, #124]	@ 0x7c
          tmp |= iocurrent;
 800122a:	9c01      	ldr	r4, [sp, #4]
        tmp &= ~((uint32_t)iocurrent);
 800122c:	43d2      	mvns	r2, r2
          tmp |= iocurrent;
 800122e:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001230:	03fe      	lsls	r6, r7, #15
 8001232:	d401      	bmi.n	8001238 <HAL_GPIO_Init+0xf4>
        tmp &= ~((uint32_t)iocurrent);
 8001234:	002c      	movs	r4, r5
 8001236:	4014      	ands	r4, r2
        EXTI->IMR1 = tmp;
 8001238:	67dc      	str	r4, [r3, #124]	@ 0x7c
        tmp = EXTI->EMR1;
 800123a:	4c1b      	ldr	r4, [pc, #108]	@ (80012a8 <HAL_GPIO_Init+0x164>)
          tmp |= iocurrent;
 800123c:	9d01      	ldr	r5, [sp, #4]
        tmp = EXTI->EMR1;
 800123e:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
          tmp |= iocurrent;
 8001240:	431d      	orrs	r5, r3
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001242:	03be      	lsls	r6, r7, #14
 8001244:	d401      	bmi.n	800124a <HAL_GPIO_Init+0x106>
        tmp &= ~((uint32_t)iocurrent);
 8001246:	4013      	ands	r3, r2
 8001248:	001d      	movs	r5, r3
        EXTI->EMR1 = tmp;
 800124a:	4b12      	ldr	r3, [pc, #72]	@ (8001294 <HAL_GPIO_Init+0x150>)
 800124c:	67e5      	str	r5, [r4, #124]	@ 0x7c
        tmp = EXTI->RTSR1;
 800124e:	681d      	ldr	r5, [r3, #0]
          tmp |= iocurrent;
 8001250:	9c01      	ldr	r4, [sp, #4]
 8001252:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001254:	02fe      	lsls	r6, r7, #11
 8001256:	d401      	bmi.n	800125c <HAL_GPIO_Init+0x118>
        tmp &= ~((uint32_t)iocurrent);
 8001258:	002c      	movs	r4, r5
 800125a:	4014      	ands	r4, r2
        EXTI->RTSR1 = tmp;
 800125c:	601c      	str	r4, [r3, #0]
        tmp = EXTI->FTSR1;
 800125e:	685c      	ldr	r4, [r3, #4]
          tmp |= iocurrent;
 8001260:	9d01      	ldr	r5, [sp, #4]
 8001262:	4325      	orrs	r5, r4
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001264:	02bf      	lsls	r7, r7, #10
 8001266:	d401      	bmi.n	800126c <HAL_GPIO_Init+0x128>
        tmp &= ~((uint32_t)iocurrent);
 8001268:	4014      	ands	r4, r2
 800126a:	0025      	movs	r5, r4
        EXTI->FTSR1 = tmp;
 800126c:	605d      	str	r5, [r3, #4]
    position++;
 800126e:	2301      	movs	r3, #1
 8001270:	449c      	add	ip, r3
 8001272:	e76b      	b.n	800114c <HAL_GPIO_Init+0x8>
        tmp = GPIOx->OSPEEDR;
 8001274:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001276:	9b02      	ldr	r3, [sp, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001278:	4665      	mov	r5, ip
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800127a:	401c      	ands	r4, r3
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800127c:	68cb      	ldr	r3, [r1, #12]
 800127e:	4093      	lsls	r3, r2
 8001280:	4323      	orrs	r3, r4
        GPIOx->OSPEEDR = tmp;
 8001282:	6083      	str	r3, [r0, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001284:	093b      	lsrs	r3, r7, #4
 8001286:	40ab      	lsls	r3, r5
        tmp = GPIOx->OTYPER;
 8001288:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800128a:	43b4      	bics	r4, r6
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800128c:	4323      	orrs	r3, r4
        GPIOx->OTYPER = tmp;
 800128e:	6043      	str	r3, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001290:	e79b      	b.n	80011ca <HAL_GPIO_Init+0x86>
 8001292:	46c0      	nop			@ (mov r8, r8)
 8001294:	40021800 	.word	0x40021800
 8001298:	50000400 	.word	0x50000400
 800129c:	50000800 	.word	0x50000800
 80012a0:	afffec00 	.word	0xafffec00
 80012a4:	40021804 	.word	0x40021804
 80012a8:	40021808 	.word	0x40021808

080012ac <HAL_GPIO_EXTI_Falling_Callback>:
/**
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
 80012ac:	4770      	bx	lr
	...

080012b0 <HAL_GPIO_EXTI_IRQHandler>:
{
 80012b0:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 80012b2:	4d08      	ldr	r5, [pc, #32]	@ (80012d4 <HAL_GPIO_EXTI_IRQHandler+0x24>)
{
 80012b4:	0004      	movs	r4, r0
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 80012b6:	68eb      	ldr	r3, [r5, #12]
 80012b8:	4218      	tst	r0, r3
 80012ba:	d002      	beq.n	80012c2 <HAL_GPIO_EXTI_IRQHandler+0x12>
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80012bc:	60e8      	str	r0, [r5, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80012be:	f7ff fa1f 	bl	8000700 <HAL_GPIO_EXTI_Rising_Callback>
  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 80012c2:	692b      	ldr	r3, [r5, #16]
 80012c4:	4223      	tst	r3, r4
 80012c6:	d003      	beq.n	80012d0 <HAL_GPIO_EXTI_IRQHandler+0x20>
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80012c8:	0020      	movs	r0, r4
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80012ca:	612c      	str	r4, [r5, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80012cc:	f7ff ffee 	bl	80012ac <HAL_GPIO_EXTI_Falling_Callback>
}
 80012d0:	bd70      	pop	{r4, r5, r6, pc}
 80012d2:	46c0      	nop			@ (mov r8, r8)
 80012d4:	40021800 	.word	0x40021800

080012d8 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012da:	1e05      	subs	r5, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80012dc:	d101      	bne.n	80012e2 <HAL_RCC_OscConfig+0xa>
  {
    return HAL_ERROR;
 80012de:	2001      	movs	r0, #1
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
}
 80012e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012e2:	6803      	ldr	r3, [r0, #0]
 80012e4:	07db      	lsls	r3, r3, #31
 80012e6:	d40d      	bmi.n	8001304 <HAL_RCC_OscConfig+0x2c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012e8:	682b      	ldr	r3, [r5, #0]
 80012ea:	079b      	lsls	r3, r3, #30
 80012ec:	d44f      	bmi.n	800138e <HAL_RCC_OscConfig+0xb6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012ee:	682b      	ldr	r3, [r5, #0]
 80012f0:	071b      	lsls	r3, r3, #28
 80012f2:	d500      	bpl.n	80012f6 <HAL_RCC_OscConfig+0x1e>
 80012f4:	e0a4      	b.n	8001440 <HAL_RCC_OscConfig+0x168>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012f6:	2204      	movs	r2, #4
 80012f8:	682b      	ldr	r3, [r5, #0]
 80012fa:	4213      	tst	r3, r2
 80012fc:	d000      	beq.n	8001300 <HAL_RCC_OscConfig+0x28>
 80012fe:	e0cf      	b.n	80014a0 <HAL_RCC_OscConfig+0x1c8>
  return HAL_OK;
 8001300:	2000      	movs	r0, #0
 8001302:	e7ed      	b.n	80012e0 <HAL_RCC_OscConfig+0x8>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001304:	2138      	movs	r1, #56	@ 0x38
 8001306:	4c85      	ldr	r4, [pc, #532]	@ (800151c <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001308:	6843      	ldr	r3, [r0, #4]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800130a:	68a2      	ldr	r2, [r4, #8]
 800130c:	400a      	ands	r2, r1
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 800130e:	2a08      	cmp	r2, #8
 8001310:	d102      	bne.n	8001318 <HAL_RCC_OscConfig+0x40>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001312:	2b00      	cmp	r3, #0
 8001314:	d1e8      	bne.n	80012e8 <HAL_RCC_OscConfig+0x10>
 8001316:	e7e2      	b.n	80012de <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001318:	2280      	movs	r2, #128	@ 0x80
 800131a:	0252      	lsls	r2, r2, #9
 800131c:	4293      	cmp	r3, r2
 800131e:	d111      	bne.n	8001344 <HAL_RCC_OscConfig+0x6c>
 8001320:	6822      	ldr	r2, [r4, #0]
 8001322:	4313      	orrs	r3, r2
 8001324:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001326:	f7ff fb33 	bl	8000990 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800132a:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 800132c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800132e:	02bf      	lsls	r7, r7, #10
 8001330:	6823      	ldr	r3, [r4, #0]
 8001332:	423b      	tst	r3, r7
 8001334:	d1d8      	bne.n	80012e8 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001336:	f7ff fb2b 	bl	8000990 <HAL_GetTick>
 800133a:	1b80      	subs	r0, r0, r6
 800133c:	2864      	cmp	r0, #100	@ 0x64
 800133e:	d9f7      	bls.n	8001330 <HAL_RCC_OscConfig+0x58>
            return HAL_TIMEOUT;
 8001340:	2003      	movs	r0, #3
 8001342:	e7cd      	b.n	80012e0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001344:	21a0      	movs	r1, #160	@ 0xa0
 8001346:	02c9      	lsls	r1, r1, #11
 8001348:	428b      	cmp	r3, r1
 800134a:	d108      	bne.n	800135e <HAL_RCC_OscConfig+0x86>
 800134c:	2380      	movs	r3, #128	@ 0x80
 800134e:	6821      	ldr	r1, [r4, #0]
 8001350:	02db      	lsls	r3, r3, #11
 8001352:	430b      	orrs	r3, r1
 8001354:	6023      	str	r3, [r4, #0]
 8001356:	6823      	ldr	r3, [r4, #0]
 8001358:	431a      	orrs	r2, r3
 800135a:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800135c:	e7e3      	b.n	8001326 <HAL_RCC_OscConfig+0x4e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800135e:	6822      	ldr	r2, [r4, #0]
 8001360:	496f      	ldr	r1, [pc, #444]	@ (8001520 <HAL_RCC_OscConfig+0x248>)
 8001362:	400a      	ands	r2, r1
 8001364:	6022      	str	r2, [r4, #0]
 8001366:	6822      	ldr	r2, [r4, #0]
 8001368:	496e      	ldr	r1, [pc, #440]	@ (8001524 <HAL_RCC_OscConfig+0x24c>)
 800136a:	400a      	ands	r2, r1
 800136c:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800136e:	2b00      	cmp	r3, #0
 8001370:	d1d9      	bne.n	8001326 <HAL_RCC_OscConfig+0x4e>
        tickstart = HAL_GetTick();
 8001372:	f7ff fb0d 	bl	8000990 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001376:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8001378:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800137a:	02bf      	lsls	r7, r7, #10
 800137c:	6823      	ldr	r3, [r4, #0]
 800137e:	423b      	tst	r3, r7
 8001380:	d0b2      	beq.n	80012e8 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001382:	f7ff fb05 	bl	8000990 <HAL_GetTick>
 8001386:	1b80      	subs	r0, r0, r6
 8001388:	2864      	cmp	r0, #100	@ 0x64
 800138a:	d9f7      	bls.n	800137c <HAL_RCC_OscConfig+0xa4>
 800138c:	e7d8      	b.n	8001340 <HAL_RCC_OscConfig+0x68>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800138e:	2238      	movs	r2, #56	@ 0x38
 8001390:	4c62      	ldr	r4, [pc, #392]	@ (800151c <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001392:	68eb      	ldr	r3, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001394:	68a1      	ldr	r1, [r4, #8]
    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001396:	4211      	tst	r1, r2
 8001398:	d11c      	bne.n	80013d4 <HAL_RCC_OscConfig+0xfc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800139a:	2b00      	cmp	r3, #0
 800139c:	d09f      	beq.n	80012de <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800139e:	6862      	ldr	r2, [r4, #4]
 80013a0:	696b      	ldr	r3, [r5, #20]
 80013a2:	4961      	ldr	r1, [pc, #388]	@ (8001528 <HAL_RCC_OscConfig+0x250>)
 80013a4:	021b      	lsls	r3, r3, #8
 80013a6:	400a      	ands	r2, r1
 80013a8:	4313      	orrs	r3, r2
 80013aa:	6063      	str	r3, [r4, #4]
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80013ac:	6823      	ldr	r3, [r4, #0]
 80013ae:	4a5f      	ldr	r2, [pc, #380]	@ (800152c <HAL_RCC_OscConfig+0x254>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80013b0:	495f      	ldr	r1, [pc, #380]	@ (8001530 <HAL_RCC_OscConfig+0x258>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80013b2:	4013      	ands	r3, r2
 80013b4:	692a      	ldr	r2, [r5, #16]
 80013b6:	4313      	orrs	r3, r2
 80013b8:	6023      	str	r3, [r4, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80013ba:	6823      	ldr	r3, [r4, #0]
 80013bc:	4a5d      	ldr	r2, [pc, #372]	@ (8001534 <HAL_RCC_OscConfig+0x25c>)
 80013be:	049b      	lsls	r3, r3, #18
 80013c0:	0f5b      	lsrs	r3, r3, #29
 80013c2:	40da      	lsrs	r2, r3
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80013c4:	4b5c      	ldr	r3, [pc, #368]	@ (8001538 <HAL_RCC_OscConfig+0x260>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80013c6:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80013c8:	6818      	ldr	r0, [r3, #0]
 80013ca:	f7ff faa1 	bl	8000910 <HAL_InitTick>
 80013ce:	2800      	cmp	r0, #0
 80013d0:	d08d      	beq.n	80012ee <HAL_RCC_OscConfig+0x16>
 80013d2:	e784      	b.n	80012de <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d020      	beq.n	800141a <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80013d8:	6823      	ldr	r3, [r4, #0]
 80013da:	4a54      	ldr	r2, [pc, #336]	@ (800152c <HAL_RCC_OscConfig+0x254>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013dc:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80013de:	4013      	ands	r3, r2
 80013e0:	692a      	ldr	r2, [r5, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013e2:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80013e4:	4313      	orrs	r3, r2
 80013e6:	6023      	str	r3, [r4, #0]
        __HAL_RCC_HSI_ENABLE();
 80013e8:	2380      	movs	r3, #128	@ 0x80
 80013ea:	6822      	ldr	r2, [r4, #0]
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	4313      	orrs	r3, r2
 80013f0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80013f2:	f7ff facd 	bl	8000990 <HAL_GetTick>
 80013f6:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013f8:	6823      	ldr	r3, [r4, #0]
 80013fa:	423b      	tst	r3, r7
 80013fc:	d007      	beq.n	800140e <HAL_RCC_OscConfig+0x136>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013fe:	6862      	ldr	r2, [r4, #4]
 8001400:	696b      	ldr	r3, [r5, #20]
 8001402:	4949      	ldr	r1, [pc, #292]	@ (8001528 <HAL_RCC_OscConfig+0x250>)
 8001404:	021b      	lsls	r3, r3, #8
 8001406:	400a      	ands	r2, r1
 8001408:	4313      	orrs	r3, r2
 800140a:	6063      	str	r3, [r4, #4]
 800140c:	e76f      	b.n	80012ee <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800140e:	f7ff fabf 	bl	8000990 <HAL_GetTick>
 8001412:	1b80      	subs	r0, r0, r6
 8001414:	2802      	cmp	r0, #2
 8001416:	d9ef      	bls.n	80013f8 <HAL_RCC_OscConfig+0x120>
 8001418:	e792      	b.n	8001340 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_HSI_DISABLE();
 800141a:	6823      	ldr	r3, [r4, #0]
 800141c:	4a47      	ldr	r2, [pc, #284]	@ (800153c <HAL_RCC_OscConfig+0x264>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800141e:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8001420:	4013      	ands	r3, r2
 8001422:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001424:	f7ff fab4 	bl	8000990 <HAL_GetTick>
 8001428:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800142a:	00ff      	lsls	r7, r7, #3
 800142c:	6823      	ldr	r3, [r4, #0]
 800142e:	423b      	tst	r3, r7
 8001430:	d100      	bne.n	8001434 <HAL_RCC_OscConfig+0x15c>
 8001432:	e75c      	b.n	80012ee <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001434:	f7ff faac 	bl	8000990 <HAL_GetTick>
 8001438:	1b80      	subs	r0, r0, r6
 800143a:	2802      	cmp	r0, #2
 800143c:	d9f6      	bls.n	800142c <HAL_RCC_OscConfig+0x154>
 800143e:	e77f      	b.n	8001340 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001440:	2138      	movs	r1, #56	@ 0x38
 8001442:	4c36      	ldr	r4, [pc, #216]	@ (800151c <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8001444:	69aa      	ldr	r2, [r5, #24]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001446:	68a3      	ldr	r3, [r4, #8]
 8001448:	400b      	ands	r3, r1
 800144a:	2b18      	cmp	r3, #24
 800144c:	d103      	bne.n	8001456 <HAL_RCC_OscConfig+0x17e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 800144e:	2a00      	cmp	r2, #0
 8001450:	d000      	beq.n	8001454 <HAL_RCC_OscConfig+0x17c>
 8001452:	e750      	b.n	80012f6 <HAL_RCC_OscConfig+0x1e>
 8001454:	e743      	b.n	80012de <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001456:	2301      	movs	r3, #1
 8001458:	2a00      	cmp	r2, #0
 800145a:	d010      	beq.n	800147e <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_LSI_ENABLE();
 800145c:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800145e:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8001460:	4313      	orrs	r3, r2
 8001462:	6623      	str	r3, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001464:	f7ff fa94 	bl	8000990 <HAL_GetTick>
 8001468:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800146a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800146c:	423b      	tst	r3, r7
 800146e:	d000      	beq.n	8001472 <HAL_RCC_OscConfig+0x19a>
 8001470:	e741      	b.n	80012f6 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001472:	f7ff fa8d 	bl	8000990 <HAL_GetTick>
 8001476:	1b80      	subs	r0, r0, r6
 8001478:	2802      	cmp	r0, #2
 800147a:	d9f6      	bls.n	800146a <HAL_RCC_OscConfig+0x192>
 800147c:	e760      	b.n	8001340 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_LSI_DISABLE();
 800147e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001480:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8001482:	439a      	bics	r2, r3
 8001484:	6622      	str	r2, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001486:	f7ff fa83 	bl	8000990 <HAL_GetTick>
 800148a:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800148c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800148e:	423b      	tst	r3, r7
 8001490:	d100      	bne.n	8001494 <HAL_RCC_OscConfig+0x1bc>
 8001492:	e730      	b.n	80012f6 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001494:	f7ff fa7c 	bl	8000990 <HAL_GetTick>
 8001498:	1b80      	subs	r0, r0, r6
 800149a:	2802      	cmp	r0, #2
 800149c:	d9f6      	bls.n	800148c <HAL_RCC_OscConfig+0x1b4>
 800149e:	e74f      	b.n	8001340 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80014a0:	2138      	movs	r1, #56	@ 0x38
 80014a2:	4c1e      	ldr	r4, [pc, #120]	@ (800151c <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80014a4:	68a8      	ldr	r0, [r5, #8]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80014a6:	68a3      	ldr	r3, [r4, #8]
 80014a8:	400b      	ands	r3, r1
 80014aa:	2b20      	cmp	r3, #32
 80014ac:	d103      	bne.n	80014b6 <HAL_RCC_OscConfig+0x1de>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80014ae:	4243      	negs	r3, r0
 80014b0:	4158      	adcs	r0, r3
 80014b2:	b2c0      	uxtb	r0, r0
 80014b4:	e714      	b.n	80012e0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014b6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80014b8:	2801      	cmp	r0, #1
 80014ba:	d110      	bne.n	80014de <HAL_RCC_OscConfig+0x206>
 80014bc:	4303      	orrs	r3, r0
 80014be:	65e3      	str	r3, [r4, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 80014c0:	f7ff fa66 	bl	8000990 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80014c4:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 80014c6:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80014c8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80014ca:	4233      	tst	r3, r6
 80014cc:	d000      	beq.n	80014d0 <HAL_RCC_OscConfig+0x1f8>
 80014ce:	e717      	b.n	8001300 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014d0:	f7ff fa5e 	bl	8000990 <HAL_GetTick>
 80014d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001540 <HAL_RCC_OscConfig+0x268>)
 80014d6:	1b40      	subs	r0, r0, r5
 80014d8:	4298      	cmp	r0, r3
 80014da:	d9f5      	bls.n	80014c8 <HAL_RCC_OscConfig+0x1f0>
 80014dc:	e730      	b.n	8001340 <HAL_RCC_OscConfig+0x68>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014de:	2805      	cmp	r0, #5
 80014e0:	d105      	bne.n	80014ee <HAL_RCC_OscConfig+0x216>
 80014e2:	4313      	orrs	r3, r2
 80014e4:	65e3      	str	r3, [r4, #92]	@ 0x5c
 80014e6:	2301      	movs	r3, #1
 80014e8:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80014ea:	4313      	orrs	r3, r2
 80014ec:	e7e7      	b.n	80014be <HAL_RCC_OscConfig+0x1e6>
 80014ee:	2101      	movs	r1, #1
 80014f0:	438b      	bics	r3, r1
 80014f2:	65e3      	str	r3, [r4, #92]	@ 0x5c
 80014f4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80014f6:	4393      	bics	r3, r2
 80014f8:	65e3      	str	r3, [r4, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014fa:	2800      	cmp	r0, #0
 80014fc:	d1e0      	bne.n	80014c0 <HAL_RCC_OscConfig+0x1e8>
        tickstart = HAL_GetTick();
 80014fe:	f7ff fa47 	bl	8000990 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001502:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 8001504:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001506:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001508:	4233      	tst	r3, r6
 800150a:	d100      	bne.n	800150e <HAL_RCC_OscConfig+0x236>
 800150c:	e6f8      	b.n	8001300 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800150e:	f7ff fa3f 	bl	8000990 <HAL_GetTick>
 8001512:	4b0b      	ldr	r3, [pc, #44]	@ (8001540 <HAL_RCC_OscConfig+0x268>)
 8001514:	1b40      	subs	r0, r0, r5
 8001516:	4298      	cmp	r0, r3
 8001518:	d9f5      	bls.n	8001506 <HAL_RCC_OscConfig+0x22e>
 800151a:	e711      	b.n	8001340 <HAL_RCC_OscConfig+0x68>
 800151c:	40021000 	.word	0x40021000
 8001520:	fffeffff 	.word	0xfffeffff
 8001524:	fffbffff 	.word	0xfffbffff
 8001528:	ffff80ff 	.word	0xffff80ff
 800152c:	ffffc7ff 	.word	0xffffc7ff
 8001530:	20000000 	.word	0x20000000
 8001534:	02dc6c00 	.word	0x02dc6c00
 8001538:	20000008 	.word	0x20000008
 800153c:	fffffeff 	.word	0xfffffeff
 8001540:	00001388 	.word	0x00001388

08001544 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001544:	2238      	movs	r2, #56	@ 0x38
 8001546:	4b0f      	ldr	r3, [pc, #60]	@ (8001584 <HAL_RCC_GetSysClockFreq+0x40>)
 8001548:	6899      	ldr	r1, [r3, #8]
 800154a:	4211      	tst	r1, r2
 800154c:	d105      	bne.n	800155a <HAL_RCC_GetSysClockFreq+0x16>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800154e:	681b      	ldr	r3, [r3, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001550:	480d      	ldr	r0, [pc, #52]	@ (8001588 <HAL_RCC_GetSysClockFreq+0x44>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001552:	049b      	lsls	r3, r3, #18
 8001554:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001556:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 8001558:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800155a:	6899      	ldr	r1, [r3, #8]
 800155c:	4011      	ands	r1, r2
 800155e:	2908      	cmp	r1, #8
 8001560:	d00b      	beq.n	800157a <HAL_RCC_GetSysClockFreq+0x36>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001562:	6899      	ldr	r1, [r3, #8]
 8001564:	4011      	ands	r1, r2
 8001566:	2920      	cmp	r1, #32
 8001568:	d009      	beq.n	800157e <HAL_RCC_GetSysClockFreq+0x3a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800156a:	689b      	ldr	r3, [r3, #8]
    sysclockfreq = 0U;
 800156c:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800156e:	4013      	ands	r3, r2
 8001570:	2b18      	cmp	r3, #24
 8001572:	d1f1      	bne.n	8001558 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSI_VALUE;
 8001574:	20fa      	movs	r0, #250	@ 0xfa
 8001576:	01c0      	lsls	r0, r0, #7
 8001578:	e7ee      	b.n	8001558 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = HSE_VALUE;
 800157a:	4804      	ldr	r0, [pc, #16]	@ (800158c <HAL_RCC_GetSysClockFreq+0x48>)
 800157c:	e7ec      	b.n	8001558 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSE_VALUE;
 800157e:	2080      	movs	r0, #128	@ 0x80
 8001580:	0200      	lsls	r0, r0, #8
 8001582:	e7e9      	b.n	8001558 <HAL_RCC_GetSysClockFreq+0x14>
 8001584:	40021000 	.word	0x40021000
 8001588:	02dc6c00 	.word	0x02dc6c00
 800158c:	007a1200 	.word	0x007a1200

08001590 <HAL_RCC_ClockConfig>:
{
 8001590:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001592:	0004      	movs	r4, r0
 8001594:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001596:	2800      	cmp	r0, #0
 8001598:	d101      	bne.n	800159e <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 800159a:	2001      	movs	r0, #1
}
 800159c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800159e:	2707      	movs	r7, #7
 80015a0:	4e48      	ldr	r6, [pc, #288]	@ (80016c4 <HAL_RCC_ClockConfig+0x134>)
 80015a2:	6833      	ldr	r3, [r6, #0]
 80015a4:	403b      	ands	r3, r7
 80015a6:	428b      	cmp	r3, r1
 80015a8:	d32a      	bcc.n	8001600 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015aa:	6822      	ldr	r2, [r4, #0]
 80015ac:	0793      	lsls	r3, r2, #30
 80015ae:	d43b      	bmi.n	8001628 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015b0:	07d2      	lsls	r2, r2, #31
 80015b2:	d44a      	bmi.n	800164a <HAL_RCC_ClockConfig+0xba>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80015b4:	2707      	movs	r7, #7
 80015b6:	6833      	ldr	r3, [r6, #0]
 80015b8:	403b      	ands	r3, r7
 80015ba:	42ab      	cmp	r3, r5
 80015bc:	d90a      	bls.n	80015d4 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015be:	6833      	ldr	r3, [r6, #0]
 80015c0:	43bb      	bics	r3, r7
 80015c2:	432b      	orrs	r3, r5
 80015c4:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80015c6:	f7ff f9e3 	bl	8000990 <HAL_GetTick>
 80015ca:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015cc:	6833      	ldr	r3, [r6, #0]
 80015ce:	403b      	ands	r3, r7
 80015d0:	42ab      	cmp	r3, r5
 80015d2:	d167      	bne.n	80016a4 <HAL_RCC_ClockConfig+0x114>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015d4:	6823      	ldr	r3, [r4, #0]
 80015d6:	4d3c      	ldr	r5, [pc, #240]	@ (80016c8 <HAL_RCC_ClockConfig+0x138>)
 80015d8:	075b      	lsls	r3, r3, #29
 80015da:	d46b      	bmi.n	80016b4 <HAL_RCC_ClockConfig+0x124>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80015dc:	f7ff ffb2 	bl	8001544 <HAL_RCC_GetSysClockFreq>
 80015e0:	68ab      	ldr	r3, [r5, #8]
 80015e2:	493a      	ldr	r1, [pc, #232]	@ (80016cc <HAL_RCC_ClockConfig+0x13c>)
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80015e4:	051b      	lsls	r3, r3, #20
 80015e6:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80015e8:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80015ea:	585b      	ldr	r3, [r3, r1]
 80015ec:	211f      	movs	r1, #31
 80015ee:	400b      	ands	r3, r1
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80015f0:	40d8      	lsrs	r0, r3
 80015f2:	4a37      	ldr	r2, [pc, #220]	@ (80016d0 <HAL_RCC_ClockConfig+0x140>)
  return HAL_InitTick(uwTickPrio);
 80015f4:	4b37      	ldr	r3, [pc, #220]	@ (80016d4 <HAL_RCC_ClockConfig+0x144>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80015f6:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 80015f8:	6818      	ldr	r0, [r3, #0]
 80015fa:	f7ff f989 	bl	8000910 <HAL_InitTick>
 80015fe:	e7cd      	b.n	800159c <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001600:	6833      	ldr	r3, [r6, #0]
 8001602:	43bb      	bics	r3, r7
 8001604:	430b      	orrs	r3, r1
 8001606:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001608:	f7ff f9c2 	bl	8000990 <HAL_GetTick>
 800160c:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800160e:	6833      	ldr	r3, [r6, #0]
 8001610:	403b      	ands	r3, r7
 8001612:	42ab      	cmp	r3, r5
 8001614:	d0c9      	beq.n	80015aa <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001616:	f7ff f9bb 	bl	8000990 <HAL_GetTick>
 800161a:	9b01      	ldr	r3, [sp, #4]
 800161c:	1ac0      	subs	r0, r0, r3
 800161e:	4b2e      	ldr	r3, [pc, #184]	@ (80016d8 <HAL_RCC_ClockConfig+0x148>)
 8001620:	4298      	cmp	r0, r3
 8001622:	d9f4      	bls.n	800160e <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 8001624:	2003      	movs	r0, #3
 8001626:	e7b9      	b.n	800159c <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001628:	4927      	ldr	r1, [pc, #156]	@ (80016c8 <HAL_RCC_ClockConfig+0x138>)
 800162a:	0753      	lsls	r3, r2, #29
 800162c:	d506      	bpl.n	800163c <HAL_RCC_ClockConfig+0xac>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800162e:	6888      	ldr	r0, [r1, #8]
 8001630:	4b2a      	ldr	r3, [pc, #168]	@ (80016dc <HAL_RCC_ClockConfig+0x14c>)
 8001632:	4018      	ands	r0, r3
 8001634:	23b0      	movs	r3, #176	@ 0xb0
 8001636:	011b      	lsls	r3, r3, #4
 8001638:	4303      	orrs	r3, r0
 800163a:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800163c:	688b      	ldr	r3, [r1, #8]
 800163e:	4828      	ldr	r0, [pc, #160]	@ (80016e0 <HAL_RCC_ClockConfig+0x150>)
 8001640:	4003      	ands	r3, r0
 8001642:	68e0      	ldr	r0, [r4, #12]
 8001644:	4303      	orrs	r3, r0
 8001646:	608b      	str	r3, [r1, #8]
 8001648:	e7b2      	b.n	80015b0 <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800164a:	6862      	ldr	r2, [r4, #4]
 800164c:	4f1e      	ldr	r7, [pc, #120]	@ (80016c8 <HAL_RCC_ClockConfig+0x138>)
 800164e:	2a01      	cmp	r2, #1
 8001650:	d119      	bne.n	8001686 <HAL_RCC_ClockConfig+0xf6>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	039b      	lsls	r3, r3, #14
 8001656:	d5a0      	bpl.n	800159a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001658:	2107      	movs	r1, #7
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	438b      	bics	r3, r1
 800165e:	4313      	orrs	r3, r2
 8001660:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 8001662:	f7ff f995 	bl	8000990 <HAL_GetTick>
 8001666:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001668:	2338      	movs	r3, #56	@ 0x38
 800166a:	68ba      	ldr	r2, [r7, #8]
 800166c:	401a      	ands	r2, r3
 800166e:	6863      	ldr	r3, [r4, #4]
 8001670:	00db      	lsls	r3, r3, #3
 8001672:	429a      	cmp	r2, r3
 8001674:	d09e      	beq.n	80015b4 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001676:	f7ff f98b 	bl	8000990 <HAL_GetTick>
 800167a:	9b01      	ldr	r3, [sp, #4]
 800167c:	1ac0      	subs	r0, r0, r3
 800167e:	4b16      	ldr	r3, [pc, #88]	@ (80016d8 <HAL_RCC_ClockConfig+0x148>)
 8001680:	4298      	cmp	r0, r3
 8001682:	d9f1      	bls.n	8001668 <HAL_RCC_ClockConfig+0xd8>
 8001684:	e7ce      	b.n	8001624 <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001686:	2a00      	cmp	r2, #0
 8001688:	d103      	bne.n	8001692 <HAL_RCC_ClockConfig+0x102>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	055b      	lsls	r3, r3, #21
 800168e:	d4e3      	bmi.n	8001658 <HAL_RCC_ClockConfig+0xc8>
 8001690:	e783      	b.n	800159a <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001692:	2302      	movs	r3, #2
 8001694:	2a03      	cmp	r2, #3
 8001696:	d103      	bne.n	80016a0 <HAL_RCC_ClockConfig+0x110>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001698:	6e39      	ldr	r1, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800169a:	4219      	tst	r1, r3
 800169c:	d1dc      	bne.n	8001658 <HAL_RCC_ClockConfig+0xc8>
 800169e:	e77c      	b.n	800159a <HAL_RCC_ClockConfig+0xa>
 80016a0:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80016a2:	e7fa      	b.n	800169a <HAL_RCC_ClockConfig+0x10a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80016a4:	f7ff f974 	bl	8000990 <HAL_GetTick>
 80016a8:	9b01      	ldr	r3, [sp, #4]
 80016aa:	1ac0      	subs	r0, r0, r3
 80016ac:	4b0a      	ldr	r3, [pc, #40]	@ (80016d8 <HAL_RCC_ClockConfig+0x148>)
 80016ae:	4298      	cmp	r0, r3
 80016b0:	d98c      	bls.n	80015cc <HAL_RCC_ClockConfig+0x3c>
 80016b2:	e7b7      	b.n	8001624 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80016b4:	68ab      	ldr	r3, [r5, #8]
 80016b6:	4a0b      	ldr	r2, [pc, #44]	@ (80016e4 <HAL_RCC_ClockConfig+0x154>)
 80016b8:	4013      	ands	r3, r2
 80016ba:	6922      	ldr	r2, [r4, #16]
 80016bc:	4313      	orrs	r3, r2
 80016be:	60ab      	str	r3, [r5, #8]
 80016c0:	e78c      	b.n	80015dc <HAL_RCC_ClockConfig+0x4c>
 80016c2:	46c0      	nop			@ (mov r8, r8)
 80016c4:	40022000 	.word	0x40022000
 80016c8:	40021000 	.word	0x40021000
 80016cc:	080022d8 	.word	0x080022d8
 80016d0:	20000000 	.word	0x20000000
 80016d4:	20000008 	.word	0x20000008
 80016d8:	00001388 	.word	0x00001388
 80016dc:	ffff84ff 	.word	0xffff84ff
 80016e0:	fffff0ff 	.word	0xfffff0ff
 80016e4:	ffff8fff 	.word	0xffff8fff

080016e8 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80016e8:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80016ea:	6803      	ldr	r3, [r0, #0]
{
 80016ec:	0005      	movs	r5, r0
 80016ee:	b085      	sub	sp, #20
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80016f0:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80016f2:	065b      	lsls	r3, r3, #25
 80016f4:	d523      	bpl.n	800173e <HAL_RCCEx_PeriphCLKConfig+0x56>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016f6:	2280      	movs	r2, #128	@ 0x80
 80016f8:	4c39      	ldr	r4, [pc, #228]	@ (80017e0 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80016fa:	0552      	lsls	r2, r2, #21
 80016fc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 80016fe:	0006      	movs	r6, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001700:	4213      	tst	r3, r2
 8001702:	d107      	bne.n	8001714 <HAL_RCCEx_PeriphCLKConfig+0x2c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001704:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
      pwrclkchanged = SET;
 8001706:	3601      	adds	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001708:	4313      	orrs	r3, r2
 800170a:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800170c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800170e:	4013      	ands	r3, r2
 8001710:	9303      	str	r3, [sp, #12]
 8001712:	9b03      	ldr	r3, [sp, #12]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8001714:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001716:	23c0      	movs	r3, #192	@ 0xc0
 8001718:	0011      	movs	r1, r2
 800171a:	009b      	lsls	r3, r3, #2

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800171c:	69a8      	ldr	r0, [r5, #24]
 800171e:	4f31      	ldr	r7, [pc, #196]	@ (80017e4 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8001720:	4019      	ands	r1, r3
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001722:	421a      	tst	r2, r3
 8001724:	d13b      	bne.n	800179e <HAL_RCCEx_PeriphCLKConfig+0xb6>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001726:	2000      	movs	r0, #0
    }

    if (ret == HAL_OK)
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001728:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800172a:	69aa      	ldr	r2, [r5, #24]
 800172c:	403b      	ands	r3, r7
 800172e:	4313      	orrs	r3, r2
 8001730:	65e3      	str	r3, [r4, #92]	@ 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001732:	2e01      	cmp	r6, #1
 8001734:	d103      	bne.n	800173e <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001736:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001738:	4a2b      	ldr	r2, [pc, #172]	@ (80017e8 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 800173a:	4013      	ands	r3, r2
 800173c:	63e3      	str	r3, [r4, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800173e:	682a      	ldr	r2, [r5, #0]
 8001740:	07d3      	lsls	r3, r2, #31
 8001742:	d506      	bpl.n	8001752 <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001744:	2403      	movs	r4, #3
 8001746:	4926      	ldr	r1, [pc, #152]	@ (80017e0 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8001748:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800174a:	43a3      	bics	r3, r4
 800174c:	68ac      	ldr	r4, [r5, #8]
 800174e:	4323      	orrs	r3, r4
 8001750:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001752:	0793      	lsls	r3, r2, #30
 8001754:	d506      	bpl.n	8001764 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001756:	4922      	ldr	r1, [pc, #136]	@ (80017e0 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8001758:	4c24      	ldr	r4, [pc, #144]	@ (80017ec <HAL_RCCEx_PeriphCLKConfig+0x104>)
 800175a:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800175c:	4023      	ands	r3, r4
 800175e:	68ec      	ldr	r4, [r5, #12]
 8001760:	4323      	orrs	r3, r4
 8001762:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001764:	0693      	lsls	r3, r2, #26
 8001766:	d506      	bpl.n	8001776 <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001768:	491d      	ldr	r1, [pc, #116]	@ (80017e0 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 800176a:	696c      	ldr	r4, [r5, #20]
 800176c:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	089b      	lsrs	r3, r3, #2
 8001772:	4323      	orrs	r3, r4
 8001774:	654b      	str	r3, [r1, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001776:	0753      	lsls	r3, r2, #29
 8001778:	d506      	bpl.n	8001788 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800177a:	4919      	ldr	r1, [pc, #100]	@ (80017e0 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 800177c:	4c1c      	ldr	r4, [pc, #112]	@ (80017f0 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800177e:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8001780:	4023      	ands	r3, r4
 8001782:	692c      	ldr	r4, [r5, #16]
 8001784:	4323      	orrs	r3, r4
 8001786:	654b      	str	r3, [r1, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8001788:	0612      	lsls	r2, r2, #24
 800178a:	d506      	bpl.n	800179a <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 800178c:	21e0      	movs	r1, #224	@ 0xe0
 800178e:	4a14      	ldr	r2, [pc, #80]	@ (80017e0 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8001790:	6813      	ldr	r3, [r2, #0]
 8001792:	438b      	bics	r3, r1
 8001794:	6869      	ldr	r1, [r5, #4]
 8001796:	430b      	orrs	r3, r1
 8001798:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 800179a:	b005      	add	sp, #20
 800179c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800179e:	4288      	cmp	r0, r1
 80017a0:	d0c1      	beq.n	8001726 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      __HAL_RCC_BACKUPRESET_FORCE();
 80017a2:	2280      	movs	r2, #128	@ 0x80
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80017a4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_FORCE();
 80017a6:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80017a8:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 80017aa:	0252      	lsls	r2, r2, #9
 80017ac:	4302      	orrs	r2, r0
 80017ae:	65e2      	str	r2, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 80017b0:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80017b2:	4810      	ldr	r0, [pc, #64]	@ (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80017b4:	4039      	ands	r1, r7
      __HAL_RCC_BACKUPRESET_RELEASE();
 80017b6:	4002      	ands	r2, r0
 80017b8:	65e2      	str	r2, [r4, #92]	@ 0x5c
      RCC->CSR1 = tmpregister;
 80017ba:	65e1      	str	r1, [r4, #92]	@ 0x5c
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 80017bc:	07db      	lsls	r3, r3, #31
 80017be:	d5b2      	bpl.n	8001726 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      tickstart = HAL_GetTick();
 80017c0:	f7ff f8e6 	bl	8000990 <HAL_GetTick>
 80017c4:	9001      	str	r0, [sp, #4]
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80017c6:	2202      	movs	r2, #2
 80017c8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80017ca:	4213      	tst	r3, r2
 80017cc:	d1ab      	bne.n	8001726 <HAL_RCCEx_PeriphCLKConfig+0x3e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017ce:	f7ff f8df 	bl	8000990 <HAL_GetTick>
 80017d2:	9b01      	ldr	r3, [sp, #4]
 80017d4:	1ac0      	subs	r0, r0, r3
 80017d6:	4b08      	ldr	r3, [pc, #32]	@ (80017f8 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80017d8:	4298      	cmp	r0, r3
 80017da:	d9f4      	bls.n	80017c6 <HAL_RCCEx_PeriphCLKConfig+0xde>
      status = ret;
 80017dc:	2003      	movs	r0, #3
 80017de:	e7a8      	b.n	8001732 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80017e0:	40021000 	.word	0x40021000
 80017e4:	fffffcff 	.word	0xfffffcff
 80017e8:	efffffff 	.word	0xefffffff
 80017ec:	ffffcfff 	.word	0xffffcfff
 80017f0:	ffff3fff 	.word	0xffff3fff
 80017f4:	fffeffff 	.word	0xfffeffff
 80017f8:	00001388 	.word	0x00001388

080017fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80017fc:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80017fe:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 8001800:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001802:	6a02      	ldr	r2, [r0, #32]
 8001804:	43a2      	bics	r2, r4
 8001806:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001808:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800180a:	4a12      	ldr	r2, [pc, #72]	@ (8001854 <TIM_OC1_SetConfig+0x58>)
  tmpccmrx = TIMx->CCMR1;
 800180c:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800180e:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001810:	680a      	ldr	r2, [r1, #0]
 8001812:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001814:	2202      	movs	r2, #2
 8001816:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001818:	688a      	ldr	r2, [r1, #8]
 800181a:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800181c:	4a0e      	ldr	r2, [pc, #56]	@ (8001858 <TIM_OC1_SetConfig+0x5c>)
 800181e:	4290      	cmp	r0, r2
 8001820:	d005      	beq.n	800182e <TIM_OC1_SetConfig+0x32>
 8001822:	4a0e      	ldr	r2, [pc, #56]	@ (800185c <TIM_OC1_SetConfig+0x60>)
 8001824:	4290      	cmp	r0, r2
 8001826:	d002      	beq.n	800182e <TIM_OC1_SetConfig+0x32>
 8001828:	4a0d      	ldr	r2, [pc, #52]	@ (8001860 <TIM_OC1_SetConfig+0x64>)
 800182a:	4290      	cmp	r0, r2
 800182c:	d10b      	bne.n	8001846 <TIM_OC1_SetConfig+0x4a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800182e:	2208      	movs	r2, #8
 8001830:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001832:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001834:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8001836:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8001838:	2204      	movs	r2, #4
 800183a:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800183c:	4a09      	ldr	r2, [pc, #36]	@ (8001864 <TIM_OC1_SetConfig+0x68>)
 800183e:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001840:	694c      	ldr	r4, [r1, #20]
 8001842:	4334      	orrs	r4, r6
 8001844:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001846:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001848:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800184a:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800184c:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800184e:	6203      	str	r3, [r0, #32]
}
 8001850:	bd70      	pop	{r4, r5, r6, pc}
 8001852:	46c0      	nop			@ (mov r8, r8)
 8001854:	fffeff8c 	.word	0xfffeff8c
 8001858:	40012c00 	.word	0x40012c00
 800185c:	40014400 	.word	0x40014400
 8001860:	40014800 	.word	0x40014800
 8001864:	fffffcff 	.word	0xfffffcff

08001868 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001868:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800186a:	4a17      	ldr	r2, [pc, #92]	@ (80018c8 <TIM_OC3_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 800186c:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800186e:	6a03      	ldr	r3, [r0, #32]
 8001870:	4013      	ands	r3, r2
 8001872:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001874:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001876:	4b15      	ldr	r3, [pc, #84]	@ (80018cc <TIM_OC3_SetConfig+0x64>)
  tmpccmrx = TIMx->CCMR2;
 8001878:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800187a:	401c      	ands	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800187c:	680b      	ldr	r3, [r1, #0]
 800187e:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001880:	4b13      	ldr	r3, [pc, #76]	@ (80018d0 <TIM_OC3_SetConfig+0x68>)
 8001882:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001884:	688b      	ldr	r3, [r1, #8]
 8001886:	021b      	lsls	r3, r3, #8
 8001888:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800188a:	4d12      	ldr	r5, [pc, #72]	@ (80018d4 <TIM_OC3_SetConfig+0x6c>)
 800188c:	42a8      	cmp	r0, r5
 800188e:	d10e      	bne.n	80018ae <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001890:	4d11      	ldr	r5, [pc, #68]	@ (80018d8 <TIM_OC3_SetConfig+0x70>)
 8001892:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001894:	68cb      	ldr	r3, [r1, #12]
 8001896:	021b      	lsls	r3, r3, #8
 8001898:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800189a:	4d10      	ldr	r5, [pc, #64]	@ (80018dc <TIM_OC3_SetConfig+0x74>)
 800189c:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800189e:	4d10      	ldr	r5, [pc, #64]	@ (80018e0 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80018a0:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80018a2:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80018a4:	694a      	ldr	r2, [r1, #20]
 80018a6:	4332      	orrs	r2, r6
 80018a8:	0112      	lsls	r2, r2, #4
 80018aa:	432a      	orrs	r2, r5
 80018ac:	e005      	b.n	80018ba <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80018ae:	4d0d      	ldr	r5, [pc, #52]	@ (80018e4 <TIM_OC3_SetConfig+0x7c>)
 80018b0:	42a8      	cmp	r0, r5
 80018b2:	d0f4      	beq.n	800189e <TIM_OC3_SetConfig+0x36>
 80018b4:	4d0c      	ldr	r5, [pc, #48]	@ (80018e8 <TIM_OC3_SetConfig+0x80>)
 80018b6:	42a8      	cmp	r0, r5
 80018b8:	d0f1      	beq.n	800189e <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80018ba:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80018bc:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80018be:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80018c0:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80018c2:	6203      	str	r3, [r0, #32]
}
 80018c4:	bd70      	pop	{r4, r5, r6, pc}
 80018c6:	46c0      	nop			@ (mov r8, r8)
 80018c8:	fffffeff 	.word	0xfffffeff
 80018cc:	fffeff8c 	.word	0xfffeff8c
 80018d0:	fffffdff 	.word	0xfffffdff
 80018d4:	40012c00 	.word	0x40012c00
 80018d8:	fffff7ff 	.word	0xfffff7ff
 80018dc:	fffffbff 	.word	0xfffffbff
 80018e0:	ffffcfff 	.word	0xffffcfff
 80018e4:	40014400 	.word	0x40014400
 80018e8:	40014800 	.word	0x40014800

080018ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80018ec:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80018ee:	4a12      	ldr	r2, [pc, #72]	@ (8001938 <TIM_OC4_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 80018f0:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80018f2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80018f4:	4d11      	ldr	r5, [pc, #68]	@ (800193c <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80018f6:	4013      	ands	r3, r2
 80018f8:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80018fa:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80018fc:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80018fe:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001900:	680d      	ldr	r5, [r1, #0]
 8001902:	022d      	lsls	r5, r5, #8
 8001904:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001906:	4a0e      	ldr	r2, [pc, #56]	@ (8001940 <TIM_OC4_SetConfig+0x54>)
 8001908:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800190a:	688a      	ldr	r2, [r1, #8]
 800190c:	0312      	lsls	r2, r2, #12
 800190e:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001910:	4c0c      	ldr	r4, [pc, #48]	@ (8001944 <TIM_OC4_SetConfig+0x58>)
 8001912:	42a0      	cmp	r0, r4
 8001914:	d005      	beq.n	8001922 <TIM_OC4_SetConfig+0x36>
 8001916:	4c0c      	ldr	r4, [pc, #48]	@ (8001948 <TIM_OC4_SetConfig+0x5c>)
 8001918:	42a0      	cmp	r0, r4
 800191a:	d002      	beq.n	8001922 <TIM_OC4_SetConfig+0x36>
 800191c:	4c0b      	ldr	r4, [pc, #44]	@ (800194c <TIM_OC4_SetConfig+0x60>)
 800191e:	42a0      	cmp	r0, r4
 8001920:	d104      	bne.n	800192c <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001922:	4c0b      	ldr	r4, [pc, #44]	@ (8001950 <TIM_OC4_SetConfig+0x64>)
 8001924:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001926:	694b      	ldr	r3, [r1, #20]
 8001928:	019b      	lsls	r3, r3, #6
 800192a:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800192c:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800192e:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001930:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8001932:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001934:	6202      	str	r2, [r0, #32]
}
 8001936:	bd30      	pop	{r4, r5, pc}
 8001938:	ffffefff 	.word	0xffffefff
 800193c:	feff8cff 	.word	0xfeff8cff
 8001940:	ffffdfff 	.word	0xffffdfff
 8001944:	40012c00 	.word	0x40012c00
 8001948:	40014400 	.word	0x40014400
 800194c:	40014800 	.word	0x40014800
 8001950:	ffffbfff 	.word	0xffffbfff

08001954 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8001954:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001956:	6a06      	ldr	r6, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001958:	4c10      	ldr	r4, [pc, #64]	@ (800199c <TIM_OC5_SetConfig+0x48>)
 800195a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800195c:	4a10      	ldr	r2, [pc, #64]	@ (80019a0 <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800195e:	4023      	ands	r3, r4
 8001960:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001962:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 8001964:	6d45      	ldr	r5, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001966:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001968:	680a      	ldr	r2, [r1, #0]
 800196a:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800196c:	4a0d      	ldr	r2, [pc, #52]	@ (80019a4 <TIM_OC5_SetConfig+0x50>)
 800196e:	4016      	ands	r6, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8001970:	688a      	ldr	r2, [r1, #8]
 8001972:	0412      	lsls	r2, r2, #16
 8001974:	4332      	orrs	r2, r6

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001976:	4e0c      	ldr	r6, [pc, #48]	@ (80019a8 <TIM_OC5_SetConfig+0x54>)
 8001978:	42b0      	cmp	r0, r6
 800197a:	d005      	beq.n	8001988 <TIM_OC5_SetConfig+0x34>
 800197c:	4e0b      	ldr	r6, [pc, #44]	@ (80019ac <TIM_OC5_SetConfig+0x58>)
 800197e:	42b0      	cmp	r0, r6
 8001980:	d002      	beq.n	8001988 <TIM_OC5_SetConfig+0x34>
 8001982:	4e0b      	ldr	r6, [pc, #44]	@ (80019b0 <TIM_OC5_SetConfig+0x5c>)
 8001984:	42b0      	cmp	r0, r6
 8001986:	d103      	bne.n	8001990 <TIM_OC5_SetConfig+0x3c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8001988:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800198a:	694b      	ldr	r3, [r1, #20]
 800198c:	021b      	lsls	r3, r3, #8
 800198e:	4323      	orrs	r3, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001990:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8001992:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 8001994:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 8001996:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001998:	6202      	str	r2, [r0, #32]
}
 800199a:	bd70      	pop	{r4, r5, r6, pc}
 800199c:	fffeffff 	.word	0xfffeffff
 80019a0:	fffeff8f 	.word	0xfffeff8f
 80019a4:	fffdffff 	.word	0xfffdffff
 80019a8:	40012c00 	.word	0x40012c00
 80019ac:	40014400 	.word	0x40014400
 80019b0:	40014800 	.word	0x40014800

080019b4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80019b4:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80019b6:	4a12      	ldr	r2, [pc, #72]	@ (8001a00 <TIM_OC6_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 80019b8:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80019ba:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80019bc:	4d11      	ldr	r5, [pc, #68]	@ (8001a04 <TIM_OC6_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80019be:	4013      	ands	r3, r2
 80019c0:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80019c2:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 80019c4:	6d42      	ldr	r2, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80019c6:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80019c8:	680d      	ldr	r5, [r1, #0]
 80019ca:	022d      	lsls	r5, r5, #8
 80019cc:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80019ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001a08 <TIM_OC6_SetConfig+0x54>)
 80019d0:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80019d2:	688a      	ldr	r2, [r1, #8]
 80019d4:	0512      	lsls	r2, r2, #20
 80019d6:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80019d8:	4c0c      	ldr	r4, [pc, #48]	@ (8001a0c <TIM_OC6_SetConfig+0x58>)
 80019da:	42a0      	cmp	r0, r4
 80019dc:	d005      	beq.n	80019ea <TIM_OC6_SetConfig+0x36>
 80019de:	4c0c      	ldr	r4, [pc, #48]	@ (8001a10 <TIM_OC6_SetConfig+0x5c>)
 80019e0:	42a0      	cmp	r0, r4
 80019e2:	d002      	beq.n	80019ea <TIM_OC6_SetConfig+0x36>
 80019e4:	4c0b      	ldr	r4, [pc, #44]	@ (8001a14 <TIM_OC6_SetConfig+0x60>)
 80019e6:	42a0      	cmp	r0, r4
 80019e8:	d104      	bne.n	80019f4 <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80019ea:	4c0b      	ldr	r4, [pc, #44]	@ (8001a18 <TIM_OC6_SetConfig+0x64>)
 80019ec:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80019ee:	694b      	ldr	r3, [r1, #20]
 80019f0:	029b      	lsls	r3, r3, #10
 80019f2:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80019f4:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80019f6:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 80019f8:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 80019fa:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80019fc:	6202      	str	r2, [r0, #32]
}
 80019fe:	bd30      	pop	{r4, r5, pc}
 8001a00:	ffefffff 	.word	0xffefffff
 8001a04:	feff8fff 	.word	0xfeff8fff
 8001a08:	ffdfffff 	.word	0xffdfffff
 8001a0c:	40012c00 	.word	0x40012c00
 8001a10:	40014400 	.word	0x40014400
 8001a14:	40014800 	.word	0x40014800
 8001a18:	fffbffff 	.word	0xfffbffff

08001a1c <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8001a1c:	4770      	bx	lr

08001a1e <TIM_DMADelayPulseCplt>:
{
 8001a1e:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a20:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001a22:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001a24:	4282      	cmp	r2, r0
 8001a26:	d10d      	bne.n	8001a44 <TIM_DMADelayPulseCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8001a2c:	69d2      	ldr	r2, [r2, #28]
 8001a2e:	2a00      	cmp	r2, #0
 8001a30:	d102      	bne.n	8001a38 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001a32:	0022      	movs	r2, r4
 8001a34:	323e      	adds	r2, #62	@ 0x3e
 8001a36:	7013      	strb	r3, [r2, #0]
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a38:	0020      	movs	r0, r4
 8001a3a:	f7fe fc4d 	bl	80002d8 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	7723      	strb	r3, [r4, #28]
}
 8001a42:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8001a44:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001a46:	4283      	cmp	r3, r0
 8001a48:	d109      	bne.n	8001a5e <TIM_DMADelayPulseCplt+0x40>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a4a:	2202      	movs	r2, #2
 8001a4c:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8001a4e:	69db      	ldr	r3, [r3, #28]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d1f1      	bne.n	8001a38 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001a54:	0023      	movs	r3, r4
 8001a56:	3a01      	subs	r2, #1
 8001a58:	333f      	adds	r3, #63	@ 0x3f
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8001a5a:	701a      	strb	r2, [r3, #0]
 8001a5c:	e7ec      	b.n	8001a38 <TIM_DMADelayPulseCplt+0x1a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8001a5e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001a60:	4283      	cmp	r3, r0
 8001a62:	d108      	bne.n	8001a76 <TIM_DMADelayPulseCplt+0x58>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a64:	2204      	movs	r2, #4
 8001a66:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d1e4      	bne.n	8001a38 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8001a6e:	0023      	movs	r3, r4
 8001a70:	3a03      	subs	r2, #3
 8001a72:	3340      	adds	r3, #64	@ 0x40
 8001a74:	e7f1      	b.n	8001a5a <TIM_DMADelayPulseCplt+0x3c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8001a76:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001a78:	4283      	cmp	r3, r0
 8001a7a:	d1dd      	bne.n	8001a38 <TIM_DMADelayPulseCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001a7c:	2208      	movs	r2, #8
 8001a7e:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d1d8      	bne.n	8001a38 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8001a86:	0023      	movs	r3, r4
 8001a88:	3a07      	subs	r2, #7
 8001a8a:	3341      	adds	r3, #65	@ 0x41
 8001a8c:	e7e5      	b.n	8001a5a <TIM_DMADelayPulseCplt+0x3c>

08001a8e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
 8001a8e:	4770      	bx	lr

08001a90 <TIM_DMADelayPulseHalfCplt>:
{
 8001a90:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a92:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001a94:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001a96:	4283      	cmp	r3, r0
 8001a98:	d107      	bne.n	8001aaa <TIM_DMADelayPulseHalfCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a9a:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001a9c:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8001a9e:	0020      	movs	r0, r4
 8001aa0:	f7ff fff5 	bl	8001a8e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	7723      	strb	r3, [r4, #28]
}
 8001aa8:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8001aaa:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001aac:	4283      	cmp	r3, r0
 8001aae:	d101      	bne.n	8001ab4 <TIM_DMADelayPulseHalfCplt+0x24>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	e7f3      	b.n	8001a9c <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8001ab4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001ab6:	4283      	cmp	r3, r0
 8001ab8:	d101      	bne.n	8001abe <TIM_DMADelayPulseHalfCplt+0x2e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001aba:	2304      	movs	r3, #4
 8001abc:	e7ee      	b.n	8001a9c <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8001abe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001ac0:	4283      	cmp	r3, r0
 8001ac2:	d1ec      	bne.n	8001a9e <TIM_DMADelayPulseHalfCplt+0xe>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ac4:	2308      	movs	r3, #8
 8001ac6:	e7e9      	b.n	8001a9c <TIM_DMADelayPulseHalfCplt+0xc>

08001ac8 <HAL_TIM_ErrorCallback>:
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
 8001ac8:	4770      	bx	lr

08001aca <TIM_DMAError>:
{
 8001aca:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001acc:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001ace:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001ad0:	4283      	cmp	r3, r0
 8001ad2:	d105      	bne.n	8001ae0 <TIM_DMAError+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ad4:	2301      	movs	r3, #1
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001ad6:	0022      	movs	r2, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ad8:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001ada:	323e      	adds	r2, #62	@ 0x3e
    htim->State = HAL_TIM_STATE_READY;
 8001adc:	7013      	strb	r3, [r2, #0]
 8001ade:	e008      	b.n	8001af2 <TIM_DMAError+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8001ae0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001ae2:	4283      	cmp	r3, r0
 8001ae4:	d10b      	bne.n	8001afe <TIM_DMAError+0x34>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001aea:	0023      	movs	r3, r4
 8001aec:	2201      	movs	r2, #1
 8001aee:	333f      	adds	r3, #63	@ 0x3f
 8001af0:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ErrorCallback(htim);
 8001af2:	0020      	movs	r0, r4
 8001af4:	f7ff ffe8 	bl	8001ac8 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001af8:	2300      	movs	r3, #0
 8001afa:	7723      	strb	r3, [r4, #28]
}
 8001afc:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8001afe:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001b00:	2301      	movs	r3, #1
 8001b02:	4282      	cmp	r2, r0
 8001b04:	d104      	bne.n	8001b10 <TIM_DMAError+0x46>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b06:	2204      	movs	r2, #4
 8001b08:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8001b0a:	0022      	movs	r2, r4
 8001b0c:	3240      	adds	r2, #64	@ 0x40
 8001b0e:	e7e5      	b.n	8001adc <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8001b10:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001b12:	4282      	cmp	r2, r0
 8001b14:	d104      	bne.n	8001b20 <TIM_DMAError+0x56>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001b16:	2208      	movs	r2, #8
 8001b18:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8001b1a:	0022      	movs	r2, r4
 8001b1c:	3241      	adds	r2, #65	@ 0x41
 8001b1e:	e7dd      	b.n	8001adc <TIM_DMAError+0x12>
    htim->State = HAL_TIM_STATE_READY;
 8001b20:	0022      	movs	r2, r4
 8001b22:	323d      	adds	r2, #61	@ 0x3d
 8001b24:	e7da      	b.n	8001adc <TIM_DMAError+0x12>
	...

08001b28 <TIM_Base_SetConfig>:
{
 8001b28:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b2a:	4c1a      	ldr	r4, [pc, #104]	@ (8001b94 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001b2c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b2e:	42a0      	cmp	r0, r4
 8001b30:	d00a      	beq.n	8001b48 <TIM_Base_SetConfig+0x20>
 8001b32:	4a19      	ldr	r2, [pc, #100]	@ (8001b98 <TIM_Base_SetConfig+0x70>)
 8001b34:	4290      	cmp	r0, r2
 8001b36:	d007      	beq.n	8001b48 <TIM_Base_SetConfig+0x20>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b38:	4a18      	ldr	r2, [pc, #96]	@ (8001b9c <TIM_Base_SetConfig+0x74>)
 8001b3a:	4290      	cmp	r0, r2
 8001b3c:	d109      	bne.n	8001b52 <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b3e:	4a18      	ldr	r2, [pc, #96]	@ (8001ba0 <TIM_Base_SetConfig+0x78>)
 8001b40:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b42:	68cb      	ldr	r3, [r1, #12]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	e00a      	b.n	8001b5e <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b48:	2270      	movs	r2, #112	@ 0x70
 8001b4a:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8001b4c:	684a      	ldr	r2, [r1, #4]
 8001b4e:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b50:	e7f5      	b.n	8001b3e <TIM_Base_SetConfig+0x16>
 8001b52:	4a14      	ldr	r2, [pc, #80]	@ (8001ba4 <TIM_Base_SetConfig+0x7c>)
 8001b54:	4290      	cmp	r0, r2
 8001b56:	d0f2      	beq.n	8001b3e <TIM_Base_SetConfig+0x16>
 8001b58:	4a13      	ldr	r2, [pc, #76]	@ (8001ba8 <TIM_Base_SetConfig+0x80>)
 8001b5a:	4290      	cmp	r0, r2
 8001b5c:	d0ef      	beq.n	8001b3e <TIM_Base_SetConfig+0x16>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b5e:	2280      	movs	r2, #128	@ 0x80
 8001b60:	4393      	bics	r3, r2
 8001b62:	694a      	ldr	r2, [r1, #20]
 8001b64:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b66:	688a      	ldr	r2, [r1, #8]
 8001b68:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001b6a:	680a      	ldr	r2, [r1, #0]
 8001b6c:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b6e:	42a0      	cmp	r0, r4
 8001b70:	d005      	beq.n	8001b7e <TIM_Base_SetConfig+0x56>
 8001b72:	4a0c      	ldr	r2, [pc, #48]	@ (8001ba4 <TIM_Base_SetConfig+0x7c>)
 8001b74:	4290      	cmp	r0, r2
 8001b76:	d002      	beq.n	8001b7e <TIM_Base_SetConfig+0x56>
 8001b78:	4a0b      	ldr	r2, [pc, #44]	@ (8001ba8 <TIM_Base_SetConfig+0x80>)
 8001b7a:	4290      	cmp	r0, r2
 8001b7c:	d101      	bne.n	8001b82 <TIM_Base_SetConfig+0x5a>
    TIMx->RCR = Structure->RepetitionCounter;
 8001b7e:	690a      	ldr	r2, [r1, #16]
 8001b80:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001b82:	2204      	movs	r2, #4
 8001b84:	6801      	ldr	r1, [r0, #0]
 8001b86:	430a      	orrs	r2, r1
 8001b88:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8001b8e:	6003      	str	r3, [r0, #0]
}
 8001b90:	bd10      	pop	{r4, pc}
 8001b92:	46c0      	nop			@ (mov r8, r8)
 8001b94:	40012c00 	.word	0x40012c00
 8001b98:	40000400 	.word	0x40000400
 8001b9c:	40002000 	.word	0x40002000
 8001ba0:	fffffcff 	.word	0xfffffcff
 8001ba4:	40014400 	.word	0x40014400
 8001ba8:	40014800 	.word	0x40014800

08001bac <HAL_TIM_Base_Init>:
{
 8001bac:	b570      	push	{r4, r5, r6, lr}
 8001bae:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001bb0:	2001      	movs	r0, #1
  if (htim == NULL)
 8001bb2:	2c00      	cmp	r4, #0
 8001bb4:	d023      	beq.n	8001bfe <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001bb6:	0025      	movs	r5, r4
 8001bb8:	353d      	adds	r5, #61	@ 0x3d
 8001bba:	782b      	ldrb	r3, [r5, #0]
 8001bbc:	b2da      	uxtb	r2, r3
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d105      	bne.n	8001bce <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8001bc2:	0023      	movs	r3, r4
 8001bc4:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001bc6:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8001bc8:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8001bca:	f7fe fdfb 	bl	80007c4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001bce:	2302      	movs	r3, #2
 8001bd0:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bd2:	6820      	ldr	r0, [r4, #0]
 8001bd4:	1d21      	adds	r1, r4, #4
 8001bd6:	f7ff ffa7 	bl	8001b28 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bda:	0022      	movs	r2, r4
 8001bdc:	2301      	movs	r3, #1
  return HAL_OK;
 8001bde:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001be0:	3248      	adds	r2, #72	@ 0x48
 8001be2:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001be4:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001be6:	3a0a      	subs	r2, #10
 8001be8:	7013      	strb	r3, [r2, #0]
 8001bea:	7053      	strb	r3, [r2, #1]
 8001bec:	7093      	strb	r3, [r2, #2]
 8001bee:	70d3      	strb	r3, [r2, #3]
 8001bf0:	7113      	strb	r3, [r2, #4]
 8001bf2:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bf4:	7193      	strb	r3, [r2, #6]
 8001bf6:	71d3      	strb	r3, [r2, #7]
 8001bf8:	7213      	strb	r3, [r2, #8]
 8001bfa:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8001bfc:	702b      	strb	r3, [r5, #0]
}
 8001bfe:	bd70      	pop	{r4, r5, r6, pc}

08001c00 <HAL_TIM_PWM_Init>:
{
 8001c00:	b570      	push	{r4, r5, r6, lr}
 8001c02:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001c04:	2001      	movs	r0, #1
  if (htim == NULL)
 8001c06:	2c00      	cmp	r4, #0
 8001c08:	d023      	beq.n	8001c52 <HAL_TIM_PWM_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001c0a:	0025      	movs	r5, r4
 8001c0c:	353d      	adds	r5, #61	@ 0x3d
 8001c0e:	782b      	ldrb	r3, [r5, #0]
 8001c10:	b2da      	uxtb	r2, r3
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d105      	bne.n	8001c22 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8001c16:	0023      	movs	r3, r4
 8001c18:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001c1a:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8001c1c:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8001c1e:	f7ff fefd 	bl	8001a1c <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001c22:	2302      	movs	r3, #2
 8001c24:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c26:	6820      	ldr	r0, [r4, #0]
 8001c28:	1d21      	adds	r1, r4, #4
 8001c2a:	f7ff ff7d 	bl	8001b28 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c2e:	0022      	movs	r2, r4
 8001c30:	2301      	movs	r3, #1
  return HAL_OK;
 8001c32:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c34:	3248      	adds	r2, #72	@ 0x48
 8001c36:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c38:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c3a:	3a0a      	subs	r2, #10
 8001c3c:	7013      	strb	r3, [r2, #0]
 8001c3e:	7053      	strb	r3, [r2, #1]
 8001c40:	7093      	strb	r3, [r2, #2]
 8001c42:	70d3      	strb	r3, [r2, #3]
 8001c44:	7113      	strb	r3, [r2, #4]
 8001c46:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c48:	7193      	strb	r3, [r2, #6]
 8001c4a:	71d3      	strb	r3, [r2, #7]
 8001c4c:	7213      	strb	r3, [r2, #8]
 8001c4e:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8001c50:	702b      	strb	r3, [r5, #0]
}
 8001c52:	bd70      	pop	{r4, r5, r6, pc}

08001c54 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c54:	2210      	movs	r2, #16
{
 8001c56:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 8001c58:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c5a:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001c5c:	4c16      	ldr	r4, [pc, #88]	@ (8001cb8 <TIM_OC2_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c5e:	4393      	bics	r3, r2
 8001c60:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001c62:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001c64:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001c66:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c68:	680c      	ldr	r4, [r1, #0]
 8001c6a:	0224      	lsls	r4, r4, #8
 8001c6c:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 8001c6e:	2320      	movs	r3, #32
 8001c70:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001c72:	688b      	ldr	r3, [r1, #8]
 8001c74:	011b      	lsls	r3, r3, #4
 8001c76:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001c78:	4d10      	ldr	r5, [pc, #64]	@ (8001cbc <TIM_OC2_SetConfig+0x68>)
 8001c7a:	42a8      	cmp	r0, r5
 8001c7c:	d10f      	bne.n	8001c9e <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8001c7e:	2580      	movs	r5, #128	@ 0x80
 8001c80:	43ab      	bics	r3, r5
 8001c82:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001c84:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8001c86:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001c88:	011b      	lsls	r3, r3, #4
 8001c8a:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001c8c:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001c8e:	4d0c      	ldr	r5, [pc, #48]	@ (8001cc0 <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001c90:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001c92:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001c94:	694a      	ldr	r2, [r1, #20]
 8001c96:	4332      	orrs	r2, r6
 8001c98:	0092      	lsls	r2, r2, #2
 8001c9a:	432a      	orrs	r2, r5
 8001c9c:	e005      	b.n	8001caa <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c9e:	4d09      	ldr	r5, [pc, #36]	@ (8001cc4 <TIM_OC2_SetConfig+0x70>)
 8001ca0:	42a8      	cmp	r0, r5
 8001ca2:	d0f4      	beq.n	8001c8e <TIM_OC2_SetConfig+0x3a>
 8001ca4:	4d08      	ldr	r5, [pc, #32]	@ (8001cc8 <TIM_OC2_SetConfig+0x74>)
 8001ca6:	42a8      	cmp	r0, r5
 8001ca8:	d0f1      	beq.n	8001c8e <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8001caa:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8001cac:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001cae:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001cb0:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8001cb2:	6203      	str	r3, [r0, #32]
}
 8001cb4:	bd70      	pop	{r4, r5, r6, pc}
 8001cb6:	46c0      	nop			@ (mov r8, r8)
 8001cb8:	feff8cff 	.word	0xfeff8cff
 8001cbc:	40012c00 	.word	0x40012c00
 8001cc0:	fffff3ff 	.word	0xfffff3ff
 8001cc4:	40014400 	.word	0x40014400
 8001cc8:	40014800 	.word	0x40014800

08001ccc <HAL_TIM_PWM_ConfigChannel>:
{
 8001ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8001cce:	0007      	movs	r7, r0
 8001cd0:	373c      	adds	r7, #60	@ 0x3c
{
 8001cd2:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 8001cd4:	783a      	ldrb	r2, [r7, #0]
{
 8001cd6:	0003      	movs	r3, r0
 8001cd8:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8001cda:	2002      	movs	r0, #2
 8001cdc:	2a01      	cmp	r2, #1
 8001cde:	d00c      	beq.n	8001cfa <HAL_TIM_PWM_ConfigChannel+0x2e>
 8001ce0:	3801      	subs	r0, #1
 8001ce2:	7038      	strb	r0, [r7, #0]
  switch (Channel)
 8001ce4:	2d0c      	cmp	r5, #12
 8001ce6:	d051      	beq.n	8001d8c <HAL_TIM_PWM_ConfigChannel+0xc0>
 8001ce8:	d808      	bhi.n	8001cfc <HAL_TIM_PWM_ConfigChannel+0x30>
 8001cea:	2d04      	cmp	r5, #4
 8001cec:	d02d      	beq.n	8001d4a <HAL_TIM_PWM_ConfigChannel+0x7e>
 8001cee:	2d08      	cmp	r5, #8
 8001cf0:	d03c      	beq.n	8001d6c <HAL_TIM_PWM_ConfigChannel+0xa0>
 8001cf2:	2d00      	cmp	r5, #0
 8001cf4:	d017      	beq.n	8001d26 <HAL_TIM_PWM_ConfigChannel+0x5a>
  __HAL_UNLOCK(htim);
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	703b      	strb	r3, [r7, #0]
}
 8001cfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8001cfc:	2d10      	cmp	r5, #16
 8001cfe:	d058      	beq.n	8001db2 <HAL_TIM_PWM_ConfigChannel+0xe6>
 8001d00:	2d14      	cmp	r5, #20
 8001d02:	d1f8      	bne.n	8001cf6 <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001d04:	681d      	ldr	r5, [r3, #0]
 8001d06:	0028      	movs	r0, r5
 8001d08:	f7ff fe54 	bl	80019b4 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001d0c:	2380      	movs	r3, #128	@ 0x80
 8001d0e:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8001d10:	011b      	lsls	r3, r3, #4
 8001d12:	4313      	orrs	r3, r2
 8001d14:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8001d16:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8001d18:	4a2e      	ldr	r2, [pc, #184]	@ (8001dd4 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8001d1e:	6923      	ldr	r3, [r4, #16]
 8001d20:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8001d22:	021b      	lsls	r3, r3, #8
 8001d24:	e053      	b.n	8001dce <HAL_TIM_PWM_ConfigChannel+0x102>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001d26:	681d      	ldr	r5, [r3, #0]
 8001d28:	0028      	movs	r0, r5
 8001d2a:	f7ff fd67 	bl	80017fc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001d2e:	2308      	movs	r3, #8
 8001d30:	69aa      	ldr	r2, [r5, #24]
 8001d32:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001d34:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001d36:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001d38:	69ab      	ldr	r3, [r5, #24]
 8001d3a:	4393      	bics	r3, r2
 8001d3c:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001d3e:	69ab      	ldr	r3, [r5, #24]
 8001d40:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001d42:	4313      	orrs	r3, r2
 8001d44:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8001d46:	2000      	movs	r0, #0
 8001d48:	e7d5      	b.n	8001cf6 <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001d4a:	681d      	ldr	r5, [r3, #0]
 8001d4c:	0028      	movs	r0, r5
 8001d4e:	f7ff ff81 	bl	8001c54 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001d52:	2380      	movs	r3, #128	@ 0x80
 8001d54:	69aa      	ldr	r2, [r5, #24]
 8001d56:	011b      	lsls	r3, r3, #4
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001d5c:	69ab      	ldr	r3, [r5, #24]
 8001d5e:	4a1d      	ldr	r2, [pc, #116]	@ (8001dd4 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8001d60:	4013      	ands	r3, r2
 8001d62:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001d64:	6923      	ldr	r3, [r4, #16]
 8001d66:	69aa      	ldr	r2, [r5, #24]
 8001d68:	021b      	lsls	r3, r3, #8
 8001d6a:	e7ea      	b.n	8001d42 <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001d6c:	681e      	ldr	r6, [r3, #0]
 8001d6e:	0030      	movs	r0, r6
 8001d70:	f7ff fd7a 	bl	8001868 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001d74:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001d76:	69f3      	ldr	r3, [r6, #28]
 8001d78:	431d      	orrs	r5, r3
 8001d7a:	61f5      	str	r5, [r6, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001d7c:	69f3      	ldr	r3, [r6, #28]
 8001d7e:	4393      	bics	r3, r2
 8001d80:	61f3      	str	r3, [r6, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001d82:	69f3      	ldr	r3, [r6, #28]
 8001d84:	6922      	ldr	r2, [r4, #16]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	61f3      	str	r3, [r6, #28]
      break;
 8001d8a:	e7dc      	b.n	8001d46 <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001d8c:	681d      	ldr	r5, [r3, #0]
 8001d8e:	0028      	movs	r0, r5
 8001d90:	f7ff fdac 	bl	80018ec <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001d94:	2380      	movs	r3, #128	@ 0x80
 8001d96:	69ea      	ldr	r2, [r5, #28]
 8001d98:	011b      	lsls	r3, r3, #4
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001d9e:	69eb      	ldr	r3, [r5, #28]
 8001da0:	4a0c      	ldr	r2, [pc, #48]	@ (8001dd4 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8001da2:	4013      	ands	r3, r2
 8001da4:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001da6:	6923      	ldr	r3, [r4, #16]
 8001da8:	69ea      	ldr	r2, [r5, #28]
 8001daa:	021b      	lsls	r3, r3, #8
 8001dac:	4313      	orrs	r3, r2
 8001dae:	61eb      	str	r3, [r5, #28]
      break;
 8001db0:	e7c9      	b.n	8001d46 <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001db2:	681d      	ldr	r5, [r3, #0]
 8001db4:	0028      	movs	r0, r5
 8001db6:	f7ff fdcd 	bl	8001954 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001dba:	2308      	movs	r3, #8
 8001dbc:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8001dbe:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001dc0:	2204      	movs	r2, #4
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001dc2:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001dc4:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8001dc6:	4393      	bics	r3, r2
 8001dc8:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8001dca:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8001dcc:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	656b      	str	r3, [r5, #84]	@ 0x54
      break;
 8001dd2:	e7b8      	b.n	8001d46 <HAL_TIM_PWM_ConfigChannel+0x7a>
 8001dd4:	fffffbff 	.word	0xfffffbff

08001dd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001dd8:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001dda:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ddc:	4d03      	ldr	r5, [pc, #12]	@ (8001dec <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001dde:	430a      	orrs	r2, r1
 8001de0:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001de2:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001de4:	4313      	orrs	r3, r2
 8001de6:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001de8:	6083      	str	r3, [r0, #8]
}
 8001dea:	bd30      	pop	{r4, r5, pc}
 8001dec:	ffff00ff 	.word	0xffff00ff

08001df0 <HAL_TIM_ConfigClockSource>:
{
 8001df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8001df2:	0005      	movs	r5, r0
 8001df4:	2202      	movs	r2, #2
 8001df6:	353c      	adds	r5, #60	@ 0x3c
 8001df8:	782c      	ldrb	r4, [r5, #0]
{
 8001dfa:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8001dfc:	0010      	movs	r0, r2
 8001dfe:	2c01      	cmp	r4, #1
 8001e00:	d01b      	beq.n	8001e3a <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8001e02:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 8001e04:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001e06:	363d      	adds	r6, #61	@ 0x3d
  __HAL_LOCK(htim);
 8001e08:	7028      	strb	r0, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001e0a:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8001e0c:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e0e:	4a41      	ldr	r2, [pc, #260]	@ (8001f14 <HAL_TIM_ConfigClockSource+0x124>)
  tmpsmcr = htim->Instance->SMCR;
 8001e10:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e12:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8001e14:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8001e16:	680b      	ldr	r3, [r1, #0]
 8001e18:	2b60      	cmp	r3, #96	@ 0x60
 8001e1a:	d04e      	beq.n	8001eba <HAL_TIM_ConfigClockSource+0xca>
 8001e1c:	d82d      	bhi.n	8001e7a <HAL_TIM_ConfigClockSource+0x8a>
 8001e1e:	2b40      	cmp	r3, #64	@ 0x40
 8001e20:	d062      	beq.n	8001ee8 <HAL_TIM_ConfigClockSource+0xf8>
 8001e22:	d813      	bhi.n	8001e4c <HAL_TIM_ConfigClockSource+0x5c>
 8001e24:	2b20      	cmp	r3, #32
 8001e26:	d00b      	beq.n	8001e40 <HAL_TIM_ConfigClockSource+0x50>
 8001e28:	d808      	bhi.n	8001e3c <HAL_TIM_ConfigClockSource+0x4c>
 8001e2a:	2210      	movs	r2, #16
 8001e2c:	0019      	movs	r1, r3
 8001e2e:	4391      	bics	r1, r2
 8001e30:	d006      	beq.n	8001e40 <HAL_TIM_ConfigClockSource+0x50>
  htim->State = HAL_TIM_STATE_READY;
 8001e32:	2301      	movs	r3, #1
 8001e34:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8001e36:	2300      	movs	r3, #0
 8001e38:	702b      	strb	r3, [r5, #0]
}
 8001e3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8001e3c:	2b30      	cmp	r3, #48	@ 0x30
 8001e3e:	d1f8      	bne.n	8001e32 <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr = TIMx->SMCR;
 8001e40:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e42:	4935      	ldr	r1, [pc, #212]	@ (8001f18 <HAL_TIM_ConfigClockSource+0x128>)
 8001e44:	400a      	ands	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001e46:	4313      	orrs	r3, r2
 8001e48:	2207      	movs	r2, #7
 8001e4a:	e028      	b.n	8001e9e <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 8001e4c:	2b50      	cmp	r3, #80	@ 0x50
 8001e4e:	d1f0      	bne.n	8001e32 <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 8001e50:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8001e52:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8001e54:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e56:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e58:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e5a:	4387      	bics	r7, r0
 8001e5c:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e5e:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8001e60:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e62:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e64:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001e66:	200a      	movs	r0, #10
 8001e68:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8001e6a:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001e6c:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8001e6e:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e70:	4b29      	ldr	r3, [pc, #164]	@ (8001f18 <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 8001e72:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e74:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001e76:	2357      	movs	r3, #87	@ 0x57
 8001e78:	e011      	b.n	8001e9e <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 8001e7a:	2280      	movs	r2, #128	@ 0x80
 8001e7c:	0152      	lsls	r2, r2, #5
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d00f      	beq.n	8001ea2 <HAL_TIM_ConfigClockSource+0xb2>
 8001e82:	2280      	movs	r2, #128	@ 0x80
 8001e84:	0192      	lsls	r2, r2, #6
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d00d      	beq.n	8001ea6 <HAL_TIM_ConfigClockSource+0xb6>
 8001e8a:	2b70      	cmp	r3, #112	@ 0x70
 8001e8c:	d1d1      	bne.n	8001e32 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 8001e8e:	68cb      	ldr	r3, [r1, #12]
 8001e90:	684a      	ldr	r2, [r1, #4]
 8001e92:	0020      	movs	r0, r4
 8001e94:	6889      	ldr	r1, [r1, #8]
 8001e96:	f7ff ff9f 	bl	8001dd8 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e9a:	2377      	movs	r3, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 8001e9c:	68a2      	ldr	r2, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e9e:	4313      	orrs	r3, r2
      htim->Instance->SMCR = tmpsmcr;
 8001ea0:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001ea2:	2000      	movs	r0, #0
 8001ea4:	e7c5      	b.n	8001e32 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 8001ea6:	68cb      	ldr	r3, [r1, #12]
 8001ea8:	684a      	ldr	r2, [r1, #4]
 8001eaa:	0020      	movs	r0, r4
 8001eac:	6889      	ldr	r1, [r1, #8]
 8001eae:	f7ff ff93 	bl	8001dd8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001eb2:	2380      	movs	r3, #128	@ 0x80
 8001eb4:	68a2      	ldr	r2, [r4, #8]
 8001eb6:	01db      	lsls	r3, r3, #7
 8001eb8:	e7f1      	b.n	8001e9e <HAL_TIM_ConfigClockSource+0xae>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001eba:	2710      	movs	r7, #16
                               sClockSourceConfig->ClockPolarity,
 8001ebc:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8001ebe:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8001ec0:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ec2:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001ec4:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ec6:	43b8      	bics	r0, r7
 8001ec8:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001eca:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001ecc:	4f13      	ldr	r7, [pc, #76]	@ (8001f1c <HAL_TIM_ConfigClockSource+0x12c>)
  tmpccer |= (TIM_ICPolarity << 4U);
 8001ece:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001ed0:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001ed2:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001ed4:	20a0      	movs	r0, #160	@ 0xa0
 8001ed6:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001ed8:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 8001eda:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 8001edc:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8001ede:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001ee0:	4b0d      	ldr	r3, [pc, #52]	@ (8001f18 <HAL_TIM_ConfigClockSource+0x128>)
 8001ee2:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001ee4:	2367      	movs	r3, #103	@ 0x67
 8001ee6:	e7da      	b.n	8001e9e <HAL_TIM_ConfigClockSource+0xae>
                               sClockSourceConfig->ClockPolarity,
 8001ee8:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8001eea:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8001eec:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001eee:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001ef0:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ef2:	4387      	bics	r7, r0
 8001ef4:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ef6:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8001ef8:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001efa:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001efc:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001efe:	200a      	movs	r0, #10
 8001f00:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8001f02:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001f04:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8001f06:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001f08:	4b03      	ldr	r3, [pc, #12]	@ (8001f18 <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 8001f0a:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001f0c:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001f0e:	2347      	movs	r3, #71	@ 0x47
 8001f10:	e7c5      	b.n	8001e9e <HAL_TIM_ConfigClockSource+0xae>
 8001f12:	46c0      	nop			@ (mov r8, r8)
 8001f14:	ffce0088 	.word	0xffce0088
 8001f18:	ffcfff8f 	.word	0xffcfff8f
 8001f1c:	ffff0fff 	.word	0xffff0fff

08001f20 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001f20:	231f      	movs	r3, #31
{
 8001f22:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001f24:	2401      	movs	r4, #1
 8001f26:	4019      	ands	r1, r3
 8001f28:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001f2a:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8001f2c:	6a03      	ldr	r3, [r0, #32]
 8001f2e:	43a3      	bics	r3, r4
 8001f30:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001f32:	6a03      	ldr	r3, [r0, #32]
 8001f34:	431a      	orrs	r2, r3
 8001f36:	6202      	str	r2, [r0, #32]
}
 8001f38:	bd10      	pop	{r4, pc}
	...

08001f3c <HAL_TIM_OC_Start_DMA>:
{
 8001f3c:	b570      	push	{r4, r5, r6, lr}
 8001f3e:	000e      	movs	r6, r1
 8001f40:	0005      	movs	r5, r0
 8001f42:	0011      	movs	r1, r2
 8001f44:	2e08      	cmp	r6, #8
 8001f46:	d01c      	beq.n	8001f82 <HAL_TIM_OC_Start_DMA+0x46>
 8001f48:	d806      	bhi.n	8001f58 <HAL_TIM_OC_Start_DMA+0x1c>
 8001f4a:	2e00      	cmp	r6, #0
 8001f4c:	d00b      	beq.n	8001f66 <HAL_TIM_OC_Start_DMA+0x2a>
 8001f4e:	2e04      	cmp	r6, #4
 8001f50:	d014      	beq.n	8001f7c <HAL_TIM_OC_Start_DMA+0x40>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8001f52:	002a      	movs	r2, r5
 8001f54:	3243      	adds	r2, #67	@ 0x43
 8001f56:	e008      	b.n	8001f6a <HAL_TIM_OC_Start_DMA+0x2e>
 8001f58:	2e0c      	cmp	r6, #12
 8001f5a:	d015      	beq.n	8001f88 <HAL_TIM_OC_Start_DMA+0x4c>
 8001f5c:	2e10      	cmp	r6, #16
 8001f5e:	d1f8      	bne.n	8001f52 <HAL_TIM_OC_Start_DMA+0x16>
 8001f60:	0002      	movs	r2, r0
 8001f62:	3242      	adds	r2, #66	@ 0x42
 8001f64:	e001      	b.n	8001f6a <HAL_TIM_OC_Start_DMA+0x2e>
 8001f66:	0002      	movs	r2, r0
 8001f68:	323e      	adds	r2, #62	@ 0x3e
 8001f6a:	7814      	ldrb	r4, [r2, #0]
    return HAL_BUSY;
 8001f6c:	2002      	movs	r0, #2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8001f6e:	3c02      	subs	r4, #2
 8001f70:	4262      	negs	r2, r4
 8001f72:	4154      	adcs	r4, r2
 8001f74:	b2e4      	uxtb	r4, r4
 8001f76:	2c00      	cmp	r4, #0
 8001f78:	d009      	beq.n	8001f8e <HAL_TIM_OC_Start_DMA+0x52>
}
 8001f7a:	bd70      	pop	{r4, r5, r6, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8001f7c:	0002      	movs	r2, r0
 8001f7e:	323f      	adds	r2, #63	@ 0x3f
 8001f80:	e7f3      	b.n	8001f6a <HAL_TIM_OC_Start_DMA+0x2e>
 8001f82:	0002      	movs	r2, r0
 8001f84:	3240      	adds	r2, #64	@ 0x40
 8001f86:	e7f0      	b.n	8001f6a <HAL_TIM_OC_Start_DMA+0x2e>
 8001f88:	0002      	movs	r2, r0
 8001f8a:	3241      	adds	r2, #65	@ 0x41
 8001f8c:	e7ed      	b.n	8001f6a <HAL_TIM_OC_Start_DMA+0x2e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8001f8e:	2e08      	cmp	r6, #8
 8001f90:	d024      	beq.n	8001fdc <HAL_TIM_OC_Start_DMA+0xa0>
 8001f92:	d806      	bhi.n	8001fa2 <HAL_TIM_OC_Start_DMA+0x66>
 8001f94:	2e00      	cmp	r6, #0
 8001f96:	d00b      	beq.n	8001fb0 <HAL_TIM_OC_Start_DMA+0x74>
 8001f98:	2e04      	cmp	r6, #4
 8001f9a:	d01c      	beq.n	8001fd6 <HAL_TIM_OC_Start_DMA+0x9a>
 8001f9c:	002a      	movs	r2, r5
 8001f9e:	3243      	adds	r2, #67	@ 0x43
 8001fa0:	e008      	b.n	8001fb4 <HAL_TIM_OC_Start_DMA+0x78>
 8001fa2:	2e0c      	cmp	r6, #12
 8001fa4:	d025      	beq.n	8001ff2 <HAL_TIM_OC_Start_DMA+0xb6>
 8001fa6:	2e10      	cmp	r6, #16
 8001fa8:	d1f8      	bne.n	8001f9c <HAL_TIM_OC_Start_DMA+0x60>
 8001faa:	002a      	movs	r2, r5
 8001fac:	3242      	adds	r2, #66	@ 0x42
 8001fae:	e017      	b.n	8001fe0 <HAL_TIM_OC_Start_DMA+0xa4>
 8001fb0:	002a      	movs	r2, r5
 8001fb2:	323e      	adds	r2, #62	@ 0x3e
 8001fb4:	7812      	ldrb	r2, [r2, #0]
 8001fb6:	2a01      	cmp	r2, #1
 8001fb8:	d119      	bne.n	8001fee <HAL_TIM_OC_Start_DMA+0xb2>
    if ((pData == NULL) || (Length == 0U))
 8001fba:	2900      	cmp	r1, #0
 8001fbc:	d017      	beq.n	8001fee <HAL_TIM_OC_Start_DMA+0xb2>
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d015      	beq.n	8001fee <HAL_TIM_OC_Start_DMA+0xb2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001fc2:	2202      	movs	r2, #2
 8001fc4:	2e08      	cmp	r6, #8
 8001fc6:	d066      	beq.n	8002096 <HAL_TIM_OC_Start_DMA+0x15a>
 8001fc8:	d816      	bhi.n	8001ff8 <HAL_TIM_OC_Start_DMA+0xbc>
 8001fca:	2e00      	cmp	r6, #0
 8001fcc:	d01b      	beq.n	8002006 <HAL_TIM_OC_Start_DMA+0xca>
 8001fce:	2e04      	cmp	r6, #4
 8001fd0:	d04c      	beq.n	800206c <HAL_TIM_OC_Start_DMA+0x130>
 8001fd2:	3543      	adds	r5, #67	@ 0x43
 8001fd4:	e015      	b.n	8002002 <HAL_TIM_OC_Start_DMA+0xc6>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8001fd6:	002a      	movs	r2, r5
 8001fd8:	323f      	adds	r2, #63	@ 0x3f
 8001fda:	e7eb      	b.n	8001fb4 <HAL_TIM_OC_Start_DMA+0x78>
 8001fdc:	002a      	movs	r2, r5
 8001fde:	3240      	adds	r2, #64	@ 0x40
 8001fe0:	7812      	ldrb	r2, [r2, #0]
 8001fe2:	3a01      	subs	r2, #1
 8001fe4:	4250      	negs	r0, r2
 8001fe6:	4142      	adcs	r2, r0
 8001fe8:	b2d2      	uxtb	r2, r2
 8001fea:	2a00      	cmp	r2, #0
 8001fec:	d1e5      	bne.n	8001fba <HAL_TIM_OC_Start_DMA+0x7e>
      return HAL_ERROR;
 8001fee:	2001      	movs	r0, #1
 8001ff0:	e7c3      	b.n	8001f7a <HAL_TIM_OC_Start_DMA+0x3e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8001ff2:	002a      	movs	r2, r5
 8001ff4:	3241      	adds	r2, #65	@ 0x41
 8001ff6:	e7f3      	b.n	8001fe0 <HAL_TIM_OC_Start_DMA+0xa4>
 8001ff8:	2e0c      	cmp	r6, #12
 8001ffa:	d061      	beq.n	80020c0 <HAL_TIM_OC_Start_DMA+0x184>
 8001ffc:	2e10      	cmp	r6, #16
 8001ffe:	d1e8      	bne.n	8001fd2 <HAL_TIM_OC_Start_DMA+0x96>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002000:	3542      	adds	r5, #66	@ 0x42
 8002002:	702a      	strb	r2, [r5, #0]
  switch (Channel)
 8002004:	e7f3      	b.n	8001fee <HAL_TIM_OC_Start_DMA+0xb2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002006:	0028      	movs	r0, r5
 8002008:	303e      	adds	r0, #62	@ 0x3e
 800200a:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800200c:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 800200e:	4a3d      	ldr	r2, [pc, #244]	@ (8002104 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8002010:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002012:	4a3d      	ldr	r2, [pc, #244]	@ (8002108 <HAL_TIM_OC_Start_DMA+0x1cc>)
 8002014:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002016:	4a3d      	ldr	r2, [pc, #244]	@ (800210c <HAL_TIM_OC_Start_DMA+0x1d0>)
 8002018:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800201a:	682a      	ldr	r2, [r5, #0]
 800201c:	3234      	adds	r2, #52	@ 0x34
 800201e:	f7fe fff5 	bl	800100c <HAL_DMA_Start_IT>
 8002022:	2800      	cmp	r0, #0
 8002024:	d1e3      	bne.n	8001fee <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8002026:	2380      	movs	r3, #128	@ 0x80
 8002028:	682a      	ldr	r2, [r5, #0]
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	68d1      	ldr	r1, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800202e:	682c      	ldr	r4, [r5, #0]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002030:	430b      	orrs	r3, r1
 8002032:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002034:	0031      	movs	r1, r6
 8002036:	2201      	movs	r2, #1
 8002038:	0020      	movs	r0, r4
 800203a:	f7ff ff71 	bl	8001f20 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800203e:	4a34      	ldr	r2, [pc, #208]	@ (8002110 <HAL_TIM_OC_Start_DMA+0x1d4>)
 8002040:	4294      	cmp	r4, r2
 8002042:	d005      	beq.n	8002050 <HAL_TIM_OC_Start_DMA+0x114>
 8002044:	4b33      	ldr	r3, [pc, #204]	@ (8002114 <HAL_TIM_OC_Start_DMA+0x1d8>)
 8002046:	429c      	cmp	r4, r3
 8002048:	d002      	beq.n	8002050 <HAL_TIM_OC_Start_DMA+0x114>
 800204a:	4b33      	ldr	r3, [pc, #204]	@ (8002118 <HAL_TIM_OC_Start_DMA+0x1dc>)
 800204c:	429c      	cmp	r4, r3
 800204e:	d14c      	bne.n	80020ea <HAL_TIM_OC_Start_DMA+0x1ae>
      __HAL_TIM_MOE_ENABLE(htim);
 8002050:	2380      	movs	r3, #128	@ 0x80
 8002052:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002054:	021b      	lsls	r3, r3, #8
 8002056:	430b      	orrs	r3, r1
 8002058:	6463      	str	r3, [r4, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800205a:	4294      	cmp	r4, r2
 800205c:	d148      	bne.n	80020f0 <HAL_TIM_OC_Start_DMA+0x1b4>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800205e:	68a3      	ldr	r3, [r4, #8]
 8002060:	4a2e      	ldr	r2, [pc, #184]	@ (800211c <HAL_TIM_OC_Start_DMA+0x1e0>)
 8002062:	4013      	ands	r3, r2
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002064:	2b06      	cmp	r3, #6
 8002066:	d148      	bne.n	80020fa <HAL_TIM_OC_Start_DMA+0x1be>
    return HAL_BUSY;
 8002068:	2000      	movs	r0, #0
 800206a:	e786      	b.n	8001f7a <HAL_TIM_OC_Start_DMA+0x3e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800206c:	0028      	movs	r0, r5
 800206e:	303f      	adds	r0, #63	@ 0x3f
 8002070:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002072:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8002074:	4a23      	ldr	r2, [pc, #140]	@ (8002104 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8002076:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002078:	4a23      	ldr	r2, [pc, #140]	@ (8002108 <HAL_TIM_OC_Start_DMA+0x1cc>)
 800207a:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800207c:	4a23      	ldr	r2, [pc, #140]	@ (800210c <HAL_TIM_OC_Start_DMA+0x1d0>)
 800207e:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8002080:	682a      	ldr	r2, [r5, #0]
 8002082:	3238      	adds	r2, #56	@ 0x38
 8002084:	f7fe ffc2 	bl	800100c <HAL_DMA_Start_IT>
 8002088:	2800      	cmp	r0, #0
 800208a:	d1b0      	bne.n	8001fee <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800208c:	2380      	movs	r3, #128	@ 0x80
 800208e:	682a      	ldr	r2, [r5, #0]
 8002090:	00db      	lsls	r3, r3, #3
 8002092:	68d1      	ldr	r1, [r2, #12]
 8002094:	e7cb      	b.n	800202e <HAL_TIM_OC_Start_DMA+0xf2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002096:	0028      	movs	r0, r5
 8002098:	3040      	adds	r0, #64	@ 0x40
 800209a:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800209c:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 800209e:	4a19      	ldr	r2, [pc, #100]	@ (8002104 <HAL_TIM_OC_Start_DMA+0x1c8>)
 80020a0:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80020a2:	4a19      	ldr	r2, [pc, #100]	@ (8002108 <HAL_TIM_OC_Start_DMA+0x1cc>)
 80020a4:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80020a6:	4a19      	ldr	r2, [pc, #100]	@ (800210c <HAL_TIM_OC_Start_DMA+0x1d0>)
 80020a8:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80020aa:	682a      	ldr	r2, [r5, #0]
 80020ac:	323c      	adds	r2, #60	@ 0x3c
 80020ae:	f7fe ffad 	bl	800100c <HAL_DMA_Start_IT>
 80020b2:	2800      	cmp	r0, #0
 80020b4:	d19b      	bne.n	8001fee <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80020b6:	2380      	movs	r3, #128	@ 0x80
 80020b8:	682a      	ldr	r2, [r5, #0]
 80020ba:	011b      	lsls	r3, r3, #4
 80020bc:	68d1      	ldr	r1, [r2, #12]
 80020be:	e7b6      	b.n	800202e <HAL_TIM_OC_Start_DMA+0xf2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80020c0:	0028      	movs	r0, r5
 80020c2:	3041      	adds	r0, #65	@ 0x41
 80020c4:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80020c6:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 80020c8:	4a0e      	ldr	r2, [pc, #56]	@ (8002104 <HAL_TIM_OC_Start_DMA+0x1c8>)
 80020ca:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80020cc:	4a0e      	ldr	r2, [pc, #56]	@ (8002108 <HAL_TIM_OC_Start_DMA+0x1cc>)
 80020ce:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80020d0:	4a0e      	ldr	r2, [pc, #56]	@ (800210c <HAL_TIM_OC_Start_DMA+0x1d0>)
 80020d2:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80020d4:	682a      	ldr	r2, [r5, #0]
 80020d6:	3240      	adds	r2, #64	@ 0x40
 80020d8:	f7fe ff98 	bl	800100c <HAL_DMA_Start_IT>
 80020dc:	2800      	cmp	r0, #0
 80020de:	d186      	bne.n	8001fee <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80020e0:	2380      	movs	r3, #128	@ 0x80
 80020e2:	682a      	ldr	r2, [r5, #0]
 80020e4:	015b      	lsls	r3, r3, #5
 80020e6:	68d1      	ldr	r1, [r2, #12]
 80020e8:	e7a1      	b.n	800202e <HAL_TIM_OC_Start_DMA+0xf2>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002120 <HAL_TIM_OC_Start_DMA+0x1e4>)
 80020ec:	429c      	cmp	r4, r3
 80020ee:	d0b6      	beq.n	800205e <HAL_TIM_OC_Start_DMA+0x122>
      __HAL_TIM_ENABLE(htim);
 80020f0:	2301      	movs	r3, #1
 80020f2:	6822      	ldr	r2, [r4, #0]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	6023      	str	r3, [r4, #0]
 80020f8:	e7b6      	b.n	8002068 <HAL_TIM_OC_Start_DMA+0x12c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020fa:	2280      	movs	r2, #128	@ 0x80
 80020fc:	0252      	lsls	r2, r2, #9
 80020fe:	4293      	cmp	r3, r2
 8002100:	d1f6      	bne.n	80020f0 <HAL_TIM_OC_Start_DMA+0x1b4>
 8002102:	e7b1      	b.n	8002068 <HAL_TIM_OC_Start_DMA+0x12c>
 8002104:	08001a1f 	.word	0x08001a1f
 8002108:	08001a91 	.word	0x08001a91
 800210c:	08001acb 	.word	0x08001acb
 8002110:	40012c00 	.word	0x40012c00
 8002114:	40014400 	.word	0x40014400
 8002118:	40014800 	.word	0x40014800
 800211c:	00010007 	.word	0x00010007
 8002120:	40000400 	.word	0x40000400

08002124 <HAL_TIM_PWM_Start_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
 8002124:	b510      	push	{r4, lr}
 8002126:	f7ff ff09 	bl	8001f3c <HAL_TIM_OC_Start_DMA>
 800212a:	bd10      	pop	{r4, pc}

0800212c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800212c:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800212e:	0004      	movs	r4, r0
 8002130:	2202      	movs	r2, #2
 8002132:	343c      	adds	r4, #60	@ 0x3c
 8002134:	7825      	ldrb	r5, [r4, #0]
{
 8002136:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8002138:	0010      	movs	r0, r2
 800213a:	2d01      	cmp	r5, #1
 800213c:	d01f      	beq.n	800217e <HAL_TIMEx_MasterConfigSynchronization+0x52>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800213e:	001d      	movs	r5, r3
 8002140:	353d      	adds	r5, #61	@ 0x3d
 8002142:	702a      	strb	r2, [r5, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002144:	681a      	ldr	r2, [r3, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002146:	4e0e      	ldr	r6, [pc, #56]	@ (8002180 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  tmpcr2 = htim->Instance->CR2;
 8002148:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 800214a:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800214c:	42b2      	cmp	r2, r6
 800214e:	d103      	bne.n	8002158 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002150:	4f0c      	ldr	r7, [pc, #48]	@ (8002184 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8002152:	403b      	ands	r3, r7
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002154:	684f      	ldr	r7, [r1, #4]
 8002156:	433b      	orrs	r3, r7
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002158:	2770      	movs	r7, #112	@ 0x70
 800215a:	43bb      	bics	r3, r7
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800215c:	680f      	ldr	r7, [r1, #0]
 800215e:	433b      	orrs	r3, r7

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002160:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002162:	42b2      	cmp	r2, r6
 8002164:	d002      	beq.n	800216c <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8002166:	4b08      	ldr	r3, [pc, #32]	@ (8002188 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8002168:	429a      	cmp	r2, r3
 800216a:	d104      	bne.n	8002176 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800216c:	2380      	movs	r3, #128	@ 0x80
 800216e:	4398      	bics	r0, r3
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002170:	688b      	ldr	r3, [r1, #8]
 8002172:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002174:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002176:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8002178:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800217a:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 800217c:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 800217e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002180:	40012c00 	.word	0x40012c00
 8002184:	ff0fffff 	.word	0xff0fffff
 8002188:	40000400 	.word	0x40000400

0800218c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800218c:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800218e:	0004      	movs	r4, r0
 8002190:	343c      	adds	r4, #60	@ 0x3c
 8002192:	7823      	ldrb	r3, [r4, #0]
{
 8002194:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8002196:	2002      	movs	r0, #2
 8002198:	2b01      	cmp	r3, #1
 800219a:	d039      	beq.n	8002210 <HAL_TIMEx_ConfigBreakDeadTime+0x84>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800219c:	481d      	ldr	r0, [pc, #116]	@ (8002214 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 800219e:	68cb      	ldr	r3, [r1, #12]
 80021a0:	4003      	ands	r3, r0
 80021a2:	6888      	ldr	r0, [r1, #8]
 80021a4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80021a6:	481c      	ldr	r0, [pc, #112]	@ (8002218 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 80021a8:	4003      	ands	r3, r0
 80021aa:	6848      	ldr	r0, [r1, #4]
 80021ac:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80021ae:	481b      	ldr	r0, [pc, #108]	@ (800221c <HAL_TIMEx_ConfigBreakDeadTime+0x90>)
 80021b0:	4003      	ands	r3, r0
 80021b2:	6808      	ldr	r0, [r1, #0]
 80021b4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80021b6:	481a      	ldr	r0, [pc, #104]	@ (8002220 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 80021b8:	4003      	ands	r3, r0
 80021ba:	6908      	ldr	r0, [r1, #16]
 80021bc:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80021be:	4819      	ldr	r0, [pc, #100]	@ (8002224 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 80021c0:	4003      	ands	r3, r0
 80021c2:	6948      	ldr	r0, [r1, #20]
 80021c4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80021c6:	4818      	ldr	r0, [pc, #96]	@ (8002228 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 80021c8:	4003      	ands	r3, r0
 80021ca:	6b08      	ldr	r0, [r1, #48]	@ 0x30
 80021cc:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80021ce:	4817      	ldr	r0, [pc, #92]	@ (800222c <HAL_TIMEx_ConfigBreakDeadTime+0xa0>)
 80021d0:	4003      	ands	r3, r0
 80021d2:	6988      	ldr	r0, [r1, #24]
 80021d4:	0400      	lsls	r0, r0, #16
 80021d6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80021d8:	4815      	ldr	r0, [pc, #84]	@ (8002230 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 80021da:	4003      	ands	r3, r0
 80021dc:	69c8      	ldr	r0, [r1, #28]
 80021de:	4303      	orrs	r3, r0

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80021e0:	6810      	ldr	r0, [r2, #0]
 80021e2:	4a14      	ldr	r2, [pc, #80]	@ (8002234 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 80021e4:	4290      	cmp	r0, r2
 80021e6:	d110      	bne.n	800220a <HAL_TIMEx_ConfigBreakDeadTime+0x7e>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80021e8:	4a13      	ldr	r2, [pc, #76]	@ (8002238 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 80021ea:	4013      	ands	r3, r2
 80021ec:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 80021ee:	0512      	lsls	r2, r2, #20
 80021f0:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80021f2:	4b12      	ldr	r3, [pc, #72]	@ (800223c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 80021f4:	401a      	ands	r2, r3
 80021f6:	6a0b      	ldr	r3, [r1, #32]
 80021f8:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80021fa:	4b11      	ldr	r3, [pc, #68]	@ (8002240 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 80021fc:	401a      	ands	r2, r3
 80021fe:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8002200:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8002202:	4b10      	ldr	r3, [pc, #64]	@ (8002244 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8002204:	401a      	ands	r2, r3
 8002206:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8002208:	4313      	orrs	r3, r2
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800220a:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800220c:	2000      	movs	r0, #0
 800220e:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8002210:	bd10      	pop	{r4, pc}
 8002212:	46c0      	nop			@ (mov r8, r8)
 8002214:	fffffcff 	.word	0xfffffcff
 8002218:	fffffbff 	.word	0xfffffbff
 800221c:	fffff7ff 	.word	0xfffff7ff
 8002220:	ffffefff 	.word	0xffffefff
 8002224:	ffffdfff 	.word	0xffffdfff
 8002228:	ffffbfff 	.word	0xffffbfff
 800222c:	fff0ffff 	.word	0xfff0ffff
 8002230:	efffffff 	.word	0xefffffff
 8002234:	40012c00 	.word	0x40012c00
 8002238:	ff0fffff 	.word	0xff0fffff
 800223c:	feffffff 	.word	0xfeffffff
 8002240:	fdffffff 	.word	0xfdffffff
 8002244:	dfffffff 	.word	0xdfffffff

08002248 <memset>:
 8002248:	0003      	movs	r3, r0
 800224a:	1882      	adds	r2, r0, r2
 800224c:	4293      	cmp	r3, r2
 800224e:	d100      	bne.n	8002252 <memset+0xa>
 8002250:	4770      	bx	lr
 8002252:	7019      	strb	r1, [r3, #0]
 8002254:	3301      	adds	r3, #1
 8002256:	e7f9      	b.n	800224c <memset+0x4>

08002258 <__libc_init_array>:
 8002258:	b570      	push	{r4, r5, r6, lr}
 800225a:	2600      	movs	r6, #0
 800225c:	4c0c      	ldr	r4, [pc, #48]	@ (8002290 <__libc_init_array+0x38>)
 800225e:	4d0d      	ldr	r5, [pc, #52]	@ (8002294 <__libc_init_array+0x3c>)
 8002260:	1b64      	subs	r4, r4, r5
 8002262:	10a4      	asrs	r4, r4, #2
 8002264:	42a6      	cmp	r6, r4
 8002266:	d109      	bne.n	800227c <__libc_init_array+0x24>
 8002268:	2600      	movs	r6, #0
 800226a:	f000 f823 	bl	80022b4 <_init>
 800226e:	4c0a      	ldr	r4, [pc, #40]	@ (8002298 <__libc_init_array+0x40>)
 8002270:	4d0a      	ldr	r5, [pc, #40]	@ (800229c <__libc_init_array+0x44>)
 8002272:	1b64      	subs	r4, r4, r5
 8002274:	10a4      	asrs	r4, r4, #2
 8002276:	42a6      	cmp	r6, r4
 8002278:	d105      	bne.n	8002286 <__libc_init_array+0x2e>
 800227a:	bd70      	pop	{r4, r5, r6, pc}
 800227c:	00b3      	lsls	r3, r6, #2
 800227e:	58eb      	ldr	r3, [r5, r3]
 8002280:	4798      	blx	r3
 8002282:	3601      	adds	r6, #1
 8002284:	e7ee      	b.n	8002264 <__libc_init_array+0xc>
 8002286:	00b3      	lsls	r3, r6, #2
 8002288:	58eb      	ldr	r3, [r5, r3]
 800228a:	4798      	blx	r3
 800228c:	3601      	adds	r6, #1
 800228e:	e7f2      	b.n	8002276 <__libc_init_array+0x1e>
 8002290:	08002318 	.word	0x08002318
 8002294:	08002318 	.word	0x08002318
 8002298:	0800231c 	.word	0x0800231c
 800229c:	08002318 	.word	0x08002318

080022a0 <memcpy>:
 80022a0:	2300      	movs	r3, #0
 80022a2:	b510      	push	{r4, lr}
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d100      	bne.n	80022aa <memcpy+0xa>
 80022a8:	bd10      	pop	{r4, pc}
 80022aa:	5ccc      	ldrb	r4, [r1, r3]
 80022ac:	54c4      	strb	r4, [r0, r3]
 80022ae:	3301      	adds	r3, #1
 80022b0:	e7f8      	b.n	80022a4 <memcpy+0x4>
	...

080022b4 <_init>:
 80022b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022b6:	46c0      	nop			@ (mov r8, r8)
 80022b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022ba:	bc08      	pop	{r3}
 80022bc:	469e      	mov	lr, r3
 80022be:	4770      	bx	lr

080022c0 <_fini>:
 80022c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022c2:	46c0      	nop			@ (mov r8, r8)
 80022c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022c6:	bc08      	pop	{r3}
 80022c8:	469e      	mov	lr, r3
 80022ca:	4770      	bx	lr
