ISim log file
Running: C:\Users\Varun Sharma\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5\TopModule_isim_par.exe -intstyle ise -gui -sdfmax /TopModule/=netgen/par/TopModule_timesim.sdf -sdfroot / -tclbatch isim.cmd -wdb C:/Users/Varun Sharma/Documents/GitHub/AHD-Project-2016/VHDL Code/RC5/TopModule_isim_par.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
INFO: SDF backannotation was successful with SDF file netgen/par/TopModule_timesim.sdf, for root module /TopModule/.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
WARNING: This is a limited version of the ISim. The current design has exceeded the design size limit for this version and the performance of the simulation will be derated. Please contact your nearest sales office at http://www.xilinx.com/company/contact.htm or visit the Xilinx on-line store at http://www.xilinx.com/onlinestore/design_resources.htm if interested in purchasing the full, unlimited version of this simulator.
at 221 ps, Instance /topmodule/start/ : Warning: /X_LATCHE HOLD High VIOLATION ON I WITH RESPECT TO CLK;
  Expected := 0.177 ns; Observed := 0.061 ns; At : 0.221 ns
# isim force add /topmodule/clk 1 -radix bin -value 0 -radix bin -time 5 ns -repeat 10 ns
# isim force add /topmodule/clk 1 -radix bin -value 0 -radix bin -time 10 ns -repeat 20 ns
# isim force add /topmodule/clk 1 -radix bin -value 0 -radix bin -time 10 ns -repeat 20 ns
# isim force add /topmodule/btn[0] 1 -radix bin
# run 20ns
# isim force remove /topmodule/btn[0]
# isim force add /topmodule/btn[3] 1 -radix bin
# run 20ns
at 1024310 ps, Instance /topmodule/ControlUnitPort_NextPCSignal_21/ : Warning: /X_SFF SETUP  Low VIOLATION ON SRST WITH RESPECT TO CLK;
  Expected := 0.311 ns; Observed := 0.079 ns; At : 1024.266 ns
at 1024310 ps, Instance /topmodule/ControlUnitPort_NextPCSignal_20/ : Warning: /X_SFF SETUP  Low VIOLATION ON SRST WITH RESPECT TO CLK;
  Expected := 0.311 ns; Observed := 0.079 ns; At : 1024.266 ns
at 1024310 ps, Instance /topmodule/ControlUnitPort_NextPCSignal_19/ : Warning: /X_SFF SETUP  Low VIOLATION ON SRST WITH RESPECT TO CLK;
  Expected := 0.311 ns; Observed := 0.079 ns; At : 1024.266 ns
at 1024310 ps, Instance /topmodule/ControlUnitPort_NextPCSignal_18/ : Warning: /X_SFF SETUP  Low VIOLATION ON SRST WITH RESPECT TO CLK;
  Expected := 0.311 ns; Observed := 0.079 ns; At : 1024.266 ns
at 1024416 ps, Instance /topmodule/ControlUnitPort_NextPCSignal_25/ : Warning: /X_SFF SETUP  Low VIOLATION ON SRST WITH RESPECT TO CLK;
  Expected := 0.395 ns; Observed := 0.227 ns; At : 1024.361 ns
at 1024416 ps, Instance /topmodule/ControlUnitPort_NextPCSignal_24/ : Warning: /X_SFF SETUP  Low VIOLATION ON SRST WITH RESPECT TO CLK;
  Expected := 0.395 ns; Observed := 0.227 ns; At : 1024.361 ns
at 1024416 ps, Instance /topmodule/ControlUnitPort_NextPCSignal_23/ : Warning: /X_SFF SETUP  Low VIOLATION ON SRST WITH RESPECT TO CLK;
  Expected := 0.395 ns; Observed := 0.227 ns; At : 1024.361 ns
at 1024416 ps, Instance /topmodule/ControlUnitPort_NextPCSignal_22/ : Warning: /X_SFF SETUP  Low VIOLATION ON SRST WITH RESPECT TO CLK;
  Expected := 0.395 ns; Observed := 0.227 ns; At : 1024.361 ns
at 1024418 ps, Instance /topmodule/ControlUnitPort_NextPCSignal_13/ : Warning: /X_SFF SETUP  Low VIOLATION ON SRST WITH RESPECT TO CLK;
  Expected := 0.395 ns; Observed := 0.214 ns; At : 1024.363 ns
at 1024418 ps, Instance /topmodule/ControlUnitPort_NextPCSignal_12/ : Warning: /X_SFF SETUP  Low VIOLATION ON SRST WITH RESPECT TO CLK;
  Expected := 0.395 ns; Observed := 0.214 ns; At : 1024.363 ns
at 1024418 ps, Instance /topmodule/ControlUnitPort_NextPCSignal_11/ : Warning: /X_SFF SETUP  Low VIOLATION ON SRST WITH RESPECT TO CLK;
  Expected := 0.395 ns; Observed := 0.214 ns; At : 1024.363 ns
at 1024418 ps, Instance /topmodule/ControlUnitPort_NextPCSignal_10/ : Warning: /X_SFF SETUP  Low VIOLATION ON SRST WITH RESPECT TO CLK;
  Expected := 0.395 ns; Observed := 0.214 ns; At : 1024.363 ns
