# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_vivado/pcie_k7_vivado.xci
# IP: The module: 'pcie_k7_vivado' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_vivado/source/pcie_k7_vivado-PCIE_X1Y0.xdc
# XDC: The top module name and the constraint reference have the same name: 'pcie_k7_vivado'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst]

# XDC: /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_vivado/synth/pcie_k7_vivado_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'pcie_k7_vivado'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst]

# IP: /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_vivado/pcie_k7_vivado.xci
# IP: The module: 'pcie_k7_vivado' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_vivado/source/pcie_k7_vivado-PCIE_X1Y0.xdc
# XDC: The top module name and the constraint reference have the same name: 'pcie_k7_vivado'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst]

# XDC: /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_vivado/synth/pcie_k7_vivado_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'pcie_k7_vivado'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst]
