#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d3731dbdeb0 .scope module, "TB_ASYNC_FIFO" "TB_ASYNC_FIFO" 2 3;
 .timescale -9 -9;
v0x5d3731df3170_0 .net "empty", 0 0, L_0x5d3731df4810;  1 drivers
v0x5d3731df3230_0 .net "full", 0 0, L_0x5d3731da5bf0;  1 drivers
v0x5d3731df32d0_0 .var "rd_clk", 0 0;
v0x5d3731df33d0_0 .net "rd_data", 15 0, v0x5d3731df2060_0;  1 drivers
v0x5d3731df34a0_0 .var "rd_en", 0 0;
v0x5d3731df3540_0 .var "rd_rst_n", 0 0;
v0x5d3731df3610_0 .var/i "read_count", 31 0;
v0x5d3731df36b0_0 .var "wr_clk", 0 0;
v0x5d3731df3780_0 .var "wr_data", 15 0;
v0x5d3731df3850_0 .var "wr_en", 0 0;
v0x5d3731df3920_0 .var "wr_rst_n", 0 0;
v0x5d3731df39f0_0 .var/i "write_count", 31 0;
E_0x5d3731dbe540 .event posedge, v0x5d3731df1fa0_0;
E_0x5d3731dc0c00 .event posedge, v0x5d3731df2720_0;
S_0x5d3731dbe040 .scope module, "dut" "async_fifo" 2 12, 3 3 0, S_0x5d3731dbdeb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "wr_rst_n";
    .port_info 1 /INPUT 1 "rd_rst_n";
    .port_info 2 /INPUT 1 "wr_clk";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 16 "rd_data";
    .port_info 8 /OUTPUT 1 "full";
    .port_info 9 /OUTPUT 1 "empty";
P_0x5d3731d79620 .param/l "ADDR_WIDTH" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x5d3731d79660 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
P_0x5d3731d796a0 .param/l "FIFO_DEPTH" 0 3 6, +C4<00000000000000000000000000001000>;
L_0x5d3731dcfc40 .functor XOR 4, v0x5d3731df2980_0, L_0x5d3731df3bc0, C4<0000>, C4<0000>;
L_0x5d3731dd0450 .functor XOR 4, v0x5d3731df2200_0, L_0x5d3731df3e20, C4<0000>, C4<0000>;
L_0x5d3731dd0df0 .functor NOT 2, L_0x5d3731df4150, C4<00>, C4<00>, C4<00>;
L_0x5d3731da5bf0 .functor AND 1, L_0x5d3731df4280, L_0x5d3731df45a0, C4<1>, C4<1>;
v0x5d3731da5e60_0 .net *"_ivl_0", 3 0, L_0x5d3731df3bc0;  1 drivers
v0x5d3731da66c0_0 .net *"_ivl_10", 2 0, L_0x5d3731df3d80;  1 drivers
L_0x7cde35156060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d3731da67c0_0 .net *"_ivl_12", 0 0, L_0x7cde35156060;  1 drivers
v0x5d3731da7020_0 .net *"_ivl_17", 1 0, L_0x5d3731df4060;  1 drivers
v0x5d3731da70f0_0 .net *"_ivl_19", 1 0, L_0x5d3731df4150;  1 drivers
v0x5d3731da7920_0 .net *"_ivl_2", 2 0, L_0x5d3731df3a90;  1 drivers
v0x5d3731da79f0_0 .net *"_ivl_20", 1 0, L_0x5d3731dd0df0;  1 drivers
v0x5d3731df1780_0 .net *"_ivl_22", 0 0, L_0x5d3731df4280;  1 drivers
v0x5d3731df1840_0 .net *"_ivl_25", 1 0, L_0x5d3731df43c0;  1 drivers
v0x5d3731df1920_0 .net *"_ivl_27", 1 0, L_0x5d3731df44b0;  1 drivers
v0x5d3731df1a00_0 .net *"_ivl_28", 0 0, L_0x5d3731df45a0;  1 drivers
L_0x7cde35156018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d3731df1ac0_0 .net *"_ivl_4", 0 0, L_0x7cde35156018;  1 drivers
v0x5d3731df1ba0_0 .net *"_ivl_8", 3 0, L_0x5d3731df3e20;  1 drivers
v0x5d3731df1c80_0 .net "empty", 0 0, L_0x5d3731df4810;  alias, 1 drivers
v0x5d3731df1d40_0 .net "full", 0 0, L_0x5d3731da5bf0;  alias, 1 drivers
v0x5d3731df1e00 .array "memory", 7 0, 15 0;
v0x5d3731df1ec0_0 .net "rd_addr", 2 0, L_0x5d3731df4a60;  1 drivers
v0x5d3731df1fa0_0 .net "rd_clk", 0 0, v0x5d3731df32d0_0;  1 drivers
v0x5d3731df2060_0 .var "rd_data", 15 0;
v0x5d3731df2140_0 .net "rd_en", 0 0, v0x5d3731df34a0_0;  1 drivers
v0x5d3731df2200_0 .var "rd_ptr", 3 0;
v0x5d3731df22e0_0 .net "rd_ptr_gray", 3 0, L_0x5d3731dd0450;  1 drivers
v0x5d3731df23c0_0 .var "rd_ptr_gray_sync1", 3 0;
v0x5d3731df24a0_0 .var "rd_ptr_gray_sync2", 3 0;
v0x5d3731df2580_0 .net "rd_rst_n", 0 0, v0x5d3731df3540_0;  1 drivers
v0x5d3731df2640_0 .net "wr_addr", 2 0, L_0x5d3731df4950;  1 drivers
v0x5d3731df2720_0 .net "wr_clk", 0 0, v0x5d3731df36b0_0;  1 drivers
v0x5d3731df27e0_0 .net "wr_data", 15 0, v0x5d3731df3780_0;  1 drivers
v0x5d3731df28c0_0 .net "wr_en", 0 0, v0x5d3731df3850_0;  1 drivers
v0x5d3731df2980_0 .var "wr_ptr", 3 0;
v0x5d3731df2a60_0 .net "wr_ptr_gray", 3 0, L_0x5d3731dcfc40;  1 drivers
v0x5d3731df2b40_0 .var "wr_ptr_gray_sync1", 3 0;
v0x5d3731df2c20_0 .var "wr_ptr_gray_sync2", 3 0;
v0x5d3731df2f10_0 .net "wr_rst_n", 0 0, v0x5d3731df3920_0;  1 drivers
E_0x5d3731d9ba30/0 .event negedge, v0x5d3731df2580_0;
E_0x5d3731d9ba30/1 .event posedge, v0x5d3731df1fa0_0;
E_0x5d3731d9ba30 .event/or E_0x5d3731d9ba30/0, E_0x5d3731d9ba30/1;
E_0x5d3731dd2280/0 .event negedge, v0x5d3731df2f10_0;
E_0x5d3731dd2280/1 .event posedge, v0x5d3731df2720_0;
E_0x5d3731dd2280 .event/or E_0x5d3731dd2280/0, E_0x5d3731dd2280/1;
L_0x5d3731df3a90 .part v0x5d3731df2980_0, 1, 3;
L_0x5d3731df3bc0 .concat [ 3 1 0 0], L_0x5d3731df3a90, L_0x7cde35156018;
L_0x5d3731df3d80 .part v0x5d3731df2200_0, 1, 3;
L_0x5d3731df3e20 .concat [ 3 1 0 0], L_0x5d3731df3d80, L_0x7cde35156060;
L_0x5d3731df4060 .part L_0x5d3731dcfc40, 2, 2;
L_0x5d3731df4150 .part v0x5d3731df24a0_0, 2, 2;
L_0x5d3731df4280 .cmp/eq 2, L_0x5d3731df4060, L_0x5d3731dd0df0;
L_0x5d3731df43c0 .part L_0x5d3731dcfc40, 0, 2;
L_0x5d3731df44b0 .part v0x5d3731df24a0_0, 0, 2;
L_0x5d3731df45a0 .cmp/eq 2, L_0x5d3731df43c0, L_0x5d3731df44b0;
L_0x5d3731df4810 .cmp/eq 4, L_0x5d3731dd0450, v0x5d3731df2c20_0;
L_0x5d3731df4950 .part v0x5d3731df2980_0, 0, 3;
L_0x5d3731df4a60 .part v0x5d3731df2200_0, 0, 3;
    .scope S_0x5d3731dbe040;
T_0 ;
    %wait E_0x5d3731dd2280;
    %load/vec4 v0x5d3731df2f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d3731df2980_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5d3731df28c0_0;
    %load/vec4 v0x5d3731df1d40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5d3731df2980_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5d3731df2980_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5d3731dbe040;
T_1 ;
    %wait E_0x5d3731d9ba30;
    %load/vec4 v0x5d3731df2580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d3731df2b40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d3731df2c20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5d3731df2a60_0;
    %assign/vec4 v0x5d3731df2b40_0, 0;
    %load/vec4 v0x5d3731df2b40_0;
    %assign/vec4 v0x5d3731df2c20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5d3731dbe040;
T_2 ;
    %wait E_0x5d3731d9ba30;
    %load/vec4 v0x5d3731df2580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d3731df2200_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5d3731df2140_0;
    %load/vec4 v0x5d3731df1c80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5d3731df2200_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5d3731df2200_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5d3731dbe040;
T_3 ;
    %wait E_0x5d3731dd2280;
    %load/vec4 v0x5d3731df2f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d3731df23c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d3731df24a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5d3731df22e0_0;
    %assign/vec4 v0x5d3731df23c0_0, 0;
    %load/vec4 v0x5d3731df23c0_0;
    %assign/vec4 v0x5d3731df24a0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5d3731dbe040;
T_4 ;
    %wait E_0x5d3731dd2280;
    %load/vec4 v0x5d3731df28c0_0;
    %load/vec4 v0x5d3731df1d40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5d3731df27e0_0;
    %load/vec4 v0x5d3731df2640_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d3731df1e00, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5d3731dbe040;
T_5 ;
    %wait E_0x5d3731d9ba30;
    %load/vec4 v0x5d3731df2580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5d3731df2060_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5d3731df2140_0;
    %load/vec4 v0x5d3731df1c80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5d3731df1ec0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5d3731df1e00, 4;
    %assign/vec4 v0x5d3731df2060_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5d3731dbdeb0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d3731df39f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d3731df3610_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x5d3731dbdeb0;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x5d3731df36b0_0;
    %inv;
    %store/vec4 v0x5d3731df36b0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5d3731dbdeb0;
T_8 ;
    %delay 7, 0;
    %load/vec4 v0x5d3731df32d0_0;
    %inv;
    %store/vec4 v0x5d3731df32d0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5d3731dbdeb0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d3731df36b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d3731df32d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d3731df3920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d3731df3540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d3731df3850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d3731df34a0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5d3731df3780_0, 0, 16;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d3731df3920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d3731df3540_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 43 "$display", "=== Starting\344\272\244\351\224\231\350\257\273\345\206\231\346\265\213\350\257\225 ===" {0 0 0};
    %vpi_call 2 44 "$display", "Time\011Operation\011Data\011\011Full\011Empty" {0 0 0};
    %vpi_call 2 45 "$display", "--------------------------------------------------" {0 0 0};
    %fork t_1, S_0x5d3731dbdeb0;
    %fork t_2, S_0x5d3731dbdeb0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d3731df39f0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x5d3731df39f0_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_9.1, 5;
    %wait E_0x5d3731dc0c00;
    %load/vec4 v0x5d3731df3230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d3731df3850_0, 0, 1;
    %load/vec4 v0x5d3731df39f0_0;
    %addi 100, 0, 32;
    %pad/s 16;
    %store/vec4 v0x5d3731df3780_0, 0, 16;
    %delay 1, 0;
    %vpi_call 2 57 "$display", "%0t\011Write\011\011%4d\011\011%b\011%b", $time, v0x5d3731df3780_0, v0x5d3731df3230_0, v0x5d3731df3170_0 {0 0 0};
    %wait E_0x5d3731dc0c00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d3731df3850_0, 0, 1;
    %delay 1, 0;
    %jmp T_9.3;
T_9.2 ;
    %vpi_call 2 62 "$display", "%0t\011Write blocked\011-\011\011%b\011%b", $time, v0x5d3731df3230_0, v0x5d3731df3170_0 {0 0 0};
    %delay 10, 0;
T_9.3 ;
    %load/vec4 v0x5d3731df39f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d3731df39f0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call 2 66 "$display", "=== \345\206\231\345\205\245\345\256\214\346\210\220 ===" {0 0 0};
    %end;
t_2 ;
    %delay 50, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d3731df3610_0, 0, 32;
T_9.4 ;
    %load/vec4 v0x5d3731df3610_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_9.5, 5;
    %wait E_0x5d3731dbe540;
    %load/vec4 v0x5d3731df3170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d3731df34a0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 77 "$display", "%0t\011Read\011\011%4d\011\011%b\011%b", $time, v0x5d3731df33d0_0, v0x5d3731df3230_0, v0x5d3731df3170_0 {0 0 0};
    %wait E_0x5d3731dbe540;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d3731df34a0_0, 0, 1;
    %delay 1, 0;
    %jmp T_9.7;
T_9.6 ;
    %vpi_call 2 82 "$display", "%0t\011Read blocked\011-\011\011%b\011%b", $time, v0x5d3731df3230_0, v0x5d3731df3170_0 {0 0 0};
    %delay 10, 0;
T_9.7 ;
    %load/vec4 v0x5d3731df3610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d3731df3610_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
    %vpi_call 2 86 "$display", "=== \350\257\273\345\217\226\345\256\214\346\210\220 ===" {0 0 0};
    %end;
    .scope S_0x5d3731dbdeb0;
t_0 ;
    %vpi_call 2 91 "$display", "\012=== \346\265\213\350\257\225\350\276\271\347\225\214\346\235\241\344\273\266 ===" {0 0 0};
    %vpi_call 2 94 "$display", "=== \345\260\235\350\257\225\345\206\231\346\273\241FIFO ===" {0 0 0};
T_9.8 ;
    %load/vec4 v0x5d3731df3230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_9.9, 8;
    %wait E_0x5d3731dc0c00;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d3731df3850_0, 0, 1;
    %load/vec4 v0x5d3731df39f0_0;
    %addi 100, 0, 32;
    %pad/s 16;
    %store/vec4 v0x5d3731df3780_0, 0, 16;
    %load/vec4 v0x5d3731df39f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d3731df39f0_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 101 "$display", "%0t\011Write to full\011%4d\011\011%b\011%b", $time, v0x5d3731df3780_0, v0x5d3731df3230_0, v0x5d3731df3170_0 {0 0 0};
    %wait E_0x5d3731dc0c00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d3731df3850_0, 0, 1;
    %delay 1, 0;
    %jmp T_9.8;
T_9.9 ;
    %vpi_call 2 108 "$display", "=== \345\260\235\350\257\225\350\257\273\347\251\272FIFO ===" {0 0 0};
T_9.10 ;
    %load/vec4 v0x5d3731df3170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_9.11, 8;
    %wait E_0x5d3731dbe540;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d3731df34a0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 113 "$display", "%0t\011Read to empty\011%4d\011\011%b\011%b", $time, v0x5d3731df33d0_0, v0x5d3731df3230_0, v0x5d3731df3170_0 {0 0 0};
    %wait E_0x5d3731dbe540;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d3731df34a0_0, 0, 1;
    %delay 1, 0;
    %jmp T_9.10;
T_9.11 ;
    %vpi_call 2 119 "$display", "=== \346\265\213\350\257\225\345\256\214\346\210\220! ===" {0 0 0};
    %delay 100, 0;
    %vpi_call 2 121 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5d3731dbdeb0;
T_10 ;
    %vpi_call 2 125 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 126 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5d3731dbdeb0 {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 128 "$display", "\344\273\277\347\234\237\350\266\205\346\227\266!" {0 0 0};
    %vpi_call 2 129 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5d3731dbdeb0;
T_11 ;
    %wait E_0x5d3731dc0c00;
    %load/vec4 v0x5d3731df3850_0;
    %load/vec4 v0x5d3731df3230_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 2 135 "$display", "%0t\011ERROR: \345\234\250\346\273\241\347\212\266\346\200\201\344\270\213\345\206\231\345\205\245!", $time {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5d3731dbdeb0;
T_12 ;
    %wait E_0x5d3731dbe540;
    %load/vec4 v0x5d3731df34a0_0;
    %load/vec4 v0x5d3731df3170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call 2 141 "$display", "%0t\011ERROR: \345\234\250\347\251\272\347\212\266\346\200\201\344\270\213\350\257\273\345\217\226!", $time {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "TB_ASYNC_FIFO.v";
    "ASYNC_FIFO.v";
