idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable PF memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command
###################################
# Setup FUNC_VF BAR to a base address of 0x00000003_xxxxxxxx
wr hqm_pf_cfg_i.sriov_cap_func_bar_l 0x00000000
wr hqm_pf_cfg_i.sriov_cap_func_bar_u 0x00000003
###################################
# 16 VF
wr hqm_pf_cfg_i.sriov_cap_num_vf 0x10
###################################
# Enable VF and VF memory operations
wr hqm_pf_cfg_i.sriov_cap_control_status 0x9
wr hqm_vf_cfg_i[0].device_command  0x4
wr hqm_vf_cfg_i[1].device_command  0x4
wr hqm_vf_cfg_i[2].device_command  0x4
wr hqm_vf_cfg_i[3].device_command  0x4
wr hqm_vf_cfg_i[4].device_command  0x4
wr hqm_vf_cfg_i[5].device_command  0x4
wr hqm_vf_cfg_i[6].device_command  0x4
wr hqm_vf_cfg_i[7].device_command  0x4
wr hqm_vf_cfg_i[8].device_command  0x4
wr hqm_vf_cfg_i[9].device_command  0x4
wr hqm_vf_cfg_i[10].device_command 0x4
wr hqm_vf_cfg_i[11].device_command 0x4
wr hqm_vf_cfg_i[12].device_command 0x4
wr hqm_vf_cfg_i[13].device_command 0x4
wr hqm_vf_cfg_i[14].device_command 0x4
wr hqm_vf_cfg_i[15].device_command 0x4
###################################
# Enable MSIs
wr hqm_vf_cfg_i[0].msi_cap_addr_l       0x76543f00
wr hqm_vf_cfg_i[0].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[0].msi_cap_msg_data     0xf000
wr hqm_vf_cfg_i[0].msi_cap_msg_mask     0x00000000
wr hqm_vf_cfg_i[0].msi_cap_msg_control  0x0001
wr hqm_vf_cfg_i[1].msi_cap_addr_l       0x76543f10
wr hqm_vf_cfg_i[1].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[1].msi_cap_msg_data     0xf100
wr hqm_vf_cfg_i[1].msi_cap_msg_mask     0x00000000
wr hqm_vf_cfg_i[1].msi_cap_msg_control  0x0011
wr hqm_vf_cfg_i[2].msi_cap_addr_l       0x76543f20
wr hqm_vf_cfg_i[2].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[2].msi_cap_msg_data     0xf200
wr hqm_vf_cfg_i[2].msi_cap_msg_mask     0x00000000
wr hqm_vf_cfg_i[2].msi_cap_msg_control  0x0021
wr hqm_vf_cfg_i[3].msi_cap_addr_l       0x76543f30
wr hqm_vf_cfg_i[3].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[3].msi_cap_msg_data     0xf300
wr hqm_vf_cfg_i[3].msi_cap_msg_mask     0x00000000
wr hqm_vf_cfg_i[3].msi_cap_msg_control  0x0031
wr hqm_vf_cfg_i[4].msi_cap_addr_l       0x76543f40
wr hqm_vf_cfg_i[4].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[4].msi_cap_msg_data     0xf400
wr hqm_vf_cfg_i[4].msi_cap_msg_mask     0x00000000
wr hqm_vf_cfg_i[4].msi_cap_msg_control  0x0041
wr hqm_vf_cfg_i[5].msi_cap_addr_l       0x76543f50
wr hqm_vf_cfg_i[5].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[5].msi_cap_msg_data     0xf500
wr hqm_vf_cfg_i[5].msi_cap_msg_mask     0x00000000
wr hqm_vf_cfg_i[5].msi_cap_msg_control  0x0051
wr hqm_vf_cfg_i[6].msi_cap_addr_l       0x76543f60
wr hqm_vf_cfg_i[6].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[6].msi_cap_msg_data     0xf600
wr hqm_vf_cfg_i[6].msi_cap_msg_mask     0x00000000
wr hqm_vf_cfg_i[6].msi_cap_msg_control  0x0051
wr hqm_vf_cfg_i[7].msi_cap_addr_l       0x76543f70
wr hqm_vf_cfg_i[7].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[7].msi_cap_msg_data     0xf700
wr hqm_vf_cfg_i[7].msi_cap_msg_mask     0x00000000
wr hqm_vf_cfg_i[7].msi_cap_msg_control  0x0051
wr hqm_vf_cfg_i[8].msi_cap_addr_l       0x76543f80
wr hqm_vf_cfg_i[8].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[8].msi_cap_msg_data     0xf800
wr hqm_vf_cfg_i[8].msi_cap_msg_mask     0x00000000
wr hqm_vf_cfg_i[8].msi_cap_msg_control  0x0051
wr hqm_vf_cfg_i[9].msi_cap_addr_l       0x76543f90
wr hqm_vf_cfg_i[9].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[9].msi_cap_msg_data     0xf900
wr hqm_vf_cfg_i[9].msi_cap_msg_mask     0x00000000
wr hqm_vf_cfg_i[9].msi_cap_msg_control  0x0051
wr hqm_vf_cfg_i[10].msi_cap_addr_l      0x76543fa0
wr hqm_vf_cfg_i[10].msi_cap_addr_u      0xfedcba98
wr hqm_vf_cfg_i[10].msi_cap_msg_data    0xfa00
wr hqm_vf_cfg_i[10].msi_cap_msg_mask    0x00000000
wr hqm_vf_cfg_i[10].msi_cap_msg_control 0x0051
wr hqm_vf_cfg_i[11].msi_cap_addr_l      0x76543fb0
wr hqm_vf_cfg_i[11].msi_cap_addr_u      0xfedcba98
wr hqm_vf_cfg_i[11].msi_cap_msg_data    0xfb00
wr hqm_vf_cfg_i[11].msi_cap_msg_mask    0x00000000
wr hqm_vf_cfg_i[11].msi_cap_msg_control 0x0051
wr hqm_vf_cfg_i[12].msi_cap_addr_l      0x76543fc0
wr hqm_vf_cfg_i[12].msi_cap_addr_u      0xfedcba98
wr hqm_vf_cfg_i[12].msi_cap_msg_data    0xfc00
wr hqm_vf_cfg_i[12].msi_cap_msg_mask    0x00000000
wr hqm_vf_cfg_i[12].msi_cap_msg_control 0x0051
wr hqm_vf_cfg_i[13].msi_cap_addr_l      0x76543fd0
wr hqm_vf_cfg_i[13].msi_cap_addr_u      0xfedcba98
wr hqm_vf_cfg_i[13].msi_cap_msg_data    0xfd00
wr hqm_vf_cfg_i[13].msi_cap_msg_mask    0x00000000
wr hqm_vf_cfg_i[13].msi_cap_msg_control 0x0051
wr hqm_vf_cfg_i[14].msi_cap_addr_l      0x76543fe0
wr hqm_vf_cfg_i[14].msi_cap_addr_u      0xfedcba98
wr hqm_vf_cfg_i[14].msi_cap_msg_data    0xfe00
wr hqm_vf_cfg_i[14].msi_cap_msg_mask    0x00000000
wr hqm_vf_cfg_i[14].msi_cap_msg_control 0x0051
wr hqm_vf_cfg_i[15].msi_cap_addr_l      0x76543ff0
wr hqm_vf_cfg_i[15].msi_cap_addr_u      0xfedcba98
wr hqm_vf_cfg_i[15].msi_cap_msg_data    0xff00
wr hqm_vf_cfg_i[15].msi_cap_msg_mask    0x00000000
wr hqm_vf_cfg_i[15].msi_cap_msg_control 0x0051
#
rd hqm_vf_cfg_i[0].msi_cap_addr_l       0x76543f00
rd hqm_vf_cfg_i[0].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[0].msi_cap_msg_data     0xf000
rd hqm_vf_cfg_i[0].msi_cap_msg_mask     0x00000000
rd hqm_vf_cfg_i[0].msi_cap_msg_control  0x018b
rd hqm_vf_cfg_i[1].msi_cap_addr_l       0x76543f10
rd hqm_vf_cfg_i[1].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[1].msi_cap_msg_data     0xf100
rd hqm_vf_cfg_i[1].msi_cap_msg_mask     0x00000000
rd hqm_vf_cfg_i[1].msi_cap_msg_control  0x019b
rd hqm_vf_cfg_i[2].msi_cap_addr_l       0x76543f20
rd hqm_vf_cfg_i[2].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[2].msi_cap_msg_data     0xf200
rd hqm_vf_cfg_i[2].msi_cap_msg_mask     0x00000000
rd hqm_vf_cfg_i[2].msi_cap_msg_control  0x01ab
rd hqm_vf_cfg_i[3].msi_cap_addr_l       0x76543f30
rd hqm_vf_cfg_i[3].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[3].msi_cap_msg_data     0xf300
rd hqm_vf_cfg_i[3].msi_cap_msg_mask     0x00000000
rd hqm_vf_cfg_i[3].msi_cap_msg_control  0x01bb
rd hqm_vf_cfg_i[4].msi_cap_addr_l       0x76543f40
rd hqm_vf_cfg_i[4].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[4].msi_cap_msg_data     0xf400
rd hqm_vf_cfg_i[4].msi_cap_msg_mask     0x00000000
rd hqm_vf_cfg_i[4].msi_cap_msg_control  0x01cb
rd hqm_vf_cfg_i[5].msi_cap_addr_l       0x76543f50
rd hqm_vf_cfg_i[5].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[5].msi_cap_msg_data     0xf500
rd hqm_vf_cfg_i[5].msi_cap_msg_mask     0x00000000
rd hqm_vf_cfg_i[5].msi_cap_msg_control  0x01db
rd hqm_vf_cfg_i[6].msi_cap_addr_l       0x76543f60
rd hqm_vf_cfg_i[6].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[6].msi_cap_msg_data     0xf600
rd hqm_vf_cfg_i[6].msi_cap_msg_mask     0x00000000
rd hqm_vf_cfg_i[6].msi_cap_msg_control  0x01db
rd hqm_vf_cfg_i[7].msi_cap_addr_l       0x76543f70
rd hqm_vf_cfg_i[7].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[7].msi_cap_msg_data     0xf700
rd hqm_vf_cfg_i[7].msi_cap_msg_mask     0x00000000
rd hqm_vf_cfg_i[7].msi_cap_msg_control  0x01db
rd hqm_vf_cfg_i[8].msi_cap_addr_l       0x76543f80
rd hqm_vf_cfg_i[8].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[8].msi_cap_msg_data     0xf800
rd hqm_vf_cfg_i[8].msi_cap_msg_mask     0x00000000
rd hqm_vf_cfg_i[8].msi_cap_msg_control  0x01db
rd hqm_vf_cfg_i[9].msi_cap_addr_l       0x76543f90
rd hqm_vf_cfg_i[9].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[9].msi_cap_msg_data     0xf900
rd hqm_vf_cfg_i[9].msi_cap_msg_mask     0x00000000
rd hqm_vf_cfg_i[9].msi_cap_msg_control  0x01db
rd hqm_vf_cfg_i[10].msi_cap_addr_l      0x76543fa0
rd hqm_vf_cfg_i[10].msi_cap_addr_u      0xfedcba98
rd hqm_vf_cfg_i[10].msi_cap_msg_data    0xfa00
rd hqm_vf_cfg_i[10].msi_cap_msg_mask    0x00000000
rd hqm_vf_cfg_i[10].msi_cap_msg_control 0x01db
rd hqm_vf_cfg_i[11].msi_cap_addr_l      0x76543fb0
rd hqm_vf_cfg_i[11].msi_cap_addr_u      0xfedcba98
rd hqm_vf_cfg_i[11].msi_cap_msg_data    0xfb00
rd hqm_vf_cfg_i[11].msi_cap_msg_mask    0x00000000
rd hqm_vf_cfg_i[11].msi_cap_msg_control 0x01db
rd hqm_vf_cfg_i[12].msi_cap_addr_l      0x76543fc0
rd hqm_vf_cfg_i[12].msi_cap_addr_u      0xfedcba98
rd hqm_vf_cfg_i[12].msi_cap_msg_data    0xfc00
rd hqm_vf_cfg_i[12].msi_cap_msg_mask    0x00000000
rd hqm_vf_cfg_i[12].msi_cap_msg_control 0x01db
rd hqm_vf_cfg_i[13].msi_cap_addr_l      0x76543fd0
rd hqm_vf_cfg_i[13].msi_cap_addr_u      0xfedcba98
rd hqm_vf_cfg_i[13].msi_cap_msg_data    0xfd00
rd hqm_vf_cfg_i[13].msi_cap_msg_mask    0x00000000
rd hqm_vf_cfg_i[13].msi_cap_msg_control 0x01db
rd hqm_vf_cfg_i[14].msi_cap_addr_l      0x76543fe0
rd hqm_vf_cfg_i[14].msi_cap_addr_u      0xfedcba98
rd hqm_vf_cfg_i[14].msi_cap_msg_data    0xfe00
rd hqm_vf_cfg_i[14].msi_cap_msg_mask    0x00000000
rd hqm_vf_cfg_i[14].msi_cap_msg_control 0x01db
rd hqm_vf_cfg_i[15].msi_cap_addr_l      0x76543ff0
rd hqm_vf_cfg_i[15].msi_cap_addr_u      0xfedcba98
rd hqm_vf_cfg_i[15].msi_cap_msg_data    0xff00
rd hqm_vf_cfg_i[15].msi_cap_msg_mask    0x00000000
rd hqm_vf_cfg_i[15].msi_cap_msg_control 0x01db
###################################
# Initial mailbox values
rd hqm_func_vf_bar[0].pf_to_vf_mailbox_isr 0
rd hqm_func_vf_bar[1].pf_to_vf_mailbox_isr 0
rd hqm_func_vf_bar[2].pf_to_vf_mailbox_isr 0
rd hqm_func_vf_bar[3].pf_to_vf_mailbox_isr 0
rd hqm_func_vf_bar[4].pf_to_vf_mailbox_isr 0
rd hqm_func_vf_bar[5].pf_to_vf_mailbox_isr 0
rd hqm_func_vf_bar[6].pf_to_vf_mailbox_isr 0
rd hqm_func_vf_bar[7].pf_to_vf_mailbox_isr 0
rd hqm_func_vf_bar[8].pf_to_vf_mailbox_isr 0
rd hqm_func_vf_bar[9].pf_to_vf_mailbox_isr 0
rd hqm_func_vf_bar[10].pf_to_vf_mailbox_isr 0
rd hqm_func_vf_bar[11].pf_to_vf_mailbox_isr 0
rd hqm_func_vf_bar[12].pf_to_vf_mailbox_isr 0
rd hqm_func_vf_bar[13].pf_to_vf_mailbox_isr 0
rd hqm_func_vf_bar[14].pf_to_vf_mailbox_isr 0
rd hqm_func_vf_bar[15].pf_to_vf_mailbox_isr 0
rd hqm_func_pf_per_vf[0].pf_to_vf_mailbox_isr 0
rd hqm_func_vf_bar[0].vf_msi_isr_pend 0
rd hqm_func_vf_bar[1].vf_msi_isr_pend 0
rd hqm_func_vf_bar[2].vf_msi_isr_pend 0
rd hqm_func_vf_bar[3].vf_msi_isr_pend 0
rd hqm_func_vf_bar[4].vf_msi_isr_pend 0
rd hqm_func_vf_bar[5].vf_msi_isr_pend 0
rd hqm_func_vf_bar[6].vf_msi_isr_pend 0
rd hqm_func_vf_bar[7].vf_msi_isr_pend 0
rd hqm_func_vf_bar[8].vf_msi_isr_pend 0
rd hqm_func_vf_bar[9].vf_msi_isr_pend 0
rd hqm_func_vf_bar[10].vf_msi_isr_pend 0
rd hqm_func_vf_bar[11].vf_msi_isr_pend 0
rd hqm_func_vf_bar[12].vf_msi_isr_pend 0
rd hqm_func_vf_bar[13].vf_msi_isr_pend 0
rd hqm_func_vf_bar[14].vf_msi_isr_pend 0
rd hqm_func_vf_bar[15].vf_msi_isr_pend 0
###################################
# Write/Read of isr
wr hqm_func_pf_per_vf[0].pf_to_vf_mailbox_isr 0x0001
rd hqm_func_pf_per_vf[0].pf_to_vf_mailbox_isr 0x0001

