// Seed: 2652547037
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri1 id_4,
    output tri id_5,
    input tri0 id_6,
    input supply1 id_7
);
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri id_4,
    input tri1 id_5,
    input tri id_6
);
  supply0 id_8;
  module_0(
      id_2, id_5, id_5, id_0, id_4, id_4, id_5, id_6
  );
  wire id_9;
  wire id_10;
  wor  id_11;
  wire id_12;
  assign id_4 = id_8;
  wire id_13;
  assign id_11 = 1;
endmodule
