{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604940326460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604940326460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 19:45:26 2020 " "Processing started: Mon Nov 09 19:45:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604940326460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604940326460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pwm -c pwm " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pwm -c pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604940326461 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_8_1200mv_85c_slow.vho D:/Programming/verilog/fpga-projects/pwm/simulation/modelsim/ simulation " "Generated file pwm_8_1200mv_85c_slow.vho in folder \"D:/Programming/verilog/fpga-projects/pwm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604940326764 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_8_1200mv_0c_slow.vho D:/Programming/verilog/fpga-projects/pwm/simulation/modelsim/ simulation " "Generated file pwm_8_1200mv_0c_slow.vho in folder \"D:/Programming/verilog/fpga-projects/pwm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604940326787 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_min_1200mv_0c_fast.vho D:/Programming/verilog/fpga-projects/pwm/simulation/modelsim/ simulation " "Generated file pwm_min_1200mv_0c_fast.vho in folder \"D:/Programming/verilog/fpga-projects/pwm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604940326808 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm.vho D:/Programming/verilog/fpga-projects/pwm/simulation/modelsim/ simulation " "Generated file pwm.vho in folder \"D:/Programming/verilog/fpga-projects/pwm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604940326831 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_8_1200mv_85c_vhd_slow.sdo D:/Programming/verilog/fpga-projects/pwm/simulation/modelsim/ simulation " "Generated file pwm_8_1200mv_85c_vhd_slow.sdo in folder \"D:/Programming/verilog/fpga-projects/pwm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604940326855 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_8_1200mv_0c_vhd_slow.sdo D:/Programming/verilog/fpga-projects/pwm/simulation/modelsim/ simulation " "Generated file pwm_8_1200mv_0c_vhd_slow.sdo in folder \"D:/Programming/verilog/fpga-projects/pwm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604940326880 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_min_1200mv_0c_vhd_fast.sdo D:/Programming/verilog/fpga-projects/pwm/simulation/modelsim/ simulation " "Generated file pwm_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Programming/verilog/fpga-projects/pwm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604940326905 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_vhd.sdo D:/Programming/verilog/fpga-projects/pwm/simulation/modelsim/ simulation " "Generated file pwm_vhd.sdo in folder \"D:/Programming/verilog/fpga-projects/pwm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604940326928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4542 " "Peak virtual memory: 4542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604940326994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 09 19:45:26 2020 " "Processing ended: Mon Nov 09 19:45:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604940326994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604940326994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604940326994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604940326994 ""}
