=====
SETUP
28.372
13.096
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_0_s3
4.474
4.932
i_tm1638/tm1638_sio/sclk_d_4_s6
5.443
6.475
i_tm1638/tm1638_sio/ctr_d_2_s6
6.984
8.016
i_tm1638/tm1638_sio/data_out_d_4_s6
8.821
9.447
i_tm1638/tm1638_sio/dio_out_s5
10.261
11.063
i_tm1638/tm1638_sio/dio_out_s0
13.096
=====
SETUP
29.110
12.358
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_4_s0
4.474
4.932
i_tm1638/n156_s89
6.252
7.284
i_tm1638/tm_latch_s12
7.295
8.117
i_tm1638/tm_latch_s11
8.922
9.724
i_tm1638/tm_latch_s8
10.143
11.204
i_tm1638/tm_latch_s0
12.358
=====
SETUP
29.422
12.046
41.467
CLK_ibuf
0.000
4.230
i_tm1638/counter_17_s0
4.474
4.932
i_tm1638/n128_s84
5.352
6.378
i_tm1638/n128_s81
6.797
7.423
i_tm1638/n128_s77
8.717
9.816
i_tm1638/instruction_step_3_s2
10.648
11.709
i_tm1638/instruction_step_3_s0
12.046
=====
SETUP
29.646
11.465
41.111
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_4_s0
4.474
4.932
i_tm1638/n129_s90
6.252
7.284
i_tm1638/n129_s89
7.784
8.883
i_tm1638/sio_stb_s0
11.465
=====
SETUP
29.720
11.390
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n191_s4
5.755
6.781
i_tm1638/n182_s4
7.209
8.308
i_tm1638/n179_s5
9.128
9.754
i_tm1638/n177_s3
10.568
11.390
i_tm1638/counter_18_s0
11.390
=====
SETUP
29.878
11.590
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_0_s3
4.474
4.932
i_tm1638/tm1638_sio/sclk_d_4_s6
5.443
6.475
i_tm1638/tm1638_sio/ctr_d_2_s6
6.984
8.016
i_tm1638/tm1638_sio/data_out_d_4_s6
8.821
9.447
i_tm1638/tm1638_sio/data_out_d_4_s7
10.261
10.886
i_tm1638/tm1638_sio/data_out_q_4_s0
11.590
=====
SETUP
29.888
11.580
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n110_s0
6.281
7.380
i_tm1638/tm_in_6_s8
8.691
9.723
i_tm1638/tm_in_6_s5
9.728
10.789
i_tm1638/tm_in_0_s0
11.580
=====
SETUP
29.901
11.210
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n191_s4
5.755
6.781
i_tm1638/n182_s4
7.209
8.308
i_tm1638/n179_s5
9.128
9.753
i_tm1638/n178_s3
10.178
11.210
i_tm1638/counter_17_s0
11.210
=====
SETUP
29.916
11.194
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n191_s4
5.755
6.781
i_tm1638/n182_s4
7.209
8.308
i_tm1638/n179_s5
9.128
9.754
i_tm1638/n176_s3
10.568
11.194
i_tm1638/counter_19_s0
11.194
=====
SETUP
29.970
11.497
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n110_s0
6.281
7.380
i_tm1638/tm_in_6_s8
8.691
9.723
i_tm1638/tm_in_6_s5
9.728
10.789
i_tm1638/tm_in_1_s0
11.497
=====
SETUP
29.970
11.497
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n110_s0
6.281
7.380
i_tm1638/tm_in_6_s8
8.691
9.723
i_tm1638/tm_in_6_s5
9.728
10.789
i_tm1638/tm_in_3_s0
11.497
=====
SETUP
29.970
11.497
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n110_s0
6.281
7.380
i_tm1638/tm_in_6_s8
8.691
9.723
i_tm1638/tm_in_6_s5
9.728
10.789
i_tm1638/tm_in_6_s0
11.497
=====
SETUP
29.970
11.497
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n110_s0
6.281
7.380
i_tm1638/tm_in_6_s8
8.691
9.723
i_tm1638/tm_in_6_s5
9.728
10.789
i_tm1638/tm_in_7_s0
11.497
=====
SETUP
30.021
11.089
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_0_s3
4.474
4.932
i_tm1638/tm1638_sio/dio_out_s4
5.443
6.475
i_tm1638/tm1638_sio/n110_s2
7.306
8.338
i_tm1638/tm1638_sio/dio_out_s0
11.089
=====
SETUP
30.025
11.443
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_2_s0
4.474
4.932
i_tm1638/tm_rw_s7
6.283
7.382
i_tm1638/sio_stb_s6
7.387
8.189
i_tm1638/sio_stb_s5
8.608
9.410
i_tm1638/sio_stb_s0
11.443
=====
SETUP
30.111
11.000
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n191_s4
5.755
6.781
i_tm1638/n182_s4
7.209
8.308
i_tm1638/n179_s5
9.128
9.753
i_tm1638/n179_s3
10.178
11.000
i_tm1638/counter_16_s0
11.000
=====
SETUP
30.176
10.935
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/tm_latch_s13
6.276
7.302
i_tm1638/n194_s4
7.723
8.349
i_tm1638/n191_s3
9.836
10.935
i_tm1638/counter_4_s0
10.935
=====
SETUP
30.232
10.879
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/tm_latch_s13
6.276
7.302
i_tm1638/n194_s4
7.723
8.349
i_tm1638/n186_s3
9.847
10.879
i_tm1638/counter_9_s0
10.879
=====
SETUP
30.232
10.879
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/tm_latch_s13
6.276
7.302
i_tm1638/n194_s4
7.723
8.349
i_tm1638/n180_s3
9.847
10.879
i_tm1638/counter_15_s0
10.879
=====
SETUP
30.239
11.229
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_0_s3
4.474
4.932
i_tm1638/tm1638_sio/sclk_d_4_s6
5.443
6.475
i_tm1638/tm1638_sio/ctr_d_2_s6
6.984
8.016
i_tm1638/tm1638_sio/data_out_d_4_s6
8.821
9.446
i_tm1638/tm1638_sio/cur_state_0_s3
9.866
10.892
i_tm1638/tm1638_sio/cur_state_1_s1
11.229
=====
SETUP
30.239
11.229
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_0_s3
4.474
4.932
i_tm1638/tm1638_sio/sclk_d_4_s6
5.443
6.475
i_tm1638/tm1638_sio/ctr_d_2_s6
6.984
8.016
i_tm1638/tm1638_sio/data_out_d_4_s6
8.821
9.446
i_tm1638/tm1638_sio/cur_state_0_s3
9.866
10.892
i_tm1638/tm1638_sio/cur_state_0_s1
11.229
=====
SETUP
30.246
10.865
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_17_s0
4.474
4.932
i_tm1638/n128_s84
5.352
6.378
i_tm1638/n128_s81
6.797
7.423
i_tm1638/n128_s77
8.717
9.816
i_tm1638/n128_s76
9.833
10.865
i_tm1638/instruction_step_0_s0
10.865
=====
SETUP
30.254
10.857
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/tm_latch_s13
6.276
7.302
i_tm1638/n194_s4
7.723
8.349
i_tm1638/n184_s3
9.825
10.857
i_tm1638/counter_11_s0
10.857
=====
SETUP
30.272
11.195
41.467
CLK_ibuf
0.000
4.230
i_tm1638/counter_17_s0
4.474
4.932
i_tm1638/n128_s84
5.352
6.378
i_tm1638/n128_s81
6.797
7.423
i_tm1638/n128_s77
8.717
9.816
i_tm1638/instruction_step_5_s2
9.833
10.859
i_tm1638/instruction_step_5_s0
11.195
=====
SETUP
30.340
10.770
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/tm_latch_s13
6.276
7.302
i_tm1638/n194_s4
7.723
8.349
i_tm1638/n189_s3
9.671
10.770
i_tm1638/counter_6_s0
10.770
=====
HOLD
0.563
3.887
3.323
CLK_ibuf
0.000
3.126
i_reset_on_power_up/rst_r_s1
3.311
3.644
i_tm1638/reset_syn1_s0
3.887
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_microphone/ws_s2
3.311
3.644
i_microphone/n44_s3
3.647
4.019
i_microphone/ws_s2
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_microphone/cnt_0_s0
3.311
3.644
i_microphone/n16_s2
3.647
4.019
i_microphone/cnt_0_s0
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/ctr_q_2_s0
3.311
3.644
i_tm1638/tm1638_sio/n60_s0
3.647
4.019
i_tm1638/tm1638_sio/ctr_q_2_s0
4.019
=====
HOLD
0.708
0.892
0.185
i_lcd/V_PixelCount_15_s1
0.185
0.518
i_lcd/n50_s1
0.520
0.892
i_lcd/V_PixelCount_15_s1
0.892
=====
HOLD
0.708
0.892
0.185
i_lcd/V_PixelCount_12_s1
0.185
0.518
i_lcd/n53_s1
0.520
0.892
i_lcd/V_PixelCount_12_s1
0.892
=====
HOLD
0.708
0.892
0.185
i_lcd/H_PixelCount_7_s0
0.185
0.518
i_lcd/n106_s2
0.520
0.892
i_lcd/H_PixelCount_7_s0
0.892
=====
HOLD
0.709
0.893
0.185
i_lcd/V_PixelCount_9_s1
0.185
0.518
i_lcd/n56_s1
0.521
0.893
i_lcd/V_PixelCount_9_s1
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/V_PixelCount_13_s1
0.185
0.518
i_lcd/n52_s1
0.521
0.893
i_lcd/V_PixelCount_13_s1
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/H_PixelCount_9_s0
0.185
0.518
i_lcd/n104_s2
0.521
0.893
i_lcd/H_PixelCount_9_s0
0.893
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/sclk_q_3_s3
3.311
3.644
i_tm1638/tm1638_sio/sclk_d_3_s9
3.648
4.020
i_tm1638/tm1638_sio/sclk_q_3_s3
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/sclk_q_2_s1
3.311
3.644
i_tm1638/tm1638_sio/sclk_d_2_s5
3.648
4.020
i_tm1638/tm1638_sio/sclk_q_2_s1
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/ctr_q_0_s0
3.311
3.644
i_tm1638/tm1638_sio/n62_s2
3.648
4.020
i_tm1638/tm1638_sio/ctr_q_0_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm_latch_s0
3.311
3.644
i_tm1638/n204_s10
3.648
4.020
i_tm1638/tm_latch_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_0_s0
3.311
3.644
i_tm1638/n195_s4
3.648
4.020
i_tm1638/counter_0_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_1_s0
3.311
3.644
i_tm1638/n194_s3
3.648
4.020
i_tm1638/counter_1_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_8_s0
3.311
3.644
i_tm1638/n187_s6
3.648
4.020
i_tm1638/counter_8_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_12_s0
3.311
3.644
i_tm1638/n183_s3
3.648
4.020
i_tm1638/counter_12_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_13_s0
3.311
3.644
i_tm1638/n182_s3
3.648
4.020
i_tm1638/counter_13_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_14_s0
3.311
3.644
i_tm1638/n181_s3
3.648
4.020
i_tm1638/counter_14_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_18_s0
3.311
3.644
i_tm1638/n177_s3
3.648
4.020
i_tm1638/counter_18_s0
4.020
=====
HOLD
0.710
0.895
0.185
i_lcd/H_PixelCount_5_s0
0.185
0.518
i_lcd/n108_s2
0.523
0.895
i_lcd/H_PixelCount_5_s0
0.895
=====
HOLD
0.710
4.021
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_10_s0
3.311
3.644
i_tm1638/n185_s3
3.649
4.021
i_tm1638/counter_10_s0
4.021
=====
HOLD
0.711
0.896
0.185
i_lcd/V_PixelCount_0_s1
0.185
0.518
i_lcd/n65_s2
0.524
0.896
i_lcd/V_PixelCount_0_s1
0.896
=====
HOLD
0.712
0.897
0.185
i_lcd/V_PixelCount_1_s1
0.185
0.518
i_lcd/n64_s1
0.525
0.897
i_lcd/V_PixelCount_1_s1
0.897
