git clone --depth 1 --no-tags https://github.com/mattvenn/test-template.git f:/verilog_sva_gh_scraper/data/full_repos/374945685
git clone --depth 1 --no-tags https://github.com/AlexThaFlex/LSDI_Assembly.git f:/verilog_sva_gh_scraper/data/full_repos/379366170
git clone --depth 1 --no-tags https://github.com/megharaj123-sh/INSTRUCTION-DECODE.git f:/verilog_sva_gh_scraper/data/full_repos/380430502
git clone --depth 1 --no-tags https://github.com/davimoreno/quadrature_oscillator.git f:/verilog_sva_gh_scraper/data/full_repos/381123760
git clone --depth 1 --no-tags https://github.com/Xie-Minghui/FPGA_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/378547688
git clone --depth 1 --no-tags https://github.com/HeHTao-3381/tinyCPU.git f:/verilog_sva_gh_scraper/data/full_repos/378602974
git clone --depth 1 --no-tags https://github.com/LakshmiAnanyaVemu/Car-Parking-System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/383042501
git clone --depth 1 --no-tags https://github.com/xuezhen22/oscpu-framework.git f:/verilog_sva_gh_scraper/data/full_repos/383320987
git clone --depth 1 --no-tags https://github.com/ProxyPlayerHD/65CE816-Softcore.git f:/verilog_sva_gh_scraper/data/full_repos/376875729
git clone --depth 1 --no-tags https://github.com/daneshvar-amrollahi/FNN-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/378183883
git clone --depth 1 --no-tags https://github.com/sidhantp1906/csd-multiplier-using-booth-technique.git f:/verilog_sva_gh_scraper/data/full_repos/378683151
git clone --depth 1 --no-tags https://github.com/subashchandran420/RISC-V_MIPS-32.git f:/verilog_sva_gh_scraper/data/full_repos/375751129
git clone --depth 1 --no-tags https://github.com/NeginKhalifat/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/377431833
git clone --depth 1 --no-tags https://github.com/sgwc-mips/mycpu_verify.git f:/verilog_sva_gh_scraper/data/full_repos/382753104
git clone --depth 1 --no-tags https://github.com/ddribin/go-board-fun.git f:/verilog_sva_gh_scraper/data/full_repos/384608953
git clone --depth 1 --no-tags https://github.com/shreejnanesh/analog_to_digital_converter.git f:/verilog_sva_gh_scraper/data/full_repos/380813024
git clone --depth 1 --no-tags https://github.com/hmgvelas/UEx_picosoc.git f:/verilog_sva_gh_scraper/data/full_repos/380941319
git clone --depth 1 --no-tags https://github.com/Luca-Dalmasso/LL_contest.git f:/verilog_sva_gh_scraper/data/full_repos/375758492
git clone --depth 1 --no-tags https://github.com/jialin-sun2019/Learn_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/383106693
git clone --depth 1 --no-tags https://github.com/pathange-s/AES.git f:/verilog_sva_gh_scraper/data/full_repos/383210614
git clone --depth 1 --no-tags https://github.com/DehitTrivedi/SIMD_ComputerArchietecture.git f:/verilog_sva_gh_scraper/data/full_repos/374519570
git clone --depth 1 --no-tags https://github.com/justin78910/HardwareAccelerator.git f:/verilog_sva_gh_scraper/data/full_repos/376666835
git clone --depth 1 --no-tags https://github.com/BugMaker-Boyan/CS202-CPU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/376057211
git clone --depth 1 --no-tags https://github.com/YunXiuRZ/8Bit_CPU_design.git f:/verilog_sva_gh_scraper/data/full_repos/377045975
git clone --depth 1 --no-tags https://github.com/MartianSheep/CryptoProject_LWC.git f:/verilog_sva_gh_scraper/data/full_repos/374578420
git clone --depth 1 --no-tags https://github.com/pratikkaul2011/hack-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/379642172
git clone --depth 1 --no-tags https://github.com/Ideasay/Course-VLSI-ConfigurableFIRFilter.git f:/verilog_sva_gh_scraper/data/full_repos/378961664
git clone --depth 1 --no-tags https://github.com/b-garbacz/Neokeon128.git f:/verilog_sva_gh_scraper/data/full_repos/378431319
git clone --depth 1 --no-tags https://github.com/jeff999955/DSDL_2021Spring.git f:/verilog_sva_gh_scraper/data/full_repos/382304225
git clone --depth 1 --no-tags https://github.com/dheeru-karanam/Verilog-Snipets.git f:/verilog_sva_gh_scraper/data/full_repos/382258956
git clone --depth 1 --no-tags https://github.com/hubertmucha/Warblade.git f:/verilog_sva_gh_scraper/data/full_repos/383510790
git clone --depth 1 --no-tags https://github.com/mikenie/FPGA-Key.git f:/verilog_sva_gh_scraper/data/full_repos/377697954
git clone --depth 1 --no-tags https://github.com/Nicholas1812216/FPGA_FIR_lopass_filter.git f:/verilog_sva_gh_scraper/data/full_repos/374497599
git clone --depth 1 --no-tags https://github.com/PallAxelSigurdsson/MPC-Platform.git f:/verilog_sva_gh_scraper/data/full_repos/379680374
git clone --depth 1 --no-tags https://github.com/Alighorab/single-cycle-MIPS-machine.git f:/verilog_sva_gh_scraper/data/full_repos/380377221
git clone --depth 1 --no-tags https://github.com/leoleoasd/mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/382045927
git clone --depth 1 --no-tags https://github.com/YC-Vertex/ComputerOrganization-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/379029688
git clone --depth 1 --no-tags https://github.com/karentp/TransactionLayerPCIe.git f:/verilog_sva_gh_scraper/data/full_repos/380990230
git clone --depth 1 --no-tags https://github.com/bunnyverma29/verilog-image.git f:/verilog_sva_gh_scraper/data/full_repos/384461286
git clone --depth 1 --no-tags https://github.com/HKpro2090/Basic-Calculator-implementation-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/384943950
git clone --depth 1 --no-tags https://github.com/minhna1112/FFT-Radix4-16Point-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/377595631
git clone --depth 1 --no-tags https://github.com/base-band/bladerf.git f:/verilog_sva_gh_scraper/data/full_repos/383290627
git clone --depth 1 --no-tags https://github.com/DRubioG/VLIW.git f:/verilog_sva_gh_scraper/data/full_repos/375821730
git clone --depth 1 --no-tags https://github.com/MasoudHeidary/FPGA-Verilog-Serial-Communication.git f:/verilog_sva_gh_scraper/data/full_repos/377450891
git clone --depth 1 --no-tags https://github.com/DilankaLaknath/Multi_Core_FPGA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/380801082
git clone --depth 1 --no-tags https://github.com/Jeff-Ray/Matrix-keyboard.git f:/verilog_sva_gh_scraper/data/full_repos/377728780
git clone --depth 1 --no-tags https://github.com/mr-gaurav/32-BIT_RISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/378708247
git clone --depth 1 --no-tags https://github.com/arsalanyavari/UART-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/384694617
git clone --depth 1 --no-tags https://github.com/mfkiwl/Verilog-Program-Counter-and-Shifter.git f:/verilog_sva_gh_scraper/data/full_repos/382770769
git clone --depth 1 --no-tags https://github.com/makerinchina-iot/syn_rom.git f:/verilog_sva_gh_scraper/data/full_repos/375015787
git clone --depth 1 --no-tags https://github.com/trung-pham-dinh/DigitalClock-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/375655652
git clone --depth 1 --no-tags https://github.com/Bragadeeshan/8-bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/382118975
git clone --depth 1 --no-tags https://github.com/SoujanyaSR/Tomasulo-Out-of-order-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/381757812
git clone --depth 1 --no-tags https://github.com/williamtien23/FPGA-DE10_LITE-I2C_Master.git f:/verilog_sva_gh_scraper/data/full_repos/375178463
git clone --depth 1 --no-tags https://github.com/yhs0602/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/375676044
git clone --depth 1 --no-tags https://github.com/sa-patel/EECS151_FPGA_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/378061363
git clone --depth 1 --no-tags https://github.com/pravinism-007/DES_ENCRYPTION_IP.git f:/verilog_sva_gh_scraper/data/full_repos/379953816
git clone --depth 1 --no-tags https://github.com/JackeyLove1/TinyCPU.git f:/verilog_sva_gh_scraper/data/full_repos/384014569
git clone --depth 1 --no-tags https://github.com/dchwebb/WS2812_IP.git f:/verilog_sva_gh_scraper/data/full_repos/376030749
git clone --depth 1 --no-tags https://github.com/iremnurcolak/UART.git f:/verilog_sva_gh_scraper/data/full_repos/377116932
git clone --depth 1 --no-tags https://github.com/microSharjeel/KNN_Final.git f:/verilog_sva_gh_scraper/data/full_repos/384368282
git clone --depth 1 --no-tags https://github.com/deoregaurav92/3-Stage-Pipelined-Half-precision-Floating-Point-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/380659124
git clone --depth 1 --no-tags https://github.com/angithub34530/AN_VIPUsingFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/381025046
git clone --depth 1 --no-tags https://github.com/akangakang/Digital-Component-Design.git f:/verilog_sva_gh_scraper/data/full_repos/380256939
git clone --depth 1 --no-tags https://github.com/Jamboii/vlsi-projects.git f:/verilog_sva_gh_scraper/data/full_repos/379568460
git clone --depth 1 --no-tags https://github.com/megharaj123-sh/INSTRUCTION-FETCH.git f:/verilog_sva_gh_scraper/data/full_repos/380429280
git clone --depth 1 --no-tags https://github.com/megharaj123-sh/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/380427324
git clone --depth 1 --no-tags https://github.com/ahmadrmirzaei/ARM32-CACHE.git f:/verilog_sva_gh_scraper/data/full_repos/380063495
git clone --depth 1 --no-tags https://github.com/zyp-git01/course_risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/379220785
git clone --depth 1 --no-tags https://github.com/amir-pma/Arm-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/384492926
git clone --depth 1 --no-tags https://github.com/JoaoGMSF/Microwave.git f:/verilog_sva_gh_scraper/data/full_repos/375063997
git clone --depth 1 --no-tags https://github.com/codamin/ARM-Processor-CALab.git f:/verilog_sva_gh_scraper/data/full_repos/376544692
git clone --depth 1 --no-tags https://github.com/ZLFan/EDA-Course.git f:/verilog_sva_gh_scraper/data/full_repos/377768348
git clone --depth 1 --no-tags https://github.com/acada-sjtu/LSTM-IF-detection.git f:/verilog_sva_gh_scraper/data/full_repos/380405184
git clone --depth 1 --no-tags https://github.com/Prokuma/Ayumu.git f:/verilog_sva_gh_scraper/data/full_repos/374971961
git clone --depth 1 --no-tags https://github.com/BStar14/single-cycle-mips-processor-eee3530.git f:/verilog_sva_gh_scraper/data/full_repos/377868606
git clone --depth 1 --no-tags https://github.com/mfkiwl/Verilog-Register-File-and-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/382770658
git clone --depth 1 --no-tags https://github.com/abhigy/Tic-Tac-Toe-.git f:/verilog_sva_gh_scraper/data/full_repos/381942718
git clone --depth 1 --no-tags https://github.com/RoyArch/buptsee_verilog_random.git f:/verilog_sva_gh_scraper/data/full_repos/375252986
git clone --depth 1 --no-tags https://github.com/PrashanthHC16/Approximate-Multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/380350637
git clone --depth 1 --no-tags https://github.com/dec880126/Verilog-Practice.git f:/verilog_sva_gh_scraper/data/full_repos/378078112
git clone --depth 1 --no-tags https://github.com/Liror/ECEG.git f:/verilog_sva_gh_scraper/data/full_repos/377938767
git clone --depth 1 --no-tags https://github.com/siglabsoss/datapath.git f:/verilog_sva_gh_scraper/data/full_repos/376651663
git clone --depth 1 --no-tags https://github.com/GVictorsd/riscie.git f:/verilog_sva_gh_scraper/data/full_repos/384165749
git clone --depth 1 --no-tags https://github.com/mahimarrao/CAN_Bus_verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/382725057
git clone --depth 1 --no-tags https://github.com/NgoMinhNhan/FloatingPoint_IEEE754.git f:/verilog_sva_gh_scraper/data/full_repos/383650895
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/Low-Latency_Keccak.git f:/verilog_sva_gh_scraper/data/full_repos/378956414
git clone --depth 1 --no-tags https://github.com/Vieloooo/miniRv-1-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/380870318
git clone --depth 1 --no-tags https://github.com/singhvishvendra700/Simple-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/378189015
git clone --depth 1 --no-tags https://github.com/pouyanhessabi/LD-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/378857258
git clone --depth 1 --no-tags https://github.com/LoialOtter/RISCy-ICE.git f:/verilog_sva_gh_scraper/data/full_repos/377377508
git clone --depth 1 --no-tags https://github.com/sahandzou/DESVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/376802685
git clone --depth 1 --no-tags https://github.com/shrubbroom/CHORD_wujian100_impl.git f:/verilog_sva_gh_scraper/data/full_repos/379676675
git clone --depth 1 --no-tags https://github.com/hchchiu/ICCAD2021_ProblemA.git f:/verilog_sva_gh_scraper/data/full_repos/381278387
git clone --depth 1 --no-tags https://github.com/ChetanPrakash057/Implementation-of-FIFO-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/382275687
git clone --depth 1 --no-tags https://github.com/david20571015/Programmable-Logic-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/381801314
git clone --depth 1 --no-tags https://github.com/yangzhch6/Multi-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/382807279
git clone --depth 1 --no-tags https://github.com/anudeepnrao/anudeepnrao.github.io.git f:/verilog_sva_gh_scraper/data/full_repos/378581624
git clone --depth 1 --no-tags https://github.com/Asmaa601/Generic-QAM.git f:/verilog_sva_gh_scraper/data/full_repos/377569662
git clone --depth 1 --no-tags https://github.com/leus8/micro-ucr-hash-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/374488636
