Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 27 14:00:24 2023
| Host         : Oleg running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_unit_timing_summary_routed.rpt -pb riscv_unit_timing_summary_routed.pb -rpx riscv_unit_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_unit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 52 register/latch pins with no clock driven by root clock pin: core/PC_reg[2]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: core/PC_reg[3]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: core/PC_reg[4]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: core/PC_reg[5]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: core/PC_reg[6]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: core/PC_reg[7]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[0]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[10]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[11]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[12]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[13]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[14]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[15]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[16]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[17]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[18]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[19]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[1]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[20]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[21]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[22]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[23]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[24]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[25]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[26]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[27]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[28]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[29]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[2]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[30]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[31]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[3]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[4]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[5]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[6]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[7]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[8]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_a_reg[9]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[0]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[10]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[11]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[12]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[13]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[14]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[15]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[16]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[17]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[18]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[19]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[1]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[20]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[21]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[22]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[23]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[24]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[25]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[26]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[27]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[28]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[29]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[2]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[30]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[31]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[3]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[4]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[5]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[6]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[7]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[8]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: core/alu_b_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/decoder/a_sel_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/decoder/a_sel_o_reg[1]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/decoder/alu_op_o_reg[0]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/decoder/alu_op_o_reg[1]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/decoder/alu_op_o_reg[2]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/decoder/alu_op_o_reg[3]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: core/decoder/alu_op_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/decoder/b_sel_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/decoder/b_sel_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/decoder/b_sel_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/decoder/mem_req_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core/decoder/mem_size_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core/decoder/mem_size_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core/decoder/mem_size_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core/decoder/mem_we_o_reg/Q (HIGH)

 There are 454 register/latch pins with no clock driven by root clock pin: divider/clk_div_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: out_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.157        0.000                      0                   11        0.295        0.000                      0                   11        4.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.157        0.000                      0                    6        0.295        0.000                      0                    6        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.177        0.000                      0                    5        0.549        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.157ns  (required time - arrival time)
  Source:                 divider/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.580ns (31.582%)  route 1.256ns (68.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  divider/clk_div_reg/Q
                         net (fo=2, routed)           1.256     6.940    divider/clk_div
    SLICE_X52Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.064 r  divider/clk_div_i_1/O
                         net (fo=1, routed)           0.000     7.064    divider/clk_div_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  divider/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/clk_div_reg/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.029    15.221    divider/clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -7.064    
  -------------------------------------------------------------------
                         slack                                  8.157    

Slack (MET) :             8.591ns  (required time - arrival time)
  Source:                 divider/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.715ns (50.903%)  route 0.690ns (49.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.419     5.647 r  divider/cnt_reg[3]/Q
                         net (fo=4, routed)           0.690     6.336    divider/cnt[3]
    SLICE_X52Y96         LUT4 (Prop_lut4_I2_O)        0.296     6.632 r  divider/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.632    divider/cnt[0]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[0]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.031    15.223    divider/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  8.591    

Slack (MET) :             8.600ns  (required time - arrival time)
  Source:                 divider/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.743ns (51.602%)  route 0.697ns (48.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.419     5.647 r  divider/cnt_reg[3]/Q
                         net (fo=4, routed)           0.697     6.344    divider/cnt[3]
    SLICE_X52Y96         LUT4 (Prop_lut4_I2_O)        0.324     6.668 r  divider/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.668    divider/cnt[2]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[2]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.075    15.267    divider/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                  8.600    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 divider/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.743ns (51.863%)  route 0.690ns (48.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.419     5.647 r  divider/cnt_reg[3]/Q
                         net (fo=4, routed)           0.690     6.336    divider/cnt[3]
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.324     6.660 r  divider/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     6.660    divider/cnt[3]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[3]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.075    15.267    divider/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.700ns  (required time - arrival time)
  Source:                 divider/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.580ns (44.779%)  route 0.715ns (55.221%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  divider/cnt_reg[0]/Q
                         net (fo=5, routed)           0.715     6.399    divider/cnt[0]
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.523 r  divider/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.523    divider/cnt[1]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[1]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.031    15.223    divider/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  8.700    

Slack (MET) :             8.792ns  (required time - arrival time)
  Source:                 divider/ex_arstn_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ex_arstn_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.773%)  route 0.636ns (58.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    divider/CLK
    SLICE_X52Y95         FDCE                                         r  divider/ex_arstn_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  divider/ex_arstn_buf_reg[0]/Q
                         net (fo=1, routed)           0.636     6.319    divider/ex_arstn_buf_reg_n_6_[0]
    SLICE_X52Y95         FDCE                                         r  divider/ex_arstn_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    divider/CLK
    SLICE_X52Y95         FDCE                                         r  divider/ex_arstn_buf_reg[1]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)       -0.081    15.111    divider/ex_arstn_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  8.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 divider/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.233%)  route 0.172ns (42.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.128     1.611 r  divider/cnt_reg[2]/Q
                         net (fo=4, routed)           0.172     1.783    divider/cnt[2]
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.102     1.885 r  divider/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.885    divider/cnt[2]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.107     1.590    divider/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 divider/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.128     1.611 r  divider/cnt_reg[2]/Q
                         net (fo=4, routed)           0.173     1.784    divider/cnt[2]
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.103     1.887 r  divider/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.887    divider/cnt[3]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.107     1.590    divider/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 divider/ex_arstn_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ex_arstn_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.671%)  route 0.224ns (61.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    divider/CLK
    SLICE_X52Y95         FDCE                                         r  divider/ex_arstn_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  divider/ex_arstn_buf_reg[0]/Q
                         net (fo=1, routed)           0.224     1.848    divider/ex_arstn_buf_reg_n_6_[0]
    SLICE_X52Y95         FDCE                                         r  divider/ex_arstn_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    divider/CLK
    SLICE_X52Y95         FDCE                                         r  divider/ex_arstn_buf_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.066     1.549    divider/ex_arstn_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 divider/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.128     1.611 r  divider/cnt_reg[2]/Q
                         net (fo=4, routed)           0.173     1.784    divider/cnt[2]
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.099     1.883 r  divider/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    divider/cnt[0]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.092     1.575    divider/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 divider/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.227ns (56.911%)  route 0.172ns (43.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.128     1.611 r  divider/cnt_reg[2]/Q
                         net (fo=4, routed)           0.172     1.783    divider/cnt[2]
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.099     1.882 r  divider/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.882    divider/clk_div_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  divider/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/clk_div_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.091     1.574    divider/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 divider/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.536%)  route 0.241ns (56.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  divider/cnt_reg[1]/Q
                         net (fo=5, routed)           0.241     1.866    divider/cnt[1]
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.911 r  divider/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.911    divider/cnt[1]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.092     1.575    divider/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    divider/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    divider/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    divider/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    divider/cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    divider/ex_arstn_buf_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    divider/ex_arstn_buf_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    divider/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    divider/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    divider/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    divider/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    divider/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    divider/ex_arstn_buf_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    divider/ex_arstn_buf_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    divider/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    divider/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    divider/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    divider/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    divider/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    divider/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    divider/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    divider/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    divider/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    divider/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    divider/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    divider/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    divider/ex_arstn_buf_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    divider/ex_arstn_buf_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.177ns  (required time - arrival time)
  Source:                 divider/ex_arstn_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/clk_div_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.580ns (42.706%)  route 0.778ns (57.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    divider/CLK
    SLICE_X52Y95         FDCE                                         r  divider/ex_arstn_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  divider/ex_arstn_buf_reg[1]/Q
                         net (fo=1, routed)           0.422     6.105    divider/ex_arstn_buffered
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.229 f  divider/cnt[3]_i_2/O
                         net (fo=7, routed)           0.357     6.586    divider/cnt[3]_i_2_n_6
    SLICE_X52Y96         FDCE                                         f  divider/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/clk_div_reg/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDCE (Recov_fdce_C_CLR)     -0.405    14.762    divider/clk_div_reg
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  8.177    

Slack (MET) :             8.177ns  (required time - arrival time)
  Source:                 divider/ex_arstn_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.580ns (42.706%)  route 0.778ns (57.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    divider/CLK
    SLICE_X52Y95         FDCE                                         r  divider/ex_arstn_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  divider/ex_arstn_buf_reg[1]/Q
                         net (fo=1, routed)           0.422     6.105    divider/ex_arstn_buffered
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.229 f  divider/cnt[3]_i_2/O
                         net (fo=7, routed)           0.357     6.586    divider/cnt[3]_i_2_n_6
    SLICE_X52Y96         FDCE                                         f  divider/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[0]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDCE (Recov_fdce_C_CLR)     -0.405    14.762    divider/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  8.177    

Slack (MET) :             8.177ns  (required time - arrival time)
  Source:                 divider/ex_arstn_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.580ns (42.706%)  route 0.778ns (57.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    divider/CLK
    SLICE_X52Y95         FDCE                                         r  divider/ex_arstn_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  divider/ex_arstn_buf_reg[1]/Q
                         net (fo=1, routed)           0.422     6.105    divider/ex_arstn_buffered
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.229 f  divider/cnt[3]_i_2/O
                         net (fo=7, routed)           0.357     6.586    divider/cnt[3]_i_2_n_6
    SLICE_X52Y96         FDCE                                         f  divider/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[1]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDCE (Recov_fdce_C_CLR)     -0.405    14.762    divider/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  8.177    

Slack (MET) :             8.177ns  (required time - arrival time)
  Source:                 divider/ex_arstn_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.580ns (42.706%)  route 0.778ns (57.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    divider/CLK
    SLICE_X52Y95         FDCE                                         r  divider/ex_arstn_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  divider/ex_arstn_buf_reg[1]/Q
                         net (fo=1, routed)           0.422     6.105    divider/ex_arstn_buffered
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.229 f  divider/cnt[3]_i_2/O
                         net (fo=7, routed)           0.357     6.586    divider/cnt[3]_i_2_n_6
    SLICE_X52Y96         FDCE                                         f  divider/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[2]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDCE (Recov_fdce_C_CLR)     -0.405    14.762    divider/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  8.177    

Slack (MET) :             8.177ns  (required time - arrival time)
  Source:                 divider/ex_arstn_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.580ns (42.706%)  route 0.778ns (57.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    divider/CLK
    SLICE_X52Y95         FDCE                                         r  divider/ex_arstn_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  divider/ex_arstn_buf_reg[1]/Q
                         net (fo=1, routed)           0.422     6.105    divider/ex_arstn_buffered
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.229 f  divider/cnt[3]_i_2/O
                         net (fo=7, routed)           0.357     6.586    divider/cnt[3]_i_2_n_6
    SLICE_X52Y96         FDCE                                         f  divider/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[3]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDCE (Recov_fdce_C_CLR)     -0.405    14.762    divider/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  8.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 divider/ex_arstn_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/clk_div_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.312%)  route 0.287ns (60.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    divider/CLK
    SLICE_X52Y95         FDCE                                         r  divider/ex_arstn_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  divider/ex_arstn_buf_reg[1]/Q
                         net (fo=1, routed)           0.155     1.779    divider/ex_arstn_buffered
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.824 f  divider/cnt[3]_i_2/O
                         net (fo=7, routed)           0.133     1.956    divider/cnt[3]_i_2_n_6
    SLICE_X52Y96         FDCE                                         f  divider/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/clk_div_reg/C
                         clock pessimism             -0.499     1.499    
    SLICE_X52Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    divider/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 divider/ex_arstn_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.312%)  route 0.287ns (60.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    divider/CLK
    SLICE_X52Y95         FDCE                                         r  divider/ex_arstn_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  divider/ex_arstn_buf_reg[1]/Q
                         net (fo=1, routed)           0.155     1.779    divider/ex_arstn_buffered
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.824 f  divider/cnt[3]_i_2/O
                         net (fo=7, routed)           0.133     1.956    divider/cnt[3]_i_2_n_6
    SLICE_X52Y96         FDCE                                         f  divider/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[0]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X52Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    divider/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 divider/ex_arstn_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.312%)  route 0.287ns (60.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    divider/CLK
    SLICE_X52Y95         FDCE                                         r  divider/ex_arstn_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  divider/ex_arstn_buf_reg[1]/Q
                         net (fo=1, routed)           0.155     1.779    divider/ex_arstn_buffered
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.824 f  divider/cnt[3]_i_2/O
                         net (fo=7, routed)           0.133     1.956    divider/cnt[3]_i_2_n_6
    SLICE_X52Y96         FDCE                                         f  divider/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[1]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X52Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    divider/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 divider/ex_arstn_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.312%)  route 0.287ns (60.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    divider/CLK
    SLICE_X52Y95         FDCE                                         r  divider/ex_arstn_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  divider/ex_arstn_buf_reg[1]/Q
                         net (fo=1, routed)           0.155     1.779    divider/ex_arstn_buffered
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.824 f  divider/cnt[3]_i_2/O
                         net (fo=7, routed)           0.133     1.956    divider/cnt[3]_i_2_n_6
    SLICE_X52Y96         FDCE                                         f  divider/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[2]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X52Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    divider/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 divider/ex_arstn_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.312%)  route 0.287ns (60.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    divider/CLK
    SLICE_X52Y95         FDCE                                         r  divider/ex_arstn_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  divider/ex_arstn_buf_reg[1]/Q
                         net (fo=1, routed)           0.155     1.779    divider/ex_arstn_buffered
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.824 f  divider/cnt[3]_i_2/O
                         net (fo=7, routed)           0.133     1.956    divider/cnt[3]_i_2_n_6
    SLICE_X52Y96         FDCE                                         f  divider/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    divider/CLK
    SLICE_X52Y96         FDCE                                         r  divider/cnt_reg[3]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X52Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    divider/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.549    





