
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032456                       # Number of seconds simulated
sim_ticks                                 32456390607                       # Number of ticks simulated
final_tick                               603959313726                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60152                       # Simulator instruction rate (inst/s)
host_op_rate                                    78303                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 855812                       # Simulator tick rate (ticks/s)
host_mem_usage                               16921068                       # Number of bytes of host memory used
host_seconds                                 37924.69                       # Real time elapsed on the host
sim_insts                                  2281253246                       # Number of instructions simulated
sim_ops                                    2969618235                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       843392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       178048                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1025664                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       860800                       # Number of bytes written to this memory
system.physmem.bytes_written::total            860800                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6589                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1391                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8013                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6725                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6725                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        55213                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25985391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        74931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5485761                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31601296                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        55213                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        74931                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             130144                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26521741                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26521741                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26521741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        55213                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25985391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        74931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5485761                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               58123037                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                77833072                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28426300                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24855584                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1803113                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14174206                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13669174                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043172                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56733                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33517068                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158170568                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28426300                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15712346                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32559785                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8844006                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3503366                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16521780                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715592                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76610886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.376514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.174626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44051101     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615243      2.11%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950683      3.85%     63.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2770450      3.62%     67.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4553665      5.94%     73.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4744383      6.19%     79.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126865      1.47%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          846887      1.11%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13951609     18.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76610886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365221                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.032177                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34553738                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3392840                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31511746                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       127092                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7025460                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094457                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5203                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176963239                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1373                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7025460                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36000003                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1042175                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       409619                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30172666                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1960954                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172299991                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        691072                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       758255                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228796025                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784239789                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784239789                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79899744                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20304                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5311911                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26487078                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5757579                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97390                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1772855                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163058192                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19853                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137628871                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       183749                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48966764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134317374                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76610886                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.796466                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.843189                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26343915     34.39%     34.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14357211     18.74%     53.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12400658     16.19%     69.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7688678     10.04%     79.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8054964     10.51%     89.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4733330      6.18%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2090387      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       558462      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383281      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76610886                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         543045     66.32%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174328     21.29%     87.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101434     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107954581     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085110      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23677881     17.20%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4901378      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137628871                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.768257                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818807                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005949                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    352871180                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212045229                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133130166                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138447678                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339201                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7557001                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          811                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          420                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1404221                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7025460                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         536814                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48824                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163078048                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190664                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26487078                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5757579                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9931                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30370                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          186                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          420                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959130                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062295                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021425                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135049974                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22753263                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578893                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27534397                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20410310                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4781134                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.735123                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133280068                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133130166                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81825087                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199722447                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.710458                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409694                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49467078                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807860                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69585426                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632692                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.323136                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31773554     45.66%     45.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14849859     21.34%     67.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8311227     11.94%     78.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816391      4.05%     82.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2689616      3.87%     86.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1116061      1.60%     88.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3001571      4.31%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875268      1.26%     94.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4151879      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69585426                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4151879                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228512214                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333188844                       # The number of ROB writes
system.switch_cpus0.timesIdled                  22951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1222186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.778331                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.778331                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.284801                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.284801                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624682058                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174506255                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182391047                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                77833072                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29416719                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24004191                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1963897                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12419336                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11610856                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3042355                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86362                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30481795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             159859524                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29416719                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14653211                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34663153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10238006                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4169883                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14839254                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       756589                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77572655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.340780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42909502     55.32%     55.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2832273      3.65%     58.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4270251      5.50%     64.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2951856      3.81%     68.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2073979      2.67%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2030448      2.62%     73.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1216564      1.57%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2612387      3.37%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16675395     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77572655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377946                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.053877                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31350806                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4383995                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33095556                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       484903                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8257382                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4953045                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          518                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     191431767                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2405                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8257382                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33099022                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         459067                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1403042                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31796532                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2557599                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185724448                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1071329                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       870191                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    260387791                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    864502251                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    864502251                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160454618                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        99933090                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33515                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15981                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7612393                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17056145                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8721989                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       109175                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2682122                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         173138018                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31897                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138350342                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       275149                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     57676391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    176445306                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77572655                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783494                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917958                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27499777     35.45%     35.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15564299     20.06%     55.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11300885     14.57%     70.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7476434      9.64%     79.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7532594      9.71%     89.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3641383      4.69%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3216793      4.15%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       606998      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       733492      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77572655                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         751702     71.03%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149880     14.16%     85.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       156659     14.80%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115707033     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1751376      1.27%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15918      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13609388      9.84%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7266627      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138350342                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.777526                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1058249                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007649                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    355606729                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    230846762                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134520984                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     139408591                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       434846                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6614221                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         5782                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          459                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2087790                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8257382                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         236519                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        45761                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    173169917                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       604358                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17056145                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8721989                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15979                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         38935                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          459                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1194474                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1070537                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2265011                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135807285                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12721077                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2543049                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19812517                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19302679                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7091440                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.744853                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134579850                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134520984                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87145708                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        247507637                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.728327                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352093                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93319603                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115026167                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58143912                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31836                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1979455                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69315273                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659464                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.178645                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26288424     37.93%     37.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19946577     28.78%     66.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7539631     10.88%     77.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4226281      6.10%     83.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3572308      5.15%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1599909      2.31%     91.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1529611      2.21%     93.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1045214      1.51%     94.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3567318      5.15%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69315273                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93319603                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115026167                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17076117                       # Number of memory references committed
system.switch_cpus1.commit.loads             10441918                       # Number of loads committed
system.switch_cpus1.commit.membars              15918                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16683031                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103553600                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2376633                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3567318                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           238918034                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          354602951                       # The number of ROB writes
system.switch_cpus1.timesIdled                  15792                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 260417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93319603                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115026167                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93319603                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.834048                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.834048                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.198971                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.198971                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       609979682                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187052241                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      176004270                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31836                       # number of misc regfile writes
system.l20.replacements                          6603                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          385964                       # Total number of references to valid blocks.
system.l20.sampled_refs                         72139                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.350282                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        33231.356462                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.991628                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3267.340286                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           135.283900                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         28888.027723                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.507070                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.049856                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002064                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.440796                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        43010                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43011                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18593                       # number of Writeback hits
system.l20.Writeback_hits::total                18593                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        43010                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43011                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        43010                       # number of overall hits
system.l20.overall_hits::total                  43011                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6589                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6603                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6589                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6603                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6589                       # number of overall misses
system.l20.overall_misses::total                 6603                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1200867                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    667714209                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      668915076                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1200867                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    667714209                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       668915076                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1200867                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    667714209                       # number of overall miss cycles
system.l20.overall_miss_latency::total      668915076                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49599                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49614                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18593                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18593                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49599                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49614                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49599                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49614                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.132845                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.133087                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.132845                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.133087                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.132845                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.133087                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 85776.214286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 101337.715738                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 101304.721490                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 85776.214286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 101337.715738                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 101304.721490                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 85776.214286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 101337.715738                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 101304.721490                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5318                       # number of writebacks
system.l20.writebacks::total                     5318                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6589                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6603                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6589                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6603                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6589                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6603                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1096214                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    618240913                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    619337127                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1096214                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    618240913                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    619337127                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1096214                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    618240913                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    619337127                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.132845                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.133087                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.132845                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.133087                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.132845                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.133087                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        78301                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93829.247686                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93796.323944                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst        78301                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93829.247686                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93796.323944                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst        78301                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93829.247686                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93796.323944                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1410                       # number of replacements
system.l21.tagsinuse                     65535.889270                       # Cycle average of tags in use
system.l21.total_refs                          438564                       # Total number of references to valid blocks.
system.l21.sampled_refs                         66946                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.551011                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        44019.756525                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    16.742139                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   697.221128                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  191                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         20611.169479                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.671688                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000255                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.010639                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002914                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.314501                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        29535                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29536                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10346                       # number of Writeback hits
system.l21.Writeback_hits::total                10346                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           19                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   19                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        29554                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29555                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        29554                       # number of overall hits
system.l21.overall_hits::total                  29555                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1391                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1410                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1391                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1410                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1391                       # number of overall misses
system.l21.overall_misses::total                 1410                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1655539                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    145767271                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      147422810                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1655539                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    145767271                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       147422810                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1655539                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    145767271                       # number of overall miss cycles
system.l21.overall_miss_latency::total      147422810                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           20                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        30926                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              30946                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10346                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10346                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           20                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        30945                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               30965                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           20                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        30945                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              30965                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.950000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.044978                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.045563                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.950000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.044951                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.045535                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.950000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.044951                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.045535                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 87133.631579                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 104793.149533                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 104555.184397                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 87133.631579                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 104793.149533                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 104555.184397                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 87133.631579                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 104793.149533                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 104555.184397                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1407                       # number of writebacks
system.l21.writebacks::total                     1407                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1391                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1410                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1391                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1410                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1391                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1410                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1507467                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    135097831                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    136605298                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1507467                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    135097831                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    136605298                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1507467                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    135097831                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    136605298                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.044978                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.045563                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.950000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.044951                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.045535                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.950000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.044951                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.045535                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 79340.368421                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97122.811646                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 96883.190071                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 79340.368421                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 97122.811646                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 96883.190071                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 79340.368421                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 97122.811646                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 96883.190071                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991271                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016553878                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875560.660517                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991271                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024024                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16521764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16521764                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16521764                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16521764                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16521764                       # number of overall hits
system.cpu0.icache.overall_hits::total       16521764                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1384530                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1384530                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1384530                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1384530                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1384530                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1384530                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16521780                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16521780                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16521780                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16521780                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16521780                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16521780                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 86533.125000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 86533.125000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 86533.125000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 86533.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 86533.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 86533.125000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1221144                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1221144                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1221144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1221144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1221144                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1221144                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 81409.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 81409.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 81409.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 81409.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 81409.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 81409.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49599                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246463895                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49855                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4943.614382                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.020036                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.979964                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824297                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175703                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20681135                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20681135                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25014627                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25014627                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25014627                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25014627                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       129403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       129403                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       129403                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        129403                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       129403                       # number of overall misses
system.cpu0.dcache.overall_misses::total       129403                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5850387900                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5850387900                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5850387900                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5850387900                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5850387900                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5850387900                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20810538                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20810538                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25144030                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25144030                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25144030                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25144030                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006218                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006218                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005146                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005146                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005146                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005146                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45210.604855                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45210.604855                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45210.604855                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45210.604855                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45210.604855                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45210.604855                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18593                       # number of writebacks
system.cpu0.dcache.writebacks::total            18593                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79804                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79804                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        79804                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        79804                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        79804                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        79804                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49599                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49599                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49599                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49599                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49599                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49599                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    963365474                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    963365474                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    963365474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    963365474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    963365474                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    963365474                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001973                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001973                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001973                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19423.082602                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19423.082602                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19423.082602                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19423.082602                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19423.082602                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19423.082602                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.741632                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1102780518                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2366481.798283                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.741632                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.028432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743176                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14839231                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14839231                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14839231                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14839231                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14839231                       # number of overall hits
system.cpu1.icache.overall_hits::total       14839231                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           23                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           23                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           23                       # number of overall misses
system.cpu1.icache.overall_misses::total           23                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2045532                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2045532                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2045532                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2045532                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2045532                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2045532                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14839254                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14839254                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14839254                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14839254                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14839254                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14839254                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 88936.173913                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 88936.173913                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 88936.173913                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 88936.173913                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 88936.173913                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 88936.173913                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1679054                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1679054                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1679054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1679054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1679054                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1679054                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 83952.700000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 83952.700000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 83952.700000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 83952.700000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 83952.700000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 83952.700000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 30945                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               175907662                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 31201                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5637.885388                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.884467                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.115533                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901892                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098108                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9688112                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9688112                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6602008                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6602008                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15955                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15955                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15918                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15918                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16290120                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16290120                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16290120                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16290120                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        62226                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        62226                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           85                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        62311                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         62311                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        62311                       # number of overall misses
system.cpu1.dcache.overall_misses::total        62311                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1507555278                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1507555278                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1820384                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1820384                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1509375662                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1509375662                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1509375662                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1509375662                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9750338                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9750338                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6602093                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6602093                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15918                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15918                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16352431                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16352431                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16352431                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16352431                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006382                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006382                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003811                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003811                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003811                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003811                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24227.096037                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24227.096037                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 21416.282353                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21416.282353                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24223.261735                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24223.261735                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24223.261735                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24223.261735                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10346                       # number of writebacks
system.cpu1.dcache.writebacks::total            10346                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        31300                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        31300                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           66                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           66                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        31366                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        31366                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        31366                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        31366                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        30926                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        30926                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        30945                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        30945                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        30945                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        30945                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    385362245                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    385362245                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       126056                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       126056                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    385488301                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    385488301                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    385488301                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    385488301                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001892                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001892                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001892                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001892                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12460.785262                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12460.785262                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data  6634.526316                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  6634.526316                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12457.207982                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12457.207982                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12457.207982                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12457.207982                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
