#ifndef HCD_H
#define HCD_H
#include <kernel/rpi-base.h>
#include <kernel/types.h>
#include <stdbool.h>
#include <device/usbd.h>

#define POWER_ON_USB_USER_ID 0x2708A000 // from manual
#define POWER_ON_VENDOR_ID 0x4f542000   // rpi3b 4f54280a
#define USB_CORE_OFFSET 0x980000		// PAGE 202 BCM2835 manual

#define ReceiveFifoSize 20480	 /* 16 to 32768 */
#define NonPeriodicFifoSize 20480 /* 16 to 32768 */
#define PeriodicFifoSize 20480	/* 16 to 32768 */
#define ChannelCount 16
#define RequestTimeout 5000

#define USB_CORE_BASE PERIPHERAL_BASE + USB_CORE_OFFSET

#define HCD_DESIGNWARE_BASE ((void *)USB_CORE_BASE)

//Taken from CSUD https://github.com/Chadderz121/csud.git
enum CoreRegisters
{
	RegOtgControl = 0x0,
	RegOtgInterrupt = 0x4,
	RegAhb = 0x8,
	RegUsb = 0xc,
	RegReset = 0x10,
	RegInterrupt = 0x14,
	RegInterruptMask = 0x18,
	RegReceivePeek = 0x1c,
	RegReceivePop = 0x20,
	RegReceiveSize = 0x24,
	RegNonPeriodicFifoSize = 0x28,
	RegNonPeriodicFifoStatus = 0x2c,
	RegI2cControl = 0x30,
	RegPhyVendorControl = 0x34,
	RegGpio = 0x38,
	RegUserId = 0x3c,
	RegVendorId = 0x40,
	RegHardware = 0x44,
	RegLowPowerModeConfiguation = 0x48,
	RegMdioControl = 0x80, // 2835
	RegMdioRead = 0x84,	// 2835
	RegMdioWrite = 0x84,   // 2835
	RegMiscControl = 0x88, // 2835
	RegPeriodicFifoSize = 0x100,
	RegPeriodicFifoBase = 0x104,
	RegPower = 0xe00,
};

enum UMode
{
	ULPI,
	UTMI
};

struct CoreInterrupts
{
	bool CurrentMode : 1;				   // @0
	bool ModeMismatch : 1;				   // @1
	bool Otg : 1;						   // @2
	bool DmaStartOfFrame : 1;			   // @3
	bool ReceiveStatusLevel : 1;		   // @4
	bool NpTransmitFifoEmpty : 1;		   // @5
	bool ginnakeff : 1;					   // @6
	bool goutnakeff : 1;				   // @7
	bool ulpick : 1;					   // @8
	bool I2c : 1;						   // @9
	bool EarlySuspend : 1;				   // @10
	bool UsbSuspend : 1;				   // @11
	bool UsbReset : 1;					   // @12
	bool EnumerationDone : 1;			   // @13
	bool IsochronousOutDrop : 1;		   // @14
	bool eopframe : 1;					   // @15
	bool RestoreDone : 1;				   // @16
	bool EndPointMismatch : 1;			   // @17
	bool InEndPoint : 1;				   // @18
	bool OutEndPoint : 1;				   // @19
	bool IncompleteIsochronousIn : 1;	  // @20
	bool IncompleteIsochronousOut : 1;	 // @21
	bool fetsetup : 1;					   // @22
	bool ResetDetect : 1;				   // @23
	bool Port : 1;						   // @24
	bool HostChannel : 1;				   // @25
	bool HpTransmitFifoEmpty : 1;		   // @26
	bool LowPowerModeTransmitReceived : 1; // @27
	bool ConnectionIdStatusChange : 1;	 // @28
	bool Disconnect : 1;				   // @29
	bool SessionRequest : 1;			   // @30
	bool Wakeup : 1;					   // @31
} __attribute__((__packed__));

struct ChannelInterrupts
{
	bool TransferComplete : 1;		  // @0
	bool Halt : 1;					  // @1
	bool AhbError : 1;				  // @2
	bool Stall : 1;					  // @3
	bool NegativeAcknowledgement : 1; // @4
	bool Acknowledgement : 1;		  // @5
	bool NotYet : 1;				  // @6
	bool TransactionError : 1;		  // @7
	bool BabbleError : 1;			  // @8
	bool FrameOverrun : 1;			  // @9
	bool DataToggleError : 1;		  // @10
	bool BufferNotAvailable : 1;	  // @11
	bool ExcessiveTransmission : 1;   // @12
	bool FrameListRollover : 1;		  // @13
	unsigned _reserved14_31 : 18;	 // @14
} __attribute__((__packed__));

struct __attribute__((__packed__, aligned(4))) UsbControl
{
	union {
		struct __attribute__((__packed__, aligned(1)))
		{
			volatile unsigned toutcal : 3;			   // @0
			volatile bool PhyInterface : 1;			   // @3
			volatile enum UMode ModeSelect : 1;		   // @4
			volatile bool fsintf : 1;				   // @5
			volatile bool physel : 1;				   // @6
			volatile bool ddrsel : 1;				   // @7
			volatile bool SrpCapable : 1;			   // @8
			volatile bool HnpCapable : 1;			   // @9
			volatile unsigned usbtrdtim : 4;		   // @10
			volatile unsigned reserved1 : 1;		   // @14
			volatile bool phy_lpm_clk_sel : 1;		   // @15
			volatile bool otgutmifssel : 1;			   // @16
			volatile bool UlpiFsls : 1;				   // @17
			volatile bool ulpi_auto_res : 1;		   // @18
			volatile bool ulpi_clk_sus_m : 1;		   // @19
			volatile bool UlpiDriveExternalVbus : 1;   // @20
			volatile bool ulpi_int_vbus_indicator : 1; // @21
			volatile bool TsDlinePulseEnable : 1;	  // @22
			volatile bool indicator_complement : 1;	// @23
			volatile bool indicator_pass_through : 1;  // @24
			volatile bool ulpi_int_prot_dis : 1;	   // @25
			volatile bool ic_usb_capable : 1;		   // @26
			volatile bool ic_traffic_pull_remove : 1;  // @27
			volatile bool tx_end_delay : 1;			   // @28
			volatile bool force_host_mode : 1;		   // @29
			volatile bool force_dev_mode : 1;		   // @30
			volatile unsigned _reserved31 : 1;		   // @31
		};
		volatile uint32_t Raw32; // Union to access all 32 bits as a uint32_t
	};
};

enum CoreFifoFlush
{
	FlushNonPeriodic = 0,
	FlushPeriodic1 = 1,
	FlushPeriodic2 = 2,
	FlushPeriodic3 = 3,
	FlushPeriodic4 = 4,
	FlushPeriodic5 = 5,
	FlushPeriodic6 = 6,
	FlushPeriodic7 = 7,
	FlushPeriodic8 = 8,
	FlushPeriodic9 = 9,
	FlushPeriodic10 = 10,
	FlushPeriodic11 = 11,
	FlushPeriodic12 = 12,
	FlushPeriodic13 = 13,
	FlushPeriodic14 = 14,
	FlushPeriodic15 = 15,
	FlushAll = 16,
};

struct __attribute__((__packed__, aligned(4))) CoreReset
{
	union {
		struct __attribute__((__packed__, aligned(1)))
		{
			volatile bool CoreSoft : 1;					   // @0
			volatile bool HclkSoft : 1;					   // @1
			volatile bool HostFrameCounter : 1;			   // @2
			volatile bool InTokenQueueFlush : 1;		   // @3
			volatile bool ReceiveFifoFlush : 1;			   // @4
			volatile bool TransmitFifoFlush : 1;		   // @5
			volatile unsigned TransmitFifoFlushNumber : 5; // @6
			volatile unsigned _reserved11_29 : 19;		   // @11
			volatile bool DmaRequestSignal : 1;			   // @30
			volatile bool AhbMasterIdle : 1;			   // @31
		};
		volatile uint32_t Raw32; // Union to access all 32 bits as a uint32_t
	};
};

struct __attribute__((__packed__, aligned(4))) PowerReg
{
	union {
		struct __attribute__((__packed__, aligned(1)))
		{
			volatile bool StopPClock : 1;			  // @0
			volatile bool GateHClock : 1;			  // @1
			volatile bool PowerClamp : 1;			  // @2
			volatile bool PowerDownModules : 1;		  // @3
			volatile bool PhySuspended : 1;			  // @4
			volatile bool EnableSleepClockGating : 1; // @5
			volatile bool PhySleeping : 1;			  // @6
			volatile bool DeepSleep : 1;			  // @7
			volatile unsigned _reserved8_31 : 24;	 // @8-31
		};
		volatile uint32_t Raw32; // Union to access all 32 bits as a uint32_t
	};
};

struct CoreGlobalRegs
{
	volatile struct
	{
		volatile bool sesreqscs : 1;
		volatile bool sesreq : 1;
		volatile bool vbvalidoven : 1;
		volatile bool vbvalidovval : 1;
		volatile bool avalidoven : 1;
		volatile bool avalidovval : 1;
		volatile bool bvalidoven : 1;
		volatile bool bvalidovval : 1;
		volatile bool hstnegscs : 1;
		volatile bool hnpreq : 1;
		volatile bool HostSetHnpEnable : 1;
		volatile bool devhnpen : 1;
		volatile unsigned _reserved12_15 : 4;
		volatile bool conidsts : 1;
		volatile unsigned dbnctime : 1;
		volatile bool ASessionValid : 1;
		volatile bool BSessionValid : 1;
		volatile unsigned OtgVersion : 1;
		volatile unsigned _reserved21 : 1;
		volatile unsigned multvalidbc : 5;
		volatile bool chirpen : 1;
		volatile unsigned _reserved28_31 : 4;
	} __attribute__((__packed__)) OtgControl; // +0x0
	volatile struct
	{
		volatile unsigned _reserved0_1 : 2;					  // @0
		volatile bool SessionEndDetected : 1;				  // @2
		volatile unsigned _reserved3_7 : 5;					  // @3
		volatile bool SessionRequestSuccessStatusChange : 1;  // @8
		volatile bool HostNegotiationSuccessStatusChange : 1; // @9
		volatile unsigned _reserved10_16 : 7;				  // @10
		volatile bool HostNegotiationDetected : 1;			  // @17
		volatile bool ADeviceTimeoutChange : 1;				  // @18
		volatile bool DebounceDone : 1;						  // @19
		volatile unsigned _reserved20_31 : 12;				  // @20
	} __attribute__((__packed__)) OtgInterrupt;				  // +0x4
	volatile struct
	{
		volatile bool InterruptEnable : 1; // @0
		// In accordance with the SoC-Peripherals manual, broadcom redefines
		// the meaning of bits 1:4 in this structure.
		volatile enum {
			Length4 = 0,
			Length3 = 1,
			Length2 = 2,
			Length1 = 3,
		} AxiBurstLength : 2;				// @1
		volatile unsigned _reserved3 : 1;   // @3
		volatile bool WaitForAxiWrites : 1; // @4

		volatile bool DmaEnable : 1;	  // @5
		volatile unsigned _reserved6 : 1; // @6
		volatile enum EmptyLevel {
			Empty = 1,
			Half = 0,
		} TransferEmptyLevel : 1;								 // @7
		volatile enum EmptyLevel PeriodicTransferEmptyLevel : 1; // @8
		volatile unsigned _reserved9_20 : 12;					 // @9
		volatile bool remmemsupp : 1;							 // @21
		volatile bool notialldmawrit : 1;						 // @22
		volatile enum {
			Incremental = 0,
			Single = 1,						  // (default)
		} DmaRemainderMode : 1;				  // @23
		volatile unsigned _reserved24_31 : 8; // @24
	} __attribute__((__packed__)) Ahb;		  // +0x8
	volatile struct
	{
		volatile unsigned toutcal : 3;		// @0
		volatile bool PhyInterface : 1;		// @3
		volatile enum UMode ModeSelect : 1; // @4
		volatile bool fsintf : 1;			// @5
		volatile bool physel : 1;			// @6
		volatile bool ddrsel : 1;			// @7
		volatile bool SrpCapable : 1;		// @8
		volatile bool HnpCapable : 1;		// @9
		volatile unsigned usbtrdtim : 4;	// @10
		volatile unsigned reserved1 : 1;	// @14
		/* PHY lower power mode clock select */
		volatile bool phy_lpm_clk_sel : 1;		   // @15
		volatile bool otgutmifssel : 1;			   // @16
		volatile bool UlpiFsls : 1;				   // @17
		volatile bool ulpi_auto_res : 1;		   // @18
		volatile bool ulpi_clk_sus_m : 1;		   // @19
		volatile bool UlpiDriveExternalVbus : 1;   // @20
		volatile bool ulpi_int_vbus_indicator : 1; // @21
		volatile bool TsDlinePulseEnable : 1;	  // @22
		volatile bool indicator_complement : 1;	// @23
		volatile bool indicator_pass_through : 1;  // @24
		volatile bool ulpi_int_prot_dis : 1;	   // @25
		volatile bool ic_usb_capable : 1;		   // @26
		volatile bool ic_traffic_pull_remove : 1;  // @27
		volatile bool tx_end_delay : 1;			   // @28
		volatile bool force_host_mode : 1;		   // @29
		volatile bool force_dev_mode : 1;		   // @30
		volatile unsigned _reserved31 : 1;		   // @31
	} __attribute__((__packed__)) Usb;			   // +0xc
	volatile struct CoreReset Reset;			   // +0x10
	volatile struct CoreInterrupts Interrupt;	  // +0x14
	volatile struct CoreInterrupts InterruptMask;  // +0x18
	volatile struct
	{
		volatile struct ReceiveStatus
		{
			volatile unsigned ChannelNumber : 4; // @0
			volatile unsigned bcnt : 11;		 // @4
			volatile unsigned dpid : 2;			 // @15
			volatile enum {
				InPacket = 2,
				InTransferComplete = 3,
				DataToggleError = 5,
				ChannelHalted = 7,
			} PacketStatus : 4;					   // @17
			volatile unsigned _reserved21_31 : 11; // @21
		} __attribute__((__packed__)) Peek;		   // Read Only +0x1c
		volatile const struct ReceiveStatus Pop;   // Read Only +0x20
		volatile uint32_t Size;					   // +0x24
	} __attribute__((__packed__)) Receive;		   // +0x1c
	volatile struct
	{
		volatile struct FifoSize
		{
			volatile unsigned StartAddress : 16; // @0
			volatile unsigned Depth : 16;		 // @16
		} __attribute__((__packed__)) Size;		 // +0x28
		volatile const struct
		{
			volatile unsigned SpaceAvailable : 16;	 // @0
			volatile unsigned QueueSpaceAvailable : 8; // @16
			volatile unsigned Terminate : 1;		   // @24
			volatile enum {
				InOut = 0,
				ZeroLengthOut = 1,
				PingCompleteSplit = 2,
				ChannelHalt = 3,
			} TokenType : 2;					   // @25
			volatile unsigned Channel : 4;		   // @27
			volatile unsigned Odd : 1;			   // @31
		} __attribute__((__packed__)) Status;	  // Read Only +0x2c
	} __attribute__((__packed__)) NonPeriodicFifo; // +0x28
	volatile struct
	{
		unsigned ReadWriteData : 8;			  // @0
		unsigned RegisterAddress : 8;		  // @8
		unsigned Address : 7;				  // @16
		bool I2cEnable : 1;					  // @23
		bool Acknowledge : 1;				  // @24
		bool I2cSuspendControl : 1;			  // @25
		unsigned I2cDeviceAddress : 2;		  // @26
		unsigned _reserved28_29 : 2;		  // @28
		bool ReadWrite : 1;					  // @30
		bool bsydne : 1;					  // @31
	} __attribute__((__packed__)) I2cControl; // +0x30
	volatile uint32_t PhyVendorControl;		  // +0x34
	volatile uint32_t Gpio;					  // +0x38
	volatile uint32_t UserId;				  // +0x3c
	volatile const uint32_t VendorId;		  // Read Only +0x40
	volatile const struct
	{
		volatile const unsigned Direction0 : 2;
		volatile const unsigned Direction1 : 2;
		volatile const unsigned Direction2 : 2;
		volatile const unsigned Direction3 : 2;
		volatile const unsigned Direction4 : 2;
		volatile const unsigned Direction5 : 2;
		volatile const unsigned Direction6 : 2;
		volatile const unsigned Direction7 : 2;
		volatile const unsigned Direction8 : 2;
		volatile const unsigned Direction9 : 2;
		volatile const unsigned Direction10 : 2;
		volatile const unsigned Direction11 : 2;
		volatile const unsigned Direction12 : 2;
		volatile const unsigned Direction13 : 2;
		volatile const unsigned Direction14 : 2;
		volatile const unsigned Direction15 : 2;
		volatile const enum {
			HNP_SRP_CAPABLE,
			SRP_ONLY_CAPABLE,
			NO_HNP_SRP_CAPABLE,
			SRP_CAPABLE_DEVICE,
			NO_SRP_CAPABLE_DEVICE,
			SRP_CAPABLE_HOST,
			NO_SRP_CAPABLE_HOST,
		} OperatingMode : 3; // @32
		volatile const enum {
			SlaveOnly,
			ExternalDma,
			InternalDma,
		} Architecture : 2;	// @35
		bool PointToPoint : 1; // @37
		volatile const enum {
			NotSupported,
			Utmi,
			Ulpi,
			UtmiUlpi,
		} HighSpeedPhysical : 2; // @38
		volatile const enum {
			Physical0,
			Dedicated,
			Physical2,
			Physcial3,
		} FullSpeedPhysical : 2;							  // @40
		volatile const unsigned DeviceEndPointCount : 4;	  // @42
		volatile const unsigned HostChannelCount : 4;		  // @46
		volatile const bool SupportsPeriodicEndpoints : 1;	// @50
		volatile const bool DynamicFifo : 1;				  // @51
		volatile const bool multi_proc_int : 1;				  // @52
		volatile const unsigned _reserver21 : 1;			  // @53
		volatile const unsigned NonPeriodicQueueDepth : 2;	// @54
		volatile const unsigned HostPeriodicQueueDepth : 2;   // @56
		volatile const unsigned DeviceTokenQueueDepth : 5;	// @58
		volatile const bool EnableIcUsb : 1;				  // @63
		volatile const unsigned TransferSizeControlWidth : 4; // @64
		volatile const unsigned PacketSizeControlWidth : 3;   // @68
		volatile const bool otg_func : 1;					  // @71
		volatile const bool I2c : 1;						  // @72
		volatile const bool VendorControlInterface : 1;		  // @73
		volatile const bool OptionalFeatures : 1;			  // @74
		volatile const bool SynchronousResetType : 1;		  // @75
		volatile const bool AdpSupport : 1;					  // @76
		volatile const bool otg_enable_hsic : 1;			  // @77
		volatile const bool bc_support : 1;					  // @78
		volatile const bool LowPowerModeEnabled : 1;		  // @79
		volatile const unsigned FifoDepth : 16;				  // @80
		volatile const unsigned PeriodicInEndpointCount : 4;  // @96
		volatile const bool PowerOptimisation : 1;			  // @100
		volatile const bool MinimumAhbFrequency : 1;		  // @101
		volatile const bool PartialPowerOff : 1;			  // @102
		volatile const unsigned _reserved103_109 : 7;		  // @103
		volatile const enum {
			Width8bit,
			Width16bit,
			Width8or16bit,
		} UtmiPhysicalDataWidth : 2;						  // @110
		volatile const unsigned ModeControlEndpointCount : 4; // @112
		volatile const bool ValidFilterIddigEnabled : 1;	  // @116
		volatile const bool VbusValidFilterEnabled : 1;		  // @117
		volatile const bool ValidFilterAEnabled : 1;		  // @118
		volatile const bool ValidFilterBEnabled : 1;		  // @119
		volatile const bool SessionEndFilterEnabled : 1;	  // @120
		volatile const bool ded_fifo_en : 1;				  // @121
		volatile const unsigned InEndpointCount : 4;		  // @122
		volatile const bool DmaDescription : 1;				  // @126
		volatile const bool DmaDynamicDescription : 1;		  // @127
	} __attribute__((__packed__)) Hardware;					  // All read only +0x44
	volatile struct
	{
		volatile bool LowPowerModeCapable : 1;						// @0
		volatile bool ApplicationResponse : 1;						// @1
		volatile unsigned HostInitiatedResumeDuration : 4;			// @2
		volatile bool RemoteWakeupEnabled : 1;						// @6
		volatile bool UtmiSleepEnabled : 1;							// @7
		volatile unsigned HostInitiatedResumeDurationThreshold : 5; // @8
		volatile unsigned LowPowerModeResponse : 2;					// @13
		volatile bool PortSleepStatus : 1;							// @15
		volatile bool SleepStateResumeOk : 1;						// @16
		volatile unsigned LowPowerModeChannelIndex : 4;				// @17
		volatile unsigned RetryCount : 3;							// @21
		volatile bool SendLowPowerMode : 1;							// @24
		volatile unsigned RetryCountStatus : 3;						// @25
		volatile unsigned _reserved28_29 : 2;						// @28
		volatile bool HsicConnect : 1;								// @30
		volatile bool InverseSelectHsic : 1;						// @31
	} __attribute__((__packed__)) LowPowerModeConfiguration;		// +0x54
	volatile const uint8_t _reserved58_80[0x80 - 0x58];				// No read or write +0x58

	volatile struct
	{
		volatile const unsigned Read : 16;	 // Read Only @0
		volatile unsigned ClockRatio : 4;	  // @16
		volatile bool FreeRun : 1;			   // @20
		volatile bool BithashEnable : 1;	   // @21
		volatile bool MdcWrite : 1;			   // @22
		volatile bool MdoWrite : 1;			   // @23
		volatile unsigned _reserved24_30 : 7;  // @24
		volatile const bool Busy : 1;		   // @31
	} __attribute__((__packed__)) MdioControl; // +0x80
	volatile union {
		volatile const uint32_t MdioRead; // Read Only +0x84
		volatile uint32_t MdioWrite;	  // +0x84
	};
	volatile struct
	{
		volatile bool SessionEnd : 1;			// @0
		volatile bool VbusValid : 1;			// @1
		volatile bool BSessionValid : 1;		// @2
		volatile bool ASessionValid : 1;		// @3
		volatile const bool DischargeVbus : 1;  // Read Only @4
		volatile const bool ChargeVbus : 1;		// Read Only @5
		volatile const bool DriveVbus : 1;		// Read Only @6
		volatile bool DisableDriving : 1;		// @7
		volatile bool VbusIrqEnabled : 1;		// @8
		volatile const bool VbusIrq : 1;		// Cleared on Read! @9
		volatile unsigned _reserved10_15 : 6;   // @10
		volatile unsigned AxiPriorityLevel : 4; // @16
		volatile unsigned _reserved20_31 : 12;  // @20
	} __attribute__((__packed__)) MiscControl;  // +0x88

	volatile uint8_t _reserved8c_100[0x100 - 0x8c]; // +0x8c
	volatile struct
	{
		volatile struct FifoSize HostSize;			  // +0x100
		volatile struct FifoSize DataSize[15];		  // +0x104
	} __attribute__((__packed__)) PeriodicFifo;		  // +0x100
	volatile uint8_t _reserved140_400[0x400 - 0x140]; // +0x140
} __attribute__((__packed__));

/**
     * New definition starts here
     *
	 **/

extern volatile struct HostGlobalRegs
{
	volatile struct
	{
		volatile enum {
			Clock30_60MHz,
			Clock48MHz,
			Clock6MHz
		} ClockRate : 2;								// @0
		volatile bool FslsOnly : 1;						// @2
		volatile unsigned _reserved3_6 : 4;				// @3
		volatile unsigned en_32khz_susp : 1;			// @7
		volatile unsigned res_val_period : 8;			// @8
		volatile unsigned _reserved16_22 : 7;			// @16
		volatile bool EnableDmaDescriptor : 1;			// @23
		volatile unsigned FrameListEntries : 2;			// @24
		volatile bool PeriodicScheduleEnable : 1;		// @26
		volatile const bool PeriodicScheduleStatus : 1; // @27
		volatile unsigned reserved28_30 : 3;			// @28
		volatile bool mode_chg_time : 1;				// @31
	} __attribute__((__packed__)) Config;				// +0x400
	volatile struct
	{
		volatile unsigned Interval : 16;		 // @0
		volatile bool DynamicFrameReload : 1;	// @16
		volatile unsigned _reserved17_31 : 15;   // @17
	} __attribute__((__packed__)) FrameInterval; // +0x404
	volatile struct
	{
		volatile unsigned FrameNumber : 16;	// @0
		volatile unsigned FrameRemaining : 16; // @16
	} __attribute__((__packed__)) FrameNumber; // +0x408
	volatile uint32_t _reserved40c;			   // + 0x40c
	volatile struct
	{
		volatile unsigned SpaceAvailable : 16;	 // @0
		volatile unsigned QueueSpaceAvailable : 8; // @16
		volatile unsigned Terminate : 1;		   // @24
		volatile enum {
			ZeroLength = 0,
			Ping = 1,
			Disable = 2,
		} TokenType : 2;							  // @25
		volatile unsigned Channel : 4;				  // @27
		volatile unsigned Odd : 1;					  // @31
	} __attribute__((__packed__)) FifoStatus;		  // +0x410
	volatile uint32_t Interrupt;					  // +0x414
	volatile uint32_t InterruptMask;				  // +0x418
	volatile uint32_t FrameList;					  // +0x41c
	volatile uint8_t _reserved420_440[0x440 - 0x420]; // +0x420
	volatile struct HostPort
	{
		volatile bool Connect : 1;					  // @0
		volatile bool ConnectDetected : 1;			  // @1
		volatile bool Enable : 1;					  // @2
		volatile bool EnableChanged : 1;			  // @3
		volatile bool OverCurrent : 1;				  // @4
		volatile bool OverCurrentChanged : 1;		  // @5
		volatile bool Resume : 1;					  // @6
		volatile bool Suspend : 1;					  // @7
		volatile bool Reset : 1;					  // @8
		volatile unsigned _reserved9 : 1;			  // @9
		volatile unsigned PortLineStatus : 2;		  // @10
		volatile bool Power : 1;					  // @12
		volatile unsigned TestControl : 4;			  // @13
		volatile UsbSpeed Speed : 2;				  // @17
		volatile unsigned _reserved19_31 : 13;		  // @19
	} __attribute__((__packed__)) Port;				  // +0x440
	volatile uint8_t _reserved444_500[0x500 - 0x444]; // +0x444
	volatile struct HostChannel
	{
		volatile struct HostChannelCharacteristic
		{
			volatile unsigned MaximumPacketSize : 11;	// @0
			volatile unsigned EndPointNumber : 4;		 // @11
			volatile UsbDirection EndPointDirection : 1; // @15
			volatile unsigned _reserved16 : 1;			 // @16
			volatile bool LowSpeed : 1;					 // @17
			UsbTransfer Type : 2;						 // @18
			volatile unsigned PacketsPerFrame : 2;		 // @20
			volatile unsigned DeviceAddress : 7;		 // @22
			volatile unsigned OddFrame : 1;				 // @29
			volatile bool Disable : 1;					 // @30
			volatile bool Enable : 1;					 // @31
		} __attribute__((__packed__)) Characteristic;	// +0x0
		volatile struct
		{
			volatile unsigned PortAddress : 7; // @0
			volatile unsigned HubAddress : 7;  // @7
			volatile enum {
				Middle = 0,
				End = 1,
				Begin = 2,
				All = 3,
			} TransactionPosition : 2;					 // @14
			volatile bool CompleteSplit : 1;			 // @16
			volatile unsigned _reserved17_30 : 14;		 // @17
			volatile bool SplitEnable : 1;				 // @31
		} __attribute__((__packed__)) SplitControl;		 // +0x4
		volatile struct ChannelInterrupts Interrupt;	 // +0x8
		volatile struct ChannelInterrupts InterruptMask; // +0xc
		volatile struct
		{
			volatile unsigned TransferSize : 19; // @0
			volatile unsigned PacketCount : 10;  // @19
			volatile enum PacketId {
				Data0 = 0,
				Data1 = 2,
				Data2 = 1,
				MData = 3,
				Setup = 3,
				InPid = 2
			} PacketId : 2;								 // @29
			volatile bool DoPing : 1;					 // @31
		} __attribute__((__packed__)) TransferSize;		 // +0x10
		volatile void *DmaAddress;						 // +0x14
		volatile uint32_t _reserved18;					 // +0x18
		volatile uint32_t _reserved1c;					 // +0x1c
	} __attribute__((__packed__)) Channel[ChannelCount]; // +0x500
	volatile uint8_t _reserved700_800[0x800 - 0x700];	// +0x700
} __attribute__((__packed__)) * HostPhysical, *Host;

void SetReg(volatile const void *reg);
void ClearReg(volatile const void *reg);
void ReadBackReg(volatile const void *reg);
void WriteThroughRegMask(volatile const void *reg, uint32_t maskOr);
void WriteThroughReg(volatile const void *reg);
Result HcdReset();

Result HcdReceiveFifoFlush();
Result HcdTransmitFifoFlush(enum CoreFifoFlush fifo);

Result HcdStart();

Result HcdInitialize();

void HcdTransmitChannel(uint8_t channel, void *buffer);

Result HcdChannelInterruptToError(struct UsbDevice *device, struct ChannelInterrupts interrupts, bool isComplete);

Result HcdPrepareChannel(struct UsbDevice *device, uint8_t channel,
						 uint32_t length, enum PacketId type, struct UsbPipeAddress *pipe);

Result HcdChannelSendWait(struct UsbDevice *device,
						  struct UsbPipeAddress *pipe, uint8_t channel, void *buffer, uint32_t bufferLength,
						  struct UsbDeviceRequest *request, enum PacketId packetId);

Result HcdSumbitControlMessage(struct UsbDevice *device,
							   struct UsbPipeAddress pipe, void *buffer, uint32_t bufferLength,
							   struct UsbDeviceRequest *request);

Result HcdChannelSendWaitOne(struct UsbDevice *device,
							 struct UsbPipeAddress *pipe, uint8_t channel, void *buffer, uint32_t bufferLength,
							 uint32_t bufferOffset,
							 struct UsbDeviceRequest *request);

Result HcdInterruptPoll(struct UsbDevice *device,
						struct UsbPipeAddress pipe, void *buffer, uint32_t bufferLength,
						struct UsbDeviceRequest *request);
#endif