The CPU is in kernel mode; 
<P></P>
<P>interrupts are disabled; </P>
<P>and exceptions will vector through the uncached entry points&#8212;that is, SR(BEV) = 1. </P>
<P>In modern CPUs, the first two conditions (and more beside) are typically guaranteed by setting the exception-mode bit SR(EXL), and this is implied by treating reset as an exception.