{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568270721010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568270721017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 14:45:20 2019 " "Processing started: Thu Sep 12 14:45:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568270721017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270721017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmsdk_mcu -c cmsdk_mcu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cmsdk_mcu -c cmsdk_mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270721017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568270721735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568270721735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_fpga_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_fpga_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_fpga_sram " "Found entity 1: cmsdk_fpga_sram" {  } { { "../code/cmsdk_fpga_sram.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_fpga_sram.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/fpga_options_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file /project/fpga/project/20190912dsm0/code/fpga_options_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_slave_mux " "Found entity 1: cmsdk_ahb_slave_mux" {  } { { "../code/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cortexm0integration.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cortexm0integration.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORTEXM0INTEGRATION " "Found entity 1: CORTEXM0INTEGRATION" {  } { { "../code/CORTEXM0INTEGRATION.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cortexm0ds_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cortexm0ds_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm0ds_logic " "Found entity 1: cortexm0ds_logic" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_memory_models_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_memory_models_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/tb_cmsdk_mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/tb_cmsdk_mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cmsdk_mcu " "Found entity 1: tb_cmsdk_mcu" {  } { { "../code/tb_cmsdk_mcu.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/tb_cmsdk_mcu.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cmsdk_uart_capture.v(134) " "Verilog HDL information at cmsdk_uart_capture.v(134): always construct contains both blocking and non-blocking assignments" {  } { { "../code/cmsdk_uart_capture.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_uart_capture.v" 134 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1568270731276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_uart_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_uart_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_uart_capture " "Found entity 1: cmsdk_uart_capture" {  } { { "../code/cmsdk_uart_capture.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_uart_capture.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_mcu_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_system " "Found entity 1: cmsdk_mcu_system" {  } { { "../code/cmsdk_mcu_system.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_mcu_sysctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_sysctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_sysctrl " "Found entity 1: cmsdk_mcu_sysctrl" {  } { { "../code/cmsdk_mcu_sysctrl.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_sysctrl.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_mcu_stclkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_stclkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_stclkctrl " "Found entity 1: cmsdk_mcu_stclkctrl" {  } { { "../code/cmsdk_mcu_stclkctrl.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_stclkctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_mcu_pin_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_pin_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_pin_mux " "Found entity 1: cmsdk_mcu_pin_mux" {  } { { "../code/cmsdk_mcu_pin_mux.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_pin_mux.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_mcu_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_mcu_clkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_clkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_clkctrl " "Found entity 1: cmsdk_mcu_clkctrl" {  } { { "../code/cmsdk_mcu_clkctrl.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_clkctrl.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_mcu_addr_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_addr_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_addr_decode " "Found entity 1: cmsdk_mcu_addr_decode" {  } { { "../code/cmsdk_mcu_addr_decode.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_addr_decode.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu " "Found entity 1: cmsdk_mcu" {  } { { "../code/cmsdk_mcu.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_clkreset.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_clkreset.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_clkreset " "Found entity 1: cmsdk_clkreset" {  } { { "../code/cmsdk_clkreset.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_clkreset.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_cs_rom_table.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_cs_rom_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_cs_rom_table " "Found entity 1: cmsdk_ahb_cs_rom_table" {  } { { "../code/cmsdk_ahb_cs_rom_table.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_cs_rom_table.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_default_slave " "Found entity 1: cmsdk_ahb_default_slave" {  } { { "../code/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_iop " "Found entity 1: cmsdk_ahb_to_iop" {  } { { "../code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_gpio " "Found entity 1: cmsdk_ahb_gpio" {  } { { "../code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_irq_sync " "Found entity 1: cmsdk_irq_sync" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_test_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_test_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_test_slave " "Found entity 1: cmsdk_apb_test_slave" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_test_slave.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_test_slave.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem_m0ds.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem_m0ds.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_subsystem_m0ds " "Found entity 1: cmsdk_apb_subsystem_m0ds" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem_m0ds.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem_m0ds.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_subsystem " "Found entity 1: cmsdk_apb_subsystem" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_sram256x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_sram256x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_sram256x16 " "Found entity 1: cmsdk_sram256x16" {  } { { "../code/cmsdk_sram256x16.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_sram256x16.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_rom " "Found entity 1: cmsdk_ahb_rom" {  } { { "../code/cmsdk_ahb_rom.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_rom.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_ram_beh.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_ram_beh.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_ram_beh " "Found entity 1: cmsdk_ahb_ram_beh" {  } { { "../code/cmsdk_ahb_ram_beh.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_ram_beh.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_ram " "Found entity 1: cmsdk_ahb_ram" {  } { { "../code/cmsdk_ahb_ram.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_ram.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_iop_gpio " "Found entity 1: cmsdk_iop_gpio" {  } { { "../code/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb " "Found entity 1: cmsdk_ahb_to_apb" {  } { { "../code/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_slave_mux " "Found entity 1: cmsdk_apb_slave_mux" {  } { { "../code/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_timer " "Found entity 1: cmsdk_apb_timer" {  } { { "../code/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_frc.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_frc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_dualtimers_frc " "Found entity 1: cmsdk_apb_dualtimers_frc" {  } { { "../code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_frc.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_frc.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_dualtimers " "Found entity 1: cmsdk_apb_dualtimers" {  } { { "../code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_watchdog_frc " "Found entity 1: cmsdk_apb_watchdog_frc" {  } { { "../code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_watchdog " "Found entity 1: cmsdk_apb_watchdog" {  } { { "../code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_uart " "Found entity 1: cmsdk_apb_uart" {  } { { "../code/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_sram " "Found entity 1: cmsdk_ahb_to_sram" {  } { { "../code/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270731399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270731399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cmsdk_mcu " "Elaborating entity \"cmsdk_mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568270731551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_clkctrl cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl " "Elaborating entity \"cmsdk_mcu_clkctrl\" for hierarchy \"cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl\"" {  } { { "../code/cmsdk_mcu.v" "u_cmsdk_mcu_clkctrl" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731554 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_pclkgen cmsdk_mcu_clkctrl.v(70) " "Verilog HDL or VHDL warning at cmsdk_mcu_clkctrl.v(70): object \"i_pclkgen\" assigned a value but never read" {  } { { "../code/cmsdk_mcu_clkctrl.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_clkctrl.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731555 "|cmsdk_mcu|cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_system cmsdk_mcu_system:u_cmsdk_mcu_system " "Elaborating entity \"cmsdk_mcu_system\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\"" {  } { { "../code/cmsdk_mcu.v" "u_cmsdk_mcu_system" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731557 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_hmaster cmsdk_mcu_system.v(186) " "Verilog HDL or VHDL warning at cmsdk_mcu_system.v(186): object \"sys_hmaster\" assigned a value but never read" {  } { { "../code/cmsdk_mcu_system.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731561 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_hmaster_i cmsdk_mcu_system.v(234) " "Verilog HDL or VHDL warning at cmsdk_mcu_system.v(234): object \"sys_hmaster_i\" assigned a value but never read" {  } { { "../code/cmsdk_mcu_system.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731561 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IOMATCH cmsdk_mcu_system.v(256) " "Verilog HDL or VHDL warning at cmsdk_mcu_system.v(256): object \"IOMATCH\" assigned a value but never read" {  } { { "../code/cmsdk_mcu_system.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731561 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IORDATA cmsdk_mcu_system.v(257) " "Verilog HDL or VHDL warning at cmsdk_mcu_system.v(257): object \"IORDATA\" assigned a value but never read" {  } { { "../code/cmsdk_mcu_system.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731561 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORTEXM0INTEGRATION cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration " "Elaborating entity \"CORTEXM0INTEGRATION\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration\"" {  } { { "../code/cmsdk_mcu_system.v" "u_cortexm0integration" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731563 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_msp CORTEXM0INTEGRATION.v(117) " "Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(117): object \"cm0_msp\" assigned a value but never read" {  } { { "../code/CORTEXM0INTEGRATION.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731565 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_psp CORTEXM0INTEGRATION.v(118) " "Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(118): object \"cm0_psp\" assigned a value but never read" {  } { { "../code/CORTEXM0INTEGRATION.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731565 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_pc CORTEXM0INTEGRATION.v(120) " "Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(120): object \"cm0_pc\" assigned a value but never read" {  } { { "../code/CORTEXM0INTEGRATION.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731565 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_xpsr CORTEXM0INTEGRATION.v(121) " "Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(121): object \"cm0_xpsr\" assigned a value but never read" {  } { { "../code/CORTEXM0INTEGRATION.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731565 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_control CORTEXM0INTEGRATION.v(122) " "Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(122): object \"cm0_control\" assigned a value but never read" {  } { { "../code/CORTEXM0INTEGRATION.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731565 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_primask CORTEXM0INTEGRATION.v(123) " "Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(123): object \"cm0_primask\" assigned a value but never read" {  } { { "../code/CORTEXM0INTEGRATION.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731565 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortexm0ds_logic cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration\|cortexm0ds_logic:u_logic " "Elaborating entity \"cortexm0ds_logic\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration\|cortexm0ds_logic:u_logic\"" {  } { { "../code/CORTEXM0INTEGRATION.v" "u_logic" { Text "D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731566 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "K5epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"K5epw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731602 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H6epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"H6epw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731602 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E7epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"E7epw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731602 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B8epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"B8epw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731602 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y8epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"Y8epw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731602 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V9epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"V9epw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731602 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Saepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Saepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731602 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pbepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Pbepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731602 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mcepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Mcepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731602 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jdepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Jdepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731602 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Heepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Heepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731602 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ffepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Ffepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731602 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dgepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Dgepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731602 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bhepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Bhepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731602 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zhepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Zhepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xiepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Xiepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vjepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Vjepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tkepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Tkepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rlepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Rlepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pmepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Pmepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nnepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Nnepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Loepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Loepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jpepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Jpepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hqepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Hqepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Frepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Frepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dsepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Dsepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Btepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Btepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ztepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Ztepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xuepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Xuepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vvepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Vvepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Twepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Twepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rxepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Rxepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pyepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Pyepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nzepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Nzepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L0fpw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"L0fpw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "J1fpw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"J1fpw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm0ds_logic.v(3109) " "Verilog HDL assignment warning at cortexm0ds_logic.v(3109): truncated value with size 33 to match size of target (10)" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 3109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568270731603 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_addr_decode cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_addr_decode:u_addr_decode " "Elaborating entity \"cmsdk_mcu_addr_decode\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_addr_decode:u_addr_decode\"" {  } { { "../code/cmsdk_mcu_system.v" "u_addr_decode" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_slave_mux cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus " "Elaborating entity \"cmsdk_ahb_slave_mux\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus\"" {  } { { "../code/cmsdk_mcu_system.v" "u_ahb_slave_mux_sys_bus" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_default_slave cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_default_slave:u_ahb_default_slave_1 " "Elaborating entity \"cmsdk_ahb_default_slave\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_default_slave:u_ahb_default_slave_1\"" {  } { { "../code/cmsdk_mcu_system.v" "u_ahb_default_slave_1" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_cs_rom_table cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_cs_rom_table:u_system_rom_table " "Elaborating entity \"cmsdk_ahb_cs_rom_table\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_cs_rom_table:u_system_rom_table\"" {  } { { "../code/cmsdk_mcu_system.v" "u_system_rom_table" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731615 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused cmsdk_ahb_cs_rom_table.v(172) " "Verilog HDL or VHDL warning at cmsdk_ahb_cs_rom_table.v(172): object \"unused\" assigned a value but never read" {  } { { "../code/cmsdk_ahb_cs_rom_table.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_cs_rom_table.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568270731616 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_cs_rom_table:u_system_rom_table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_sysctrl cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl " "Elaborating entity \"cmsdk_mcu_sysctrl\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl\"" {  } { { "../code/cmsdk_mcu_system.v" "u_cmsdk_mcu_sysctrl" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_gpio cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0 " "Elaborating entity \"cmsdk_ahb_gpio\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0\"" {  } { { "../code/cmsdk_mcu_system.v" "u_ahb_gpio_0" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_iop cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0\|cmsdk_ahb_to_iop:u_ahb_to_gpio " "Elaborating entity \"cmsdk_ahb_to_iop\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0\|cmsdk_ahb_to_iop:u_ahb_to_gpio\"" {  } { { "../code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" "u_ahb_to_gpio" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_iop_gpio cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0\|cmsdk_iop_gpio:u_iop_gpio " "Elaborating entity \"cmsdk_iop_gpio\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0\|cmsdk_iop_gpio:u_iop_gpio\"" {  } { { "../code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" "u_iop_gpio" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_gpio cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_1 " "Elaborating entity \"cmsdk_ahb_gpio\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_1\"" {  } { { "../code/cmsdk_mcu_system.v" "u_ahb_gpio_1" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_iop_gpio cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_1\|cmsdk_iop_gpio:u_iop_gpio " "Elaborating entity \"cmsdk_iop_gpio\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_1\|cmsdk_iop_gpio:u_iop_gpio\"" {  } { { "../code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" "u_iop_gpio" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_subsystem cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem " "Elaborating entity \"cmsdk_apb_subsystem\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\"" {  } { { "../code/cmsdk_mcu_system.v" "u_apb_subsystem" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_ahb_to_apb:u_ahb_to_apb " "Elaborating entity \"cmsdk_ahb_to_apb\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_ahb_to_apb:u_ahb_to_apb\"" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" "u_ahb_to_apb" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_slave_mux cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_slave_mux:u_apb_slave_mux " "Elaborating entity \"cmsdk_apb_slave_mux\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_slave_mux:u_apb_slave_mux\"" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" "u_apb_slave_mux" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_timer cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0 " "Elaborating entity \"cmsdk_apb_timer\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0\"" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" "gen_apb_timer_0.u_apb_timer_0" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_dualtimers cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2 " "Elaborating entity \"cmsdk_apb_dualtimers\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2\"" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" "gen_apb_dualtimers_2.u_apb_dualtimers_2" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_dualtimers_frc cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2\|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1 " "Elaborating entity \"cmsdk_apb_dualtimers_frc\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2\|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1\"" {  } { { "../code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v" "u_apb_timer_frc_1" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_watchdog cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog " "Elaborating entity \"cmsdk_apb_watchdog\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog\"" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" "gen_apb_watchdog.u_apb_watchdog" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_watchdog_frc cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog\|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc " "Elaborating entity \"cmsdk_apb_watchdog_frc\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog\|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc\"" {  } { { "../code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v" "u_apb_watchdog_frc" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_uart cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0 " "Elaborating entity \"cmsdk_apb_uart\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0\"" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" "gen_apb_uart_0.u_apb_uart_0" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_test_slave cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave " "Elaborating entity \"cmsdk_apb_test_slave\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave\"" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" "gen_apb_test_slave.u_apb_test_slave" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_stclkctrl cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl " "Elaborating entity \"cmsdk_mcu_stclkctrl\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl\"" {  } { { "../code/cmsdk_mcu_system.v" "u_cmsdk_mcu_stclkctrl" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 cmsdk_mcu_stclkctrl.v(52) " "Verilog HDL assignment warning at cmsdk_mcu_stclkctrl.v(52): truncated value with size 32 to match size of target (18)" {  } { { "../code/cmsdk_mcu_stclkctrl.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_stclkctrl.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568270731687 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_rom cmsdk_ahb_rom:u_ahb_rom " "Elaborating entity \"cmsdk_ahb_rom\" for hierarchy \"cmsdk_ahb_rom:u_ahb_rom\"" {  } { { "../code/cmsdk_mcu.v" "u_ahb_rom" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_sram cmsdk_ahb_rom:u_ahb_rom\|cmsdk_ahb_to_sram:u_ahb_to_sram " "Elaborating entity \"cmsdk_ahb_to_sram\" for hierarchy \"cmsdk_ahb_rom:u_ahb_rom\|cmsdk_ahb_to_sram:u_ahb_to_sram\"" {  } { { "../code/cmsdk_ahb_rom.v" "u_ahb_to_sram" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_rom.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_fpga_sram cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom " "Elaborating entity \"cmsdk_fpga_sram\" for hierarchy \"cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\"" {  } { { "../code/cmsdk_ahb_rom.v" "u_fpga_rom" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_rom.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_ram cmsdk_ahb_ram:u_ahb_ram " "Elaborating entity \"cmsdk_ahb_ram\" for hierarchy \"cmsdk_ahb_ram:u_ahb_ram\"" {  } { { "../code/cmsdk_mcu.v" "u_ahb_ram" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_pin_mux cmsdk_mcu_pin_mux:u_pin_mux " "Elaborating entity \"cmsdk_mcu_pin_mux\" for hierarchy \"cmsdk_mcu_pin_mux:u_pin_mux\"" {  } { { "../code/cmsdk_mcu.v" "u_pin_mux" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270731703 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|BRAM0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|BRAM0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|BRAM1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|BRAM1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|BRAM2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|BRAM2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|BRAM3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|BRAM3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\|BRAM0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\|BRAM0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\|BRAM1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\|BRAM1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\|BRAM2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\|BRAM2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\|BRAM3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\|BRAM3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568270739135 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1568270739135 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1568270739135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|altsyncram:BRAM0_rtl_0 " "Elaborated megafunction instantiation \"cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|altsyncram:BRAM0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270739209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|altsyncram:BRAM0_rtl_0 " "Instantiated megafunction \"cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|altsyncram:BRAM0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568270739209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568270739209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568270739209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568270739209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568270739209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568270739209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568270739209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568270739209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568270739209 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568270739209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pa1 " "Found entity 1: altsyncram_5pa1" {  } { { "db/altsyncram_5pa1.tdf" "" { Text "D:/Project/FPGA/project/20190912DSM0/prj/db/altsyncram_5pa1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270739266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270739266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/Project/FPGA/project/20190912DSM0/prj/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270739318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270739318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "D:/Project/FPGA/project/20190912DSM0/prj/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270739369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270739369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "D:/Project/FPGA/project/20190912DSM0/prj/db/mux_lfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568270739421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270739421 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1568270739692 ""}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "cmsdk_mcu_pin_mux:u_pin_mux\|TDO TDO " "Reduced fanout from the always-enabled open-drain buffer \"cmsdk_mcu_pin_mux:u_pin_mux\|TDO\" to the output pin \"TDO\" to GND" {  } { { "../code/cmsdk_mcu_pin_mux.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_pin_mux.v" 79 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 1 1568270741868 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Analysis & Synthesis" 0 1 1568270741868 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "../code/cmsdk_mcu.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568270745485 "|cmsdk_mcu|TDO"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1568270745485 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568270745802 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "134 " "134 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1568270755373 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/FPGA/project/20190912DSM0/prj/output_files/cmsdk_mcu.map.smsg " "Generated suppressed messages file D:/Project/FPGA/project/20190912DSM0/prj/output_files/cmsdk_mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270755623 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568270756057 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568270756057 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nTRST " "No output dependent on input pin \"nTRST\"" {  } { { "../code/cmsdk_mcu.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568270756616 "|cmsdk_mcu|nTRST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "../code/cmsdk_mcu.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568270756616 "|cmsdk_mcu|TDI"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1568270756616 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7095 " "Implemented 7095 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568270756638 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568270756638 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1568270756638 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6925 " "Implemented 6925 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568270756638 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1568270756638 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1568270756638 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568270756638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568270756695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 14:45:56 2019 " "Processing ended: Thu Sep 12 14:45:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568270756695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568270756695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568270756695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568270756695 ""}
