<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4a › setup-sh7780.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>setup-sh7780.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH7780 Setup</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2006  Paul Mundt</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/serial.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/serial_sci.h&gt;</span>
<span class="cp">#include &lt;linux/sh_dma.h&gt;</span>
<span class="cp">#include &lt;linux/sh_timer.h&gt;</span>
<span class="cp">#include &lt;linux/sh_intc.h&gt;</span>
<span class="cp">#include &lt;cpu/dma-register.h&gt;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xffe00000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span> <span class="o">|</span> <span class="n">SCSCR_CKE1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x700</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">regtype</span>	<span class="o">=</span> <span class="n">SCIx_SH4_SCIF_FIFODATA_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xffe10000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span> <span class="o">|</span> <span class="n">SCSCR_CKE1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xb80</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">regtype</span>	<span class="o">=</span> <span class="n">SCIx_SH4_SCIF_FIFODATA_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd80008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd80013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x580</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu0_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clocksource_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd80014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd8001f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x5a0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu1_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu2_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd80020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd8002f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x5c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu2_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu2_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu3_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu3_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffdc0008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffdc0013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xe00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu3_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu3_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu3_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu3_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu4_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu4_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffdc0014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffdc001f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xe20</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu4_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu4_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu4_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu4_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu5_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu5_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffdc0020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffdc002b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xe40</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu5_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu5_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu5_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu5_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">rtc_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffe80000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffe80000</span> <span class="o">+</span> <span class="mh">0x58</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* Shared Period/Carry/Alarm IRQ */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x480</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">rtc_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-rtc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rtc_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">rtc_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DMA */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sh_dmae_channel</span> <span class="n">sh7780_dmae0_channels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x50</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x60</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sh_dmae_channel</span> <span class="n">sh7780_dmae1_channels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x50</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x60</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ts_shift</span><span class="p">[]</span> <span class="o">=</span> <span class="n">TS_SHIFT</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_dmae_pdata</span> <span class="n">dma0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel</span>	<span class="o">=</span> <span class="n">sh7780_dmae0_channels</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channel_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7780_dmae0_channels</span><span class="p">),</span>
	<span class="p">.</span><span class="n">ts_low_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_low_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift</span>	<span class="o">=</span> <span class="n">ts_shift</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ts_shift</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dmaor_init</span>	<span class="o">=</span> <span class="n">DMAOR_INIT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_dmae_pdata</span> <span class="n">dma1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel</span>	<span class="o">=</span> <span class="n">sh7780_dmae1_channels</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channel_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7780_dmae1_channels</span><span class="p">),</span>
	<span class="p">.</span><span class="n">ts_low_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_low_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift</span>	<span class="o">=</span> <span class="n">ts_shift</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ts_shift</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dmaor_init</span>	<span class="o">=</span> <span class="n">DMAOR_INIT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sh7780_dmae0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* Channel registers and DMAOR */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfc808020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfc80808f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* DMARSx */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfc809000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfc80900b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Real DMA error vector is 0x6c0, and channel</span>
<span class="cm">		 * vectors are 0x640-0x6a0, 0x780-0x7a0</span>
<span class="cm">		 */</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;error_irq&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x640</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x640</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span> <span class="o">|</span> <span class="n">IORESOURCE_IRQ_SHAREABLE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sh7780_dmae1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* Channel registers and DMAOR */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfc818020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfc81808f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* DMAC1 has no DMARS */</span>
	<span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Real DMA error vector is 0x6c0, and channel</span>
<span class="cm">		 * vectors are 0x7c0-0x7e0, 0xd80-0xde0</span>
<span class="cm">		 */</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;error_irq&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span> <span class="o">|</span> <span class="n">IORESOURCE_IRQ_SHAREABLE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dma0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;sh-dma-engine&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>             <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">sh7780_dmae0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7780_dmae0_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dev</span>            <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dma0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dma1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-dma-engine&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">sh7780_dmae1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7780_dmae1_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dma1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7780_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">scif0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu5_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">rtc_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dma0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dma1_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sh7780_devices_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_add_devices</span><span class="p">(</span><span class="n">sh7780_devices</span><span class="p">,</span>
				    <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7780_devices</span><span class="p">));</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">sh7780_devices_setup</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7780_early_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">scif0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu5_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_early_device_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mach_is_sh2007</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">scif0_platform_data</span><span class="p">.</span><span class="n">scscr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SCSCR_CKE1</span><span class="p">;</span>
		<span class="n">scif0_platform_data</span><span class="p">.</span><span class="n">scbrr_algo_id</span> <span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">;</span>
		<span class="n">scif1_platform_data</span><span class="p">.</span><span class="n">scscr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SCSCR_CKE1</span><span class="p">;</span>
		<span class="n">scif1_platform_data</span><span class="p">.</span><span class="n">scbrr_algo_id</span> <span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">early_platform_add_devices</span><span class="p">(</span><span class="n">sh7780_early_devices</span><span class="p">,</span>
				   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7780_early_devices</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">UNUSED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="cm">/* interrupt sources */</span>

	<span class="n">IRL_LLLL</span><span class="p">,</span> <span class="n">IRL_LLLH</span><span class="p">,</span> <span class="n">IRL_LLHL</span><span class="p">,</span> <span class="n">IRL_LLHH</span><span class="p">,</span>
	<span class="n">IRL_LHLL</span><span class="p">,</span> <span class="n">IRL_LHLH</span><span class="p">,</span> <span class="n">IRL_LHHL</span><span class="p">,</span> <span class="n">IRL_LHHH</span><span class="p">,</span>
	<span class="n">IRL_HLLL</span><span class="p">,</span> <span class="n">IRL_HLLH</span><span class="p">,</span> <span class="n">IRL_HLHL</span><span class="p">,</span> <span class="n">IRL_HLHH</span><span class="p">,</span>
	<span class="n">IRL_HHLL</span><span class="p">,</span> <span class="n">IRL_HHLH</span><span class="p">,</span> <span class="n">IRL_HHHL</span><span class="p">,</span>

	<span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span><span class="p">,</span>
	<span class="n">RTC</span><span class="p">,</span> <span class="n">WDT</span><span class="p">,</span> <span class="n">TMU0</span><span class="p">,</span> <span class="n">TMU1</span><span class="p">,</span> <span class="n">TMU2</span><span class="p">,</span> <span class="n">TMU2_TICPI</span><span class="p">,</span>
	<span class="n">HUDI</span><span class="p">,</span> <span class="n">DMAC0</span><span class="p">,</span> <span class="n">SCIF0</span><span class="p">,</span> <span class="n">DMAC1</span><span class="p">,</span> <span class="n">CMT</span><span class="p">,</span> <span class="n">HAC</span><span class="p">,</span>
	<span class="n">PCISERR</span><span class="p">,</span> <span class="n">PCIINTA</span><span class="p">,</span> <span class="n">PCIINTB</span><span class="p">,</span> <span class="n">PCIINTC</span><span class="p">,</span> <span class="n">PCIINTD</span><span class="p">,</span> <span class="n">PCIC5</span><span class="p">,</span>
	<span class="n">SCIF1</span><span class="p">,</span> <span class="n">SIOF</span><span class="p">,</span> <span class="n">HSPI</span><span class="p">,</span> <span class="n">MMCIF</span><span class="p">,</span> <span class="n">TMU3</span><span class="p">,</span> <span class="n">TMU4</span><span class="p">,</span> <span class="n">TMU5</span><span class="p">,</span> <span class="n">SSI</span><span class="p">,</span> <span class="n">FLCTL</span><span class="p">,</span>	<span class="n">GPIO</span><span class="p">,</span>

	<span class="cm">/* interrupt groups */</span>

	<span class="n">TMU012</span><span class="p">,</span>	<span class="n">TMU345</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RTC</span><span class="p">,</span> <span class="mh">0x480</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RTC</span><span class="p">,</span> <span class="mh">0x4a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RTC</span><span class="p">,</span> <span class="mh">0x4c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">WDT</span><span class="p">,</span> <span class="mh">0x560</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU0</span><span class="p">,</span> <span class="mh">0x580</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU1</span><span class="p">,</span> <span class="mh">0x5a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU2</span><span class="p">,</span> <span class="mh">0x5c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU2_TICPI</span><span class="p">,</span> <span class="mh">0x5e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HUDI</span><span class="p">,</span> <span class="mh">0x600</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0</span><span class="p">,</span> <span class="mh">0x640</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0</span><span class="p">,</span> <span class="mh">0x660</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0</span><span class="p">,</span> <span class="mh">0x680</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0</span><span class="p">,</span> <span class="mh">0x6a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0</span><span class="p">,</span> <span class="mh">0x6c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF0</span><span class="p">,</span> <span class="mh">0x700</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF0</span><span class="p">,</span> <span class="mh">0x720</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF0</span><span class="p">,</span> <span class="mh">0x740</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF0</span><span class="p">,</span> <span class="mh">0x760</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0</span><span class="p">,</span> <span class="mh">0x780</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0</span><span class="p">,</span> <span class="mh">0x7a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1</span><span class="p">,</span> <span class="mh">0x7c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1</span><span class="p">,</span> <span class="mh">0x7e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT</span><span class="p">,</span> <span class="mh">0x900</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HAC</span><span class="p">,</span> <span class="mh">0x980</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCISERR</span><span class="p">,</span> <span class="mh">0xa00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIINTA</span><span class="p">,</span> <span class="mh">0xa20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIINTB</span><span class="p">,</span> <span class="mh">0xa40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIINTC</span><span class="p">,</span> <span class="mh">0xa60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIINTD</span><span class="p">,</span> <span class="mh">0xa80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIC5</span><span class="p">,</span> <span class="mh">0xaa0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIC5</span><span class="p">,</span> <span class="mh">0xac0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIC5</span><span class="p">,</span> <span class="mh">0xae0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIC5</span><span class="p">,</span> <span class="mh">0xb00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIC5</span><span class="p">,</span> <span class="mh">0xb20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF1</span><span class="p">,</span> <span class="mh">0xb80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF1</span><span class="p">,</span> <span class="mh">0xba0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF1</span><span class="p">,</span> <span class="mh">0xbc0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF1</span><span class="p">,</span> <span class="mh">0xbe0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SIOF</span><span class="p">,</span> <span class="mh">0xc00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HSPI</span><span class="p">,</span> <span class="mh">0xc80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MMCIF</span><span class="p">,</span> <span class="mh">0xd00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MMCIF</span><span class="p">,</span> <span class="mh">0xd20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MMCIF</span><span class="p">,</span> <span class="mh">0xd40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MMCIF</span><span class="p">,</span> <span class="mh">0xd60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1</span><span class="p">,</span> <span class="mh">0xd80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1</span><span class="p">,</span> <span class="mh">0xda0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1</span><span class="p">,</span> <span class="mh">0xdc0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1</span><span class="p">,</span> <span class="mh">0xde0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU3</span><span class="p">,</span> <span class="mh">0xe00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU4</span><span class="p">,</span> <span class="mh">0xe20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU5</span><span class="p">,</span> <span class="mh">0xe40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SSI</span><span class="p">,</span> <span class="mh">0xe80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL</span><span class="p">,</span> <span class="mh">0xf00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL</span><span class="p">,</span> <span class="mh">0xf20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL</span><span class="p">,</span> <span class="mh">0xf40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL</span><span class="p">,</span> <span class="mh">0xf60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GPIO</span><span class="p">,</span> <span class="mh">0xf80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GPIO</span><span class="p">,</span> <span class="mh">0xfa0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GPIO</span><span class="p">,</span> <span class="mh">0xfc0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GPIO</span><span class="p">,</span> <span class="mh">0xfe0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_group</span> <span class="n">groups</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">TMU012</span><span class="p">,</span> <span class="n">TMU0</span><span class="p">,</span> <span class="n">TMU1</span><span class="p">,</span> <span class="n">TMU2</span><span class="p">,</span> <span class="n">TMU2_TICPI</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">TMU345</span><span class="p">,</span> <span class="n">TMU3</span><span class="p">,</span> <span class="n">TMU4</span><span class="p">,</span> <span class="n">TMU5</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">mask_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xffd40038</span><span class="p">,</span> <span class="mh">0xffd4003c</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INT2MSKR / INT2MSKCR */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">GPIO</span><span class="p">,</span> <span class="n">FLCTL</span><span class="p">,</span>
	    <span class="n">SSI</span><span class="p">,</span> <span class="n">MMCIF</span><span class="p">,</span> <span class="n">HSPI</span><span class="p">,</span> <span class="n">SIOF</span><span class="p">,</span> <span class="n">PCIC5</span><span class="p">,</span> <span class="n">PCIINTD</span><span class="p">,</span> <span class="n">PCIINTC</span><span class="p">,</span> <span class="n">PCIINTB</span><span class="p">,</span>
	    <span class="n">PCIINTA</span><span class="p">,</span> <span class="n">PCISERR</span><span class="p">,</span> <span class="n">HAC</span><span class="p">,</span> <span class="n">CMT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DMAC1</span><span class="p">,</span> <span class="n">DMAC0</span><span class="p">,</span>
	    <span class="n">HUDI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">WDT</span><span class="p">,</span> <span class="n">SCIF1</span><span class="p">,</span> <span class="n">SCIF0</span><span class="p">,</span> <span class="n">RTC</span><span class="p">,</span> <span class="n">TMU345</span><span class="p">,</span> <span class="n">TMU012</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_prio_reg</span> <span class="n">prio_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xffd40000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI0 */</span> <span class="p">{</span> <span class="n">TMU0</span><span class="p">,</span> <span class="n">TMU1</span><span class="p">,</span>
						 <span class="n">TMU2</span><span class="p">,</span> <span class="n">TMU2_TICPI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd40004</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI1 */</span> <span class="p">{</span> <span class="n">TMU3</span><span class="p">,</span> <span class="n">TMU4</span><span class="p">,</span> <span class="n">TMU5</span><span class="p">,</span> <span class="n">RTC</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd40008</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI2 */</span> <span class="p">{</span> <span class="n">SCIF0</span><span class="p">,</span> <span class="n">SCIF1</span><span class="p">,</span> <span class="n">WDT</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd4000c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI3 */</span> <span class="p">{</span> <span class="n">HUDI</span><span class="p">,</span> <span class="n">DMAC0</span><span class="p">,</span> <span class="n">DMAC1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd40010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI4 */</span> <span class="p">{</span> <span class="n">CMT</span><span class="p">,</span> <span class="n">HAC</span><span class="p">,</span>
						 <span class="n">PCISERR</span><span class="p">,</span> <span class="n">PCIINTA</span><span class="p">,</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd40014</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI5 */</span> <span class="p">{</span> <span class="n">PCIINTB</span><span class="p">,</span> <span class="n">PCIINTC</span><span class="p">,</span>
						 <span class="n">PCIINTD</span><span class="p">,</span> <span class="n">PCIC5</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd40018</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI6 */</span> <span class="p">{</span> <span class="n">SIOF</span><span class="p">,</span> <span class="n">HSPI</span><span class="p">,</span> <span class="n">MMCIF</span><span class="p">,</span> <span class="n">SSI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd4001c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI7 */</span> <span class="p">{</span> <span class="n">FLCTL</span><span class="p">,</span> <span class="n">GPIO</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc</span><span class="p">,</span> <span class="s">&quot;sh7780&quot;</span><span class="p">,</span> <span class="n">vectors</span><span class="p">,</span> <span class="n">groups</span><span class="p">,</span>
			 <span class="n">mask_registers</span><span class="p">,</span> <span class="n">prio_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="cm">/* Support for external interrupt pins in IRQ mode */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">irq_vectors</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ0</span><span class="p">,</span> <span class="mh">0x240</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ1</span><span class="p">,</span> <span class="mh">0x280</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ2</span><span class="p">,</span> <span class="mh">0x2c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ3</span><span class="p">,</span> <span class="mh">0x300</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ4</span><span class="p">,</span> <span class="mh">0x340</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ5</span><span class="p">,</span> <span class="mh">0x380</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ6</span><span class="p">,</span> <span class="mh">0x3c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ7</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">irq_mask_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xffd00044</span><span class="p">,</span> <span class="mh">0xffd00064</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INTMSK0 / INTMSKCLR0 */</span>
	  <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_prio_reg</span> <span class="n">irq_prio_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xffd00010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* INTPRI */</span> <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span>
					       <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_sense_reg</span> <span class="n">irq_sense_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xffd0001c</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="cm">/* ICR1 */</span>   <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span>
					    <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">irq_ack_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xffd00024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INTREQ */</span>
	  <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC_ACK</span><span class="p">(</span><span class="n">intc_irq_desc</span><span class="p">,</span> <span class="s">&quot;sh7780-irq&quot;</span><span class="p">,</span> <span class="n">irq_vectors</span><span class="p">,</span>
			     <span class="nb">NULL</span><span class="p">,</span> <span class="n">irq_mask_registers</span><span class="p">,</span> <span class="n">irq_prio_registers</span><span class="p">,</span>
			     <span class="n">irq_sense_registers</span><span class="p">,</span> <span class="n">irq_ack_registers</span><span class="p">);</span>

<span class="cm">/* External interrupt pins in IRL mode */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">irl_vectors</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_LLLL</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_LLLH</span><span class="p">,</span> <span class="mh">0x220</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_LLHL</span><span class="p">,</span> <span class="mh">0x240</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_LLHH</span><span class="p">,</span> <span class="mh">0x260</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_LHLL</span><span class="p">,</span> <span class="mh">0x280</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_LHLH</span><span class="p">,</span> <span class="mh">0x2a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_LHHL</span><span class="p">,</span> <span class="mh">0x2c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_LHHH</span><span class="p">,</span> <span class="mh">0x2e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_HLLL</span><span class="p">,</span> <span class="mh">0x300</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_HLLH</span><span class="p">,</span> <span class="mh">0x320</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_HLHL</span><span class="p">,</span> <span class="mh">0x340</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_HLHH</span><span class="p">,</span> <span class="mh">0x360</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_HHLL</span><span class="p">,</span> <span class="mh">0x380</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_HHLH</span><span class="p">,</span> <span class="mh">0x3a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_HHHL</span><span class="p">,</span> <span class="mh">0x3c0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">irl3210_mask_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xffd40080</span><span class="p">,</span> <span class="mh">0xffd40084</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INTMSK2 / INTMSKCLR2 */</span>
	  <span class="p">{</span> <span class="n">IRL_LLLL</span><span class="p">,</span> <span class="n">IRL_LLLH</span><span class="p">,</span> <span class="n">IRL_LLHL</span><span class="p">,</span> <span class="n">IRL_LLHH</span><span class="p">,</span>
	    <span class="n">IRL_LHLL</span><span class="p">,</span> <span class="n">IRL_LHLH</span><span class="p">,</span> <span class="n">IRL_LHHL</span><span class="p">,</span> <span class="n">IRL_LHHH</span><span class="p">,</span>
	    <span class="n">IRL_HLLL</span><span class="p">,</span> <span class="n">IRL_HLLH</span><span class="p">,</span> <span class="n">IRL_HLHL</span><span class="p">,</span> <span class="n">IRL_HLHH</span><span class="p">,</span>
	    <span class="n">IRL_HHLL</span><span class="p">,</span> <span class="n">IRL_HHLH</span><span class="p">,</span> <span class="n">IRL_HHHL</span><span class="p">,</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">irl7654_mask_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xffd40080</span><span class="p">,</span> <span class="mh">0xffd40084</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INTMSK2 / INTMSKCLR2 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">IRL_LLLL</span><span class="p">,</span> <span class="n">IRL_LLLH</span><span class="p">,</span> <span class="n">IRL_LLHL</span><span class="p">,</span> <span class="n">IRL_LLHH</span><span class="p">,</span>
	    <span class="n">IRL_LHLL</span><span class="p">,</span> <span class="n">IRL_LHLH</span><span class="p">,</span> <span class="n">IRL_LHHL</span><span class="p">,</span> <span class="n">IRL_LHHH</span><span class="p">,</span>
	    <span class="n">IRL_HLLL</span><span class="p">,</span> <span class="n">IRL_HLLH</span><span class="p">,</span> <span class="n">IRL_HLHL</span><span class="p">,</span> <span class="n">IRL_HLHH</span><span class="p">,</span>
	    <span class="n">IRL_HHLL</span><span class="p">,</span> <span class="n">IRL_HHLH</span><span class="p">,</span> <span class="n">IRL_HHHL</span><span class="p">,</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_irl7654_desc</span><span class="p">,</span> <span class="s">&quot;sh7780-irl7654&quot;</span><span class="p">,</span> <span class="n">irl_vectors</span><span class="p">,</span>
			 <span class="nb">NULL</span><span class="p">,</span> <span class="n">irl7654_mask_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_irl3210_desc</span><span class="p">,</span> <span class="s">&quot;sh7780-irl3210&quot;</span><span class="p">,</span> <span class="n">irl_vectors</span><span class="p">,</span>
			 <span class="nb">NULL</span><span class="p">,</span> <span class="n">irl3210_mask_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="cp">#define INTC_ICR0	0xffd00000</span>
<span class="cp">#define INTC_INTMSK0	0xffd00044</span>
<span class="cp">#define INTC_INTMSK1	0xffd00048</span>
<span class="cp">#define INTC_INTMSK2	0xffd40080</span>
<span class="cp">#define INTC_INTMSKCLR1	0xffd00068</span>
<span class="cp">#define INTC_INTMSKCLR2	0xffd40084</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* disable IRQ7-0 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xff000000</span><span class="p">,</span> <span class="n">INTC_INTMSK0</span><span class="p">);</span>

	<span class="cm">/* disable IRL3-0 + IRL7-4 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xc0000000</span><span class="p">,</span> <span class="n">INTC_INTMSK1</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xfffefffe</span><span class="p">,</span> <span class="n">INTC_INTMSK2</span><span class="p">);</span>

	<span class="cm">/* select IRL mode for IRL3-0 + IRL7-4 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">INTC_ICR0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x00c00000</span><span class="p">,</span> <span class="n">INTC_ICR0</span><span class="p">);</span>

	<span class="cm">/* disable holding function, ie enable &quot;SH-4 Mode&quot; */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">INTC_ICR0</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00200000</span><span class="p">,</span> <span class="n">INTC_ICR0</span><span class="p">);</span>

	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup_pins</span><span class="p">(</span><span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRQ</span>:
		<span class="cm">/* select IRQ mode for IRL3-0 + IRL7-4 */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">INTC_ICR0</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00c00000</span><span class="p">,</span> <span class="n">INTC_ICR0</span><span class="p">);</span>
		<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_irq_desc</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRL7654</span>:
		<span class="cm">/* enable IRL7-4 but don&#39;t provide any masking */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x40000000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR1</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x0000fffe</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRL3210</span>:
		<span class="cm">/* enable IRL0-3 but don&#39;t provide any masking */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x80000000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR1</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xfffe0000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRL7654_MASK</span>:
		<span class="cm">/* enable IRL7-4 and mask using cpu intc controller */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x40000000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR1</span><span class="p">);</span>
		<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_irl7654_desc</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRL3210_MASK</span>:
		<span class="cm">/* enable IRL0-3 and mask using cpu intc controller */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x80000000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR1</span><span class="p">);</span>
		<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_irl3210_desc</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
