MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
L2 Cache: replacing line at idx:0 way:0 due to conflicting address:0
IF: Memory stall during fetch at PC 0x0

CYCLE 0
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 58 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 1
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 57 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 2
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 56 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 3
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 55 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 4
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 54 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 5
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 53 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 6
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 52 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 7
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 51 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 8
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 50 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 9
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 49 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 10
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 48 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 11
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 47 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 12
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 46 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 13
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 45 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 14
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 44 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 15
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 43 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 16
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 42 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 17
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 41 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 18
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 40 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 19
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 39 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 20
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 38 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 21
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 37 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 22
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 36 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 23
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 35 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 24
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 34 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 25
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 33 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 26
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 32 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 27
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 31 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 28
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 30 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 29
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 29 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 30
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 28 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 31
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 27 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 32
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 26 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 33
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 25 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 34
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 24 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 35
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 23 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 36
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 22 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 37
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 21 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 38
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 20 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 39
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 19 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 40
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 18 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 41
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 17 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 42
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 16 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 43
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 15 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 44
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 14 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 45
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 13 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 46
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 12 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 47
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 11 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 48
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 10 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 49
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 9 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 50
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 8 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 51
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 7 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 52
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 6 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 53
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 5 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 54
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 4 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 55
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 3 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 56
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 2 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 57
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 1 cycles remaining to be serviced
MEM[0]: 20100005
MEM[1]: 20110005
MEM[2]: 2012012c
MEM[3]: 4020
MEM[4]: 110602a
MEM[5]: 1180000f
MEM[6]: 0
MEM[7]: 4820
IF: Memory stall during fetch at PC 0x0

CYCLE 58
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read hit): 537919493<-[0]
L1 Cache: replacing line at idx:0 way:0 due to conflicting address:0
IF: Memory stall during fetch at PC 0x0

CYCLE 59
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 537919493<-[0]
IF: Fetched instruction 0x20100005 from PC 0x0

CYCLE 60
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 537985029<-[4]
IF: Fetched instruction 0x20110005 from PC 0x4

CYCLE 61
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 538050860<-[8]
IF: Fetched instruction 0x2012012c from PC 0x8

CYCLE 62
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 16416<-[c]
IF: Fetched instruction 0x4020 from PC 0xc

CYCLE 63
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 5 to R[16]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 17850410<-[10]
IF: Fetched instruction 0x110602a from PC 0x10

CYCLE 64
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 5 to R[17]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 293601295<-[14]
IF: Fetched instruction 0x1180000f from PC 0x14

CYCLE 65
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 300 to R[18]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x18

CYCLE 66
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[8]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 18464<-[1c]
IF: Fetched instruction 0x4820 from PC 0x1c

CYCLE 67
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[12]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 20013098<-[20]
IF: Fetched instruction 0x131602a from PC 0x20

CYCLE 68
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 294191112<-[24]
IF: Fetched instruction 0x11890008 from PC 0x24

CYCLE 69
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[28]
IF: Fetched instruction 0x0 from PC 0x28

CYCLE 70
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[9]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 17387552<-[2c]
IF: Fetched instruction 0x1095020 from PC 0x2c

CYCLE 71
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[12]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 612672<-[30]
IF: Fetched instruction 0x95940 from PC 0x30

CYCLE 72
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 38492192<-[34]
IF: Fetched instruction 0x24b5820 from PC 0x34

CYCLE 73
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 2909405184<-[38]
IF: Fetched instruction 0xad6a0000 from PC 0x38

CYCLE 74
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[10]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 0
MEM_WRITE: 1
ALU_SRC: 1
REG_WRITE: 0
L1 Cache (read hit): 556335105<-[3c]
IF: Fetched instruction 0x21290001 from PC 0x3c

CYCLE 75
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[11]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
L2 Cache: replacing line at idx:1 way:0 due to conflicting address:40
IF: Memory stall during fetch at PC 0x40

CYCLE 76
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 300 to R[11]
L1 Cache (read miss) at address 12c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 58 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
L2 Cache: replacing line at idx:4 way:0 due to conflicting address:12c
Memory stall encountered. Stalling pipeline.

CYCLE 77
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 57 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 78
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 56 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 79
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 55 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 80
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 54 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 81
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 53 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 82
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 52 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 83
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 51 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 84
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 50 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 85
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 49 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 86
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 48 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 87
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 12c: 47 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 88
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 46 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 89
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 45 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 90
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 44 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 91
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 43 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 92
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 42 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 93
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 41 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 94
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 40 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 95
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 39 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 96
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 38 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 97
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 37 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 98
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 36 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 99
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 12c: 35 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 100
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 34 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 101
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 33 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 102
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 32 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 103
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 31 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 104
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 30 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 105
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 29 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 106
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 28 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 107
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 27 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 108
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 26 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 109
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 25 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 110
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 24 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 111
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 12c: 23 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 112
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 22 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 113
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 21 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 114
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 20 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 115
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 19 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 116
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 18 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 117
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 17 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 118
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 16 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 119
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 15 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 120
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 14 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 121
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 13 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 122
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 12 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 123
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 12c: 11 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 124
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 10 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 125
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 9 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 126
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 8 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 127
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 7 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 128
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 6 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 129
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 5 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 130
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 4 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 131
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 3 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 132
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 2 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 133
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 12c: 1 cycles remaining to be serviced
MEM[100]: 0
MEM[101]: 0
MEM[102]: 0
MEM[103]: 0
MEM[104]: 0
MEM[105]: 0
MEM[106]: 0
MEM[107]: 0
Memory stall encountered. Stalling pipeline.

CYCLE 134
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 12c: 1 cycles remaining to be serviced
L2 Cache (read hit): 0<-[12c]
L1 Cache: replacing line at idx:4 way:0 due to conflicting address:12c
Memory stall encountered. Stalling pipeline.

CYCLE 135
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 0<-[12c]
L1 Cache (write hit): [12c]<-0
L2 Cache (read hit): 268500983<-[40]
L1 Cache: replacing line at idx:1 way:0 due to conflicting address:40
IF: Memory stall during fetch at PC 0x40

CYCLE 136
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 11 cycles remaining to be serviced
L2 Cache (read hit): 268500983<-[40]
IF: Memory stall during fetch at PC 0x40

CYCLE 137
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[9]
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read hit): 268500983<-[40]
IF: Memory stall during fetch at PC 0x40

CYCLE 138
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 9 cycles remaining to be serviced
L2 Cache (read hit): 268500983<-[40]
IF: Memory stall during fetch at PC 0x40

CYCLE 139
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read hit): 268500983<-[40]
IF: Memory stall during fetch at PC 0x40

CYCLE 140
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 7 cycles remaining to be serviced
L2 Cache (read hit): 268500983<-[40]
IF: Memory stall during fetch at PC 0x40

CYCLE 141
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read hit): 268500983<-[40]
IF: Memory stall during fetch at PC 0x40

CYCLE 142
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 5 cycles remaining to be serviced
L2 Cache (read hit): 268500983<-[40]
IF: Memory stall during fetch at PC 0x40

CYCLE 143
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read hit): 268500983<-[40]
IF: Memory stall during fetch at PC 0x40

CYCLE 144
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 3 cycles remaining to be serviced
L2 Cache (read hit): 268500983<-[40]
IF: Memory stall during fetch at PC 0x40

CYCLE 145
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read hit): 268500983<-[40]
IF: Memory stall during fetch at PC 0x40

CYCLE 146
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 1 cycles remaining to be serviced
L2 Cache (read hit): 268500983<-[40]
IF: Memory stall during fetch at PC 0x40

CYCLE 147
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 268500983<-[40]
IF: Fetched instruction 0x1000fff7 from PC 0x40

CYCLE 148
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[44]
IF: Fetched instruction 0x0 from PC 0x44

CYCLE 149
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
EX: Branch taken to 0x20
L1 Cache (read hit): 20013098<-[20]
IF: Fetched instruction 0x131602a from PC 0x20

CYCLE 150
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 294191112<-[24]
IF: Fetched instruction 0x11890008 from PC 0x24

CYCLE 151
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[28]
IF: Fetched instruction 0x0 from PC 0x28

CYCLE 152
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
EX: Branch taken to 0x48
L1 Cache (read hit): 554172417<-[48]
IF: Fetched instruction 0x21080001 from PC 0x48

CYCLE 153
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[12]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 268500976<-[4c]
IF: Fetched instruction 0x1000fff0 from PC 0x4c

CYCLE 154
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[50]
IF: Fetched instruction 0x0 from PC 0x50

CYCLE 155
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
EX: Branch taken to 0x10
L1 Cache (read hit): 17850410<-[10]
IF: Fetched instruction 0x110602a from PC 0x10

CYCLE 156
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[8]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 293601295<-[14]
IF: Fetched instruction 0x1180000f from PC 0x14

CYCLE 157
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 1
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x18

CYCLE 158
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 1
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 18464<-[1c]
IF: Fetched instruction 0x4820 from PC 0x1c

CYCLE 159
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 1
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[12]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 20013098<-[20]
IF: Fetched instruction 0x131602a from PC 0x20

CYCLE 160
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 1
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 294191112<-[24]
IF: Fetched instruction 0x11890008 from PC 0x24

CYCLE 161
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 1
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[28]
IF: Fetched instruction 0x0 from PC 0x28

CYCLE 162
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 1
R[9]: 1
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[9]
EX: Branch taken to 0x48
L1 Cache (read hit): 554172417<-[48]
IF: Fetched instruction 0x21080001 from PC 0x48

CYCLE 163
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 1
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[12]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 268500976<-[4c]
IF: Fetched instruction 0x1000fff0 from PC 0x4c

CYCLE 164
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 1
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[50]
IF: Fetched instruction 0x0 from PC 0x50

CYCLE 165
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 1
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
EX: Branch taken to 0x10
L1 Cache (read hit): 17850410<-[10]
IF: Fetched instruction 0x110602a from PC 0x10

CYCLE 166
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 1
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 2 to R[8]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 293601295<-[14]
IF: Fetched instruction 0x1180000f from PC 0x14

CYCLE 167
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x18

CYCLE 168
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 18464<-[1c]
IF: Fetched instruction 0x4820 from PC 0x1c

CYCLE 169
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[12]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 20013098<-[20]
IF: Fetched instruction 0x131602a from PC 0x20

CYCLE 170
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 294191112<-[24]
IF: Fetched instruction 0x11890008 from PC 0x24

CYCLE 171
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[28]
IF: Fetched instruction 0x0 from PC 0x28

CYCLE 172
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[9]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 17387552<-[2c]
IF: Fetched instruction 0x1095020 from PC 0x2c

CYCLE 173
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[12]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 612672<-[30]
IF: Fetched instruction 0x95940 from PC 0x30

CYCLE 174
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 38492192<-[34]
IF: Fetched instruction 0x24b5820 from PC 0x34

CYCLE 175
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 2909405184<-[38]
IF: Fetched instruction 0xad6a0000 from PC 0x38

CYCLE 176
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 0
R[10]: 0
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 2 to R[10]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 0
MEM_WRITE: 1
ALU_SRC: 1
REG_WRITE: 0
L1 Cache (read hit): 556335105<-[3c]
IF: Fetched instruction 0x21290001 from PC 0x3c

CYCLE 177
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 0
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[11]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 268500983<-[40]
IF: Fetched instruction 0x1000fff7 from PC 0x40

CYCLE 178
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 0
R[10]: 2
R[11]: 0
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 300 to R[11]
L1 Cache (read hit): 0<-[12c]
L1 Cache (write hit): [12c]<-2
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[44]
IF: Fetched instruction 0x0 from PC 0x44

CYCLE 179
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 0
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
EX: Branch taken to 0x20
L1 Cache (read hit): 20013098<-[20]
IF: Fetched instruction 0x131602a from PC 0x20

CYCLE 180
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 0
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[9]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 294191112<-[24]
IF: Fetched instruction 0x11890008 from PC 0x24

CYCLE 181
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 1
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[28]
IF: Fetched instruction 0x0 from PC 0x28

CYCLE 182
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 1
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
EX: Branch taken to 0x48
L1 Cache (read hit): 554172417<-[48]
IF: Fetched instruction 0x21080001 from PC 0x48

CYCLE 183
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 1
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[12]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 268500976<-[4c]
IF: Fetched instruction 0x1000fff0 from PC 0x4c

CYCLE 184
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 1
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[50]
IF: Fetched instruction 0x0 from PC 0x50

CYCLE 185
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 1
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
EX: Branch taken to 0x10
L1 Cache (read hit): 17850410<-[10]
IF: Fetched instruction 0x110602a from PC 0x10

CYCLE 186
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2
R[9]: 1
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 3 to R[8]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 293601295<-[14]
IF: Fetched instruction 0x1180000f from PC 0x14

CYCLE 187
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 3
R[9]: 1
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x18

CYCLE 188
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 3
R[9]: 1
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 18464<-[1c]
IF: Fetched instruction 0x4820 from PC 0x1c

CYCLE 189
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 3
R[9]: 1
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[12]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 20013098<-[20]
IF: Fetched instruction 0x131602a from PC 0x20

CYCLE 190
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 3
R[9]: 1
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 294191112<-[24]
IF: Fetched instruction 0x11890008 from PC 0x24

CYCLE 191
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 3
R[9]: 1
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[28]
IF: Fetched instruction 0x0 from PC 0x28

CYCLE 192
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 3
R[9]: 1
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[9]
EX: Branch taken to 0x48
L1 Cache (read hit): 554172417<-[48]
IF: Fetched instruction 0x21080001 from PC 0x48

CYCLE 193
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 3
R[9]: 0
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[12]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 268500976<-[4c]
IF: Fetched instruction 0x1000fff0 from PC 0x4c

CYCLE 194
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 3
R[9]: 0
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[50]
IF: Fetched instruction 0x0 from PC 0x50

CYCLE 195
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 3
R[9]: 0
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
EX: Branch taken to 0x10
L1 Cache (read hit): 17850410<-[10]
IF: Fetched instruction 0x110602a from PC 0x10

CYCLE 196
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 3
R[9]: 0
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 4 to R[8]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 293601295<-[14]
IF: Fetched instruction 0x1180000f from PC 0x14

CYCLE 197
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 0
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x18

CYCLE 198
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 0
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 18464<-[1c]
IF: Fetched instruction 0x4820 from PC 0x1c

CYCLE 199
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 0
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[12]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 20013098<-[20]
IF: Fetched instruction 0x131602a from PC 0x20

CYCLE 200
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 0
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 294191112<-[24]
IF: Fetched instruction 0x11890008 from PC 0x24

CYCLE 201
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 0
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[28]
IF: Fetched instruction 0x0 from PC 0x28

CYCLE 202
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 0
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[9]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 17387552<-[2c]
IF: Fetched instruction 0x1095020 from PC 0x2c

CYCLE 203
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 0
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[12]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 612672<-[30]
IF: Fetched instruction 0x95940 from PC 0x30

CYCLE 204
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 0
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 38492192<-[34]
IF: Fetched instruction 0x24b5820 from PC 0x34

CYCLE 205
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 0
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 2909405184<-[38]
IF: Fetched instruction 0xad6a0000 from PC 0x38

CYCLE 206
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 0
R[10]: 2
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 4 to R[10]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 0
MEM_WRITE: 1
ALU_SRC: 1
REG_WRITE: 0
L1 Cache (read hit): 556335105<-[3c]
IF: Fetched instruction 0x21290001 from PC 0x3c

CYCLE 207
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 0
R[10]: 4
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[11]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 268500983<-[40]
IF: Fetched instruction 0x1000fff7 from PC 0x40

CYCLE 208
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 0
R[10]: 4
R[11]: 0
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 300 to R[11]
L1 Cache (read hit): 2<-[12c]
L1 Cache (write hit): [12c]<-4
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[44]
IF: Fetched instruction 0x0 from PC 0x44

CYCLE 209
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 0
R[10]: 4
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
EX: Branch taken to 0x20
L1 Cache (read hit): 20013098<-[20]
IF: Fetched instruction 0x131602a from PC 0x20

CYCLE 210
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 0
R[10]: 4
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[9]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 294191112<-[24]
IF: Fetched instruction 0x11890008 from PC 0x24

CYCLE 211
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 1
R[10]: 4
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[28]
IF: Fetched instruction 0x0 from PC 0x28

CYCLE 212
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 1
R[10]: 4
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
EX: Branch taken to 0x48
L1 Cache (read hit): 554172417<-[48]
IF: Fetched instruction 0x21080001 from PC 0x48

CYCLE 213
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 1
R[10]: 4
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[12]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 268500976<-[4c]
IF: Fetched instruction 0x1000fff0 from PC 0x4c

CYCLE 214
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 1
R[10]: 4
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[50]
IF: Fetched instruction 0x0 from PC 0x50

CYCLE 215
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 1
R[10]: 4
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
EX: Branch taken to 0x10
L1 Cache (read hit): 17850410<-[10]
IF: Fetched instruction 0x110602a from PC 0x10

CYCLE 216
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 4
R[9]: 1
R[10]: 4
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 5 to R[8]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 293601295<-[14]
IF: Fetched instruction 0x1180000f from PC 0x14

CYCLE 217
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 1
R[10]: 4
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x18

CYCLE 218
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 1
R[10]: 4
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
EX: Branch taken to 0x54
L1 Cache (read hit): 0<-[54]
IF: Fetched instruction 0x0 from PC 0x54

CYCLE 219
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 1
R[10]: 4
R[11]: 300
R[12]: 1
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[12]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[58]
IF: Fetched instruction 0x0 from PC 0x58

CYCLE 220
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 1
R[10]: 4
R[11]: 300
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[5c]
IF: Fetched instruction 0x0 from PC 0x5c

CYCLE 221
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 1
R[10]: 4
R[11]: 300
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[60]
IF: Fetched instruction 0x0 from PC 0x60

CYCLE 222
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 1
R[10]: 4
R[11]: 300
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[64]
IF: Fetched instruction 0x0 from PC 0x64

CYCLE 223
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 1
R[10]: 4
R[11]: 300
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[68]
IF: Fetched instruction 0x0 from PC 0x68

CYCLE 224
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 1
R[10]: 4
R[11]: 300
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[6c]
IF: Fetched instruction 0x0 from PC 0x6c

CYCLE 225
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 1
R[10]: 4
R[11]: 300
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[70]
IF: Fetched instruction 0x0 from PC 0x70

CYCLE 226
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 1
R[10]: 4
R[11]: 300
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 5
R[17]: 5
R[18]: 300
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

Completed execution in 113.5 nanoseconds.
