#! /classes/ece4750/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece4750/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece4750/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece4750/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece4750/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece4750/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece4750/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x1ab5ed0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ab6060 .scope module, "top" "top" 3 7;
 .timescale 0 0;
v0x1b05b70_0 .var "clk", 0 0;
v0x1b05c30_0 .var "in_", 7 0;
v0x1b05cd0_0 .net "out", 7 0, L_0x1b05e70;  1 drivers
v0x1b05da0_0 .var "reset", 0 0;
S_0x1af00b0 .scope module, "regincr" "tut3_verilog_regincr_RegIncr" 3 24, 4 15 0, S_0x1ab6060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "in_";
    .port_info 3 /OUTPUT 8 "out";
L_0x1b05e70 .functor BUFZ 8, v0x1b05a10_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1af02d0_0 .net "clk", 0 0, v0x1b05b70_0;  1 drivers
v0x1b05680_0 .net "in_", 7 0, v0x1b05c30_0;  1 drivers
v0x1b05760_0 .net "out", 7 0, L_0x1b05e70;  alias, 1 drivers
v0x1b05820_0 .var "reg_out", 7 0;
v0x1b05900_0 .net "reset", 0 0, v0x1b05da0_0;  1 drivers
v0x1b05a10_0 .var "temp_wire", 7 0;
E_0x1af1340 .event anyedge, v0x1b05820_0;
E_0x1af16b0 .event posedge, v0x1af02d0_0;
    .scope S_0x1af00b0;
T_0 ;
    %wait E_0x1af16b0;
    %load/vec4 v0x1b05900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1b05820_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1b05680_0;
    %assign/vec4 v0x1b05820_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1af00b0;
T_1 ;
Ewait_0 .event/or E_0x1af1340, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1b05820_0;
    %addi 1, 0, 8;
    %store/vec4 v0x1b05a10_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1ab6060;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b05b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b05da0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1ab6060;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x1b05b70_0;
    %inv;
    %store/vec4 v0x1b05b70_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1ab6060;
T_4 ;
    %vpi_call/w 3 37 "$dumpfile", "regincr-adhoc-test.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars" {0 0 0};
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b05da0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1b05c30_0, 0, 8;
    %delay 10, 0;
    %vpi_call/w 3 49 "$display", " cycle = 1: in = %x, out = %x", v0x1b05c30_0, v0x1b05cd0_0 {0 0 0};
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0x1b05c30_0, 0, 8;
    %delay 10, 0;
    %vpi_call/w 3 55 "$display", " cycle = 2: in = %x, out = %x", v0x1b05c30_0, v0x1b05cd0_0 {0 0 0};
    %pushi/vec4 37, 0, 8;
    %store/vec4 v0x1b05c30_0, 0, 8;
    %delay 10, 0;
    %vpi_call/w 3 61 "$display", " cycle = 3: in = %x, out = %x", v0x1b05c30_0, v0x1b05cd0_0 {0 0 0};
    %pushi/vec4 55, 0, 8;
    %store/vec4 v0x1b05c30_0, 0, 8;
    %delay 10, 0;
    %vpi_call/w 3 67 "$display", " cycle = 4: in = %x, out = %x", v0x1b05c30_0, v0x1b05cd0_0 {0 0 0};
    %vpi_call/w 3 69 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "regincr-adhoc-test.v";
    "./RegIncr.v";
