#EEE4120F Prac 5b

This prac is currently under development!

_Title:_
##Prac 5b: FPGA intro using the Digilent Nexys platform

_Objective:_
Getting started with using Vivado to configure a HDL design for the Nexys board and generate, deploy and test a bitfile.

The tutorial is part of the EEE4120F_Practical_Manual.pdf (see http://ocw.ee.uct.ac.za/courses/EEE4120F/Resources/Practicals/EEE4120F_Practical_Manual.pdf).

The code provided here provides starting pieces to this task.
