Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Apr 18 19:26:48 2021
| Host         : pdp3050 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file design_2_wrapper_timing_summary_postroute_physopted.rpt -pb design_2_wrapper_timing_summary_postroute_physopted.pb -rpx design_2_wrapper_timing_summary_postroute_physopted.rpx
| Design       : design_2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.008       -0.031                      4                17983        0.047        0.000                      0                17983        7.500        0.000                       0                  5191  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.750}      17.500          57.143          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.008       -0.031                      4                17525        0.047        0.000                      0                17525        7.500        0.000                       0                  5191  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.146        0.000                      0                  458        0.726        0.000                      0                  458  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.008ns,  Total Violation       -0.031ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.475ns  (logic 5.140ns (31.200%)  route 11.335ns (68.800%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 20.163 - 17.500 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.733     3.027    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X80Y35         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=33, routed)          0.694     4.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.301 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.467    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.591 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=40, routed)          0.577     5.168    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[2]_0
    SLICE_X85Y33         LUT5 (Prop_lut5_I4_O)        0.124     5.292 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_26/O
                         net (fo=7, routed)           0.620     5.911    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1]
    SLICE_X85Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.035 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_rewire_rewire/O
                         net (fo=2, routed)           0.166     6.201    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_n_0
    SLICE_X85Y32         LUT5 (Prop_lut5_I4_O)        0.124     6.325 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.979     7.304    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC2
    SLICE_X82Y31         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.457 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.591     8.048    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X80Y32         LUT6 (Prop_lut6_I0_O)        0.331     8.379 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54/O
                         net (fo=1, routed)           0.599     8.978    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_36
    SLICE_X78Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_0[1]
    SLICE_X78Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.652 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.766    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.994 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_21/CO[2]
                         net (fo=1, routed)           0.400    10.393    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[23]_i_4_0[0]
    SLICE_X77Y33         LUT6 (Prop_lut6_I3_O)        0.313    10.706 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_11/O
                         net (fo=6, routed)           0.299    11.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_5/O
                         net (fo=37, routed)          0.385    11.514    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_3
    SLICE_X77Y34         LUT4 (Prop_lut4_I1_O)        0.124    11.638 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.151    11.789    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1_comp/O
                         net (fo=8, routed)           0.739    12.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_2[2]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.776 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_5/O
                         net (fo=126, routed)         1.076    13.852    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/A2
    SLICE_X66Y37         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.311    14.164 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.164    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/OC
    SLICE_X66Y37         MUXF7 (Prop_muxf7_I1_O)      0.247    14.411 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.411    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/O0
    SLICE_X66Y37         MUXF8 (Prop_muxf8_I0_O)      0.098    14.509 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F8/O
                         net (fo=2, routed)           0.664    15.173    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.319    15.492 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_21/O
                         net (fo=1, routed)           0.815    16.307    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124    16.431 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_12/O
                         net (fo=1, routed)           0.000    16.431    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[0]
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.963 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_4/CO[3]
                         net (fo=13, routed)          1.327    18.290    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    18.414 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_comp/O
                         net (fo=88, routed)          1.088    19.502    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/WE
    SLICE_X46Y18         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.484    20.163    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/WCLK
    SLICE_X46Y18         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/RAMA/CLK
                         clock pessimism              0.129    20.292    
                         clock uncertainty           -0.265    20.028    
    SLICE_X46Y18         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.495    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         19.495    
                         arrival time                         -19.502    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.475ns  (logic 5.140ns (31.200%)  route 11.335ns (68.800%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 20.163 - 17.500 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.733     3.027    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X80Y35         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=33, routed)          0.694     4.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.301 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.467    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.591 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=40, routed)          0.577     5.168    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[2]_0
    SLICE_X85Y33         LUT5 (Prop_lut5_I4_O)        0.124     5.292 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_26/O
                         net (fo=7, routed)           0.620     5.911    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1]
    SLICE_X85Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.035 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_rewire_rewire/O
                         net (fo=2, routed)           0.166     6.201    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_n_0
    SLICE_X85Y32         LUT5 (Prop_lut5_I4_O)        0.124     6.325 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.979     7.304    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC2
    SLICE_X82Y31         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.457 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.591     8.048    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X80Y32         LUT6 (Prop_lut6_I0_O)        0.331     8.379 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54/O
                         net (fo=1, routed)           0.599     8.978    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_36
    SLICE_X78Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_0[1]
    SLICE_X78Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.652 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.766    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.994 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_21/CO[2]
                         net (fo=1, routed)           0.400    10.393    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[23]_i_4_0[0]
    SLICE_X77Y33         LUT6 (Prop_lut6_I3_O)        0.313    10.706 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_11/O
                         net (fo=6, routed)           0.299    11.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_5/O
                         net (fo=37, routed)          0.385    11.514    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_3
    SLICE_X77Y34         LUT4 (Prop_lut4_I1_O)        0.124    11.638 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.151    11.789    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1_comp/O
                         net (fo=8, routed)           0.739    12.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_2[2]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.776 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_5/O
                         net (fo=126, routed)         1.076    13.852    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/A2
    SLICE_X66Y37         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.311    14.164 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.164    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/OC
    SLICE_X66Y37         MUXF7 (Prop_muxf7_I1_O)      0.247    14.411 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.411    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/O0
    SLICE_X66Y37         MUXF8 (Prop_muxf8_I0_O)      0.098    14.509 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F8/O
                         net (fo=2, routed)           0.664    15.173    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.319    15.492 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_21/O
                         net (fo=1, routed)           0.815    16.307    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124    16.431 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_12/O
                         net (fo=1, routed)           0.000    16.431    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[0]
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.963 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_4/CO[3]
                         net (fo=13, routed)          1.327    18.290    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    18.414 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_comp/O
                         net (fo=88, routed)          1.088    19.502    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/WE
    SLICE_X46Y18         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.484    20.163    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/WCLK
    SLICE_X46Y18         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/RAMB/CLK
                         clock pessimism              0.129    20.292    
                         clock uncertainty           -0.265    20.028    
    SLICE_X46Y18         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.495    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         19.495    
                         arrival time                         -19.502    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.475ns  (logic 5.140ns (31.200%)  route 11.335ns (68.800%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 20.163 - 17.500 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.733     3.027    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X80Y35         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=33, routed)          0.694     4.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.301 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.467    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.591 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=40, routed)          0.577     5.168    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[2]_0
    SLICE_X85Y33         LUT5 (Prop_lut5_I4_O)        0.124     5.292 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_26/O
                         net (fo=7, routed)           0.620     5.911    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1]
    SLICE_X85Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.035 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_rewire_rewire/O
                         net (fo=2, routed)           0.166     6.201    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_n_0
    SLICE_X85Y32         LUT5 (Prop_lut5_I4_O)        0.124     6.325 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.979     7.304    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC2
    SLICE_X82Y31         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.457 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.591     8.048    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X80Y32         LUT6 (Prop_lut6_I0_O)        0.331     8.379 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54/O
                         net (fo=1, routed)           0.599     8.978    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_36
    SLICE_X78Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_0[1]
    SLICE_X78Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.652 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.766    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.994 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_21/CO[2]
                         net (fo=1, routed)           0.400    10.393    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[23]_i_4_0[0]
    SLICE_X77Y33         LUT6 (Prop_lut6_I3_O)        0.313    10.706 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_11/O
                         net (fo=6, routed)           0.299    11.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_5/O
                         net (fo=37, routed)          0.385    11.514    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_3
    SLICE_X77Y34         LUT4 (Prop_lut4_I1_O)        0.124    11.638 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.151    11.789    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1_comp/O
                         net (fo=8, routed)           0.739    12.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_2[2]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.776 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_5/O
                         net (fo=126, routed)         1.076    13.852    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/A2
    SLICE_X66Y37         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.311    14.164 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.164    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/OC
    SLICE_X66Y37         MUXF7 (Prop_muxf7_I1_O)      0.247    14.411 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.411    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/O0
    SLICE_X66Y37         MUXF8 (Prop_muxf8_I0_O)      0.098    14.509 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F8/O
                         net (fo=2, routed)           0.664    15.173    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.319    15.492 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_21/O
                         net (fo=1, routed)           0.815    16.307    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124    16.431 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_12/O
                         net (fo=1, routed)           0.000    16.431    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[0]
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.963 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_4/CO[3]
                         net (fo=13, routed)          1.327    18.290    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    18.414 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_comp/O
                         net (fo=88, routed)          1.088    19.502    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/WE
    SLICE_X46Y18         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.484    20.163    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/WCLK
    SLICE_X46Y18         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/RAMC/CLK
                         clock pessimism              0.129    20.292    
                         clock uncertainty           -0.265    20.028    
    SLICE_X46Y18         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.495    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/RAMC
  -------------------------------------------------------------------
                         required time                         19.495    
                         arrival time                         -19.502    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.475ns  (logic 5.140ns (31.200%)  route 11.335ns (68.800%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 20.163 - 17.500 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.733     3.027    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X80Y35         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=33, routed)          0.694     4.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.301 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.467    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.591 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=40, routed)          0.577     5.168    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[2]_0
    SLICE_X85Y33         LUT5 (Prop_lut5_I4_O)        0.124     5.292 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_26/O
                         net (fo=7, routed)           0.620     5.911    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1]
    SLICE_X85Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.035 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_rewire_rewire/O
                         net (fo=2, routed)           0.166     6.201    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_n_0
    SLICE_X85Y32         LUT5 (Prop_lut5_I4_O)        0.124     6.325 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.979     7.304    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC2
    SLICE_X82Y31         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.457 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.591     8.048    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X80Y32         LUT6 (Prop_lut6_I0_O)        0.331     8.379 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54/O
                         net (fo=1, routed)           0.599     8.978    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_36
    SLICE_X78Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_0[1]
    SLICE_X78Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.652 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.766    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.994 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_21/CO[2]
                         net (fo=1, routed)           0.400    10.393    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[23]_i_4_0[0]
    SLICE_X77Y33         LUT6 (Prop_lut6_I3_O)        0.313    10.706 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_11/O
                         net (fo=6, routed)           0.299    11.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_5/O
                         net (fo=37, routed)          0.385    11.514    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_3
    SLICE_X77Y34         LUT4 (Prop_lut4_I1_O)        0.124    11.638 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.151    11.789    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1_comp/O
                         net (fo=8, routed)           0.739    12.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_2[2]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.776 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_5/O
                         net (fo=126, routed)         1.076    13.852    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/A2
    SLICE_X66Y37         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.311    14.164 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.164    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/OC
    SLICE_X66Y37         MUXF7 (Prop_muxf7_I1_O)      0.247    14.411 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.411    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/O0
    SLICE_X66Y37         MUXF8 (Prop_muxf8_I0_O)      0.098    14.509 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F8/O
                         net (fo=2, routed)           0.664    15.173    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.319    15.492 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_21/O
                         net (fo=1, routed)           0.815    16.307    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124    16.431 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_12/O
                         net (fo=1, routed)           0.000    16.431    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[0]
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.963 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_4/CO[3]
                         net (fo=13, routed)          1.327    18.290    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    18.414 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_comp/O
                         net (fo=88, routed)          1.088    19.502    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/WE
    SLICE_X46Y18         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.484    20.163    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/WCLK
    SLICE_X46Y18         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/RAMD/CLK
                         clock pessimism              0.129    20.292    
                         clock uncertainty           -0.265    20.028    
    SLICE_X46Y18         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.495    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_12_14/RAMD
  -------------------------------------------------------------------
                         required time                         19.495    
                         arrival time                         -19.502    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.459ns  (logic 5.140ns (31.231%)  route 11.318ns (68.769%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 20.161 - 17.500 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.733     3.027    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X80Y35         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=33, routed)          0.694     4.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.301 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.467    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.591 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=40, routed)          0.577     5.168    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[2]_0
    SLICE_X85Y33         LUT5 (Prop_lut5_I4_O)        0.124     5.292 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_26/O
                         net (fo=7, routed)           0.620     5.911    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1]
    SLICE_X85Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.035 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_rewire_rewire/O
                         net (fo=2, routed)           0.166     6.201    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_n_0
    SLICE_X85Y32         LUT5 (Prop_lut5_I4_O)        0.124     6.325 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.979     7.304    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC2
    SLICE_X82Y31         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.457 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.591     8.048    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X80Y32         LUT6 (Prop_lut6_I0_O)        0.331     8.379 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54/O
                         net (fo=1, routed)           0.599     8.978    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_36
    SLICE_X78Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_0[1]
    SLICE_X78Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.652 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.766    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.994 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_21/CO[2]
                         net (fo=1, routed)           0.400    10.393    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[23]_i_4_0[0]
    SLICE_X77Y33         LUT6 (Prop_lut6_I3_O)        0.313    10.706 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_11/O
                         net (fo=6, routed)           0.299    11.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_5/O
                         net (fo=37, routed)          0.385    11.514    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_3
    SLICE_X77Y34         LUT4 (Prop_lut4_I1_O)        0.124    11.638 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.151    11.789    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1_comp/O
                         net (fo=8, routed)           0.739    12.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_2[2]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.776 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_5/O
                         net (fo=126, routed)         1.076    13.852    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/A2
    SLICE_X66Y37         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.311    14.164 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.164    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/OC
    SLICE_X66Y37         MUXF7 (Prop_muxf7_I1_O)      0.247    14.411 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.411    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/O0
    SLICE_X66Y37         MUXF8 (Prop_muxf8_I0_O)      0.098    14.509 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F8/O
                         net (fo=2, routed)           0.664    15.173    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.319    15.492 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_21/O
                         net (fo=1, routed)           0.815    16.307    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124    16.431 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_12/O
                         net (fo=1, routed)           0.000    16.431    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[0]
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.963 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_4/CO[3]
                         net (fo=13, routed)          1.327    18.290    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    18.414 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_comp/O
                         net (fo=88, routed)          1.072    19.486    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/WE
    SLICE_X46Y21         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.482    20.161    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/WCLK
    SLICE_X46Y21         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/RAMA/CLK
                         clock pessimism              0.129    20.290    
                         clock uncertainty           -0.265    20.026    
    SLICE_X46Y21         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.493    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         19.493    
                         arrival time                         -19.486    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.459ns  (logic 5.140ns (31.231%)  route 11.318ns (68.769%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 20.161 - 17.500 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.733     3.027    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X80Y35         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=33, routed)          0.694     4.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.301 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.467    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.591 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=40, routed)          0.577     5.168    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[2]_0
    SLICE_X85Y33         LUT5 (Prop_lut5_I4_O)        0.124     5.292 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_26/O
                         net (fo=7, routed)           0.620     5.911    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1]
    SLICE_X85Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.035 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_rewire_rewire/O
                         net (fo=2, routed)           0.166     6.201    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_n_0
    SLICE_X85Y32         LUT5 (Prop_lut5_I4_O)        0.124     6.325 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.979     7.304    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC2
    SLICE_X82Y31         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.457 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.591     8.048    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X80Y32         LUT6 (Prop_lut6_I0_O)        0.331     8.379 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54/O
                         net (fo=1, routed)           0.599     8.978    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_36
    SLICE_X78Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_0[1]
    SLICE_X78Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.652 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.766    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.994 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_21/CO[2]
                         net (fo=1, routed)           0.400    10.393    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[23]_i_4_0[0]
    SLICE_X77Y33         LUT6 (Prop_lut6_I3_O)        0.313    10.706 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_11/O
                         net (fo=6, routed)           0.299    11.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_5/O
                         net (fo=37, routed)          0.385    11.514    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_3
    SLICE_X77Y34         LUT4 (Prop_lut4_I1_O)        0.124    11.638 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.151    11.789    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1_comp/O
                         net (fo=8, routed)           0.739    12.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_2[2]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.776 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_5/O
                         net (fo=126, routed)         1.076    13.852    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/A2
    SLICE_X66Y37         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.311    14.164 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.164    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/OC
    SLICE_X66Y37         MUXF7 (Prop_muxf7_I1_O)      0.247    14.411 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.411    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/O0
    SLICE_X66Y37         MUXF8 (Prop_muxf8_I0_O)      0.098    14.509 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F8/O
                         net (fo=2, routed)           0.664    15.173    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.319    15.492 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_21/O
                         net (fo=1, routed)           0.815    16.307    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124    16.431 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_12/O
                         net (fo=1, routed)           0.000    16.431    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[0]
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.963 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_4/CO[3]
                         net (fo=13, routed)          1.327    18.290    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    18.414 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_comp/O
                         net (fo=88, routed)          1.072    19.486    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/WE
    SLICE_X46Y21         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.482    20.161    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/WCLK
    SLICE_X46Y21         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/RAMB/CLK
                         clock pessimism              0.129    20.290    
                         clock uncertainty           -0.265    20.026    
    SLICE_X46Y21         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.493    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         19.493    
                         arrival time                         -19.486    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.459ns  (logic 5.140ns (31.231%)  route 11.318ns (68.769%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 20.161 - 17.500 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.733     3.027    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X80Y35         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=33, routed)          0.694     4.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.301 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.467    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.591 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=40, routed)          0.577     5.168    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[2]_0
    SLICE_X85Y33         LUT5 (Prop_lut5_I4_O)        0.124     5.292 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_26/O
                         net (fo=7, routed)           0.620     5.911    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1]
    SLICE_X85Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.035 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_rewire_rewire/O
                         net (fo=2, routed)           0.166     6.201    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_n_0
    SLICE_X85Y32         LUT5 (Prop_lut5_I4_O)        0.124     6.325 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.979     7.304    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC2
    SLICE_X82Y31         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.457 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.591     8.048    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X80Y32         LUT6 (Prop_lut6_I0_O)        0.331     8.379 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54/O
                         net (fo=1, routed)           0.599     8.978    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_36
    SLICE_X78Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_0[1]
    SLICE_X78Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.652 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.766    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.994 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_21/CO[2]
                         net (fo=1, routed)           0.400    10.393    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[23]_i_4_0[0]
    SLICE_X77Y33         LUT6 (Prop_lut6_I3_O)        0.313    10.706 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_11/O
                         net (fo=6, routed)           0.299    11.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_5/O
                         net (fo=37, routed)          0.385    11.514    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_3
    SLICE_X77Y34         LUT4 (Prop_lut4_I1_O)        0.124    11.638 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.151    11.789    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1_comp/O
                         net (fo=8, routed)           0.739    12.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_2[2]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.776 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_5/O
                         net (fo=126, routed)         1.076    13.852    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/A2
    SLICE_X66Y37         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.311    14.164 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.164    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/OC
    SLICE_X66Y37         MUXF7 (Prop_muxf7_I1_O)      0.247    14.411 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.411    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/O0
    SLICE_X66Y37         MUXF8 (Prop_muxf8_I0_O)      0.098    14.509 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F8/O
                         net (fo=2, routed)           0.664    15.173    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.319    15.492 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_21/O
                         net (fo=1, routed)           0.815    16.307    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124    16.431 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_12/O
                         net (fo=1, routed)           0.000    16.431    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[0]
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.963 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_4/CO[3]
                         net (fo=13, routed)          1.327    18.290    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    18.414 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_comp/O
                         net (fo=88, routed)          1.072    19.486    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/WE
    SLICE_X46Y21         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.482    20.161    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/WCLK
    SLICE_X46Y21         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/RAMC/CLK
                         clock pessimism              0.129    20.290    
                         clock uncertainty           -0.265    20.026    
    SLICE_X46Y21         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.493    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         19.493    
                         arrival time                         -19.486    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.459ns  (logic 5.140ns (31.231%)  route 11.318ns (68.769%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 20.161 - 17.500 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.733     3.027    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X80Y35         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=33, routed)          0.694     4.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.301 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.467    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.591 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=40, routed)          0.577     5.168    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[2]_0
    SLICE_X85Y33         LUT5 (Prop_lut5_I4_O)        0.124     5.292 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_26/O
                         net (fo=7, routed)           0.620     5.911    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1]
    SLICE_X85Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.035 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_rewire_rewire/O
                         net (fo=2, routed)           0.166     6.201    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_n_0
    SLICE_X85Y32         LUT5 (Prop_lut5_I4_O)        0.124     6.325 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.979     7.304    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC2
    SLICE_X82Y31         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.457 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.591     8.048    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X80Y32         LUT6 (Prop_lut6_I0_O)        0.331     8.379 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54/O
                         net (fo=1, routed)           0.599     8.978    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_36
    SLICE_X78Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_0[1]
    SLICE_X78Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.652 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.766    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.994 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_21/CO[2]
                         net (fo=1, routed)           0.400    10.393    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[23]_i_4_0[0]
    SLICE_X77Y33         LUT6 (Prop_lut6_I3_O)        0.313    10.706 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_11/O
                         net (fo=6, routed)           0.299    11.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_5/O
                         net (fo=37, routed)          0.385    11.514    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_3
    SLICE_X77Y34         LUT4 (Prop_lut4_I1_O)        0.124    11.638 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.151    11.789    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1_comp/O
                         net (fo=8, routed)           0.739    12.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_2[2]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.776 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_5/O
                         net (fo=126, routed)         1.076    13.852    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/A2
    SLICE_X66Y37         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.311    14.164 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.164    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/OC
    SLICE_X66Y37         MUXF7 (Prop_muxf7_I1_O)      0.247    14.411 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.411    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/O0
    SLICE_X66Y37         MUXF8 (Prop_muxf8_I0_O)      0.098    14.509 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F8/O
                         net (fo=2, routed)           0.664    15.173    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.319    15.492 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_21/O
                         net (fo=1, routed)           0.815    16.307    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124    16.431 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_12/O
                         net (fo=1, routed)           0.000    16.431    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[0]
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.963 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_4/CO[3]
                         net (fo=13, routed)          1.327    18.290    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    18.414 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_comp/O
                         net (fo=88, routed)          1.072    19.486    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/WE
    SLICE_X46Y21         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.482    20.161    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/WCLK
    SLICE_X46Y21         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/RAMD/CLK
                         clock pessimism              0.129    20.290    
                         clock uncertainty           -0.265    20.026    
    SLICE_X46Y21         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.493    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         19.493    
                         arrival time                         -19.486    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_24_26/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.452ns  (logic 5.140ns (31.243%)  route 11.312ns (68.757%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 20.160 - 17.500 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.733     3.027    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X80Y35         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=33, routed)          0.694     4.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.301 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.467    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.591 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=40, routed)          0.577     5.168    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[2]_0
    SLICE_X85Y33         LUT5 (Prop_lut5_I4_O)        0.124     5.292 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_26/O
                         net (fo=7, routed)           0.620     5.911    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1]
    SLICE_X85Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.035 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_rewire_rewire/O
                         net (fo=2, routed)           0.166     6.201    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_n_0
    SLICE_X85Y32         LUT5 (Prop_lut5_I4_O)        0.124     6.325 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.979     7.304    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC2
    SLICE_X82Y31         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.457 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.591     8.048    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X80Y32         LUT6 (Prop_lut6_I0_O)        0.331     8.379 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54/O
                         net (fo=1, routed)           0.599     8.978    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_36
    SLICE_X78Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_0[1]
    SLICE_X78Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.652 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.766    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.994 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_21/CO[2]
                         net (fo=1, routed)           0.400    10.393    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[23]_i_4_0[0]
    SLICE_X77Y33         LUT6 (Prop_lut6_I3_O)        0.313    10.706 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_11/O
                         net (fo=6, routed)           0.299    11.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_5/O
                         net (fo=37, routed)          0.385    11.514    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_3
    SLICE_X77Y34         LUT4 (Prop_lut4_I1_O)        0.124    11.638 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.151    11.789    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1_comp/O
                         net (fo=8, routed)           0.739    12.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_2[2]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.776 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_5/O
                         net (fo=126, routed)         1.076    13.852    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/A2
    SLICE_X66Y37         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.311    14.164 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.164    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/OC
    SLICE_X66Y37         MUXF7 (Prop_muxf7_I1_O)      0.247    14.411 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.411    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/O0
    SLICE_X66Y37         MUXF8 (Prop_muxf8_I0_O)      0.098    14.509 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F8/O
                         net (fo=2, routed)           0.664    15.173    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.319    15.492 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_21/O
                         net (fo=1, routed)           0.815    16.307    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124    16.431 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_12/O
                         net (fo=1, routed)           0.000    16.431    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[0]
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.963 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_4/CO[3]
                         net (fo=13, routed)          1.327    18.290    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    18.414 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_comp/O
                         net (fo=88, routed)          1.066    19.479    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_24_26/WE
    SLICE_X46Y22         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_24_26/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.480    20.160    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_24_26/WCLK
    SLICE_X46Y22         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_24_26/RAMA/CLK
                         clock pessimism              0.129    20.288    
                         clock uncertainty           -0.265    20.024    
    SLICE_X46Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.491    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         19.491    
                         arrival time                         -19.479    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_24_26/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.452ns  (logic 5.140ns (31.243%)  route 11.312ns (68.757%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 20.160 - 17.500 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.733     3.027    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X80Y35         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=33, routed)          0.694     4.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.301 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.467    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X81Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.591 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=40, routed)          0.577     5.168    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[2]_0
    SLICE_X85Y33         LUT5 (Prop_lut5_I4_O)        0.124     5.292 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_26/O
                         net (fo=7, routed)           0.620     5.911    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1]
    SLICE_X85Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.035 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_rewire_rewire/O
                         net (fo=2, routed)           0.166     6.201    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24_n_0
    SLICE_X85Y32         LUT5 (Prop_lut5_I4_O)        0.124     6.325 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.979     7.304    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC2
    SLICE_X82Y31         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.457 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.591     8.048    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X80Y32         LUT6 (Prop_lut6_I0_O)        0.331     8.379 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54/O
                         net (fo=1, routed)           0.599     8.978    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_36
    SLICE_X78Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.102 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.102    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_0[1]
    SLICE_X78Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.652 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_36_n_0
    SLICE_X78Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.766    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.994 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_21/CO[2]
                         net (fo=1, routed)           0.400    10.393    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[23]_i_4_0[0]
    SLICE_X77Y33         LUT6 (Prop_lut6_I3_O)        0.313    10.706 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_11/O
                         net (fo=6, routed)           0.299    11.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.124    11.129 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_5/O
                         net (fo=37, routed)          0.385    11.514    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_3
    SLICE_X77Y34         LUT4 (Prop_lut4_I1_O)        0.124    11.638 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.151    11.789    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X77Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1_comp/O
                         net (fo=8, routed)           0.739    12.652    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_2[2]
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    12.776 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_5/O
                         net (fo=126, routed)         1.076    13.852    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/A2
    SLICE_X66Y37         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.311    14.164 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.164    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/OC
    SLICE_X66Y37         MUXF7 (Prop_muxf7_I1_O)      0.247    14.411 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.411    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/O0
    SLICE_X66Y37         MUXF8 (Prop_muxf8_I0_O)      0.098    14.509 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0/F8/O
                         net (fo=2, routed)           0.664    15.173    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[11]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.319    15.492 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_21/O
                         net (fo=1, routed)           0.815    16.307    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[0]
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124    16.431 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_12/O
                         net (fo=1, routed)           0.000    16.431    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[0]
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.963 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_4/CO[3]
                         net (fo=13, routed)          1.327    18.290    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    18.414 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_comp/O
                         net (fo=88, routed)          1.066    19.479    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_24_26/WE
    SLICE_X46Y22         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_24_26/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.480    20.160    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_24_26/WCLK
    SLICE_X46Y22         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_24_26/RAMB/CLK
                         clock pessimism              0.129    20.288    
                         clock uncertainty           -0.265    20.024    
    SLICE_X46Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.491    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         19.491    
                         arrival time                         -19.479    
  -------------------------------------------------------------------
                         slack                                  0.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.575     0.911    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.105     1.156    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y90         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.843     1.209    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.987%)  route 0.274ns (66.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.639     0.975    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y100        FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.274     1.390    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X36Y95         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.824     1.190    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y95         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X36Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.338    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.560     0.896    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y34         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/Q
                         net (fo=1, routed)           0.107     1.166    design_2_i/bram_0/U0/bram_wrdata_a[27]
    RAMB36_X2Y6          RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.865     1.231    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X2Y6          RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
                         clock pessimism             -0.280     0.951    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.106    design_2_i/bram_0/U0/bram_buff_reg_1
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.560     0.896    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y34         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/Q
                         net (fo=1, routed)           0.107     1.166    design_2_i/bram_0/U0/bram_wrdata_a[29]
    RAMB36_X2Y6          RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.865     1.231    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X2Y6          RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
                         clock pessimism             -0.280     0.951    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.106    design_2_i/bram_0/U0/bram_buff_reg_1
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.560     0.896    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y34         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/Q
                         net (fo=1, routed)           0.107     1.166    design_2_i/bram_0/U0/bram_wrdata_a[31]
    RAMB36_X2Y6          RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.865     1.231    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X2Y6          RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
                         clock pessimism             -0.280     0.951    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.155     1.106    design_2_i/bram_0/U0/bram_buff_reg_1
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.063%)  route 0.184ns (52.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.639     0.975    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X38Y100        FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.184     1.323    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X38Y99         SRL16E                                       r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.825     1.191    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X38Y99         SRL16E                                       r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.258    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.460%)  route 0.156ns (45.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.639     0.975    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/Q
                         net (fo=2, routed)           0.156     1.272    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rresp[0]
    SLICE_X41Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.317 r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.317    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[2]_i_1_n_0
    SLICE_X41Y99         FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.825     1.191    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y99         FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.636%)  route 0.195ns (54.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.639     0.975    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X38Y100        FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=3, routed)           0.195     1.334    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X38Y99         SRL16E                                       r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.825     1.191    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X38Y99         SRL16E                                       r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.265    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.297%)  route 0.206ns (55.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.639     0.975    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y101        FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.206     1.345    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X36Y99         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.825     1.191    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y99         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.273    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.468%)  route 0.280ns (66.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.595     0.931    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X21Y43         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=54, routed)          0.280     1.352    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/ADDRD1
    SLICE_X22Y42         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.862     1.228    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X22Y42         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.263     0.965    
    SLICE_X22Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.274    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.750 }
Period(ns):         17.500
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         17.500      13.500     XADC_X0Y0       design_2_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.500      14.556     RAMB36_X2Y6     design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.500      14.556     RAMB36_X1Y6     design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.500      14.924     RAMB36_X2Y6     design_2_i/bram_0/U0/bram_buff_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.500      14.924     RAMB36_X1Y6     design_2_i/bram_0/U0/bram_buff_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         17.500      15.345     BUFGCTRL_X0Y16  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X35Y30    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X35Y33    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X37Y31    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X37Y30    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X16Y40    design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X16Y40    design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X16Y40    design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X16Y40    design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X16Y40    design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X16Y40    design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.750       7.500      SLICE_X16Y40    design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.750       7.500      SLICE_X16Y40    design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X62Y23    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_21_23/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X62Y23    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_21_23/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X46Y28    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_9_11/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X46Y28    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_9_11/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X46Y28    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_9_11/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X54Y10    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X54Y10    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X54Y10    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X66Y25    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X66Y25    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X16Y40    design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X16Y40    design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.726ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.146ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 0.610ns (6.492%)  route 8.786ns (93.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 20.231 - 17.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.638     2.932    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         3.024     6.412    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.154     6.566 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=456, routed)         5.762    12.328    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X81Y18         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.552    20.232    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X81Y18         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[1]/C
                         clock pessimism              0.115    20.346    
                         clock uncertainty           -0.265    20.082    
    SLICE_X81Y18         FDCE (Recov_fdce_C_CLR)     -0.608    19.474    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.474    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                  7.146    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 0.610ns (6.440%)  route 8.863ns (93.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 20.230 - 17.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.638     2.932    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         3.024     6.412    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.154     6.566 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=456, routed)         5.839    12.405    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X82Y19         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.551    20.230    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X82Y19         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[2]/C
                         clock pessimism              0.115    20.345    
                         clock uncertainty           -0.265    20.081    
    SLICE_X82Y19         FDCE (Recov_fdce_C_CLR)     -0.522    19.559    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.559    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 0.610ns (6.440%)  route 8.863ns (93.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 20.230 - 17.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.638     2.932    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         3.024     6.412    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.154     6.566 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=456, routed)         5.839    12.405    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X82Y19         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.551    20.230    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X82Y19         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[3]/C
                         clock pessimism              0.115    20.345    
                         clock uncertainty           -0.265    20.081    
    SLICE_X82Y19         FDCE (Recov_fdce_C_CLR)     -0.522    19.559    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.559    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.334ns  (logic 0.610ns (6.535%)  route 8.724ns (93.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 20.231 - 17.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.638     2.932    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         3.024     6.412    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.154     6.566 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=456, routed)         5.700    12.266    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X82Y18         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.552    20.232    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X82Y18         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[4]/C
                         clock pessimism              0.115    20.346    
                         clock uncertainty           -0.265    20.082    
    SLICE_X82Y18         FDCE (Recov_fdce_C_CLR)     -0.522    19.560    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         19.560    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.358ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 0.610ns (6.641%)  route 8.576ns (93.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 20.233 - 17.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.638     2.932    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         3.024     6.412    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.154     6.566 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=456, routed)         5.552    12.118    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X83Y17         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.554    20.233    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X83Y17         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[11]/C
                         clock pessimism              0.115    20.348    
                         clock uncertainty           -0.265    20.084    
    SLICE_X83Y17         FDCE (Recov_fdce_C_CLR)     -0.608    19.476    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         19.476    
                         arrival time                         -12.118    
  -------------------------------------------------------------------
                         slack                                  7.358    

Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 0.610ns (6.655%)  route 8.557ns (93.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 20.233 - 17.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.638     2.932    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         3.024     6.412    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.154     6.566 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=456, routed)         5.533    12.099    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X81Y17         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.554    20.233    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X81Y17         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[12]/C
                         clock pessimism              0.115    20.348    
                         clock uncertainty           -0.265    20.084    
    SLICE_X81Y17         FDCE (Recov_fdce_C_CLR)     -0.608    19.476    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         19.476    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                  7.377    

Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 0.610ns (6.655%)  route 8.557ns (93.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 20.233 - 17.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.638     2.932    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         3.024     6.412    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.154     6.566 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=456, routed)         5.533    12.099    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X81Y17         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.554    20.233    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X81Y17         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[13]/C
                         clock pessimism              0.115    20.348    
                         clock uncertainty           -0.265    20.084    
    SLICE_X81Y17         FDCE (Recov_fdce_C_CLR)     -0.608    19.476    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         19.476    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                  7.377    

Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 0.610ns (6.655%)  route 8.557ns (93.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 20.233 - 17.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.638     2.932    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         3.024     6.412    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.154     6.566 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=456, routed)         5.533    12.099    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X81Y17         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.554    20.233    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X81Y17         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[14]/C
                         clock pessimism              0.115    20.348    
                         clock uncertainty           -0.265    20.084    
    SLICE_X81Y17         FDCE (Recov_fdce_C_CLR)     -0.608    19.476    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         19.476    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                  7.377    

Slack (MET) :             7.380ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.161ns  (logic 0.610ns (6.659%)  route 8.551ns (93.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 20.231 - 17.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.638     2.932    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         3.024     6.412    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.154     6.566 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=456, routed)         5.527    12.093    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X84Y18         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.552    20.232    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X84Y18         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[4]/C
                         clock pessimism              0.115    20.346    
                         clock uncertainty           -0.265    20.082    
    SLICE_X84Y18         FDCE (Recov_fdce_C_CLR)     -0.608    19.474    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         19.474    
                         arrival time                         -12.093    
  -------------------------------------------------------------------
                         slack                                  7.380    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 0.610ns (6.662%)  route 8.547ns (93.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 20.231 - 17.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.638     2.932    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         3.024     6.412    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.154     6.566 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=456, routed)         5.523    12.089    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X85Y18         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.552    20.232    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X85Y18         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[4]/C
                         clock pessimism              0.115    20.346    
                         clock uncertainty           -0.265    20.082    
    SLICE_X85Y18         FDCE (Recov_fdce_C_CLR)     -0.608    19.474    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         19.474    
                         arrival time                         -12.089    
  -------------------------------------------------------------------
                         slack                                  7.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.186ns (19.689%)  route 0.759ns (80.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.547     0.883    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         0.269     1.292    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X42Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.337 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.490     1.827    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X62Y79         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.837     1.203    design_2_i/uart_0/U0/aclk
    SLICE_X62Y79         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[1]/C
                         clock pessimism             -0.035     1.168    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.101    design_2_i/uart_0/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.186ns (19.689%)  route 0.759ns (80.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.547     0.883    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         0.269     1.292    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X42Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.337 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.490     1.827    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X62Y79         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.837     1.203    design_2_i/uart_0/U0/aclk
    SLICE_X62Y79         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[2]/C
                         clock pessimism             -0.035     1.168    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.101    design_2_i/uart_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.186ns (19.689%)  route 0.759ns (80.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.547     0.883    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         0.269     1.292    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X42Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.337 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.490     1.827    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X62Y79         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.837     1.203    design_2_i/uart_0/U0/aclk
    SLICE_X62Y79         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[3]/C
                         clock pessimism             -0.035     1.168    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.101    design_2_i/uart_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/one_hz_pulse_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.186ns (19.689%)  route 0.759ns (80.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.547     0.883    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         0.269     1.292    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X42Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.337 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.490     1.827    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X62Y79         FDCE                                         f  design_2_i/uart_0/U0/one_hz_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.837     1.203    design_2_i/uart_0/U0/aclk
    SLICE_X62Y79         FDCE                                         r  design_2_i/uart_0/U0/one_hz_pulse_reg/C
                         clock pessimism             -0.035     1.168    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.101    design_2_i/uart_0/U0/one_hz_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.186ns (19.689%)  route 0.759ns (80.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.547     0.883    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         0.269     1.292    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X42Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.337 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.490     1.827    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X63Y79         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.837     1.203    design_2_i/uart_0/U0/aclk
    SLICE_X63Y79         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[0]/C
                         clock pessimism             -0.035     1.168    
    SLICE_X63Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.076    design_2_i/uart_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.186ns (18.452%)  route 0.822ns (81.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.547     0.883    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         0.269     1.292    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X42Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.337 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.553     1.891    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X62Y80         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.838     1.204    design_2_i/uart_0/U0/aclk
    SLICE_X62Y80         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[4]/C
                         clock pessimism             -0.035     1.169    
    SLICE_X62Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.102    design_2_i/uart_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.186ns (18.452%)  route 0.822ns (81.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.547     0.883    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         0.269     1.292    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X42Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.337 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.553     1.891    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X62Y80         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.838     1.204    design_2_i/uart_0/U0/aclk
    SLICE_X62Y80         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[5]/C
                         clock pessimism             -0.035     1.169    
    SLICE_X62Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.102    design_2_i/uart_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.186ns (18.452%)  route 0.822ns (81.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.547     0.883    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         0.269     1.292    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X42Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.337 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.553     1.891    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X62Y80         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.838     1.204    design_2_i/uart_0/U0/aclk
    SLICE_X62Y80         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[6]/C
                         clock pessimism             -0.035     1.169    
    SLICE_X62Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.102    design_2_i/uart_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.186ns (18.452%)  route 0.822ns (81.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.547     0.883    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         0.269     1.292    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X42Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.337 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.553     1.891    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X62Y80         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.838     1.204    design_2_i/uart_0/U0/aclk
    SLICE_X62Y80         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[7]/C
                         clock pessimism             -0.035     1.169    
    SLICE_X62Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.102    design_2_i/uart_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.186ns (18.452%)  route 0.822ns (81.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.547     0.883    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y79         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=122, routed)         0.269     1.292    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X42Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.337 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.553     1.891    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X62Y80         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.838     1.204    design_2_i/uart_0/U0/aclk
    SLICE_X62Y80         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[8]/C
                         clock pessimism             -0.035     1.169    
    SLICE_X62Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.102    design_2_i/uart_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.789    





