#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 21 16:28:19 2025
# Process ID: 15372
# Current directory: /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/2019/project_1_a3/project_1_a3.runs/BD_swerv_wrapper_verilog_0_0_synth_1
# Command line: vivado -log BD_swerv_wrapper_verilog_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_swerv_wrapper_verilog_0_0.tcl
# Log file: /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/2019/project_1_a3/project_1_a3.runs/BD_swerv_wrapper_verilog_0_0_synth_1/BD_swerv_wrapper_verilog_0_0.vds
# Journal file: /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/2019/project_1_a3/project_1_a3.runs/BD_swerv_wrapper_verilog_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source BD_swerv_wrapper_verilog_0_0.tcl -notrace
