<stg><name>fc_load_weight</name>


<trans_list>

<trans id="333" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:2  %och_0_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %och_0)

]]></Node>
<StgValue><ssdm name="och_0_read"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:3  call void @_ssdm_op_Write.ap_fifo.i10P(i10* %och_0_out, i10 %och_0_read)

]]></Node>
<StgValue><ssdm name="write_ln331"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="21" op_0_bw="21" op_1_bw="10" op_2_bw="11">
<![CDATA[
entry:4  %shl_ln = call i21 @_ssdm_op_BitConcatenate.i21.i10.i11(i10 %och_0_read, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="24" op_0_bw="21">
<![CDATA[
entry:5  %zext_ln340 = zext i21 %shl_ln to i24

]]></Node>
<StgValue><ssdm name="zext_ln340"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:6  %add_ln340 = add i24 %zext_ln340, -7815168

]]></Node>
<StgValue><ssdm name="add_ln340"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="20" op_0_bw="20" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8  %lshr_ln = call i20 @_ssdm_op_PartSelect.i20.i24.i32.i32(i24 %add_ln340, i32 4, i32 23)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="20">
<![CDATA[
entry:9  %zext_ln269 = zext i20 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln269"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
entry:10  %ddr_V_addr = getelementptr i128* %ddr_V, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="ddr_V_addr"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:11  %ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 128)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="147" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:11  %ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 128)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="148" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:11  %ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 128)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="149" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:11  %ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 128)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="150" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:11  %ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 128)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="151" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:11  %ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 128)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="152" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:11  %ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 128)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="153" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="1">
<![CDATA[
entry:12  %ddr_V_addr_read = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="154" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:14  %ddr_V_addr_read_143 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_143"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="155" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:15  %ddr_V_addr_read_144 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_144"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="156" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:16  %ddr_V_addr_read_145 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_145"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="157" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:17  %ddr_V_addr_read_146 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_146"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="158" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:18  %ddr_V_addr_read_147 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_147"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="159" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:19  %ddr_V_addr_read_148 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_148"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="160" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:20  %ddr_V_addr_read_149 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_149"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13  %weight_V_addr = getelementptr [16 x i1024]* %weight_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1024" op_0_bw="1024" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:21  %tmp_680_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_149, i128 %ddr_V_addr_read_148, i128 %ddr_V_addr_read_147, i128 %ddr_V_addr_read_146, i128 %ddr_V_addr_read_145, i128 %ddr_V_addr_read_144, i128 %ddr_V_addr_read_143, i128 %ddr_V_addr_read)

]]></Node>
<StgValue><ssdm name="tmp_680_i_i"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1024" op_1_bw="4">
<![CDATA[
entry:22  store i1024 %tmp_680_i_i, i1024* %weight_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:23  %ddr_V_addr_read_150 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_150"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="165" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:25  %ddr_V_addr_read_151 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_151"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="166" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:26  %ddr_V_addr_read_152 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_152"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="167" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:27  %ddr_V_addr_read_153 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_153"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="168" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:28  %ddr_V_addr_read_154 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_154"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="169" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:29  %ddr_V_addr_read_155 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_155"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="170" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:30  %ddr_V_addr_read_156 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_156"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="171" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:31  %ddr_V_addr_read_157 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_157"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="172" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24  %weight_V_addr_1 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_V_addr_1"/></StgValue>
</operation>

<operation id="173" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1024" op_0_bw="1024" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:32  %tmp_808_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_157, i128 %ddr_V_addr_read_156, i128 %ddr_V_addr_read_155, i128 %ddr_V_addr_read_154, i128 %ddr_V_addr_read_153, i128 %ddr_V_addr_read_152, i128 %ddr_V_addr_read_151, i128 %ddr_V_addr_read_150)

]]></Node>
<StgValue><ssdm name="tmp_808_i_i"/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1024" op_1_bw="4">
<![CDATA[
entry:33  store i1024 %tmp_808_i_i, i1024* %weight_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:34  %ddr_V_addr_read_158 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_158"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="176" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:36  %ddr_V_addr_read_159 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_159"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="177" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:37  %ddr_V_addr_read_160 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_160"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="178" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:38  %ddr_V_addr_read_161 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_161"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="179" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:39  %ddr_V_addr_read_162 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_162"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="180" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:40  %ddr_V_addr_read_163 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_163"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="181" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:41  %ddr_V_addr_read_164 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_164"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="182" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:42  %ddr_V_addr_read_165 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_165"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="183" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35  %weight_V_addr_2 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_V_addr_2"/></StgValue>
</operation>

<operation id="184" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1024" op_0_bw="1024" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:43  %tmp_936_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_165, i128 %ddr_V_addr_read_164, i128 %ddr_V_addr_read_163, i128 %ddr_V_addr_read_162, i128 %ddr_V_addr_read_161, i128 %ddr_V_addr_read_160, i128 %ddr_V_addr_read_159, i128 %ddr_V_addr_read_158)

]]></Node>
<StgValue><ssdm name="tmp_936_i_i"/></StgValue>
</operation>

<operation id="185" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1024" op_1_bw="4">
<![CDATA[
entry:44  store i1024 %tmp_936_i_i, i1024* %weight_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="186" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:45  %ddr_V_addr_read_166 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_166"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="187" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:47  %ddr_V_addr_read_167 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_167"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="188" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:48  %ddr_V_addr_read_168 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_168"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="189" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:49  %ddr_V_addr_read_169 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_169"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="190" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:50  %ddr_V_addr_read_170 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_170"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="191" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:51  %ddr_V_addr_read_171 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_171"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="192" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:52  %ddr_V_addr_read_172 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_172"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="193" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:53  %ddr_V_addr_read_173 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_173"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="194" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46  %weight_V_addr_3 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_V_addr_3"/></StgValue>
</operation>

<operation id="195" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1024" op_0_bw="1024" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:54  %tmp_1064_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_173, i128 %ddr_V_addr_read_172, i128 %ddr_V_addr_read_171, i128 %ddr_V_addr_read_170, i128 %ddr_V_addr_read_169, i128 %ddr_V_addr_read_168, i128 %ddr_V_addr_read_167, i128 %ddr_V_addr_read_166)

]]></Node>
<StgValue><ssdm name="tmp_1064_i_i"/></StgValue>
</operation>

<operation id="196" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1024" op_1_bw="4">
<![CDATA[
entry:55  store i1024 %tmp_1064_i_i, i1024* %weight_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="197" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:56  %ddr_V_addr_read_174 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_174"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="198" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:58  %ddr_V_addr_read_175 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_175"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="199" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:59  %ddr_V_addr_read_176 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_176"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="200" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:60  %ddr_V_addr_read_177 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_177"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="201" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:61  %ddr_V_addr_read_178 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_178"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="202" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:62  %ddr_V_addr_read_179 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_179"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="203" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:63  %ddr_V_addr_read_180 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_180"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="204" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:64  %ddr_V_addr_read_181 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_181"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="205" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:57  %weight_V_addr_4 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_V_addr_4"/></StgValue>
</operation>

<operation id="206" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1024" op_0_bw="1024" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:65  %tmp_1192_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_181, i128 %ddr_V_addr_read_180, i128 %ddr_V_addr_read_179, i128 %ddr_V_addr_read_178, i128 %ddr_V_addr_read_177, i128 %ddr_V_addr_read_176, i128 %ddr_V_addr_read_175, i128 %ddr_V_addr_read_174)

]]></Node>
<StgValue><ssdm name="tmp_1192_i_i"/></StgValue>
</operation>

<operation id="207" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1024" op_1_bw="4">
<![CDATA[
entry:66  store i1024 %tmp_1192_i_i, i1024* %weight_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="208" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:67  %ddr_V_addr_read_182 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_182"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="209" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:69  %ddr_V_addr_read_183 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_183"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="210" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:70  %ddr_V_addr_read_184 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_184"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="211" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:71  %ddr_V_addr_read_185 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_185"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="212" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:72  %ddr_V_addr_read_186 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_186"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="213" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:73  %ddr_V_addr_read_187 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_187"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="214" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:74  %ddr_V_addr_read_188 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_188"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="215" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:75  %ddr_V_addr_read_189 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_189"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="216" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68  %weight_V_addr_5 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_V_addr_5"/></StgValue>
</operation>

<operation id="217" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1024" op_0_bw="1024" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:76  %tmp_1320_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_189, i128 %ddr_V_addr_read_188, i128 %ddr_V_addr_read_187, i128 %ddr_V_addr_read_186, i128 %ddr_V_addr_read_185, i128 %ddr_V_addr_read_184, i128 %ddr_V_addr_read_183, i128 %ddr_V_addr_read_182)

]]></Node>
<StgValue><ssdm name="tmp_1320_i_i"/></StgValue>
</operation>

<operation id="218" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1024" op_1_bw="4">
<![CDATA[
entry:77  store i1024 %tmp_1320_i_i, i1024* %weight_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="219" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:78  %ddr_V_addr_read_190 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_190"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="220" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:80  %ddr_V_addr_read_191 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_191"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="221" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:81  %ddr_V_addr_read_192 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_192"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="222" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:82  %ddr_V_addr_read_193 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_193"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="223" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:83  %ddr_V_addr_read_194 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_194"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="224" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:84  %ddr_V_addr_read_195 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_195"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="225" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:85  %ddr_V_addr_read_196 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_196"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="226" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:86  %ddr_V_addr_read_197 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_197"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="227" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:79  %weight_V_addr_6 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_V_addr_6"/></StgValue>
</operation>

<operation id="228" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1024" op_0_bw="1024" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:87  %tmp_1448_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_197, i128 %ddr_V_addr_read_196, i128 %ddr_V_addr_read_195, i128 %ddr_V_addr_read_194, i128 %ddr_V_addr_read_193, i128 %ddr_V_addr_read_192, i128 %ddr_V_addr_read_191, i128 %ddr_V_addr_read_190)

]]></Node>
<StgValue><ssdm name="tmp_1448_i_i"/></StgValue>
</operation>

<operation id="229" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1024" op_1_bw="4">
<![CDATA[
entry:88  store i1024 %tmp_1448_i_i, i1024* %weight_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="230" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:89  %ddr_V_addr_read_198 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_198"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="231" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:91  %ddr_V_addr_read_199 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_199"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="232" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:92  %ddr_V_addr_read_200 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_200"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="233" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:93  %ddr_V_addr_read_201 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_201"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="234" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:94  %ddr_V_addr_read_202 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_202"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="235" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:95  %ddr_V_addr_read_203 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_203"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="236" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:96  %ddr_V_addr_read_204 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_204"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="237" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:97  %ddr_V_addr_read_205 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_205"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="238" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:90  %weight_V_addr_7 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_V_addr_7"/></StgValue>
</operation>

<operation id="239" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1024" op_0_bw="1024" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:98  %tmp_1576_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_205, i128 %ddr_V_addr_read_204, i128 %ddr_V_addr_read_203, i128 %ddr_V_addr_read_202, i128 %ddr_V_addr_read_201, i128 %ddr_V_addr_read_200, i128 %ddr_V_addr_read_199, i128 %ddr_V_addr_read_198)

]]></Node>
<StgValue><ssdm name="tmp_1576_i_i"/></StgValue>
</operation>

<operation id="240" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1024" op_1_bw="4">
<![CDATA[
entry:99  store i1024 %tmp_1576_i_i, i1024* %weight_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="241" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:100  %ddr_V_addr_read_206 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_206"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="242" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:102  %ddr_V_addr_read_207 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_207"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="243" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:103  %ddr_V_addr_read_208 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_208"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="244" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:104  %ddr_V_addr_read_209 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_209"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="245" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:105  %ddr_V_addr_read_210 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_210"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="246" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:106  %ddr_V_addr_read_211 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_211"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="247" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:107  %ddr_V_addr_read_212 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_212"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="248" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:108  %ddr_V_addr_read_213 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_213"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="249" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:101  %weight_V_addr_8 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_V_addr_8"/></StgValue>
</operation>

<operation id="250" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1024" op_0_bw="1024" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:109  %tmp_1704_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_213, i128 %ddr_V_addr_read_212, i128 %ddr_V_addr_read_211, i128 %ddr_V_addr_read_210, i128 %ddr_V_addr_read_209, i128 %ddr_V_addr_read_208, i128 %ddr_V_addr_read_207, i128 %ddr_V_addr_read_206)

]]></Node>
<StgValue><ssdm name="tmp_1704_i_i"/></StgValue>
</operation>

<operation id="251" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1024" op_1_bw="4">
<![CDATA[
entry:110  store i1024 %tmp_1704_i_i, i1024* %weight_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="252" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:111  %ddr_V_addr_read_214 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_214"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="253" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:113  %ddr_V_addr_read_215 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_215"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="254" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:114  %ddr_V_addr_read_216 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_216"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="255" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:115  %ddr_V_addr_read_217 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_217"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="256" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:116  %ddr_V_addr_read_218 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_218"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="257" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:117  %ddr_V_addr_read_219 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_219"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="258" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:118  %ddr_V_addr_read_220 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_220"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="259" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:119  %ddr_V_addr_read_221 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_221"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="260" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:112  %weight_V_addr_9 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="weight_V_addr_9"/></StgValue>
</operation>

<operation id="261" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1024" op_0_bw="1024" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:120  %tmp_1832_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_221, i128 %ddr_V_addr_read_220, i128 %ddr_V_addr_read_219, i128 %ddr_V_addr_read_218, i128 %ddr_V_addr_read_217, i128 %ddr_V_addr_read_216, i128 %ddr_V_addr_read_215, i128 %ddr_V_addr_read_214)

]]></Node>
<StgValue><ssdm name="tmp_1832_i_i"/></StgValue>
</operation>

<operation id="262" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1024" op_1_bw="4">
<![CDATA[
entry:121  store i1024 %tmp_1832_i_i, i1024* %weight_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="263" st_id="89" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:122  %ddr_V_addr_read_222 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_222"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="264" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:124  %ddr_V_addr_read_223 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_223"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="265" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:125  %ddr_V_addr_read_224 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_224"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="266" st_id="92" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:126  %ddr_V_addr_read_225 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_225"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="267" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:127  %ddr_V_addr_read_226 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_226"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="268" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:128  %ddr_V_addr_read_227 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_227"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="269" st_id="95" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:129  %ddr_V_addr_read_228 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_228"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="270" st_id="96" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:130  %ddr_V_addr_read_229 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_229"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="271" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:123  %weight_V_addr_10 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="weight_V_addr_10"/></StgValue>
</operation>

<operation id="272" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1024" op_0_bw="1024" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:131  %tmp_1960_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_229, i128 %ddr_V_addr_read_228, i128 %ddr_V_addr_read_227, i128 %ddr_V_addr_read_226, i128 %ddr_V_addr_read_225, i128 %ddr_V_addr_read_224, i128 %ddr_V_addr_read_223, i128 %ddr_V_addr_read_222)

]]></Node>
<StgValue><ssdm name="tmp_1960_i_i"/></StgValue>
</operation>

<operation id="273" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1024" op_1_bw="4">
<![CDATA[
entry:132  store i1024 %tmp_1960_i_i, i1024* %weight_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="274" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:133  %ddr_V_addr_read_230 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_230"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="275" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:135  %ddr_V_addr_read_231 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_231"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="276" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:136  %ddr_V_addr_read_232 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_232"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="277" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:137  %ddr_V_addr_read_233 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_233"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="278" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:138  %ddr_V_addr_read_234 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_234"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="279" st_id="102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:139  %ddr_V_addr_read_235 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_235"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="280" st_id="103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:140  %ddr_V_addr_read_236 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_236"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="281" st_id="104" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:141  %ddr_V_addr_read_237 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_237"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="282" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:134  %weight_V_addr_11 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="weight_V_addr_11"/></StgValue>
</operation>

<operation id="283" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1024" op_0_bw="1024" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:142  %tmp_2088_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_237, i128 %ddr_V_addr_read_236, i128 %ddr_V_addr_read_235, i128 %ddr_V_addr_read_234, i128 %ddr_V_addr_read_233, i128 %ddr_V_addr_read_232, i128 %ddr_V_addr_read_231, i128 %ddr_V_addr_read_230)

]]></Node>
<StgValue><ssdm name="tmp_2088_i_i"/></StgValue>
</operation>

<operation id="284" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1024" op_1_bw="4">
<![CDATA[
entry:143  store i1024 %tmp_2088_i_i, i1024* %weight_V_addr_11, align 8

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="285" st_id="105" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:144  %ddr_V_addr_read_238 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_238"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="286" st_id="106" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:146  %ddr_V_addr_read_239 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_239"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="287" st_id="107" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:147  %ddr_V_addr_read_240 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_240"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="288" st_id="108" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:148  %ddr_V_addr_read_241 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_241"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="289" st_id="109" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:149  %ddr_V_addr_read_242 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_242"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="290" st_id="110" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:150  %ddr_V_addr_read_243 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_243"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="291" st_id="111" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:151  %ddr_V_addr_read_244 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_244"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="292" st_id="112" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:152  %ddr_V_addr_read_245 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_245"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="293" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:145  %weight_V_addr_12 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="weight_V_addr_12"/></StgValue>
</operation>

<operation id="294" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1024" op_0_bw="1024" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:153  %tmp_2216_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_245, i128 %ddr_V_addr_read_244, i128 %ddr_V_addr_read_243, i128 %ddr_V_addr_read_242, i128 %ddr_V_addr_read_241, i128 %ddr_V_addr_read_240, i128 %ddr_V_addr_read_239, i128 %ddr_V_addr_read_238)

]]></Node>
<StgValue><ssdm name="tmp_2216_i_i"/></StgValue>
</operation>

<operation id="295" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1024" op_1_bw="4">
<![CDATA[
entry:154  store i1024 %tmp_2216_i_i, i1024* %weight_V_addr_12, align 8

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="296" st_id="113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:155  %ddr_V_addr_read_246 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_246"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="297" st_id="114" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:157  %ddr_V_addr_read_247 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_247"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="298" st_id="115" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:158  %ddr_V_addr_read_248 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_248"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="299" st_id="116" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:159  %ddr_V_addr_read_249 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_249"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="300" st_id="117" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:160  %ddr_V_addr_read_250 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_250"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="301" st_id="118" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:161  %ddr_V_addr_read_251 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_251"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="302" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:162  %ddr_V_addr_read_252 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_252"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="303" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:163  %ddr_V_addr_read_253 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_253"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="304" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:156  %weight_V_addr_13 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="weight_V_addr_13"/></StgValue>
</operation>

<operation id="305" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1024" op_0_bw="1024" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:164  %tmp_2344_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_253, i128 %ddr_V_addr_read_252, i128 %ddr_V_addr_read_251, i128 %ddr_V_addr_read_250, i128 %ddr_V_addr_read_249, i128 %ddr_V_addr_read_248, i128 %ddr_V_addr_read_247, i128 %ddr_V_addr_read_246)

]]></Node>
<StgValue><ssdm name="tmp_2344_i_i"/></StgValue>
</operation>

<operation id="306" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1024" op_1_bw="4">
<![CDATA[
entry:165  store i1024 %tmp_2344_i_i, i1024* %weight_V_addr_13, align 8

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="307" st_id="121" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:166  %ddr_V_addr_read_254 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_254"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="308" st_id="122" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:168  %ddr_V_addr_read_255 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_255"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="309" st_id="123" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:169  %ddr_V_addr_read_256 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_256"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="310" st_id="124" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:170  %ddr_V_addr_read_257 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_257"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="311" st_id="125" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:171  %ddr_V_addr_read_258 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_258"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="312" st_id="126" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:172  %ddr_V_addr_read_259 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_259"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="313" st_id="127" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:173  %ddr_V_addr_read_260 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_260"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="314" st_id="128" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:174  %ddr_V_addr_read_261 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_261"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="315" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:167  %weight_V_addr_14 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="weight_V_addr_14"/></StgValue>
</operation>

<operation id="316" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1024" op_0_bw="1024" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:175  %tmp_2472_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_261, i128 %ddr_V_addr_read_260, i128 %ddr_V_addr_read_259, i128 %ddr_V_addr_read_258, i128 %ddr_V_addr_read_257, i128 %ddr_V_addr_read_256, i128 %ddr_V_addr_read_255, i128 %ddr_V_addr_read_254)

]]></Node>
<StgValue><ssdm name="tmp_2472_i_i"/></StgValue>
</operation>

<operation id="317" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1024" op_1_bw="4">
<![CDATA[
entry:176  store i1024 %tmp_2472_i_i, i1024* %weight_V_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="318" st_id="129" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:177  %ddr_V_addr_read_262 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_262"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="319" st_id="130" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:179  %ddr_V_addr_read_263 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_263"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="320" st_id="131" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:180  %ddr_V_addr_read_264 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_264"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="321" st_id="132" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:181  %ddr_V_addr_read_265 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_265"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="322" st_id="133" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:182  %ddr_V_addr_read_266 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_266"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="323" st_id="134" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:183  %ddr_V_addr_read_267 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_267"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="324" st_id="135" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:184  %ddr_V_addr_read_268 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_268"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="325" st_id="136" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:185  %ddr_V_addr_read_269 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_269"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="326" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="327" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i10* %och_0_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="328" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="329" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:178  %weight_V_addr_15 = getelementptr [16 x i1024]* %weight_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="weight_V_addr_15"/></StgValue>
</operation>

<operation id="330" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1024" op_0_bw="1024" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:186  %tmp_2600_i_i = call i1024 @_ssdm_op_BitConcatenate.i1024.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_269, i128 %ddr_V_addr_read_268, i128 %ddr_V_addr_read_267, i128 %ddr_V_addr_read_266, i128 %ddr_V_addr_read_265, i128 %ddr_V_addr_read_264, i128 %ddr_V_addr_read_263, i128 %ddr_V_addr_read_262)

]]></Node>
<StgValue><ssdm name="tmp_2600_i_i"/></StgValue>
</operation>

<operation id="331" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1024" op_1_bw="4">
<![CDATA[
entry:187  store i1024 %tmp_2600_i_i, i1024* %weight_V_addr_15, align 8

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="332" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0">
<![CDATA[
entry:188  ret void

]]></Node>
<StgValue><ssdm name="ret_ln331"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
