# Midun_VSD_Risc-V_Tapeout




| Day  | Topics Covered | Status |
|---|---|---|
| **Day 0** | [**Tools Installation**](Day0/README.md) | **Pending** |
| **Day 1** | [**Introduction to Verilog RTL design and Synthesis**](Day1/README.md) | **Pending** |
| **Day 2** | [**Timing libs, hierarchical vs flat synthesis and efficient flop coding styles**](Day2/README.md) | **Pending** |
| **Day 3** | [**Combinational and sequential optimizations**](Day3/README.md) | **Pending** |
| **Day 4** | [**GLS, blocking vs non-blocking and Synthesis-Simulation mismatch**](Day4/README.md) | **Pending** |
| **Day 5** | [**VSDBabySoC Design and Modeling**](Day5/README.md) | **Pending** |
| **Day 6** | [**VSDBabySoC Post-Synthesis Simulation**](Day6/README.md) | **Pending** |
| **Day 7** | [**Timing Graphs using openSTA**](Day7/README.md) | **Pending** |
| **Day 8** | [**CMOS Circuit Design and SPICE Simulations**](Day8/README.md) | **Pending** |
| **Day 9** | [**Velocity Saturation and basics of CMOS inverter VTC**](Day9/README.md) | **Pending** |
| **Day 10** | [**CMOS Switching threshold and dynamic simulations**](Day10/README.md) | **Pending**  |
| **Day 11** | [**Static Behavior Evaluation: CMOS Inverter Robustness and Noise Margin**](Day11/README.md) | **Pending** |
| **Day 12** | [**CMOS power supply and device variation robustness evaluation**](Day12/README.md) | **Pending** |
| **Day 13** | [**Inception of open-source EDA, OpenROAD and Sky130 PDK**](Day13/README.md) | **Pending** |
| **Day 14** | [**OpenROAD installation guide**](Day14/README.md) | **Pending** |
| **Day 15** | [**Floorplan and Placement of VSDBabySoC in OpenROAD**](Day15/README.md) | **Pending** |
| **Day 16** | [**Advanced Physical Design using OpenLane for picorv32a design**](Day16/README.md) | **Pending** |
| **Day 17** | [**Expand Ubuntu VM Disk Space in VirtualBox**](Day17/README.md) | **Pending** |
| **Day 18** | [**Magic Layout and ngspice characterization**](Day18/README.md) | **Pending** |
| **Day 19** | [**Pre-layout timing analysis and importance of good clock tree**](Day19/README.md) | **Pending**|
| **Day 20** | [**Final steps for RTL2GDS using tritonRoute and openSTA**](Day20/README.md) | **Pending**|
| **Day 21** | [**OpenROAD-Flow-Scripts: Physical Design, Post-Route SPEF and Verilog Netlist Generation for VSDBabySoC**](Day21/README.md) | **Pending**|
| **Day 22** | [**Post-Routing STA analysis of VSDBabySoC Design**](Day22/README.md) | **Pending**|
