

================================================================
== Vitis HLS Report for 'fully_connected_6'
================================================================
* Date:           Tue Nov 26 16:15:57 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32509|    32509|  0.325 ms|  0.325 ms|  32509|  32509|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                      |                                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                       |                   Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fully_connected_6_Pipeline_VITIS_LOOP_58_2_fu_90  |fully_connected_6_Pipeline_VITIS_LOOP_58_2  |      375|      375|  3.750 us|  3.750 us|  375|  375|       no|
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |    32508|    32508|       387|          -|          -|    84|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     120|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     453|     450|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     247|    -|
|Register         |        -|     -|     293|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     746|     817|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |grp_fully_connected_6_Pipeline_VITIS_LOOP_58_2_fu_90  |fully_connected_6_Pipeline_VITIS_LOOP_58_2  |        0|   0|  453|  450|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                 |                                            |        0|   0|  453|  450|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_142_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln57_fu_152_p2   |         +|   0|  0|  70|          63|          63|
    |sub_ln57_fu_194_p2   |         -|   0|  0|  22|          15|          15|
    |icmp_ln56_fu_136_p2  |      icmp|   0|  0|  14|           7|           7|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 120|          92|          86|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         14|    1|         14|
    |gmem_blk_n_AR        |   9|          2|    1|          2|
    |gmem_blk_n_R         |   9|          2|    1|          2|
    |grp_fu_253_ce        |   9|          2|    1|          2|
    |grp_fu_257_ce        |   9|          2|    1|          2|
    |i_fu_62              |   9|          2|    7|         14|
    |m_axi_gmem_ARADDR    |  14|          3|   64|        192|
    |m_axi_gmem_ARBURST   |   9|          2|    2|          4|
    |m_axi_gmem_ARCACHE   |   9|          2|    4|          8|
    |m_axi_gmem_ARID      |   9|          2|    1|          2|
    |m_axi_gmem_ARLEN     |  14|          3|   32|         96|
    |m_axi_gmem_ARLOCK    |   9|          2|    2|          4|
    |m_axi_gmem_ARPROT    |   9|          2|    3|          6|
    |m_axi_gmem_ARQOS     |   9|          2|    4|          8|
    |m_axi_gmem_ARREGION  |   9|          2|    4|          8|
    |m_axi_gmem_ARSIZE    |   9|          2|    3|          6|
    |m_axi_gmem_ARUSER    |   9|          2|    1|          2|
    |m_axi_gmem_ARVALID   |  14|          3|    1|          3|
    |m_axi_gmem_RREADY    |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 247|         54|  134|        378|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                          |  13|   0|   13|          0|
    |gmem_addr_read_reg_238                                             |  32|   0|   32|          0|
    |gmem_addr_reg_232                                                  |  64|   0|   64|          0|
    |grp_fully_connected_6_Pipeline_VITIS_LOOP_58_2_fu_90_ap_start_reg  |   1|   0|    1|          0|
    |i_11_reg_222                                                       |   7|   0|    7|          0|
    |i_fu_62                                                            |   7|   0|    7|          0|
    |sext_ln56_reg_217                                                  |  63|   0|   63|          0|
    |sub_ln57_reg_243                                                   |  12|   0|   15|          3|
    |sum_reg_248                                                        |  32|   0|   32|          0|
    |trunc_ln_reg_212                                                   |  62|   0|   62|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              | 293|   0|  296|          3|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------+-----+-----+------------+-------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fully_connected.6|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fully_connected.6|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fully_connected.6|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fully_connected.6|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fully_connected.6|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fully_connected.6|  return value|
|grp_fu_405_p_din0    |  out|   32|  ap_ctrl_hs|  fully_connected.6|  return value|
|grp_fu_405_p_din1    |  out|   32|  ap_ctrl_hs|  fully_connected.6|  return value|
|grp_fu_405_p_opcode  |  out|    1|  ap_ctrl_hs|  fully_connected.6|  return value|
|grp_fu_405_p_dout0   |   in|   32|  ap_ctrl_hs|  fully_connected.6|  return value|
|grp_fu_405_p_ce      |  out|    1|  ap_ctrl_hs|  fully_connected.6|  return value|
|grp_fu_409_p_din0    |  out|   32|  ap_ctrl_hs|  fully_connected.6|  return value|
|grp_fu_409_p_din1    |  out|   32|  ap_ctrl_hs|  fully_connected.6|  return value|
|grp_fu_409_p_dout0   |   in|   32|  ap_ctrl_hs|  fully_connected.6|  return value|
|grp_fu_409_p_ce      |  out|    1|  ap_ctrl_hs|  fully_connected.6|  return value|
|input_r_address0     |  out|    7|   ap_memory|            input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|            input_r|         array|
|input_r_q0           |   in|   32|   ap_memory|            input_r|         array|
|output_r_address0    |  out|    7|   ap_memory|           output_r|         array|
|output_r_ce0         |  out|    1|   ap_memory|           output_r|         array|
|output_r_we0         |  out|    1|   ap_memory|           output_r|         array|
|output_r_d0          |  out|   32|   ap_memory|           output_r|         array|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|               gmem|       pointer|
|weights              |   in|   64|     ap_none|            weights|        scalar|
|bias                 |   in|   64|     ap_none|               bias|        scalar|
+---------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_24, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 16 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weights" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 17 'read' 'weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %weights_read, i32 2, i32 63" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 18 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln56_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %bias_read, i32 2, i32 63" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 19 'partselect' 'trunc_ln56_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i62 %trunc_ln56_2" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 20 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.40ns)   --->   "%store_ln56 = store i7 0, i7 %i" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 21 'store' 'store_ln56' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln56 = br void %VITIS_LOOP_58_2" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 22 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_11 = load i7 %i" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 23 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.70ns)   --->   "%icmp_ln56 = icmp_eq  i7 %i_11, i7 84" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 24 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 84, i64 84, i64 84"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln56 = add i7 %i_11, i7 1" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 26 'add' 'add_ln56' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %VITIS_LOOP_58_2.split, void %for.end15" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 27 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i7 %i_11" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 28 'zext' 'zext_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.10ns)   --->   "%add_ln57 = add i63 %zext_ln56, i63 %sext_ln56" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 29 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i63 %add_ln57" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 30 'sext' 'sext_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln57" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 31 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.40ns)   --->   "%store_ln56 = store i7 %add_ln56, i7 %i" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 32 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.40>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln63 = ret" [lenet_proj/lenet_support_1.cpp:63]   --->   Operation 33 'ret' 'ret_ln63' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 34 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 34 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 35 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 35 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 36 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 36 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 37 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 37 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 38 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 38 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 39 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 39 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 40 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 40 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 41 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 41 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 42 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 42 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.53>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %i_11, i7 0" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i14 %shl_ln" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 44 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln57_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %i_11, i3 0" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 45 'bitconcatenate' 'shl_ln57_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i10 %shl_ln57_1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 46 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.80ns)   --->   "%sub_ln57 = sub i15 %zext_ln57, i15 %zext_ln57_1" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 47 'sub' 'sub_ln57' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%sum = bitcast i32 %gmem_addr_read" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 48 'bitcast' 'sum' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [2/2] (0.72ns)   --->   "%call_ln57 = call void @fully_connected.6_Pipeline_VITIS_LOOP_58_2, i32 %sum, i32 %output_r, i7 %i_11, i32 %input_r, i62 %trunc_ln, i15 %sub_ln57, i32 %gmem" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 49 'call' 'call_ln57' <Predicate = true> <Delay = 0.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 50 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln57 = call void @fully_connected.6_Pipeline_VITIS_LOOP_58_2, i32 %sum, i32 %output_r, i7 %i_11, i32 %input_r, i62 %trunc_ln, i15 %sub_ln57, i32 %gmem" [lenet_proj/lenet_support_1.cpp:57]   --->   Operation 51 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln56 = br void %VITIS_LOOP_58_2" [lenet_proj/lenet_support_1.cpp:56]   --->   Operation 52 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01111111111111]
specinterface_ln0     (specinterface    ) [ 00000000000000]
bias_read             (read             ) [ 00000000000000]
weights_read          (read             ) [ 00000000000000]
trunc_ln              (partselect       ) [ 00111111111111]
trunc_ln56_2          (partselect       ) [ 00000000000000]
sext_ln56             (sext             ) [ 00111111111111]
store_ln56            (store            ) [ 00000000000000]
br_ln56               (br               ) [ 00000000000000]
i_11                  (load             ) [ 00011111111111]
icmp_ln56             (icmp             ) [ 00111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
add_ln56              (add              ) [ 00000000000000]
br_ln56               (br               ) [ 00000000000000]
zext_ln56             (zext             ) [ 00000000000000]
add_ln57              (add              ) [ 00000000000000]
sext_ln57             (sext             ) [ 00000000000000]
gmem_addr             (getelementptr    ) [ 00011111111100]
store_ln56            (store            ) [ 00000000000000]
ret_ln63              (ret              ) [ 00000000000000]
gmem_load_req         (readreq          ) [ 00000000000000]
gmem_addr_read        (read             ) [ 00000000000010]
shl_ln                (bitconcatenate   ) [ 00000000000000]
zext_ln57             (zext             ) [ 00000000000000]
shl_ln57_1            (bitconcatenate   ) [ 00000000000000]
zext_ln57_1           (zext             ) [ 00000000000000]
sub_ln57              (sub              ) [ 00000000000001]
sum                   (bitcast          ) [ 00000000000001]
specloopname_ln56     (specloopname     ) [ 00000000000000]
call_ln57             (call             ) [ 00000000000000]
br_ln56               (br               ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fully_connected.6_Pipeline_VITIS_LOOP_58_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="bias_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="weights_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_readreq_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="1"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="gmem_addr_read_read_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="9"/>
<pin id="88" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fully_connected_6_Pipeline_VITIS_LOOP_58_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="0" index="3" bw="7" slack="10"/>
<pin id="95" dir="0" index="4" bw="32" slack="0"/>
<pin id="96" dir="0" index="5" bw="62" slack="11"/>
<pin id="97" dir="0" index="6" bw="15" slack="0"/>
<pin id="98" dir="0" index="7" bw="32" slack="0"/>
<pin id="99" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/12 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="62" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="0" index="3" bw="7" slack="0"/>
<pin id="109" dir="1" index="4" bw="62" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln56_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="62" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="0" index="3" bw="7" slack="0"/>
<pin id="119" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln56_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln56_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="62" slack="0"/>
<pin id="126" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln56_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="7" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_11_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="1"/>
<pin id="135" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_11/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln56_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="7" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln56_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln56_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln57_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="62" slack="1"/>
<pin id="155" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sext_ln57_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="63" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="gmem_addr_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln56_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="0" index="1" bw="7" slack="1"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="shl_ln_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="14" slack="0"/>
<pin id="174" dir="0" index="1" bw="7" slack="10"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/12 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln57_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="14" slack="0"/>
<pin id="181" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/12 "/>
</bind>
</comp>

<comp id="183" class="1004" name="shl_ln57_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="0" index="1" bw="7" slack="10"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln57_1/12 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln57_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/12 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sub_ln57_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="14" slack="0"/>
<pin id="196" dir="0" index="1" bw="10" slack="0"/>
<pin id="197" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln57/12 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sum_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sum/12 "/>
</bind>
</comp>

<comp id="205" class="1005" name="i_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="212" class="1005" name="trunc_ln_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="62" slack="11"/>
<pin id="214" dir="1" index="1" bw="62" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="217" class="1005" name="sext_ln56_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="63" slack="1"/>
<pin id="219" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln56 "/>
</bind>
</comp>

<comp id="222" class="1005" name="i_11_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="10"/>
<pin id="224" dir="1" index="1" bw="7" slack="10"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="232" class="1005" name="gmem_addr_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="238" class="1005" name="gmem_addr_read_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="243" class="1005" name="sub_ln57_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="15" slack="1"/>
<pin id="245" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln57 "/>
</bind>
</comp>

<comp id="248" class="1005" name="sum_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="256" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/14 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="260" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul9/11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="46" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="100"><net_src comp="56" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="72" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="66" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="127"><net_src comp="114" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="133" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="133" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="142" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="182"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="52" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="54" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="179" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="194" pin="2"/><net_sink comp="90" pin=6"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="208"><net_src comp="62" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="215"><net_src comp="104" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="90" pin=5"/></net>

<net id="220"><net_src comp="124" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="225"><net_src comp="133" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="235"><net_src comp="161" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="241"><net_src comp="85" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="246"><net_src comp="194" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="90" pin=6"/></net>

<net id="251"><net_src comp="201" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="90" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {12 13 }
	Port: gmem | {}
 - Input state : 
	Port: fully_connected.6 : input_r | {12 13 }
	Port: fully_connected.6 : gmem | {3 4 5 6 7 8 9 10 11 12 13 }
	Port: fully_connected.6 : weights | {1 }
	Port: fully_connected.6 : bias | {1 }
  - Chain level:
	State 1
		sext_ln56 : 1
		store_ln56 : 1
	State 2
		icmp_ln56 : 1
		add_ln56 : 1
		br_ln56 : 2
		zext_ln56 : 1
		add_ln57 : 2
		sext_ln57 : 3
		gmem_addr : 4
		store_ln56 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		zext_ln57 : 1
		zext_ln57_1 : 1
		sub_ln57 : 2
		call_ln57 : 3
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_fully_connected_6_Pipeline_VITIS_LOOP_58_2_fu_90 |    5    |  1.608  |   609   |   558   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                      grp_fu_253                      |    2    |    0    |   227   |   218   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                      grp_fu_257                      |    3    |    0    |   128   |   137   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    add   |                    add_ln56_fu_142                   |    0    |    0    |    0    |    14   |
|          |                    add_ln57_fu_152                   |    0    |    0    |    0    |    69   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                    sub_ln57_fu_194                   |    0    |    0    |    0    |    21   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                   icmp_ln56_fu_136                   |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                 bias_read_read_fu_66                 |    0    |    0    |    0    |    0    |
|   read   |                weights_read_read_fu_72               |    0    |    0    |    0    |    0    |
|          |               gmem_addr_read_read_fu_85              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                   grp_readreq_fu_78                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|partselect|                    trunc_ln_fu_104                   |    0    |    0    |    0    |    0    |
|          |                  trunc_ln56_2_fu_114                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                   sext_ln56_fu_124                   |    0    |    0    |    0    |    0    |
|          |                   sext_ln57_fu_157                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                   zext_ln56_fu_148                   |    0    |    0    |    0    |    0    |
|   zext   |                   zext_ln57_fu_179                   |    0    |    0    |    0    |    0    |
|          |                  zext_ln57_1_fu_190                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                     shl_ln_fu_172                    |    0    |    0    |    0    |    0    |
|          |                   shl_ln57_1_fu_183                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                      |    10   |  1.608  |   964   |   1031  |
|----------|------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|gmem_addr_read_reg_238|   32   |
|   gmem_addr_reg_232  |   32   |
|     i_11_reg_222     |    7   |
|       i_reg_205      |    7   |
|   sext_ln56_reg_217  |   63   |
|   sub_ln57_reg_243   |   15   |
|      sum_reg_248     |   32   |
|   trunc_ln_reg_212   |   62   |
+----------------------+--------+
|         Total        |   250  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_fully_connected_6_Pipeline_VITIS_LOOP_58_2_fu_90 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fully_connected_6_Pipeline_VITIS_LOOP_58_2_fu_90 |  p6  |   2  |  15  |   30   ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                        |      |      |      |   94   ||  0.804  ||    18   |
|------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    1   |   964  |  1031  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   250  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    2   |  1214  |  1049  |
+-----------+--------+--------+--------+--------+
