###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       205223   # Number of WRITE/WRITEP commands
num_reads_done                 =       560218   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       434103   # Number of read row buffer hits
num_read_cmds                  =       560221   # Number of READ/READP commands
num_writes_done                =       205279   # Number of read requests issued
num_write_row_hits             =       155952   # Number of write row buffer hits
num_act_cmds                   =       176063   # Number of ACT commands
num_pre_cmds                   =       176034   # Number of PRE commands
num_ondemand_pres              =       153296   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9475860   # Cyles of rank active rank.0
rank_active_cycles.1           =      9141830   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       524140   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       858170   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       715337   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5825   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3172   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1849   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          842   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1211   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1878   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2479   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3470   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         6875   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22628   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           18   # Write cmd latency (cycles)
write_latency[20-39]           =          513   # Write cmd latency (cycles)
write_latency[40-59]           =          928   # Write cmd latency (cycles)
write_latency[60-79]           =         2330   # Write cmd latency (cycles)
write_latency[80-99]           =         4818   # Write cmd latency (cycles)
write_latency[100-119]         =         6777   # Write cmd latency (cycles)
write_latency[120-139]         =         9909   # Write cmd latency (cycles)
write_latency[140-159]         =        10993   # Write cmd latency (cycles)
write_latency[160-179]         =        12045   # Write cmd latency (cycles)
write_latency[180-199]         =        12507   # Write cmd latency (cycles)
write_latency[200-]            =       144385   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       240207   # Read request latency (cycles)
read_latency[40-59]            =        74391   # Read request latency (cycles)
read_latency[60-79]            =        84069   # Read request latency (cycles)
read_latency[80-99]            =        28662   # Read request latency (cycles)
read_latency[100-119]          =        20739   # Read request latency (cycles)
read_latency[120-139]          =        16910   # Read request latency (cycles)
read_latency[140-159]          =        10284   # Read request latency (cycles)
read_latency[160-179]          =         7821   # Read request latency (cycles)
read_latency[180-199]          =         6419   # Read request latency (cycles)
read_latency[200-]             =        70714   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.02447e+09   # Write energy
read_energy                    =  2.25881e+09   # Read energy
act_energy                     =  4.81708e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.51587e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.11922e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91294e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7045e+09   # Active standby energy rank.1
average_read_latency           =      107.636   # Average read request latency (cycles)
average_interarrival           =      13.0621   # Average request interarrival latency (cycles)
total_energy                   =  1.67506e+10   # Total energy (pJ)
average_power                  =      1675.06   # Average power (mW)
average_bandwidth              =      6.53224   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       200949   # Number of WRITE/WRITEP commands
num_reads_done                 =       544377   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       420651   # Number of read row buffer hits
num_read_cmds                  =       544377   # Number of READ/READP commands
num_writes_done                =       200977   # Number of read requests issued
num_write_row_hits             =       152721   # Number of write row buffer hits
num_act_cmds                   =       172558   # Number of ACT commands
num_pre_cmds                   =       172530   # Number of PRE commands
num_ondemand_pres              =       150310   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9313656   # Cyles of rank active rank.0
rank_active_cycles.1           =      9290329   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       686344   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       709671   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       693553   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7523   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3137   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1836   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          817   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1215   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1856   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2422   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3524   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         6672   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22801   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           17   # Write cmd latency (cycles)
write_latency[20-39]           =          648   # Write cmd latency (cycles)
write_latency[40-59]           =         1197   # Write cmd latency (cycles)
write_latency[60-79]           =         2735   # Write cmd latency (cycles)
write_latency[80-99]           =         5807   # Write cmd latency (cycles)
write_latency[100-119]         =         8070   # Write cmd latency (cycles)
write_latency[120-139]         =        10961   # Write cmd latency (cycles)
write_latency[140-159]         =        12047   # Write cmd latency (cycles)
write_latency[160-179]         =        12903   # Write cmd latency (cycles)
write_latency[180-199]         =        13266   # Write cmd latency (cycles)
write_latency[200-]            =       133298   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       235665   # Read request latency (cycles)
read_latency[40-59]            =        73397   # Read request latency (cycles)
read_latency[60-79]            =        87617   # Read request latency (cycles)
read_latency[80-99]            =        27687   # Read request latency (cycles)
read_latency[100-119]          =        20295   # Read request latency (cycles)
read_latency[120-139]          =        16772   # Read request latency (cycles)
read_latency[140-159]          =         9405   # Read request latency (cycles)
read_latency[160-179]          =         7172   # Read request latency (cycles)
read_latency[180-199]          =         5921   # Read request latency (cycles)
read_latency[200-]             =        60446   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.00314e+09   # Write energy
read_energy                    =  2.19493e+09   # Read energy
act_energy                     =  4.72119e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.29445e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.40642e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81172e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79717e+09   # Active standby energy rank.1
average_read_latency           =      97.1923   # Average read request latency (cycles)
average_interarrival           =      13.4163   # Average request interarrival latency (cycles)
total_energy                   =  1.66538e+10   # Total energy (pJ)
average_power                  =      1665.38   # Average power (mW)
average_bandwidth              =      6.36035   # Average bandwidth
