One matching license found for this product: synplifypro_actel

Starting:    D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\mbin\synbatch.exe
Install:     D:\Microsemi\Libero_SoC_v12.6\SynplifyPro
Hostname:    STARGATE-COMMAN
Date:        Mon Nov 27 18:11:40 2023
Version:     Q-2020.03M-SP1

Arguments:   -product synplify_pro -batch -log synplify.log CDC3FF_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

auto_infer_blackbox is not supported in current product.
log file: "X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5\synthesis\CDC3FF.srr"
Running: synthesis in foreground

Running CDC3FF_syn|synthesis

Running Flow: compile (Compile) on CDC3FF_syn|synthesis
# Mon Nov 27 18:11:41 2023

Running Flow: compile_flow (Compile Process) on CDC3FF_syn|synthesis
# Mon Nov 27 18:11:41 2023

Running: compiler (Compile Input) on CDC3FF_syn|synthesis
# Mon Nov 27 18:11:41 2023
Copied X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5\synthesis\synwork\CDC3FF_comp.srs to X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5\synthesis\CDC3FF.srs

compiler completed
# Mon Nov 27 18:11:43 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on CDC3FF_syn|synthesis
# Mon Nov 27 18:11:43 2023

multi_srs_gen completed
# Mon Nov 27 18:11:43 2023

Return Code: 0
Run Time:00h:00m:00s
Copied X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5\synthesis\synwork\CDC3FF_mult.srs to X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5\synthesis\CDC3FF.srs
Complete: Compile Process on CDC3FF_syn|synthesis

Running: premap (Premap) on CDC3FF_syn|synthesis
# Mon Nov 27 18:11:43 2023

premap completed with warnings
# Mon Nov 27 18:11:45 2023

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on CDC3FF_syn|synthesis

Running Flow: map (Map) on CDC3FF_syn|synthesis
# Mon Nov 27 18:11:45 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on CDC3FF_syn|synthesis
# Mon Nov 27 18:11:45 2023
Copied X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5\synthesis\synwork\CDC3FF_m.srm to X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5\synthesis\CDC3FF.srm

fpga_mapper completed with warnings
# Mon Nov 27 18:11:47 2023

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on CDC3FF_syn|synthesis
Complete: Logic Synthesis on CDC3FF_syn|synthesis
TCL script complete: "CDC3FF_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
