# SPDX-License-Identifier: Apache-2.0
# 2026 - Modified by MetaX Integrated Circuits (Shanghai) Co., Ltd. All Rights Reserved.
# SPDX-FileCopyrightText: Copyright contributors to the vLLM project

import torch
from vllm.platforms import current_platform
from vllm.v1.attention.backends.fa_utils import logger

if current_platform.is_musa():
    from flash_attn_interface import (  # noqa: F401
        flash_attn_with_kvcache as _mate_flash_attn_with_kvcache,
    )

    from vllm import _custom_ops as ops
    from vllm_musa import _custom_ops as musa_ops
    from vllm_musa.utils.environ import envs

    _USE_NATIVE_RESHAPE_CACHE_FLASH = envs.VLLM_MUSA_RESHAPE_CACHE_FLASH.get()
    _MUSA_OPS_NAMESPACE = getattr(torch.ops, "_C_musa_ops", None)
    _HAS_NATIVE_RESHAPE_CACHE_FLASH = hasattr(
        _MUSA_OPS_NAMESPACE, "musa_reshape_and_cache_flash_nhd"
    )

    def _can_use_musa_reshape_and_cache_flash_nhd(
        key,
        value,
        key_cache,
        value_cache,
        slot_mapping,
        kv_cache_dtype,
        k_scale,
        v_scale,
    ) -> bool:
        # Keep this guard cheap: the native op has full TORCH_CHECK coverage.
        # Python only filters known fallback cases that are valid upstream.
        head_size = key.shape[2] if key.dim() == 3 else None
        return (
            _USE_NATIVE_RESHAPE_CACHE_FLASH
            and _HAS_NATIVE_RESHAPE_CACHE_FLASH
            and kv_cache_dtype in ("auto", "float16", "bfloat16")
            and key.dtype in (torch.float16, torch.bfloat16)
            and value.dtype == key.dtype
            and key_cache.dtype == key.dtype
            and value_cache.dtype == value.dtype
            and key.dim() == 3
            and value.dim() == 3
            and head_size is not None
            and head_size % 8 == 0
            and key.stride(2) == 1
            and value.stride(2) == 1
            and key.stride(1) == head_size
            and value.stride(1) == value.shape[2]
            and k_scale.numel() == 1
            and v_scale.numel() == 1
            and key_cache.dim() == 4
            and value_cache.dim() == 4
            and key_cache.stride(3) == 1
            and value_cache.stride(3) == 1
            and key_cache.stride(2) == key_cache.shape[3]
            and value_cache.stride(2) == value_cache.shape[3]
            and key_cache.stride(1) == key_cache.shape[2] * key_cache.shape[3]
            and (value_cache.stride(1) == value_cache.shape[2] * value_cache.shape[3])
        )

    def reshape_and_cache_flash(
        key,
        value,
        key_cache,
        value_cache,
        slot_mapping,
        kv_cache_dtype,
        k_scale,
        v_scale,
    ) -> None:
        if _can_use_musa_reshape_and_cache_flash_nhd(
            key,
            value,
            key_cache,
            value_cache,
            slot_mapping,
            kv_cache_dtype,
            k_scale,
            v_scale,
        ):
            musa_ops.musa_reshape_and_cache_flash_nhd(
                key,
                value,
                key_cache,
                value_cache,
                slot_mapping,
            )
            return
        ops.reshape_and_cache_flash(
            key,
            value,
            key_cache,
            value_cache,
            slot_mapping,
            kv_cache_dtype,
            k_scale,
            v_scale,
        )


def get_flash_attn_version(
    requires_alibi: bool = False, head_size: int | None = None
) -> int | None:
    logger.info_once("MUSA platform use FLASH_ATTN with version 3.")
    return 3


def flash_attn_supports_fp8() -> bool:
    logger.info_once("Cannot use FLASH_ATTN with FP8 on MUSA platform")
    return False


def flash_attn_supports_sinks() -> bool:
    return True


def flash_attn_supports_mla():
    # XXX (MUSA): Requires adaptation for MLA models
    return True


def is_flash_attn_varlen_func_available() -> bool:
    return "flash_attn_varlen_func" in globals()


# MUSA: present the paged KV to mate's FMHA decode as page_size=64 (TME fast
# path) without changing the unified KV block. When the attention block is a
# multiple of 64 (>64) and VLLM_MUSA_ATTN_BLOCK64=1, reshape the k/v cache
# [n_blk, blk, H, D] -> [n_blk*r, 64, H, D] (a view) and expand the page table;
# mate then reads page_size == 64 and avoids the slow LSU KV load.
import os as _os_b64

_MUSA_B64_ARANGE: dict = {}


def flash_attn_with_kvcache(*args, **kwargs):
    if _os_b64.environ.get("VLLM_MUSA_ATTN_BLOCK64", "0") == "1":
        pt = kwargs.get("page_table")
        kc = kwargs.get("k_cache")
        vc = kwargs.get("v_cache")
        if pt is not None and kc is not None and vc is not None and kc.dim() >= 2:
            blk = kc.shape[1]
            if blk != 64 and blk % 64 == 0:
                r = blk // 64
                kwargs["k_cache"] = kc.reshape(kc.shape[0] * r, 64, *kc.shape[2:])
                kwargs["v_cache"] = vc.reshape(vc.shape[0] * r, 64, *vc.shape[2:])
                key = (r, pt.device, pt.dtype)
                ar = _MUSA_B64_ARANGE.get(key)
                if ar is None:
                    ar = torch.arange(r, device=pt.device, dtype=pt.dtype)
                    _MUSA_B64_ARANGE[key] = ar
                kwargs["page_table"] = (pt.unsqueeze(-1) * r + ar).reshape(
                    pt.shape[0], -1
                )
    return _mate_flash_attn_with_kvcache(*args, **kwargs)
