#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Jul 29 13:21:56 2018
# Process ID: 4900
# Current directory: C:/Users/yaris/Desktop/AXI_FIFO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14468 C:\Users\yaris\Desktop\AXI_FIFO\AXI_FIFO.xpr
# Log file: C:/Users/yaris/Desktop/AXI_FIFO/vivado.log
# Journal file: C:/Users/yaris/Desktop/AXI_FIFO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yaris/Desktop/AXI_FIFO/AXI_FIFO.xpr
open_bd_design {C:/Users/yaris/Desktop/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP2 {1}] [get_bd_cells processing_system7_0]
endgroup
update_compile_order -fileset sim_1
copy_bd_objs /  [get_bd_cells {axi_mem_intercon}]
update_compile_order -fileset sim_1
set_property location {3 945 370} [get_bd_cells axi_mem_intercon1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_mem_intercon1/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
delete_bd_objs [get_bd_intf_nets axi_dma_1_M_AXI_MM2S]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_mem_intercon1/S00_AXI]
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {1}] [get_bd_cells axi_mem_intercon]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {1}] [get_bd_cells axi_mem_intercon1]
endgroup
connect_bd_net [get_bd_pins axi_mem_intercon1/ACLK] [get_bd_pins axi_mem_intercon/ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_mem_intercon1/ARESETN] [get_bd_pins rst_processing_system7_0_100M/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_mem_intercon1/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_mem_intercon1/S00_ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_mem_intercon1/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_mem_intercon1/M00_ARESETN] [get_bd_pins axi_mem_intercon/M00_ARESETN] -boundary_type upper
delete_bd_objs [get_bd_intf_nets fifo_generator_1_M_AXIS] [get_bd_intf_ports M_AXIS]
delete_bd_objs [get_bd_intf_nets S_AXIS_1] [get_bd_intf_ports S_AXIS]
connect_bd_intf_net [get_bd_intf_pins fifo_generator_1/M_AXIS] [get_bd_intf_pins fifo_generator_0/S_AXIS]
delete_bd_objs [get_bd_nets s_aclk_1]
delete_bd_objs [get_bd_ports s_aclk]
connect_bd_net [get_bd_pins fifo_generator_0/s_aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
delete_bd_objs [get_bd_nets m_aclk]
delete_bd_objs [get_bd_ports m_aclk]
connect_bd_net [get_bd_pins fifo_generator_1/m_aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
delete_bd_objs [get_bd_nets s_aresetn_1]
delete_bd_objs [get_bd_ports s_aresetn]
connect_bd_net [get_bd_pins fifo_generator_0/s_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
delete_bd_objs [get_bd_ports peripheral_aresetn]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M03_AXI] [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_cells axi_gpio_1]
update_compile_order -fileset sim_1
delete_bd_objs [get_bd_intf_ports gpio_rtl]
regenerate_bd_layout
delete_bd_objs [get_bd_ports FCLK_CLK1]
regenerate_bd_layout
assign_bd_address
generate_target all [get_files  C:/Users/yaris/Desktop/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP2_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
generate_target all [get_files  C:/Users/yaris/Desktop/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files C:/Users/yaris/Desktop/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/Users/yaris/Desktop/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd] -directory C:/Users/yaris/Desktop/AXI_FIFO/AXI_FIFO.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top_file C:/Users/yaris/Desktop/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/hdl/system_wrapper.v [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force C:/Users/yaris/Desktop/AXI_FIFO/AXI_FIFO.runs/impl_1/system_wrapper.sysdef C:/Users/yaris/Desktop/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/yaris/Desktop/AXI_FIFO/AXI_FIFO.sdk -hwspec C:/Users/yaris/Desktop/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf
