#ifndef __SOC_LPMCU_CORESIGHT_BASEADDR_INTERFACE_H__
#define __SOC_LPMCU_CORESIGHT_BASEADDR_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define SOC_LPMCU_Coresight_Enyo1_ETM_BASE_ADDR (0x51F40000)
#define SOC_LPMCU_Coresight_Enyo1_PMU_BASE_ADDR (0x51F30000)
#define SOC_LPMCU_Coresight_Enyo1_CTI_BASE_ADDR (0x51F20000)
#define SOC_LPMCU_Coresight_Enyo1_DBG_BASE_ADDR (0x51F10000)
#define SOC_LPMCU_Coresight_Enyo0_ETM_BASE_ADDR (0x51E40000)
#define SOC_LPMCU_Coresight_Enyo0_PMU_BASE_ADDR (0x51E30000)
#define SOC_LPMCU_Coresight_Enyo0_CTI_BASE_ADDR (0x51E20000)
#define SOC_LPMCU_Coresight_Enyo0_DBG_BASE_ADDR (0x51E10000)
#define SOC_LPMCU_Coresight_Ananke5_ETM_BASE_ADDR (0x51D40000)
#define SOC_LPMCU_Coresight_Ananke5_PMU_BASE_ADDR (0x51D30000)
#define SOC_LPMCU_Coresight_Ananke5_CTI_BASE_ADDR (0x51D20000)
#define SOC_LPMCU_Coresight_Ananke5_DBG_BASE_ADDR (0x51D10000)
#define SOC_LPMCU_Coresight_Ananke4_ETM_BASE_ADDR (0x51C40000)
#define SOC_LPMCU_Coresight_Ananke4_PMU_BASE_ADDR (0x51C30000)
#define SOC_LPMCU_Coresight_Ananke4_CTI_BASE_ADDR (0x51C20000)
#define SOC_LPMCU_Coresight_Ananke4_DBG_BASE_ADDR (0x51C10000)
#define SOC_LPMCU_Coresight_Ananke3_ETM_BASE_ADDR (0x51B40000)
#define SOC_LPMCU_Coresight_Ananke3_PMU_BASE_ADDR (0x51B30000)
#define SOC_LPMCU_Coresight_Ananke3_CTI_BASE_ADDR (0x51B20000)
#define SOC_LPMCU_Coresight_Ananke3_DBG_BASE_ADDR (0x51B10000)
#define SOC_LPMCU_Coresight_Ananke2_ETM_BASE_ADDR (0x51A40000)
#define SOC_LPMCU_Coresight_Ananke2_PMU_BASE_ADDR (0x51A30000)
#define SOC_LPMCU_Coresight_Ananke2_CTI_BASE_ADDR (0x51A20000)
#define SOC_LPMCU_Coresight_Ananke2_DBG_BASE_ADDR (0x51A10000)
#define SOC_LPMCU_Coresight_Ananke1_ETM_BASE_ADDR (0x51940000)
#define SOC_LPMCU_Coresight_Ananke1_PMU_BASE_ADDR (0x51930000)
#define SOC_LPMCU_Coresight_Ananke1_CTI_BASE_ADDR (0x51920000)
#define SOC_LPMCU_Coresight_Ananke1_DBG_BASE_ADDR (0x51910000)
#define SOC_LPMCU_Coresight_Ananke0_ETM_BASE_ADDR (0x51840000)
#define SOC_LPMCU_Coresight_Ananke0_PMU_BASE_ADDR (0x51830000)
#define SOC_LPMCU_Coresight_Ananke0_CTI_BASE_ADDR (0x51820000)
#define SOC_LPMCU_Coresight_Ananke0_DBG_BASE_ADDR (0x51810000)
#define SOC_LPMCU_Coresight_FCM_ROMTABLE_BASE_ADDR (0x51800000)
#define SOC_LPMCU_Coresight_CPU_CTI_BASE_ADDR (0x51003000)
#define SOC_LPMCU_Coresight_CPU_ETF_BASE_ADDR (0x51002000)
#define SOC_LPMCU_Coresight_CPU_Funnel_BASE_ADDR (0x51001000)
#define SOC_LPMCU_Coresight_CPU_ROMTABLE_BASE_ADDR (0x51000000)
#define SOC_LPMCU_Coresight_DSS3_t2_CTI_BASE_ADDR (0x50F32000)
#define SOC_LPMCU_Coresight_DSS3_t2_OCD_BASE_ADDR (0x50F31000)
#define SOC_LPMCU_Coresight_DSS3_t0_CTI_BASE_ADDR (0x50F22000)
#define SOC_LPMCU_Coresight_DSS3_t0_OCD_BASE_ADDR (0x50F21000)
#define SOC_LPMCU_Coresight_DSS2_t2_CTI_BASE_ADDR (0x50EF2000)
#define SOC_LPMCU_Coresight_DSS2_t2_OCD_BASE_ADDR (0x50EF1000)
#define SOC_LPMCU_Coresight_DSS2_t0_CTI_BASE_ADDR (0x50EE2000)
#define SOC_LPMCU_Coresight_DSS2_t0_OCD_BASE_ADDR (0x50EE1000)
#define SOC_LPMCU_Coresight_DSS1_t2_CTI_BASE_ADDR (0x50EB2000)
#define SOC_LPMCU_Coresight_DSS1_t2_OCD_BASE_ADDR (0x50EB1000)
#define SOC_LPMCU_Coresight_DSS1_t0_CTI_BASE_ADDR (0x50EA2000)
#define SOC_LPMCU_Coresight_DSS1_t0_OCD_BASE_ADDR (0x50EA1000)
#define SOC_LPMCU_Coresight_DSS0_t2_CTI_BASE_ADDR (0x50E72000)
#define SOC_LPMCU_Coresight_DSS0_t2_OCD_BASE_ADDR (0x50E71000)
#define SOC_LPMCU_Coresight_DSS0_t0_CTI_BASE_ADDR (0x50E62000)
#define SOC_LPMCU_Coresight_DSS0_t0_OCD_BASE_ADDR (0x50E61000)
#define SOC_LPMCU_Coresight_TSP_ETF_BASE_ADDR (0x50C02000)
#define SOC_LPMCU_Coresight_TSP_CTI_BASE_ADDR (0x50C01000)
#define SOC_LPMCU_Coresight_TSP_ROMTABLE_BASE_ADDR (0x50C00000)
#define SOC_LPMCU_Coresight_TVP_DSS0_CTI_BASE_ADDR (0x50B13000)
#define SOC_LPMCU_Coresight_TVP_DSS0_OCD_BASE_ADDR (0x50B12000)
#define SOC_LPMCU_Coresight_TVP_ETF_BASE_ADDR (0x50A02000)
#define SOC_LPMCU_Coresight_TVP_CTI_BASE_ADDR (0x50A01000)
#define SOC_LPMCU_Coresight_TVP_ROMTABLE_BASE_ADDR (0x50A00000)
#define SOC_LPMCU_Coresight_MDM_Funel_BASE_ADDR (0x50801000)
#define SOC_LPMCU_Coresight_MDM_ROMTABLE_BASE_ADDR (0x50800000)
#define SOC_LPMCU_Coresight_NPU_TSCPU_ETM_BASE_ADDR (0x50240000)
#define SOC_LPMCU_Coresight_NPU_TSCPU_PMU_BASE_ADDR (0x50230000)
#define SOC_LPMCU_Coresight_NPU_TSCPU_CTI_BASE_ADDR (0x50220000)
#define SOC_LPMCU_Coresight_NPU_TSCPU_DBG_BASE_ADDR (0x50210000)
#define SOC_LPMCU_Coresight_NPUCPU_ROMTABLE_BASE_ADDR (0x50200000)
#define SOC_LPMCU_Coresight_ISPR8_CPU0_ETM_BASE_ADDR (0x5007C000)
#define SOC_LPMCU_Coresight_ISPR8_CPU0_CTI_BASE_ADDR (0x50078000)
#define SOC_LPMCU_Coresight_ISPR8_CPU0_PMU_BASE_ADDR (0x50071000)
#define SOC_LPMCU_Coresight_ISPR8_CPU0_DBG_BASE_ADDR (0x50070000)
#define SOC_LPMCU_Coresight_ISPR8_ROMTALBE_BASE_ADDR (0x50060000)
#define SOC_LPMCU_Coresight_MEDIA1_ROMTABLE_BASE_ADDR (0x50040000)
#define SOC_LPMCU_Coresight_Tsgen_RO_BASE_ADDR (0x50038000)
#define SOC_LPMCU_Coresight_Tsgen_BASE_ADDR (0x50037000)
#define SOC_LPMCU_Coresight_TOP_ETF_BASE_ADDR (0x50036000)
#define SOC_LPMCU_Coresight_TOP_CTI_BASE_ADDR (0x50034000)
#define SOC_LPMCU_Coresight_TOP_ETR_BASE_ADDR (0x50033000)
#define SOC_LPMCU_Coresight_TOP_Funnel_BASE_ADDR (0x50031000)
#define SOC_LPMCU_Coresight_CSSYS_ROMTABLE_BASE_ADDR (0x50030000)
#define SOC_LPMCU_Coresight_MEDIA2_ROMTABLE_BASE_ADDR (0x50020000)
#define SOC_LPMCU_Coresight_TOP_ROMTALBE_BASE_ADDR (0x50000000)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
