<!DOCTYPE html><html lang="en"><head><title>Static News</title><meta charSet="utf-8"/><meta name="description" content="Static delayed Hacker News."/><meta name="theme-color" media="(prefers-color-scheme: light)" content="white"/><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1d1f21"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><meta name="application-name" content="Static News"/><meta name="apple-mobile-web-app-title" content="Static News"/><meta name="apple-mobile-web-app-capable" content="yes"/><meta name="mobile-web-app-capable" content="yes"/><meta name="apple-mobile-web-app-status-bar-style" content="#1d1f21"/><link rel="preload" href="styles.css?v=1707382873907" as="style"/><link rel="stylesheet" href="styles.css?v=1707382873907"/></head><body><div id="container"><div id="inner"><header><a href="/">Static News</a><a href="/about">about</a></header><div id="content"><div><div id="title"><a href="https://www.nextplatform.com/2024/02/06/nvidias-grace-arm-cpu-holds-its-own-against-x86-for-hpc/">Nvidia&#x27;s &quot;Grace&quot; Arm CPU holds its own against x86 for HPC</a> <span class="domain">(<a href="https://www.nextplatform.com">www.nextplatform.com</a>)</span></div><div class="subtext"><span>rbanffy</span> | <span>37 comments</span></div><br/><div><div id="39296043" class="c"><input type="checkbox" id="c-39296043" checked=""/><div class="controls bullet"><span class="by">pclmulqdq</span><span>|</span><a href="#39297848">next</a><span>|</span><label class="collapse" for="c-39296043">[-]</label><label class="expand" for="c-39296043">[7 more]</label></div><br/><div class="children"><div class="content">I generally expect Grace to show up as underpowered compared to modern AMD and Intel offerings (Skylake is old), but if they do end up with any wins when they run that benchmark, I would assume it would be due to the memory bandwidth. LPDDR5 on a server chip with 2x the bandwidth of the DDR5-based competitors is really good to see.</div><br/><div id="39296940" class="c"><input type="checkbox" id="c-39296940" checked=""/><div class="controls bullet"><span class="by">Remnant44</span><span>|</span><a href="#39296043">parent</a><span>|</span><a href="#39296712">next</a><span>|</span><label class="collapse" for="c-39296940">[-]</label><label class="expand" for="c-39296940">[2 more]</label></div><br/><div class="children"><div class="content">Impressive memory bandwidth!<p>I feel like x86 offerings often fall down so flat in this area. Even when theoretical memory bandwidth is provided, there are often other significant limitations that prevent its use. I&#x27;ve run into this personally with AMD Zen cores, where it is pretty easy to saturate the infinite fabric bandwidth.<p>Do you know why they would outfit it with LPDDR5 instead of regular DDR5? I don&#x27;t have a good feel for the difference here. At first blush I would assume low power DDR would run slower not faster, but that doesn&#x27;t seem to be the case anywhere I see it deployed.</div><br/><div id="39297077" class="c"><input type="checkbox" id="c-39297077" checked=""/><div class="controls bullet"><span class="by">Vecr</span><span>|</span><a href="#39296043">root</a><span>|</span><a href="#39296940">parent</a><span>|</span><a href="#39296712">next</a><span>|</span><label class="collapse" for="c-39297077">[-]</label><label class="expand" for="c-39297077">[1 more]</label></div><br/><div class="children"><div class="content">LPDDR5 has lower total latency (or can, and I assume it very much does in this case). Essentially the &quot;standard motherboard layout&quot; normal DDR5 is designed for is too big to target a lower latency.</div><br/></div></div></div></div><div id="39296712" class="c"><input type="checkbox" id="c-39296712" checked=""/><div class="controls bullet"><span class="by">jeffbee</span><span>|</span><a href="#39296043">parent</a><span>|</span><a href="#39296940">prev</a><span>|</span><a href="#39297848">next</a><span>|</span><label class="collapse" for="c-39296712">[-]</label><label class="expand" for="c-39296712">[4 more]</label></div><br/><div class="children"><div class="content">Wouldn&#x27;t the HBM-equipped Xeon Max be the bandwidth king of these tables?</div><br/><div id="39297224" class="c"><input type="checkbox" id="c-39297224" checked=""/><div class="controls bullet"><span class="by">pclmulqdq</span><span>|</span><a href="#39296043">root</a><span>|</span><a href="#39296712">parent</a><span>|</span><a href="#39297848">next</a><span>|</span><label class="collapse" for="c-39297224">[-]</label><label class="expand" for="c-39297224">[3 more]</label></div><br/><div class="children"><div class="content">HBM has such high access latency that the Xeon Max can&#x27;t actually use all of the available bandwidth except in a caching mode (where a lot of that bandwidth is used with cache line spills and fills): the cores&#x27; line fill buffers will get full and cause backpressure and stalls in the CPU. And this assumes that every core is trying to load all the time.<p>You can see line fill buffer issues with 8-socket machines today, for example, where they are the cause of stalls due to the high latency of cache coherency checks. However, since they are part of the core and fine for 99% of users, the size of the line fill buffer is kept relatively small.<p>That limitation puts the HBM Xeon Max sort of on par with Grace for actual usable memory bandwidth, not so far above it.</div><br/><div id="39298984" class="c"><input type="checkbox" id="c-39298984" checked=""/><div class="controls bullet"><span class="by">anonymousDan</span><span>|</span><a href="#39296043">root</a><span>|</span><a href="#39297224">parent</a><span>|</span><a href="#39297848">next</a><span>|</span><label class="collapse" for="c-39298984">[-]</label><label class="expand" for="c-39298984">[2 more]</label></div><br/><div class="children"><div class="content">That&#x27;s super interesting, can you by any chance point to a paper or article with benchmarking results?</div><br/><div id="39299368" class="c"><input type="checkbox" id="c-39299368" checked=""/><div class="controls bullet"><span class="by">moggi</span><span>|</span><a href="#39296043">root</a><span>|</span><a href="#39298984">parent</a><span>|</span><a href="#39297848">next</a><span>|</span><label class="collapse" for="c-39299368">[-]</label><label class="expand" for="c-39299368">[1 more]</label></div><br/><div class="children"><div class="content">A really good presentation showing why the Xeon Max can&#x27;t reach full HBM bandwidth: <a href="https:&#x2F;&#x2F;www.ixpug.org&#x2F;images&#x2F;docs&#x2F;ISC23&#x2F;McCalpin_SPR_BW_limits_2023-05-24_final.pdf" rel="nofollow">https:&#x2F;&#x2F;www.ixpug.org&#x2F;images&#x2F;docs&#x2F;ISC23&#x2F;McCalpin_SPR_BW_limi...</a></div><br/></div></div></div></div></div></div></div></div></div></div><div id="39297848" class="c"><input type="checkbox" id="c-39297848" checked=""/><div class="controls bullet"><span class="by">gautamcgoel</span><span>|</span><a href="#39296043">prev</a><span>|</span><a href="#39297635">next</a><span>|</span><label class="collapse" for="c-39297848">[-]</label><label class="expand" for="c-39297848">[10 more]</label></div><br/><div class="children"><div class="content">The interesting part of the article isn&#x27;t the processor but rather the LPDDR5 memory, which apparently has ECC support. I&#x27;m not aware of any vendors offering such memory - does anyone know which exact memory they&#x27;re using?</div><br/><div id="39297940" class="c"><input type="checkbox" id="c-39297940" checked=""/><div class="controls bullet"><span class="by">wmf</span><span>|</span><a href="#39297848">parent</a><span>|</span><a href="#39298651">next</a><span>|</span><label class="collapse" for="c-39297940">[-]</label><label class="expand" for="c-39297940">[6 more]</label></div><br/><div class="children"><div class="content">ECC is in the memory controller not the DRAM. They&#x27;re presumably using a variant of in-band ECC that doesn&#x27;t require a wider memory bus.</div><br/><div id="39298375" class="c"><input type="checkbox" id="c-39298375" checked=""/><div class="controls bullet"><span class="by">bpye</span><span>|</span><a href="#39297848">root</a><span>|</span><a href="#39297940">parent</a><span>|</span><a href="#39298750">next</a><span>|</span><label class="collapse" for="c-39298375">[-]</label><label class="expand" for="c-39298375">[4 more]</label></div><br/><div class="children"><div class="content">I wish everyone would offer in-band ECC. I would generally be happy to pay the memory cost to get ECC. At least AMD allows you to use ECC memory with desktop parts, Intel still use it for market segmentation.</div><br/><div id="39299837" class="c"><input type="checkbox" id="c-39299837" checked=""/><div class="controls bullet"><span class="by">adrian_b</span><span>|</span><a href="#39297848">root</a><span>|</span><a href="#39298375">parent</a><span>|</span><a href="#39298681">next</a><span>|</span><label class="collapse" for="c-39299837">[-]</label><label class="expand" for="c-39299837">[1 more]</label></div><br/><div class="children"><div class="content">You should better wish that the DRAM manufacturers make memories with appropriate widths.<p>In-band ECC is a horrible workaround, which has a real hardware cost much higher than traditional ECC, in additional die area, increased energy consumption and much lower performance.<p>Intel has published some information about their in-band ECC controller, while NVIDIA, as usual, is much more secretive.<p>The performance of in-band ECC would be unacceptable without the addition of a special rather big cache memory and a great increase in complexity in the memory controller, which is required to implement clever caching algorithms. No matter how clever is the caching algorithm, there will still be workloads where the performance will be much lower than with standard ECC.</div><br/></div></div><div id="39298681" class="c"><input type="checkbox" id="c-39298681" checked=""/><div class="controls bullet"><span class="by">YetAnotherNick</span><span>|</span><a href="#39297848">root</a><span>|</span><a href="#39298375">parent</a><span>|</span><a href="#39299837">prev</a><span>|</span><a href="#39298750">next</a><span>|</span><label class="collapse" for="c-39298681">[-]</label><label class="expand" for="c-39298681">[2 more]</label></div><br/><div class="children"><div class="content">No one has verified ECC setup with AMD desktop parts. e.g. see this thread[1]. People said ASrock supports ECC in all the forums, but even their support denied it. While ECC memory would work with most motherboards, no one has any info if ECC is working on them.<p>[1]: <a href="https:&#x2F;&#x2F;forum.level1techs.com&#x2F;t&#x2F;ecc-capable-verified-motherboards-for-ryzen-7000&#x2F;197891&#x2F;14" rel="nofollow">https:&#x2F;&#x2F;forum.level1techs.com&#x2F;t&#x2F;ecc-capable-verified-motherb...</a></div><br/><div id="39299673" class="c"><input type="checkbox" id="c-39299673" checked=""/><div class="controls bullet"><span class="by">adrian_b</span><span>|</span><a href="#39297848">root</a><span>|</span><a href="#39298681">parent</a><span>|</span><a href="#39298750">next</a><span>|</span><label class="collapse" for="c-39299673">[-]</label><label class="expand" for="c-39299673">[1 more]</label></div><br/><div class="children"><div class="content">Plenty of people including myself have verified that ECC works with the desktop parts where AMD specifies that ECC is supported, like my Ryzen 9 5900X (on an ASUS Pro WS X570-ACE).<p>Your link is only about the current ASRock desktop MBs, not about AM5 MBs in general, not even about ASRock AM5 MBs in general. Previously all ASRock desktop motherboards supported ECC, but their current generation of desktop AM5 motherboards no longer supports ECC.<p>On the other hand, ASRock Rack makes some full-featured server boards with the AM5 socket and ECC support for desktop Ryzen 7000 CPUs, which have a much better performance per dollar than any alternative with CPUs that are sold as &quot;server&quot; CPUs.<p>For normal desktops or workstations, ASUS remains the most accessible choice for motherboards that support ECC. They also have many motherboards that do not support ECC, so the MB specifications must be checked before buying (a good ECC ASUS MB is PRIME X670E-PRO WiFi).<p>While the hardware ECC of Ryzens appears to be OK, their software support is much worse than that of Intel, as unfortunately it is usual for AMD.<p>Their Linux EDAC driver for Ryzen CPUs had not been updated for many years, since the Bulldozer times until about a year ago. A couple of years ago, many features, like testing without having to overclock the memory, by injecting errors, no longer worked, due to mismatch with the hardware.<p>During the last year, the AMD EDAC driver for Ryzen CPUs has been updated multiple times, so perhaps now all its functions work fine, but I have not verified this.</div><br/></div></div></div></div></div></div><div id="39298750" class="c"><input type="checkbox" id="c-39298750" checked=""/><div class="controls bullet"><span class="by">gautamcgoel</span><span>|</span><a href="#39297848">root</a><span>|</span><a href="#39297940">parent</a><span>|</span><a href="#39298375">prev</a><span>|</span><a href="#39298651">next</a><span>|</span><label class="collapse" for="c-39298750">[-]</label><label class="expand" for="c-39298750">[1 more]</label></div><br/><div class="children"><div class="content">It&#x27;s not clear IMO. What you&#x27;re saying would make sense given that the CPU only has access to 960GB of RAM despite there being at least a TB of RAM physically available. The article blamed the discrepancy on yield, which sounded ridiculous to me.</div><br/></div></div></div></div><div id="39298651" class="c"><input type="checkbox" id="c-39298651" checked=""/><div class="controls bullet"><span class="by">YetAnotherNick</span><span>|</span><a href="#39297848">parent</a><span>|</span><a href="#39297940">prev</a><span>|</span><a href="#39297635">next</a><span>|</span><label class="collapse" for="c-39298651">[-]</label><label class="expand" for="c-39298651">[3 more]</label></div><br/><div class="children"><div class="content">AWS r7iz[1] has DDR5 and all AWS instances have ECC.<p>[1]: <a href="https:&#x2F;&#x2F;aws.amazon.com&#x2F;ec2&#x2F;instance-types&#x2F;r7iz&#x2F;" rel="nofollow">https:&#x2F;&#x2F;aws.amazon.com&#x2F;ec2&#x2F;instance-types&#x2F;r7iz&#x2F;</a></div><br/><div id="39298993" class="c"><input type="checkbox" id="c-39298993" checked=""/><div class="controls bullet"><span class="by">ofcrpls</span><span>|</span><a href="#39297848">root</a><span>|</span><a href="#39298651">parent</a><span>|</span><a href="#39297635">next</a><span>|</span><label class="collapse" for="c-39298993">[-]</label><label class="expand" for="c-39298993">[2 more]</label></div><br/><div class="children"><div class="content">I figure LPDDR5 with ECC is what is being called out as a novel implementation given there is no known commercial implementation</div><br/><div id="39299613" class="c"><input type="checkbox" id="c-39299613" checked=""/><div class="controls bullet"><span class="by">jsolson</span><span>|</span><a href="#39297848">root</a><span>|</span><a href="#39298993">parent</a><span>|</span><a href="#39297635">next</a><span>|</span><label class="collapse" for="c-39299613">[-]</label><label class="expand" for="c-39299613">[1 more]</label></div><br/><div class="children"><div class="content">The memory doesn&#x27;t have ECC, the controller does.<p>You lose data space for syndrome bits. This is not, in practice, different from fixing data space and adding chips for syndrome bits, but it reflects differently in specs.</div><br/></div></div></div></div></div></div></div></div><div id="39297635" class="c"><input type="checkbox" id="c-39297635" checked=""/><div class="controls bullet"><span class="by">bushbaba</span><span>|</span><a href="#39297848">prev</a><span>|</span><a href="#39296823">next</a><span>|</span><label class="collapse" for="c-39297635">[-]</label><label class="expand" for="c-39297635">[1 more]</label></div><br/><div class="children"><div class="content">NVidia&#x27;s target market is GPU heavy workloads where the CPU is mostly for corrdinating the GPU-heavy work, moving data from IO to GPUs, etc. I&#x27;ve often seen in large-scale ML training that the CPU is mostly idling. Idle to the point where I&#x27;ve wondered if Presto&#x2F;Spark workloads should be co-located on the idle cores for large $$$ savings.</div><br/></div></div><div id="39296823" class="c"><input type="checkbox" id="c-39296823" checked=""/><div class="controls bullet"><span class="by">nomel</span><span>|</span><a href="#39297635">prev</a><span>|</span><a href="#39296267">next</a><span>|</span><label class="collapse" for="c-39296823">[-]</label><label class="expand" for="c-39296823">[4 more]</label></div><br/><div class="children"><div class="content">I think this would be more interesting if there were some $ symbols sprinkled about the page.</div><br/><div id="39297946" class="c"><input type="checkbox" id="c-39297946" checked=""/><div class="controls bullet"><span class="by">nine_k</span><span>|</span><a href="#39296823">parent</a><span>|</span><a href="#39298901">next</a><span>|</span><label class="collapse" for="c-39297946">[-]</label><label class="expand" for="c-39297946">[1 more]</label></div><br/><div class="children"><div class="content">I suspect that the $ of a CPU  is sometimes hard to measure in a HPC world, especially in a way that could meaningfully compare to smaller machines.<p>What I would like to see is some W and Wh symbols, which usually cannot be subject to special bulk pricing, fluctuations due to demand and availability, etc.</div><br/></div></div><div id="39298901" class="c"><input type="checkbox" id="c-39298901" checked=""/><div class="controls bullet"><span class="by">baq</span><span>|</span><a href="#39296823">parent</a><span>|</span><a href="#39297946">prev</a><span>|</span><a href="#39296267">next</a><span>|</span><label class="collapse" for="c-39298901">[-]</label><label class="expand" for="c-39298901">[2 more]</label></div><br/><div class="children"><div class="content">The (sad, maybe) truth is it won’t ever matter. If you’re buying these CPUs, you’re buying them in lots of 1k.</div><br/><div id="39299465" class="c"><input type="checkbox" id="c-39299465" checked=""/><div class="controls bullet"><span class="by">nomel</span><span>|</span><a href="#39296823">root</a><span>|</span><a href="#39298901">parent</a><span>|</span><a href="#39296267">next</a><span>|</span><label class="collapse" for="c-39299465">[-]</label><label class="expand" for="c-39299465">[1 more]</label></div><br/><div class="children"><div class="content">I naively assume that <i>some</i> cost, related to per unit, power, and cooling, is included in the decision of buying these vs an alternative.</div><br/></div></div></div></div></div></div><div id="39296267" class="c"><input type="checkbox" id="c-39296267" checked=""/><div class="controls bullet"><span class="by">exabrial</span><span>|</span><a href="#39296823">prev</a><span>|</span><a href="#39295713">next</a><span>|</span><label class="collapse" for="c-39296267">[-]</label><label class="expand" for="c-39296267">[1 more]</label></div><br/><div class="children"><div class="content">Yes but where can one buy it? If it isn’t shipping at a down to earth price it’s pet worthless.<p>Don’t get me wrong though. I want more memory bandwidth. Grace should wipe the floor with Intel&#x2F;AMD.</div><br/></div></div><div id="39295713" class="c"><input type="checkbox" id="c-39295713" checked=""/><div class="controls bullet"><span class="by">AnthonyMouse</span><span>|</span><a href="#39296267">prev</a><span>|</span><a href="#39295959">next</a><span>|</span><label class="collapse" for="c-39295713">[-]</label><label class="expand" for="c-39295713">[11 more]</label></div><br/><div class="children"><div class="content">Why are they comparing it against e.g. Skylake, which is 6 years old?</div><br/><div id="39295845" class="c"><input type="checkbox" id="c-39295845" checked=""/><div class="controls bullet"><span class="by">rgbrenner</span><span>|</span><a href="#39295713">parent</a><span>|</span><a href="#39295801">next</a><span>|</span><label class="collapse" for="c-39295845">[-]</label><label class="expand" for="c-39295845">[2 more]</label></div><br/><div class="children"><div class="content">It&#x27;s worse than that. There&#x27;s literally nothing similar about these systems. One is a system designed for the supercomputer MareNostrum 4 and the other for MareNostrom 5 (a completely different system).... So old CPU, but also different network cards, topology, memory (capacity and speed), storage system, operating system (SuSE from 2016 vs Ubuntu 22)... and so on. For example, they went from 10Gb ethernet to 200Gb infiniband.<p>And then they took all of the performance improvements that each of these contribute... and attributed them to the Nvidia CPU.</div><br/><div id="39296389" class="c"><input type="checkbox" id="c-39296389" checked=""/><div class="controls bullet"><span class="by">stonogo</span><span>|</span><a href="#39295713">root</a><span>|</span><a href="#39295845">parent</a><span>|</span><a href="#39295801">next</a><span>|</span><label class="collapse" for="c-39296389">[-]</label><label class="expand" for="c-39296389">[1 more]</label></div><br/><div class="children"><div class="content">This is a misrepresentation.  Included in the analyses are single-node runs, which don&#x27;t care about network cards etc.  This is a platform comparison, not a CPU showdown; among the  questions here is whether Grace-based nodes are feasible <i>at all</i> for production HPC.  The answer is a tentative yes, although I still have concerns about cooling at this density in a general-use (i.e. highly fluctuating) workload.<p>But mostly, these numbers are <i>for their users</i>, who are aware the system contract has been awarded but want to know what to expect when their workloads hit the new system.<p>Incidentally, MareNostrum 4 has a 100gbit Omnipath fabric.  I&#x27;m sure they&#x27;d love to test against latest Omnipath, but Intel dumped the tech, so our choices these days are 200&#x2F;400 gbit Ethernet or similar-throughput Infiniband.</div><br/></div></div></div></div><div id="39295801" class="c"><input type="checkbox" id="c-39295801" checked=""/><div class="controls bullet"><span class="by">snakeyjake</span><span>|</span><a href="#39295713">parent</a><span>|</span><a href="#39295845">prev</a><span>|</span><a href="#39295802">next</a><span>|</span><label class="collapse" for="c-39295801">[-]</label><label class="expand" for="c-39295801">[3 more]</label></div><br/><div class="children"><div class="content">The idealist in me says &quot;that&#x27;s what they have, and these organizations don&#x27;t have the cash to buy new stuff for benchmarking&quot;.<p>The cynic in me says &quot;that&#x27;s the only way for ARM to even appear competitive in HPC&quot;.<p>Note: real HPC not &quot;serve-ads-or-train-ad-serving-ai-models-with-the-highest-flop-per-watt&quot; HPC.</div><br/><div id="39295895" class="c"><input type="checkbox" id="c-39295895" checked=""/><div class="controls bullet"><span class="by">rbanffy</span><span>|</span><a href="#39295713">root</a><span>|</span><a href="#39295801">parent</a><span>|</span><a href="#39295802">next</a><span>|</span><label class="collapse" for="c-39295895">[-]</label><label class="expand" for="c-39295895">[2 more]</label></div><br/><div class="children"><div class="content">Bear in mind at least one of those notes the code wasn’t optimised for ARM while all the meaningful HPC code in existence has been painstakingly optimised for Intel for decades.</div><br/><div id="39297968" class="c"><input type="checkbox" id="c-39297968" checked=""/><div class="controls bullet"><span class="by">StillBored</span><span>|</span><a href="#39295713">root</a><span>|</span><a href="#39295895">parent</a><span>|</span><a href="#39295802">next</a><span>|</span><label class="collapse" for="c-39297968">[-]</label><label class="expand" for="c-39297968">[1 more]</label></div><br/><div class="children"><div class="content">Right the arm stuff is probably in the &quot;it runs&quot; camp. Largely because its SVE, which is barely available, and the code written to utilize it has largely probably been tuned for the a64fx, or maybe the gravaton v1&#x27;s.<p>Both of which have considerably different memory and vector size&#x2F;issue characteristics. So three different SVE variations now, and the previous two show significant uplift when given custom tuning (ex: see gcc -mtune=neoverse-512tvb, vs the custom a64fx compiler benchmarks). Arm put a bunch of effort into creating an instruction set that is microarch agnostic, but then its not exactly worked the first couple tries. Maybe that will be fixed with V2 and all SVE cores going forward.</div><br/></div></div></div></div></div></div><div id="39295802" class="c"><input type="checkbox" id="c-39295802" checked=""/><div class="controls bullet"><span class="by">PedroBatista</span><span>|</span><a href="#39295713">parent</a><span>|</span><a href="#39295801">prev</a><span>|</span><a href="#39296334">next</a><span>|</span><label class="collapse" for="c-39295802">[-]</label><label class="expand" for="c-39295802">[4 more]</label></div><br/><div class="children"><div class="content">Because they are comparing it with the system they have and a new system they might eventually have.<p>It&#x27;s their own analysis for their own benefit.</div><br/><div id="39295826" class="c"><input type="checkbox" id="c-39295826" checked=""/><div class="controls bullet"><span class="by">wmf</span><span>|</span><a href="#39295713">root</a><span>|</span><a href="#39295802">parent</a><span>|</span><a href="#39296137">next</a><span>|</span><label class="collapse" for="c-39295826">[-]</label><label class="expand" for="c-39295826">[1 more]</label></div><br/><div class="children"><div class="content">They should compare what they have vs Grace, what they have vs Genoa, and what they have vs Emerald Rapids.</div><br/></div></div><div id="39296137" class="c"><input type="checkbox" id="c-39296137" checked=""/><div class="controls bullet"><span class="by">yjftsjthsd-h</span><span>|</span><a href="#39295713">root</a><span>|</span><a href="#39295802">parent</a><span>|</span><a href="#39295826">prev</a><span>|</span><a href="#39296334">next</a><span>|</span><label class="collapse" for="c-39296137">[-]</label><label class="expand" for="c-39296137">[2 more]</label></div><br/><div class="children"><div class="content">How does that help? Surely they&#x27;d still need to compare against buying a new x86 system</div><br/><div id="39296407" class="c"><input type="checkbox" id="c-39296407" checked=""/><div class="controls bullet"><span class="by">stonogo</span><span>|</span><a href="#39295713">root</a><span>|</span><a href="#39296137">parent</a><span>|</span><a href="#39296334">next</a><span>|</span><label class="collapse" for="c-39296407">[-]</label><label class="expand" for="c-39296407">[1 more]</label></div><br/><div class="children"><div class="content">They already awarded the contract.  The question users will be asking is &quot;how much faster is the new computer compared to the one we&#x27;ve been using?&quot;  These are the answers.</div><br/></div></div></div></div></div></div><div id="39296334" class="c"><input type="checkbox" id="c-39296334" checked=""/><div class="controls bullet"><span class="by">drewg123</span><span>|</span><a href="#39295713">parent</a><span>|</span><a href="#39295802">prev</a><span>|</span><a href="#39295959">next</a><span>|</span><label class="collapse" for="c-39296334">[-]</label><label class="expand" for="c-39296334">[1 more]</label></div><br/><div class="children"><div class="content">If you scroll down to the Stony Brook results, they compare it to more modern CPUs.<p>I&#x27;ve had access to one of these (interested in it for its massive amounts of IO bandwidth for the power budget), and its stunningly fast.  And yes, it runs FreeBSD.</div><br/></div></div></div></div><div id="39295959" class="c"><input type="checkbox" id="c-39295959" checked=""/><div class="controls bullet"><span class="by">beebeepka</span><span>|</span><a href="#39295713">prev</a><span>|</span><a href="#39295411">next</a><span>|</span><label class="collapse" for="c-39295959">[-]</label><label class="expand" for="c-39295959">[1 more]</label></div><br/><div class="children"><div class="content">Article is reporting on someone&#x27;s dubious, un-contextualised numbers. Comparing apples to sardines.</div><br/></div></div></div></div></div></div></div></body></html>