<stg><name>conv1</name>


<trans_list>

<trans id="386" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="7" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="12" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="16" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="20" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="29" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="30" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="31" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="32" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="33" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:4 %store_ln30 = store i7 0, i7 %n

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:5 %br_ln30 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body:0 %n_1 = load i7 %n

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.body:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %n_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:2 %br_ln30 = br i1 %tmp, void %for.body.split, void %for.end278

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
for.body.split:2 %br_ln33 = br void %for.body5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0">
<![CDATA[
for.end278:0 %ret_ln113 = ret

]]></Node>
<StgValue><ssdm name="ret_ln113"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.body5:0 %h = phi i9 0, void %for.body.split, i9 %add_ln34, void %for.inc273

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="9">
<![CDATA[
for.body5:1 %zext_ln33 = zext i9 %h

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body5:2 %icmp_ln33 = icmp_ult  i9 %h, i9 255

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body5:3 %br_ln33 = br i1 %icmp_ln33, void %for.inc276, void %for.body5.split

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body5.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body5.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body5.split:2 %add_ln34 = add i9 %h, i9 32

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body5.split:3 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln34, i32 8

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="9">
<![CDATA[
for.body5.split:4 %trunc_ln34 = trunc i9 %h

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body5.split:5 %xor_ln34 = xor i8 %trunc_ln34, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln34"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body5.split:6 %tH = select i1 %tmp_5, i8 %xor_ln34, i8 32

]]></Node>
<StgValue><ssdm name="tH"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="8">
<![CDATA[
for.body5.split:7 %zext_ln34 = zext i8 %tH

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body5.split:8 %sub66 = add i9 %zext_ln34, i9 8

]]></Node>
<StgValue><ssdm name="sub66"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
for.body5.split:9 %br_ln36 = br void %for.body27.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc276:0 %add_ln31 = add i7 %n_1, i7 8

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc276:1 %store_ln30 = store i7 %add_ln31, i7 %n

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
for.inc276:2 %br_ln30 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.body27.lr.ph:0 %w = phi i9 0, void %for.body5.split, i9 %add_ln37, void %for.inc270

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="9">
<![CDATA[
for.body27.lr.ph:1 %zext_ln36 = zext i9 %w

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body27.lr.ph:2 %icmp_ln36 = icmp_ult  i9 %w, i9 255

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body27.lr.ph:3 %br_ln36 = br i1 %icmp_ln36, void %for.inc273, void %for.body27.lr.ph.split

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body27.lr.ph.split:0 %speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln36"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body27.lr.ph.split:1 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body27.lr.ph.split:2 %add_ln37 = add i9 %w, i9 32

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body27.lr.ph.split:3 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln37, i32 8

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="9">
<![CDATA[
for.body27.lr.ph.split:4 %trunc_ln37 = trunc i9 %w

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="8">
<![CDATA[
for.body27.lr.ph.split:5 %zext_ln37 = zext i8 %trunc_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body27.lr.ph.split:6 %xor_ln37 = xor i8 %trunc_ln37, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln37"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body27.lr.ph.split:7 %tW = select i1 %tmp_6, i8 %xor_ln37, i8 32

]]></Node>
<StgValue><ssdm name="tW"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="8">
<![CDATA[
for.body27.lr.ph.split:8 %zext_ln37_1 = zext i8 %tW

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
for.body27.lr.ph.split:9 %br_ln41 = br void %VITIS_LOOP_43_1

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
for.inc273:0 %br_ln33 = br void %for.body5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_43_1:0 %tn = phi i4 %add_ln41, void %for.inc46.loopexit, i4 0, void %for.body27.lr.ph.split

]]></Node>
<StgValue><ssdm name="tn"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_43_1:1 %trunc_ln45 = trunc i4 %tn

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
VITIS_LOOP_43_1:2 %tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln45, i5 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_43_1:3 %icmp_ln41 = icmp_eq  i4 %tn, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_43_1:4 %add_ln41 = add i4 %tn, i4 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_43_1:5 %br_ln41 = br i1 %icmp_ln41, void %VITIS_LOOP_43_1.split, void %tileAccumulation

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_43_1.split:2 %trunc_ln42 = trunc i4 %tn

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_43_1.split:3 %tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %n_1, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_43_1.split:4 %add_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_4, i3 %trunc_ln42

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_43_1.split:5 %zext_ln42 = zext i6 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_43_1.split:6 %conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="conv1_biases_addr"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_43_1.split:7 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
tileAccumulation:0 %sub74 = add i9 %zext_ln37_1, i9 8

]]></Node>
<StgValue><ssdm name="sub74"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
tileAccumulation:1 %br_ln58 = br void %VITIS_LOOP_60_4

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_43_1.split:0 %speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln41"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_43_1.split:1 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_43_1.split:7 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_43_1.split:8 %b = bitcast i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_43_1.split:9 %br_ln43 = br void %VITIS_LOOP_44_2

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_44_2:0 %th = phi i8 %add_ln43, void %for.inc43.loopexit, i8 0, void %VITIS_LOOP_43_1.split

]]></Node>
<StgValue><ssdm name="th"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_44_2:1 %add_ln45 = add i8 %tmp_cast, i8 %th

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_44_2:2 %tmp_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln45, i5 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_44_2:3 %icmp_ln43 = icmp_eq  i8 %th, i8 %tH

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_44_2:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_44_2:5 %add_ln43 = add i8 %th, i8 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_2:6 %br_ln43 = br i1 %icmp_ln43, void %VITIS_LOOP_44_2.split, void %for.inc46.loopexit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_44_2.split:0 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_44_2.split:1 %br_ln44 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
for.inc46.loopexit:0 %br_ln41 = br void %VITIS_LOOP_43_1

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:0 %tw = phi i8 %add_ln44, void %for.inc.split, i8 0, void %VITIS_LOOP_44_2.split

]]></Node>
<StgValue><ssdm name="tw"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="8">
<![CDATA[
for.inc:1 %zext_ln45 = zext i8 %tw

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:2 %add_ln45_1 = add i13 %tmp_3, i13 %zext_ln45

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="13">
<![CDATA[
for.inc:3 %zext_ln45_1 = zext i13 %add_ln45_1

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:4 %out_tile_addr = getelementptr i32 %out_tile, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="out_tile_addr"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:5 %icmp_ln44 = icmp_eq  i8 %tw, i8 %tW

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:7 %add_ln44 = add i8 %tw, i8 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:8 %br_ln44 = br i1 %icmp_ln44, void %for.inc.split, void %for.inc43.loopexit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
for.inc.split:1 %store_ln45 = store i32 %b, i13 %out_tile_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:2 %br_ln44 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
for.inc43.loopexit:0 %br_ln43 = br void %VITIS_LOOP_44_2

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
VITIS_LOOP_60_4:0 %ih = phi i9 %add_ln58, void %for.inc97.loopexit, i9 0, void %tileAccumulation

]]></Node>
<StgValue><ssdm name="ih"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="9">
<![CDATA[
VITIS_LOOP_60_4:1 %trunc_ln62 = trunc i9 %ih

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="9">
<![CDATA[
VITIS_LOOP_60_4:2 %trunc_ln62_1 = trunc i9 %ih

]]></Node>
<StgValue><ssdm name="trunc_ln62_1"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
VITIS_LOOP_60_4:3 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln62_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_60_4:4 %tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln62, i3 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_60_4:5 %add_ln62 = add i11 %tmp_s, i11 %tmp_2

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_60_4:6 %zext_ln58 = zext i9 %ih

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_60_4:7 %icmp_ln58 = icmp_eq  i9 %ih, i9 %sub66

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_60_4:8 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 263, i64 131

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_60_4:9 %add_ln58 = add i9 %ih, i9 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_60_4:10 %br_ln58 = br i1 %icmp_ln58, void %VITIS_LOOP_60_4.split, void %VITIS_LOOP_70_5.preheader

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_60_4.split:0 %specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_60_4.split:1 %add_ln59 = add i10 %zext_ln58, i10 1020

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_60_4.split:2 %sext_ln59 = sext i10 %add_ln59

]]></Node>
<StgValue><ssdm name="sext_ln59"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_60_4.split:3 %add_ln59_1 = add i11 %sext_ln59, i11 %zext_ln33

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
VITIS_LOOP_60_4.split:4 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln59_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_60_4.split:5 %icmp_ln11 = icmp_sgt  i11 %add_ln59_1, i11 254

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_60_4.split:6 %add_ln11_2 = add i8 %trunc_ln62, i8 252

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_60_4.split:7 %add_ln11 = add i8 %add_ln11_2, i8 %trunc_ln34

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_60_4.split:8 %select_ln10 = select i1 %tmp_7, i8 0, i8 254

]]></Node>
<StgValue><ssdm name="select_ln10"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_60_4.split:9 %or_ln10 = or i1 %tmp_7, i1 %icmp_ln11

]]></Node>
<StgValue><ssdm name="or_ln10"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_60_4.split:10 %gy = select i1 %or_ln10, i8 %select_ln10, i8 %add_ln11

]]></Node>
<StgValue><ssdm name="gy"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_60_4.split:11 %zext_ln62 = zext i8 %gy

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_60_4.split:12 %tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %gy, i8 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_60_4.split:13 %sub_ln62 = sub i16 %tmp_8, i16 %zext_ln62

]]></Node>
<StgValue><ssdm name="sub_ln62"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_60_4.split:14 %br_ln60 = br void %for.inc94

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_70_5.preheader:0 %br_ln73 = br void %VITIS_LOOP_70_5

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.inc94:0 %iw = phi i9 %add_ln60, void %for.inc94.split, i9 0, void %VITIS_LOOP_60_4.split

]]></Node>
<StgValue><ssdm name="iw"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="9">
<![CDATA[
for.inc94:1 %zext_ln62_1 = zext i9 %iw

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc94:2 %add_ln62_1 = add i11 %add_ln62, i11 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="11">
<![CDATA[
for.inc94:3 %zext_ln62_2 = zext i11 %add_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94:4 %in_tile_0_addr = getelementptr i32 %in_tile_0, i64 0, i64 %zext_ln62_2

]]></Node>
<StgValue><ssdm name="in_tile_0_addr"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="9">
<![CDATA[
for.inc94:5 %zext_ln60 = zext i9 %iw

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc94:6 %icmp_ln60 = icmp_eq  i9 %iw, i9 %sub74

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc94:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 263, i64 131

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc94:8 %add_ln60 = add i9 %iw, i9 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc94:9 %br_ln60 = br i1 %icmp_ln60, void %for.inc94.split, void %for.inc97.loopexit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc94.split:1 %add_ln61 = add i10 %zext_ln60, i10 1020

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="10">
<![CDATA[
for.inc94.split:2 %sext_ln61 = sext i10 %add_ln61

]]></Node>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc94.split:3 %add_ln61_1 = add i11 %sext_ln61, i11 %zext_ln36

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc94.split:4 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln61_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc94.split:5 %icmp_ln11_1 = icmp_sgt  i11 %add_ln61_1, i11 254

]]></Node>
<StgValue><ssdm name="icmp_ln11_1"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc94.split:6 %add_ln11_1 = add i11 %sext_ln61, i11 %zext_ln37

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc94.split:7 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln61_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc94.split:8 %select_ln10_2 = select i1 %tmp_12, i11 0, i11 254

]]></Node>
<StgValue><ssdm name="select_ln10_2"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc94.split:9 %or_ln10_1 = or i1 %tmp_11, i1 %icmp_ln11_1

]]></Node>
<StgValue><ssdm name="or_ln10_1"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc94.split:10 %gx = select i1 %or_ln10_1, i11 %select_ln10_2, i11 %add_ln11_1

]]></Node>
<StgValue><ssdm name="gx"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="11">
<![CDATA[
for.inc94.split:11 %sext_ln62 = sext i11 %gx

]]></Node>
<StgValue><ssdm name="sext_ln62"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc94.split:12 %add_ln62_2 = add i16 %sub_ln62, i16 %sext_ln62

]]></Node>
<StgValue><ssdm name="add_ln62_2"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="16">
<![CDATA[
for.inc94.split:13 %zext_ln62_3 = zext i16 %add_ln62_2

]]></Node>
<StgValue><ssdm name="zext_ln62_3"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split:14 %input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln62_3

]]></Node>
<StgValue><ssdm name="input_ftmap_addr"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="16">
<![CDATA[
for.inc94.split:15 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.loopexit:0 %br_ln58 = br void %VITIS_LOOP_60_4

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc94.split:0 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="16">
<![CDATA[
for.inc94.split:15 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
for.inc94.split:16 %bitcast_ln62 = bitcast i32 %input_ftmap_load

]]></Node>
<StgValue><ssdm name="bitcast_ln62"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc94.split:17 %store_ln62 = store i32 %bitcast_ln62, i11 %in_tile_0_addr

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
for.inc94.split:18 %br_ln60 = br void %for.inc94

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_70_5:0 %tn_1 = phi i4 %add_ln69, void %for.inc148, i4 0, void %VITIS_LOOP_70_5.preheader

]]></Node>
<StgValue><ssdm name="tn_1"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_70_5:1 %zext_ln73 = zext i4 %tn_1

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
VITIS_LOOP_70_5:2 %tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %tn_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_70_5:3 %zext_ln73_1 = zext i7 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_70_5:4 %add_ln73 = add i8 %zext_ln73_1, i8 %zext_ln73

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_70_5:5 %zext_ln69 = zext i4 %tn_1

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_70_5:6 %icmp_ln69 = icmp_eq  i4 %tn_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_70_5:7 %add_ln69 = add i4 %tn_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_70_5:8 %br_ln69 = br i1 %icmp_ln69, void %VITIS_LOOP_70_5.split, void %VITIS_LOOP_83_8.preheader

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_70_5.split:0 %speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln69"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_5.split:1 %specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_70_5.split:2 %trunc_ln30 = trunc i7 %n_1

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_70_5.split:3 %empty = add i6 %zext_ln69, i6 %trunc_ln30

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="6">
<![CDATA[
VITIS_LOOP_70_5.split:4 %zext_ln74 = zext i6 %empty

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
VITIS_LOOP_70_5.split:5 %tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty, i3 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_70_5.split:6 %zext_ln74_1 = zext i9 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln74_1"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_70_5.split:7 %add_ln74 = add i10 %zext_ln74_1, i10 %zext_ln74

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_70_5.split:8 %br_ln71 = br void %VITIS_LOOP_72_7

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_83_8.preheader:0 %br_ln85 = br void %VITIS_LOOP_83_8

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_72_7:0 %kh = phi i4 %add_ln71, void %for.inc142, i4 0, void %VITIS_LOOP_70_5.split

]]></Node>
<StgValue><ssdm name="kh"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="4">
<![CDATA[
VITIS_LOOP_72_7:1 %zext_ln73_2 = zext i4 %kh

]]></Node>
<StgValue><ssdm name="zext_ln73_2"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_72_7:2 %zext_ln73_3 = zext i4 %kh

]]></Node>
<StgValue><ssdm name="zext_ln73_3"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_72_7:3 %add_ln73_1 = add i8 %add_ln73, i8 %zext_ln73_3

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_72_7:4 %zext_ln73_4 = zext i8 %add_ln73_1

]]></Node>
<StgValue><ssdm name="zext_ln73_4"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="8">
<![CDATA[
VITIS_LOOP_72_7:5 %trunc_ln73 = trunc i8 %add_ln73_1

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_72_7:6 %p_shl6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln73, i3 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_72_7:7 %add_ln73_2 = add i10 %p_shl6, i10 %zext_ln73_4

]]></Node>
<StgValue><ssdm name="add_ln73_2"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_72_7:8 %add_ln74_1 = add i10 %add_ln74, i10 %zext_ln73_2

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_72_7:9 %zext_ln74_2 = zext i10 %add_ln74_1

]]></Node>
<StgValue><ssdm name="zext_ln74_2"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_72_7:10 %p_shl5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln74_1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_72_7:11 %add_ln74_2 = add i13 %p_shl5, i13 %zext_ln74_2

]]></Node>
<StgValue><ssdm name="add_ln74_2"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_72_7:12 %icmp_ln71 = icmp_eq  i4 %kh, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_72_7:13 %add_ln71 = add i4 %kh, i4 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_72_7:14 %br_ln71 = br i1 %icmp_ln71, void %VITIS_LOOP_72_7.split, void %for.inc148

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_72_7.split:0 %speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln71"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_72_7.split:1 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_72_7.split:2 %br_ln72 = br void %for.inc139

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
for.inc148:0 %br_ln69 = br void %VITIS_LOOP_70_5

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc139:0 %kw = phi i4 %add_ln72, void %for.inc139.split, i4 0, void %VITIS_LOOP_72_7.split

]]></Node>
<StgValue><ssdm name="kw"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="13" op_0_bw="4">
<![CDATA[
for.inc139:1 %zext_ln73_5 = zext i4 %kw

]]></Node>
<StgValue><ssdm name="zext_ln73_5"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="4">
<![CDATA[
for.inc139:2 %zext_ln73_6 = zext i4 %kw

]]></Node>
<StgValue><ssdm name="zext_ln73_6"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc139:3 %add_ln73_3 = add i10 %add_ln73_2, i10 %zext_ln73_6

]]></Node>
<StgValue><ssdm name="add_ln73_3"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="10">
<![CDATA[
for.inc139:4 %zext_ln73_7 = zext i10 %add_ln73_3

]]></Node>
<StgValue><ssdm name="zext_ln73_7"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc139:5 %w_tile_0_addr = getelementptr i32 %w_tile_0, i64 0, i64 %zext_ln73_7

]]></Node>
<StgValue><ssdm name="w_tile_0_addr"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc139:6 %add_ln74_3 = add i13 %add_ln74_2, i13 %zext_ln73_5

]]></Node>
<StgValue><ssdm name="add_ln74_3"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="13">
<![CDATA[
for.inc139:7 %zext_ln74_3 = zext i13 %add_ln74_3

]]></Node>
<StgValue><ssdm name="zext_ln74_3"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc139:8 %conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="conv1_weights_addr"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc139:9 %icmp_ln72 = icmp_eq  i4 %kw, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc139:10 %add_ln72 = add i4 %kw, i4 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc139:11 %br_ln72 = br i1 %icmp_ln72, void %for.inc139.split, void %for.inc142

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="13">
<![CDATA[
for.inc139.split:2 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
for.inc142:0 %br_ln71 = br void %VITIS_LOOP_72_7

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc139.split:0 %speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln72"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc139.split:1 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="13">
<![CDATA[
for.inc139.split:2 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
for.inc139.split:3 %bitcast_ln74 = bitcast i32 %conv1_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln74"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc139.split:4 %store_ln73 = store i32 %bitcast_ln74, i10 %w_tile_0_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
for.inc139.split:5 %br_ln72 = br void %for.inc139

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_83_8:0 %tn_2 = phi i4 %add_ln82, void %for.inc225.loopexit, i4 0, void %VITIS_LOOP_83_8.preheader

]]></Node>
<StgValue><ssdm name="tn_2"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_83_8:1 %zext_ln85 = zext i4 %tn_2

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_83_8:2 %trunc_ln85 = trunc i4 %tn_2

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
VITIS_LOOP_83_8:3 %tmp_23_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln85, i5 0

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
VITIS_LOOP_83_8:4 %tmp_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %tn_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_83_8:5 %zext_ln91 = zext i7 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_83_8:6 %add_ln91 = add i8 %zext_ln91, i8 %zext_ln85

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_83_8:7 %icmp_ln82 = icmp_eq  i4 %tn_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_83_8:8 %add_ln82 = add i4 %tn_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_83_8:9 %br_ln82 = br i1 %icmp_ln82, void %VITIS_LOOP_83_8.split, void %VITIS_LOOP_104_13.preheader

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_83_8.split:0 %speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln82"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_83_8.split:1 %specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln82"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_83_8.split:2 %br_ln83 = br void %VITIS_LOOP_84_9

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_104_13.preheader:0 %br_ln106 = br void %VITIS_LOOP_104_13

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="251" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_84_9:0 %th_1 = phi i8 %add_ln83, void %for.inc222.loopexit, i8 0, void %VITIS_LOOP_83_8.split

]]></Node>
<StgValue><ssdm name="th_1"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_84_9:1 %add_ln85 = add i8 %tmp_23_cast, i8 %th_1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_84_9:2 %tmp_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln85, i5 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="8">
<![CDATA[
VITIS_LOOP_84_9:3 %trunc_ln83 = trunc i8 %th_1

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_84_9:4 %icmp_ln83 = icmp_eq  i8 %th_1, i8 %tH

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_84_9:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_84_9:6 %add_ln83 = add i8 %th_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_84_9:7 %br_ln83 = br i1 %icmp_ln83, void %VITIS_LOOP_84_9.split, void %for.inc225.loopexit

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_84_9.split:0 %specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln83"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_84_9.split:1 %br_ln84 = br void %VITIS_LOOP_86_10

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
for.inc225.loopexit:0 %br_ln82 = br void %VITIS_LOOP_83_8

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_86_10:0 %tw_1 = phi i8 %add_ln84, void %for.inc219, i8 0, void %VITIS_LOOP_84_9.split

]]></Node>
<StgValue><ssdm name="tw_1"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_86_10:1 %zext_ln85_1 = zext i8 %tw_1

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_86_10:2 %add_ln85_1 = add i13 %tmp_14, i13 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_86_10:3 %zext_ln85_2 = zext i13 %add_ln85_1

]]></Node>
<StgValue><ssdm name="zext_ln85_2"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_86_10:4 %out_tile_addr_1 = getelementptr i32 %out_tile, i64 0, i64 %zext_ln85_2

]]></Node>
<StgValue><ssdm name="out_tile_addr_1"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_86_10:5 %zext_ln84 = zext i8 %tw_1

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_86_10:6 %icmp_ln84 = icmp_eq  i8 %tw_1, i8 %tW

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_86_10:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_86_10:8 %add_ln84 = add i8 %tw_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_86_10:9 %br_ln84 = br i1 %icmp_ln84, void %VITIS_LOOP_86_10.split, void %for.inc222.loopexit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_86_10.split:1 %acc = load i13 %out_tile_addr_1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
for.inc222.loopexit:0 %br_ln83 = br void %VITIS_LOOP_84_9

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="274" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_86_10.split:0 %specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln84"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_86_10.split:1 %acc = load i13 %out_tile_addr_1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_86_10.split:2 %br_ln87 = br void %VITIS_LOOP_89_12

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_89_12:0 %kh_1 = phi i4 %add_ln87, void %for.inc207, i4 0, void %VITIS_LOOP_86_10.split

]]></Node>
<StgValue><ssdm name="kh_1"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_89_12:1 %acc_7 = phi i32 %acc_8, void %for.inc207, i32 %acc, void %VITIS_LOOP_86_10.split

]]></Node>
<StgValue><ssdm name="acc_7"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_89_12:2 %zext_ln91_1 = zext i4 %kh_1

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_89_12:3 %add_ln91_1 = add i8 %add_ln91, i8 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_89_12:4 %zext_ln91_2 = zext i8 %add_ln91_1

]]></Node>
<StgValue><ssdm name="zext_ln91_2"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="8">
<![CDATA[
VITIS_LOOP_89_12:5 %trunc_ln91 = trunc i8 %add_ln91_1

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_89_12:6 %p_shl8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln91, i3 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_89_12:7 %add_ln91_2 = add i10 %p_shl8, i10 %zext_ln91_2

]]></Node>
<StgValue><ssdm name="add_ln91_2"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_89_12:8 %zext_ln87 = zext i4 %kh_1

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_89_12:9 %icmp_ln87 = icmp_eq  i4 %kh_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_89_12:10 %add_ln87 = add i4 %kh_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_89_12:11 %br_ln87 = br i1 %icmp_ln87, void %VITIS_LOOP_89_12.split, void %for.inc219

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_89_12.split:0 %speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln85"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_89_12.split:1 %specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln87"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_89_12.split:2 %empty_44 = add i6 %zext_ln87, i6 %trunc_ln83

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
VITIS_LOOP_89_12.split:3 %tmp_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_44, i5 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
VITIS_LOOP_89_12.split:4 %tmp_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_44, i3 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_89_12.split:5 %zext_ln92 = zext i9 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_89_12.split:6 %add_ln92_1 = add i11 %tmp_17, i11 %zext_ln92

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_89_12.split:7 %br_ln89 = br void %for.inc204

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
for.inc219:0 %store_ln96 = store i32 %acc_7, i13 %out_tile_addr_1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
for.inc219:1 %br_ln84 = br void %VITIS_LOOP_86_10

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc204:0 %kw_1 = phi i4 %add_ln89, void %for.inc204.split, i4 0, void %VITIS_LOOP_89_12.split

]]></Node>
<StgValue><ssdm name="kw_1"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc204:1 %acc_8 = phi i32 %acc_6, void %for.inc204.split, i32 %acc_7, void %VITIS_LOOP_89_12.split

]]></Node>
<StgValue><ssdm name="acc_8"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="4">
<![CDATA[
for.inc204:2 %zext_ln91_3 = zext i4 %kw_1

]]></Node>
<StgValue><ssdm name="zext_ln91_3"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc204:3 %add_ln91_3 = add i10 %add_ln91_2, i10 %zext_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_3"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="10">
<![CDATA[
for.inc204:4 %zext_ln91_4 = zext i10 %add_ln91_3

]]></Node>
<StgValue><ssdm name="zext_ln91_4"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc204:5 %w_tile_0_addr_1 = getelementptr i32 %w_tile_0, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="w_tile_0_addr_1"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="4">
<![CDATA[
for.inc204:6 %zext_ln89 = zext i4 %kw_1

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc204:7 %icmp_ln89 = icmp_eq  i4 %kw_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc204:8 %add_ln89 = add i4 %kw_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc204:9 %br_ln89 = br i1 %icmp_ln89, void %for.inc204.split, void %for.inc207

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="10">
<![CDATA[
for.inc204.split:2 %w_tile_0_load = load i10 %w_tile_0_addr_1

]]></Node>
<StgValue><ssdm name="w_tile_0_load"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc204.split:3 %add_ln92 = add i9 %zext_ln89, i9 %zext_ln84

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="9">
<![CDATA[
for.inc204.split:4 %zext_ln92_1 = zext i9 %add_ln92

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc204.split:5 %add_ln92_2 = add i11 %add_ln92_1, i11 %zext_ln92_1

]]></Node>
<StgValue><ssdm name="add_ln92_2"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="11">
<![CDATA[
for.inc204.split:6 %zext_ln92_2 = zext i11 %add_ln92_2

]]></Node>
<StgValue><ssdm name="zext_ln92_2"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc204.split:7 %in_tile_0_addr_1 = getelementptr i32 %in_tile_0, i64 0, i64 %zext_ln92_2

]]></Node>
<StgValue><ssdm name="in_tile_0_addr_1"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="11">
<![CDATA[
for.inc204.split:8 %in_tile_0_load = load i11 %in_tile_0_addr_1

]]></Node>
<StgValue><ssdm name="in_tile_0_load"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
for.inc207:0 %br_ln87 = br void %VITIS_LOOP_89_12

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="317" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="10">
<![CDATA[
for.inc204.split:2 %w_tile_0_load = load i10 %w_tile_0_addr_1

]]></Node>
<StgValue><ssdm name="w_tile_0_load"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="11">
<![CDATA[
for.inc204.split:8 %in_tile_0_load = load i11 %in_tile_0_addr_1

]]></Node>
<StgValue><ssdm name="in_tile_0_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="319" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc204.split:9 %mul = fmul i32 %w_tile_0_load, i32 %in_tile_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="320" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc204.split:9 %mul = fmul i32 %w_tile_0_load, i32 %in_tile_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="321" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc204.split:9 %mul = fmul i32 %w_tile_0_load, i32 %in_tile_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="322" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc204.split:10 %acc_6 = fadd i32 %acc_8, i32 %mul

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="323" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc204.split:10 %acc_6 = fadd i32 %acc_8, i32 %mul

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="324" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc204.split:10 %acc_6 = fadd i32 %acc_8, i32 %mul

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="325" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc204.split:0 %speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln85"/></StgValue>
</operation>

<operation id="326" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc204.split:1 %specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln89"/></StgValue>
</operation>

<operation id="327" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc204.split:10 %acc_6 = fadd i32 %acc_8, i32 %mul

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>

<operation id="328" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
for.inc204.split:11 %br_ln89 = br void %for.inc204

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="329" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_104_13:0 %tn_3 = phi i4 %add_ln103, void %for.inc267.loopexit, i4 0, void %VITIS_LOOP_104_13.preheader

]]></Node>
<StgValue><ssdm name="tn_3"/></StgValue>
</operation>

<operation id="330" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_104_13:1 %trunc_ln106 = trunc i4 %tn_3

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="331" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
VITIS_LOOP_104_13:2 %tmp_27_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln106, i5 0

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="332" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_104_13:3 %zext_ln103 = zext i4 %tn_3

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="333" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_104_13:4 %icmp_ln103 = icmp_eq  i4 %tn_3, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="334" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_104_13:5 %add_ln103 = add i4 %tn_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="335" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_104_13:6 %br_ln103 = br i1 %icmp_ln103, void %VITIS_LOOP_104_13.split, void %for.inc270

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="336" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_104_13.split:0 %speclooptripcount_ln103 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln103"/></StgValue>
</operation>

<operation id="337" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_104_13.split:1 %specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="338" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_104_13.split:2 %trunc_ln30_1 = trunc i7 %n_1

]]></Node>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</operation>

<operation id="339" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_104_13.split:3 %empty_45 = add i6 %zext_ln103, i6 %trunc_ln30_1

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="340" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="15" op_0_bw="6">
<![CDATA[
VITIS_LOOP_104_13.split:4 %zext_ln106 = zext i6 %empty_45

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="341" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
VITIS_LOOP_104_13.split:5 %tmp_15 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %empty_45, i8 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="342" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_104_13.split:6 %zext_ln106_1 = zext i14 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="343" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_104_13.split:7 %sub_ln106 = sub i15 %zext_ln106_1, i15 %zext_ln106

]]></Node>
<StgValue><ssdm name="sub_ln106"/></StgValue>
</operation>

<operation id="344" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_104_13.split:8 %sext_ln104 = sext i15 %sub_ln106

]]></Node>
<StgValue><ssdm name="sext_ln104"/></StgValue>
</operation>

<operation id="345" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_104_13.split:9 %br_ln104 = br void %VITIS_LOOP_105_14

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="346" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
for.inc270:0 %br_ln36 = br void %for.body27.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="347" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_105_14:0 %th_2 = phi i8 %add_ln104, void %for.inc264.loopexit, i8 0, void %VITIS_LOOP_104_13.split

]]></Node>
<StgValue><ssdm name="th_2"/></StgValue>
</operation>

<operation id="348" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_14:1 %add_ln106_1 = add i8 %tmp_27_cast, i8 %th_2

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="349" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_105_14:2 %tmp_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln106_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_105_14:3 %zext_ln104 = zext i8 %th_2

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_14:4 %icmp_ln104 = icmp_eq  i8 %th_2, i8 %tH

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_105_14:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="353" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_14:6 %add_ln104 = add i8 %th_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="354" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_105_14:7 %br_ln104 = br i1 %icmp_ln104, void %VITIS_LOOP_105_14.split, void %for.inc267.loopexit

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="355" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_105_14.split:0 %specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln104"/></StgValue>
</operation>

<operation id="356" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_105_14.split:1 %empty_46 = add i9 %zext_ln104, i9 %h

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="357" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="9">
<![CDATA[
VITIS_LOOP_105_14.split:2 %zext_ln106_2 = zext i9 %empty_46

]]></Node>
<StgValue><ssdm name="zext_ln106_2"/></StgValue>
</operation>

<operation id="358" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_105_14.split:3 %add_ln106_2 = add i16 %sext_ln104, i16 %zext_ln106_2

]]></Node>
<StgValue><ssdm name="add_ln106_2"/></StgValue>
</operation>

<operation id="359" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_105_14.split:4 %sext_ln106 = sext i16 %add_ln106_2

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="360" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="14" op_0_bw="16">
<![CDATA[
VITIS_LOOP_105_14.split:5 %trunc_ln106_1 = trunc i16 %add_ln106_2

]]></Node>
<StgValue><ssdm name="trunc_ln106_1"/></StgValue>
</operation>

<operation id="361" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_105_14.split:6 %p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln106_1, i8 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="362" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_105_14.split:7 %sub_ln106_1 = sub i22 %p_shl, i22 %sext_ln106

]]></Node>
<StgValue><ssdm name="sub_ln106_1"/></StgValue>
</operation>

<operation id="363" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_105_14.split:8 %br_ln105 = br void %for.inc261

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="364" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
for.inc267.loopexit:0 %br_ln103 = br void %VITIS_LOOP_104_13

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="365" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc261:0 %tw_2 = phi i8 %add_ln105, void %for.inc261.split, i8 0, void %VITIS_LOOP_105_14.split

]]></Node>
<StgValue><ssdm name="tw_2"/></StgValue>
</operation>

<operation id="366" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="13" op_0_bw="8">
<![CDATA[
for.inc261:1 %zext_ln106_3 = zext i8 %tw_2

]]></Node>
<StgValue><ssdm name="zext_ln106_3"/></StgValue>
</operation>

<operation id="367" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc261:2 %add_ln106_3 = add i13 %tmp_16, i13 %zext_ln106_3

]]></Node>
<StgValue><ssdm name="add_ln106_3"/></StgValue>
</operation>

<operation id="368" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="13">
<![CDATA[
for.inc261:3 %zext_ln106_4 = zext i13 %add_ln106_3

]]></Node>
<StgValue><ssdm name="zext_ln106_4"/></StgValue>
</operation>

<operation id="369" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc261:4 %out_tile_addr_2 = getelementptr i32 %out_tile, i64 0, i64 %zext_ln106_4

]]></Node>
<StgValue><ssdm name="out_tile_addr_2"/></StgValue>
</operation>

<operation id="370" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="8">
<![CDATA[
for.inc261:5 %zext_ln105 = zext i8 %tw_2

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="371" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc261:6 %icmp_ln105 = icmp_eq  i8 %tw_2, i8 %tW

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="372" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc261:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="373" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc261:8 %add_ln105 = add i8 %tw_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="374" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc261:9 %br_ln105 = br i1 %icmp_ln105, void %for.inc261.split, void %for.inc264.loopexit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="375" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="13">
<![CDATA[
for.inc261.split:1 %out_tile_load = load i13 %out_tile_addr_2

]]></Node>
<StgValue><ssdm name="out_tile_load"/></StgValue>
</operation>

<operation id="376" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc261.split:2 %add_ln106 = add i9 %zext_ln105, i9 %w

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="377" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="22" op_0_bw="9">
<![CDATA[
for.inc261.split:3 %zext_ln106_5 = zext i9 %add_ln106

]]></Node>
<StgValue><ssdm name="zext_ln106_5"/></StgValue>
</operation>

<operation id="378" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc261.split:4 %add_ln106_4 = add i22 %sub_ln106_1, i22 %zext_ln106_5

]]></Node>
<StgValue><ssdm name="add_ln106_4"/></StgValue>
</operation>

<operation id="379" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
for.inc264.loopexit:0 %br_ln104 = br void %VITIS_LOOP_105_14

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="380" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc261.split:0 %specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln105"/></StgValue>
</operation>

<operation id="381" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="13">
<![CDATA[
for.inc261.split:1 %out_tile_load = load i13 %out_tile_addr_2

]]></Node>
<StgValue><ssdm name="out_tile_load"/></StgValue>
</operation>

<operation id="382" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="22">
<![CDATA[
for.inc261.split:5 %zext_ln106_6 = zext i22 %add_ln106_4

]]></Node>
<StgValue><ssdm name="zext_ln106_6"/></StgValue>
</operation>

<operation id="383" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc261.split:6 %feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln106_6

]]></Node>
<StgValue><ssdm name="feat1_addr"/></StgValue>
</operation>

<operation id="384" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.inc261.split:7 %store_ln106 = store i32 %out_tile_load, i22 %feat1_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="385" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
for.inc261.split:8 %br_ln105 = br void %for.inc261

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
