// Seed: 3692082570
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_4 = 0;
  inout wire id_2;
  assign module_2.id_11 = 0;
  inout wire id_1;
  parameter real id_4 = 1;
  assign id_1 = ~id_1;
endmodule
module module_1 (
    input supply1 id_0
    , id_6,
    input tri id_1,
    input wire id_2,
    input wor id_3,
    input wire id_4
);
  assign id_6 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    input wand id_0,
    input tri id_1,
    input wire id_2,
    output tri0 id_3,
    output wand id_4,
    output wand id_5,
    output tri id_6,
    input wand id_7
    , id_39,
    input uwire id_8,
    output wor id_9,
    input wand id_10,
    output uwire id_11,
    input wire id_12,
    input uwire id_13,
    input tri1 id_14,
    output wand id_15,
    output supply1 id_16,
    output wand id_17,
    input wire id_18,
    input wor id_19,
    output supply1 id_20,
    output tri0 id_21,
    input tri0 id_22,
    input uwire id_23,
    input wire id_24,
    input wand id_25,
    input supply1 id_26,
    output wor id_27,
    input wire id_28,
    input supply1 id_29,
    output supply1 id_30,
    input wand id_31,
    input wor id_32,
    input tri id_33,
    input tri0 id_34,
    output tri id_35,
    input wand id_36,
    output wor id_37
);
  nor primCall (
      id_35,
      id_31,
      id_19,
      id_23,
      id_1,
      id_0,
      id_8,
      id_18,
      id_26,
      id_24,
      id_10,
      id_28,
      id_36,
      id_2,
      id_29,
      id_34,
      id_7,
      id_33,
      id_14,
      id_25,
      id_22,
      id_39,
      id_32,
      id_13,
      id_12
  );
  assign id_21 = -1'b0 < 1 | -1;
  module_0 modCall_1 (
      id_39,
      id_39,
      id_39
  );
endmodule
