<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1493109411">
  <File Type="RDS-PROPCONSTRS" Name="lab2_wrapper_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="lab2_wrapper.tcl"/>
  <File Type="RDS-RDS" Name="lab2_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="lab2_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="lab2_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="lab2_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="lab2_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="lab2_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/lab2/lab2.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/lab2/hdl/lab2_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/lab2_tb/lab2_tb.bd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/lab2_tb/hdl/lab2_tb_wrapper.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSDKDIR/lab2_tb/Release/lab2_tb.elf">
      <FileInfo>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="IsVisible" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="lab2_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="lab2_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab2_rst_ps7_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab2_tb_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab2_compute_sad_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab2_tb_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab2_tb_clk_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab2_tb_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab2_tb_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab2_tb_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab2_tb_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab2_tb_ilmb_bram_if_cntlr_0"/>
</GenRun>
