============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Wed Mar  8 01:11:05 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(41)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(52)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(86)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(101)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(156)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net type/depth[11] will be merged to another kept net fifo_list/depth[13]
SYN-5055 WARNING: The kept net type/depth[12] will be merged to another kept net fifo_list/depth[12]
SYN-5055 WARNING: The kept net fifo_list/depth[13] will be merged to another kept net fifo_list/depth[11]
SYN-5055 WARNING: The kept net type/depth[10] will be merged to another kept net fifo_list/depth[10]
SYN-5055 WARNING: The kept net type/over will be merged to another kept net fifo_list/depth[9]
SYN-5055 WARNING: The kept net fifo_list/depth[9] will be merged to another kept net fifo_list/depth[8]
SYN-5055 WARNING: The kept net fifo_list/depth[8] will be merged to another kept net fifo_list/depth[7]
SYN-5055 WARNING: The kept net fifo_list/depth[7] will be merged to another kept net fifo_list/depth[6]
SYN-5055 WARNING: The kept net fifo_list/depth[6] will be merged to another kept net fifo_list/depth[5]
SYN-5055 WARNING: The kept net fifo_list/depth[5] will be merged to another kept net fifo_list/depth[4]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 528 instances
RUN-0007 : 233 luts, 205 seqs, 39 mslices, 24 lslices, 19 pads, 4 brams, 0 dsps
RUN-1001 : There are total 689 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 441 nets have 2 pins
RUN-1001 : 177 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      5      
RUN-1001 :   No   |  No   |  Yes  |     126     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      9      
RUN-1001 :   Yes  |  No   |  Yes  |     65      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   6   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 9
PHY-3001 : Initial placement ...
PHY-3001 : design contains 526 instances, 233 luts, 205 seqs, 63 slices, 9 macros(63 instances: 39 mslices 24 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2581, tnet num: 687, tinst num: 526, tnode num: 3320, tedge num: 4236.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 687 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.148904s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (83.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 195987
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 526.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 134871, overlap = 18
PHY-3002 : Step(2): len = 90958.9, overlap = 18
PHY-3002 : Step(3): len = 53976.7, overlap = 18
PHY-3002 : Step(4): len = 41533.5, overlap = 18
PHY-3002 : Step(5): len = 36730.2, overlap = 18
PHY-3002 : Step(6): len = 29896.8, overlap = 18
PHY-3002 : Step(7): len = 26290.1, overlap = 18
PHY-3002 : Step(8): len = 25201, overlap = 18
PHY-3002 : Step(9): len = 23003.4, overlap = 18
PHY-3002 : Step(10): len = 22353.5, overlap = 18
PHY-3002 : Step(11): len = 21631.2, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.51367e-06
PHY-3002 : Step(12): len = 22660.5, overlap = 18
PHY-3002 : Step(13): len = 22893.7, overlap = 18
PHY-3002 : Step(14): len = 23075, overlap = 18
PHY-3002 : Step(15): len = 22865.4, overlap = 18
PHY-3002 : Step(16): len = 20967.6, overlap = 18
PHY-3002 : Step(17): len = 20988.1, overlap = 18
PHY-3002 : Step(18): len = 21382.2, overlap = 18
PHY-3002 : Step(19): len = 21447.9, overlap = 18
PHY-3002 : Step(20): len = 21474.6, overlap = 18
PHY-3002 : Step(21): len = 21461.7, overlap = 18
PHY-3002 : Step(22): len = 20971.3, overlap = 18
PHY-3002 : Step(23): len = 20717.7, overlap = 18
PHY-3002 : Step(24): len = 20751.4, overlap = 18
PHY-3002 : Step(25): len = 20099.7, overlap = 18
PHY-3002 : Step(26): len = 19261.6, overlap = 18
PHY-3002 : Step(27): len = 18861.5, overlap = 18
PHY-3002 : Step(28): len = 19584.7, overlap = 18
PHY-3002 : Step(29): len = 19432.2, overlap = 18
PHY-3002 : Step(30): len = 19499.7, overlap = 13.5
PHY-3002 : Step(31): len = 19809.9, overlap = 18
PHY-3002 : Step(32): len = 18258.2, overlap = 18
PHY-3002 : Step(33): len = 17791, overlap = 18
PHY-3002 : Step(34): len = 18314.6, overlap = 13.5
PHY-3002 : Step(35): len = 18444.5, overlap = 13.5
PHY-3002 : Step(36): len = 18534.7, overlap = 13.5
PHY-3002 : Step(37): len = 18552.8, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.30273e-05
PHY-3002 : Step(38): len = 19413.4, overlap = 13.5
PHY-3002 : Step(39): len = 19474.2, overlap = 13.5
PHY-3002 : Step(40): len = 19684.8, overlap = 13.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.60547e-05
PHY-3002 : Step(41): len = 20251.4, overlap = 13.5
PHY-3002 : Step(42): len = 20333.7, overlap = 13.5
PHY-3002 : Step(43): len = 20385, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010426s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 687 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.010782s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(44): len = 23727.9, overlap = 0
PHY-3002 : Step(45): len = 23982.2, overlap = 0
PHY-3002 : Step(46): len = 22121.5, overlap = 0
PHY-3002 : Step(47): len = 21568.3, overlap = 0
PHY-3002 : Step(48): len = 21638.3, overlap = 0
PHY-3002 : Step(49): len = 20485.9, overlap = 0
PHY-3002 : Step(50): len = 20675.8, overlap = 0
PHY-3002 : Step(51): len = 20145.6, overlap = 0.25
PHY-3002 : Step(52): len = 19413.4, overlap = 0.25
PHY-3002 : Step(53): len = 19221.3, overlap = 0.5
PHY-3002 : Step(54): len = 19391.4, overlap = 0.5
PHY-3002 : Step(55): len = 18787.6, overlap = 1.25
PHY-3002 : Step(56): len = 18380, overlap = 1.25
PHY-3002 : Step(57): len = 18175.1, overlap = 1.75
PHY-3002 : Step(58): len = 18058.3, overlap = 2
PHY-3002 : Step(59): len = 17648, overlap = 1.5625
PHY-3002 : Step(60): len = 17713.4, overlap = 0.8125
PHY-3002 : Step(61): len = 17523.4, overlap = 0.25
PHY-3002 : Step(62): len = 17346.6, overlap = 0.875
PHY-3002 : Step(63): len = 16949.6, overlap = 1.375
PHY-3002 : Step(64): len = 16987.8, overlap = 1.375
PHY-3002 : Step(65): len = 16796.4, overlap = 2.34375
PHY-3002 : Step(66): len = 16768.1, overlap = 2.5
PHY-3002 : Step(67): len = 16476.9, overlap = 2.9375
PHY-3002 : Step(68): len = 16541.8, overlap = 3.375
PHY-3002 : Step(69): len = 16528.6, overlap = 3
PHY-3002 : Step(70): len = 16324.2, overlap = 3.1875
PHY-3002 : Step(71): len = 16197.9, overlap = 3.34375
PHY-3002 : Step(72): len = 15951.3, overlap = 3.4375
PHY-3002 : Step(73): len = 16014.2, overlap = 3.4375
PHY-3002 : Step(74): len = 15946, overlap = 4.09375
PHY-3002 : Step(75): len = 15760.5, overlap = 4.125
PHY-3002 : Step(76): len = 15607.2, overlap = 3.96875
PHY-3002 : Step(77): len = 15644.9, overlap = 3.875
PHY-3002 : Step(78): len = 15662.8, overlap = 3.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 687 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.010336s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.53385e-05
PHY-3002 : Step(79): len = 16222.4, overlap = 13.0625
PHY-3002 : Step(80): len = 16268.6, overlap = 13.0625
PHY-3002 : Step(81): len = 16116.8, overlap = 12.5
PHY-3002 : Step(82): len = 16150.5, overlap = 13.7812
PHY-3002 : Step(83): len = 16163.9, overlap = 14.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000130677
PHY-3002 : Step(84): len = 16092.1, overlap = 11.2812
PHY-3002 : Step(85): len = 16135.2, overlap = 12.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000261354
PHY-3002 : Step(86): len = 16184.8, overlap = 12
PHY-3002 : Step(87): len = 16230, overlap = 12
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2581, tnet num: 687, tinst num: 526, tnode num: 3320, tedge num: 4236.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 29.56 peak overflow 3.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/689.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 16968, over cnt = 53(0%), over = 244, worst = 16
PHY-1001 : End global iterations;  0.036692s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.2%)

PHY-1001 : Congestion index: top1 = 25.22, top5 = 9.26, top10 = 5.07, top15 = 3.38.
PHY-1001 : End incremental global routing;  0.097780s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (63.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 687 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.013635s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.120497s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (64.8%)

OPT-1001 : Current memory(MB): used = 178, reserve = 148, peak = 178.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 369/689.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 16968, over cnt = 53(0%), over = 244, worst = 16
PHY-1002 : len = 19688, over cnt = 27(0%), over = 53, worst = 11
PHY-1002 : len = 19896, over cnt = 5(0%), over = 10, worst = 6
PHY-1002 : len = 19920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.067168s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (23.3%)

PHY-1001 : Congestion index: top1 = 23.02, top5 = 9.98, top10 = 5.58, top15 = 3.73.
OPT-1001 : End congestion update;  0.117712s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (53.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 687 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.011344s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (137.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.129166s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (60.5%)

OPT-1001 : Current memory(MB): used = 179, reserve = 149, peak = 179.
OPT-1001 : End physical optimization;  0.401356s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (77.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 233 LUT to BLE ...
SYN-4008 : Packed 233 LUT and 123 SEQ to BLE.
SYN-4003 : Packing 82 remaining SEQ's ...
SYN-4005 : Packed 49 SEQ with LUT/SLICE
SYN-4006 : 71 single LUT's are left
SYN-4006 : 33 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 266/502 primitive instances ...
PHY-3001 : End packing;  0.020974s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (149.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 232 instances
RUN-1001 : 103 mslices, 102 lslices, 19 pads, 4 brams, 0 dsps
RUN-1001 : There are total 566 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 313 nets have 2 pins
RUN-1001 : 182 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 230 instances, 205 slices, 9 macros(63 instances: 39 mslices 24 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 16301.8, Over = 15.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2151, tnet num: 564, tinst num: 230, tnode num: 2690, tedge num: 3707.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.160369s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (107.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.4301e-05
PHY-3002 : Step(88): len = 16139.8, overlap = 14.5
PHY-3002 : Step(89): len = 16175, overlap = 14.25
PHY-3002 : Step(90): len = 16201.5, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.8602e-05
PHY-3002 : Step(91): len = 16222.8, overlap = 12.75
PHY-3002 : Step(92): len = 16292.3, overlap = 11.75
PHY-3002 : Step(93): len = 16292.3, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000177204
PHY-3002 : Step(94): len = 16488.9, overlap = 12.25
PHY-3002 : Step(95): len = 16518.3, overlap = 12.25
PHY-3002 : Step(96): len = 16590.8, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.088584s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (35.3%)

PHY-3001 : Trial Legalized: Len = 22731.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.008749s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(97): len = 18855.9, overlap = 2.75
PHY-3002 : Step(98): len = 17657.2, overlap = 6.5
PHY-3002 : Step(99): len = 17308.8, overlap = 8.25
PHY-3002 : Step(100): len = 17045.4, overlap = 8.75
PHY-3002 : Step(101): len = 17041, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000290766
PHY-3002 : Step(102): len = 16892, overlap = 6.75
PHY-3002 : Step(103): len = 16892, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000581533
PHY-3002 : Step(104): len = 16800.5, overlap = 7
PHY-3002 : Step(105): len = 16800.5, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004956s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20155.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003909s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 20145.6, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2151, tnet num: 564, tinst num: 230, tnode num: 2690, tedge num: 3707.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 21/566.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 22216, over cnt = 62(0%), over = 94, worst = 4
PHY-1002 : len = 22880, over cnt = 16(0%), over = 20, worst = 3
PHY-1002 : len = 23128, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.090190s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (69.3%)

PHY-1001 : Congestion index: top1 = 25.54, top5 = 12.29, top10 = 7.02, top15 = 4.70.
PHY-1001 : End incremental global routing;  0.145193s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (53.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.013461s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (116.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.167651s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (65.2%)

OPT-1001 : Current memory(MB): used = 183, reserve = 153, peak = 183.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 474/566.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005056s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (618.1%)

PHY-1001 : Congestion index: top1 = 25.54, top5 = 12.29, top10 = 7.02, top15 = 4.70.
OPT-1001 : End congestion update;  0.056382s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.008700s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.065171s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.9%)

OPT-1001 : Current memory(MB): used = 183, reserve = 153, peak = 183.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.009333s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (167.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 474/566.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004917s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.54, top5 = 12.29, top10 = 7.02, top15 = 4.70.
PHY-1001 : End incremental global routing;  0.059909s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (78.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.011841s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 474/566.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005003s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.54, top5 = 12.29, top10 = 7.02, top15 = 4.70.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.009316s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (167.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 25.206897
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.542039s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (83.6%)

RUN-1003 : finish command "place" in  4.557052s wall, 1.609375s user + 0.593750s system = 2.203125s CPU (48.3%)

RUN-1004 : used memory is 166 MB, reserved memory is 136 MB, peak memory is 183 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 232 instances
RUN-1001 : 103 mslices, 102 lslices, 19 pads, 4 brams, 0 dsps
RUN-1001 : There are total 566 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 313 nets have 2 pins
RUN-1001 : 182 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2151, tnet num: 564, tinst num: 230, tnode num: 2690, tedge num: 3707.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 103 mslices, 102 lslices, 19 pads, 4 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 22008, over cnt = 70(0%), over = 107, worst = 4
PHY-1002 : len = 22728, over cnt = 20(0%), over = 24, worst = 3
PHY-1002 : len = 23032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.076386s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (40.9%)

PHY-1001 : Congestion index: top1 = 25.78, top5 = 12.28, top10 = 6.94, top15 = 4.63.
PHY-1001 : End global routing;  0.128958s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (60.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 204, reserve = 175, peak = 217.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 470, reserve = 445, peak = 470.
PHY-1001 : End build detailed router design. 4.002304s wall, 3.890625s user + 0.062500s system = 3.953125s CPU (98.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 11584, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.561823s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (94.6%)

PHY-1001 : Current memory(MB): used = 499, reserve = 475, peak = 499.
PHY-1001 : End phase 1; 0.573540s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (95.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Patch 237 net; 0.326240s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (81.4%)

PHY-1022 : len = 54744, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 499, reserve = 475, peak = 499.
PHY-1001 : End initial routed; 0.890060s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (96.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/490(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.176755s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.2%)

PHY-1001 : Current memory(MB): used = 500, reserve = 476, peak = 500.
PHY-1001 : End phase 2; 1.066903s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (96.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 54744, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.007806s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (200.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 54744, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.029818s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 54792, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.020325s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/490(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.176069s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (106.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 7 feed throughs used by 5 nets
PHY-1001 : End commit to database; 0.063963s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.7%)

PHY-1001 : Current memory(MB): used = 510, reserve = 486, peak = 510.
PHY-1001 : End phase 3; 0.419916s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (93.0%)

PHY-1003 : Routed, final wirelength = 54792
PHY-1001 : Current memory(MB): used = 511, reserve = 487, peak = 511.
PHY-1001 : End export database. 0.013617s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.7%)

PHY-1001 : End detail routing;  6.326260s wall, 6.046875s user + 0.109375s system = 6.156250s CPU (97.3%)

RUN-1003 : finish command "route" in  6.688853s wall, 6.359375s user + 0.109375s system = 6.468750s CPU (96.7%)

RUN-1004 : used memory is 455 MB, reserved memory is 431 MB, peak memory is 511 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      363   out of  19600    1.85%
#reg                      212   out of  19600    1.08%
#le                       396
  #lut only               184   out of    396   46.46%
  #reg only                33   out of    396    8.33%
  #lut&reg                179   out of    396   45.20%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet       Type               DriverType         Driver                  Fanout
#1        clk_dup_3      GCLK               io                 clk_syn_4.di            129
#2        adc/clk_adc    GCLK               mslice             type/sel3_syn_886.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------+
|Instance       |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------+
|top            |top            |396    |300     |63      |212     |4       |0       |
|  adc          |adc_ctrl       |18     |10      |0       |18      |0       |0       |
|  fifo_list    |fifo_ctrl      |141    |89      |41      |55      |4       |0       |
|    fifo_list  |fifo           |105    |62      |32      |46      |4       |0       |
|      ram_inst |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  rx           |uart_rx        |60     |54      |6       |37      |0       |0       |
|  tx           |uart_tx        |60     |38      |8       |37      |0       |0       |
|  type         |type_choice    |117    |109     |8       |65      |0       |0       |
+------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       294   
    #2         2        90   
    #3         3        56   
    #4         4        35   
    #5        5-10      56   
    #6       11-50      10   
    #7       51-100     1    
  Average     2.64           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 230
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 566, pip num: 4534
BIT-1002 : Init feedthrough completely, num: 7
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 560 valid insts, and 12996 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011000000000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.481343s wall, 5.015625s user + 0.015625s system = 5.031250s CPU (339.6%)

RUN-1004 : used memory is 469 MB, reserved memory is 444 MB, peak memory is 655 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230308_011105.log"
