NDContentPage.OnToolTipsLoaded({173:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">2-state data value with `UVM_REG_DATA_WIDTH bits</div></div>",561:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype561\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_item</div></div></div><div class=\"TTSummary\">Defines an abstract register transaction item. No bus-specific information is present, although a handle to a uvm_reg_map is provided in case a user wishes to implement a custom address translation algorithm.</div></div>",607:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype607\"><div class=\"CPEntry TClass Current\"><div class=\"CPModifiers\"><span class=\"SHKeyword\">virtual</span></div><div class=\"CPName\">uvm_reg_cbs</div></div></div><div class=\"TTSummary\">Facade class for field, register, memory and backdoor access callback methods.</div></div>",664:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype664\"><div class=\"CPEntry TClass Current\"><div class=\"CPModifiers\"><span class=\"SHKeyword\">virtual</span></div><div class=\"CPName\">uvm_reg</div></div></div><div class=\"TTSummary\">Register abstraction base class</div></div>",1681:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1681\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_callback</div></div></div><div class=\"TTSummary\">The ~uvm_callback~ class is the base class for user-defined callback classes.&nbsp; Typically, the component developer defines an application-specific callback class that extends from this class. In it, he defines one or more virtual methods, called a ~callback interface~, that represent the hooks available for user override.</div></div>",621:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype621\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_read_only_cbs</div></div></div><div class=\"TTSummary\">Pre-defined register callback method for read-only registers that will issue an error if a write() operation is attempted.</div></div>",626:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype626\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_write_only_cbs</div></div></div><div class=\"TTSummary\">Pre-defined register callback method for write-only registers that will issue an error if a read() operation is attempted.</div></div>"});