# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do display_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ivano/Desktop/Sergio\ Todo/Arquitectura/Lab4/BCDtoSSeg {C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/Lab4/BCDtoSSeg/display.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:13 on Apr 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/Lab4/BCDtoSSeg" C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/Lab4/BCDtoSSeg/display.v 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 21:09:13 on Apr 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ivano/Desktop/Sergio\ Todo/Arquitectura/Lab4/BCDtoSSeg {C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/Lab4/BCDtoSSeg/BCDtoSSeg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:13 on Apr 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/Lab4/BCDtoSSeg" C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/Lab4/BCDtoSSeg/BCDtoSSeg.v 
# -- Compiling module BCDtoSSeg
# 
# Top level modules:
# 	BCDtoSSeg
# End time: 21:09:14 on Apr 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ivano/Desktop/Sergio\ Todo/Arquitectura/Lab4/BCDtoSSeg {C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/Lab4/BCDtoSSeg/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:14 on Apr 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/Lab4/BCDtoSSeg" C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/Lab4/BCDtoSSeg/testbench.v 
# -- Compiling module testbench
# ** Error: C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/Lab4/BCDtoSSeg/testbench.v(45): (vlog-2730) Undefined variable: 'i'.
# ** Error: C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/Lab4/BCDtoSSeg/testbench.v(46): (vlog-2730) Undefined variable: 'clk'.
# End time: 21:09:14 on Apr 06,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./display_run_msim_rtl_verilog.do line 11
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/ivano/Desktop/Sergio\ Todo/Arquitectura/Lab4/BCDtoSSeg {C:/Users/ivano/Desktop/Sergio Todo/Arquitectura..."
