#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x177ade0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1757160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x17a1070 .functor NOT 1, L_0x17a3c70, C4<0>, C4<0>, C4<0>;
L_0x17a3a00 .functor XOR 5, L_0x17a38c0, L_0x17a3960, C4<00000>, C4<00000>;
L_0x17a3b60 .functor XOR 5, L_0x17a3a00, L_0x17a3ac0, C4<00000>, C4<00000>;
v0x17a03f0_0 .net *"_ivl_10", 4 0, L_0x17a3ac0;  1 drivers
v0x17a04f0_0 .net *"_ivl_12", 4 0, L_0x17a3b60;  1 drivers
v0x17a05d0_0 .net *"_ivl_2", 4 0, L_0x17a3820;  1 drivers
v0x17a0690_0 .net *"_ivl_4", 4 0, L_0x17a38c0;  1 drivers
v0x17a0770_0 .net *"_ivl_6", 4 0, L_0x17a3960;  1 drivers
v0x17a08a0_0 .net *"_ivl_8", 4 0, L_0x17a3a00;  1 drivers
v0x17a0980_0 .var "clk", 0 0;
v0x17a0a20_0 .var/2u "stats1", 159 0;
v0x17a0ae0_0 .var/2u "strobe", 0 0;
v0x17a0c30_0 .net "sum_dut", 4 0, L_0x17a3640;  1 drivers
v0x17a0cf0_0 .net "sum_ref", 4 0, L_0x17a13e0;  1 drivers
v0x17a0d90_0 .net "tb_match", 0 0, L_0x17a3c70;  1 drivers
v0x17a0e30_0 .net "tb_mismatch", 0 0, L_0x17a1070;  1 drivers
v0x17a0ef0_0 .net "x", 3 0, v0x179c840_0;  1 drivers
v0x17a0fb0_0 .net "y", 3 0, v0x179c900_0;  1 drivers
L_0x17a3820 .concat [ 5 0 0 0], L_0x17a13e0;
L_0x17a38c0 .concat [ 5 0 0 0], L_0x17a13e0;
L_0x17a3960 .concat [ 5 0 0 0], L_0x17a3640;
L_0x17a3ac0 .concat [ 5 0 0 0], L_0x17a13e0;
L_0x17a3c70 .cmp/eeq 5, L_0x17a3820, L_0x17a3b60;
S_0x1760d10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1757160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1766950_0 .net *"_ivl_0", 4 0, L_0x17a1100;  1 drivers
L_0x7f4ee33c4018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17640e0_0 .net *"_ivl_3", 0 0, L_0x7f4ee33c4018;  1 drivers
v0x1761840_0 .net *"_ivl_4", 4 0, L_0x17a1260;  1 drivers
L_0x7f4ee33c4060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x179c0f0_0 .net *"_ivl_7", 0 0, L_0x7f4ee33c4060;  1 drivers
v0x179c1d0_0 .net "sum", 4 0, L_0x17a13e0;  alias, 1 drivers
v0x179c300_0 .net "x", 3 0, v0x179c840_0;  alias, 1 drivers
v0x179c3e0_0 .net "y", 3 0, v0x179c900_0;  alias, 1 drivers
L_0x17a1100 .concat [ 4 1 0 0], v0x179c840_0, L_0x7f4ee33c4018;
L_0x17a1260 .concat [ 4 1 0 0], v0x179c900_0, L_0x7f4ee33c4060;
L_0x17a13e0 .arith/sum 5, L_0x17a1100, L_0x17a1260;
S_0x179c540 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1757160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x179c760_0 .net "clk", 0 0, v0x17a0980_0;  1 drivers
v0x179c840_0 .var "x", 3 0;
v0x179c900_0 .var "y", 3 0;
E_0x176a650/0 .event negedge, v0x179c760_0;
E_0x176a650/1 .event posedge, v0x179c760_0;
E_0x176a650 .event/or E_0x176a650/0, E_0x176a650/1;
S_0x179c9e0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1757160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x179fba0_0 .net "c1", 0 0, L_0x17a1a40;  1 drivers
v0x179fc60_0 .net "c2", 0 0, L_0x17a2230;  1 drivers
v0x179fd70_0 .net "c3", 0 0, L_0x17a2a10;  1 drivers
v0x179fe60_0 .net "sum", 4 0, L_0x17a3640;  alias, 1 drivers
v0x179ff00_0 .net "x", 3 0, v0x179c840_0;  alias, 1 drivers
v0x17a0060_0 .net "y", 3 0, v0x179c900_0;  alias, 1 drivers
L_0x17a1b50 .part v0x179c840_0, 0, 1;
L_0x17a1c80 .part v0x179c900_0, 0, 1;
L_0x17a2340 .part v0x179c840_0, 1, 1;
L_0x17a2470 .part v0x179c900_0, 1, 1;
L_0x17a2b20 .part v0x179c840_0, 2, 1;
L_0x17a2c50 .part v0x179c900_0, 2, 1;
L_0x17a3310 .part v0x179c840_0, 3, 1;
L_0x17a3440 .part v0x179c900_0, 3, 1;
LS_0x17a3640_0_0 .concat8 [ 1 1 1 1], L_0x17a1590, L_0x17a1eb0, L_0x17a2640, L_0x17a2e30;
LS_0x17a3640_0_4 .concat8 [ 1 0 0 0], L_0x17a3200;
L_0x17a3640 .concat8 [ 4 1 0 0], LS_0x17a3640_0_0, LS_0x17a3640_0_4;
S_0x179cbc0 .scope module, "fa0" "full_adder" 4 10, 4 43 0, S_0x179c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x17a1480 .functor XOR 1, L_0x17a1b50, L_0x17a1c80, C4<0>, C4<0>;
L_0x7f4ee33c40a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x17a1590 .functor XOR 1, L_0x17a1480, L_0x7f4ee33c40a8, C4<0>, C4<0>;
L_0x17a1650 .functor AND 1, L_0x17a1b50, L_0x17a1c80, C4<1>, C4<1>;
L_0x17a1790 .functor AND 1, L_0x17a1c80, L_0x7f4ee33c40a8, C4<1>, C4<1>;
L_0x17a1880 .functor OR 1, L_0x17a1650, L_0x17a1790, C4<0>, C4<0>;
L_0x17a1990 .functor AND 1, L_0x17a1b50, L_0x7f4ee33c40a8, C4<1>, C4<1>;
L_0x17a1a40 .functor OR 1, L_0x17a1880, L_0x17a1990, C4<0>, C4<0>;
v0x179ce50_0 .net *"_ivl_0", 0 0, L_0x17a1480;  1 drivers
v0x179cf50_0 .net *"_ivl_10", 0 0, L_0x17a1990;  1 drivers
v0x179d030_0 .net *"_ivl_4", 0 0, L_0x17a1650;  1 drivers
v0x179d120_0 .net *"_ivl_6", 0 0, L_0x17a1790;  1 drivers
v0x179d200_0 .net *"_ivl_8", 0 0, L_0x17a1880;  1 drivers
v0x179d330_0 .net "a", 0 0, L_0x17a1b50;  1 drivers
v0x179d3f0_0 .net "b", 0 0, L_0x17a1c80;  1 drivers
v0x179d4b0_0 .net "cin", 0 0, L_0x7f4ee33c40a8;  1 drivers
v0x179d570_0 .net "cout", 0 0, L_0x17a1a40;  alias, 1 drivers
v0x179d630_0 .net "sum", 0 0, L_0x17a1590;  1 drivers
S_0x179d790 .scope module, "fa1" "full_adder" 4 18, 4 43 0, S_0x179c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x17a1e40 .functor XOR 1, L_0x17a2340, L_0x17a2470, C4<0>, C4<0>;
L_0x17a1eb0 .functor XOR 1, L_0x17a1e40, L_0x17a1a40, C4<0>, C4<0>;
L_0x17a1fb0 .functor AND 1, L_0x17a2340, L_0x17a2470, C4<1>, C4<1>;
L_0x17a2020 .functor AND 1, L_0x17a2470, L_0x17a1a40, C4<1>, C4<1>;
L_0x17a20c0 .functor OR 1, L_0x17a1fb0, L_0x17a2020, C4<0>, C4<0>;
L_0x17a2180 .functor AND 1, L_0x17a2340, L_0x17a1a40, C4<1>, C4<1>;
L_0x17a2230 .functor OR 1, L_0x17a20c0, L_0x17a2180, C4<0>, C4<0>;
v0x179d9f0_0 .net *"_ivl_0", 0 0, L_0x17a1e40;  1 drivers
v0x179dad0_0 .net *"_ivl_10", 0 0, L_0x17a2180;  1 drivers
v0x179dbb0_0 .net *"_ivl_4", 0 0, L_0x17a1fb0;  1 drivers
v0x179dca0_0 .net *"_ivl_6", 0 0, L_0x17a2020;  1 drivers
v0x179dd80_0 .net *"_ivl_8", 0 0, L_0x17a20c0;  1 drivers
v0x179deb0_0 .net "a", 0 0, L_0x17a2340;  1 drivers
v0x179df70_0 .net "b", 0 0, L_0x17a2470;  1 drivers
v0x179e030_0 .net "cin", 0 0, L_0x17a1a40;  alias, 1 drivers
v0x179e0d0_0 .net "cout", 0 0, L_0x17a2230;  alias, 1 drivers
v0x179e200_0 .net "sum", 0 0, L_0x17a1eb0;  1 drivers
S_0x179e390 .scope module, "fa2" "full_adder" 4 26, 4 43 0, S_0x179c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x17a25d0 .functor XOR 1, L_0x17a2b20, L_0x17a2c50, C4<0>, C4<0>;
L_0x17a2640 .functor XOR 1, L_0x17a25d0, L_0x17a2230, C4<0>, C4<0>;
L_0x17a2740 .functor AND 1, L_0x17a2b20, L_0x17a2c50, C4<1>, C4<1>;
L_0x17a27b0 .functor AND 1, L_0x17a2c50, L_0x17a2230, C4<1>, C4<1>;
L_0x17a2850 .functor OR 1, L_0x17a2740, L_0x17a27b0, C4<0>, C4<0>;
L_0x17a2960 .functor AND 1, L_0x17a2b20, L_0x17a2230, C4<1>, C4<1>;
L_0x17a2a10 .functor OR 1, L_0x17a2850, L_0x17a2960, C4<0>, C4<0>;
v0x179e600_0 .net *"_ivl_0", 0 0, L_0x17a25d0;  1 drivers
v0x179e6e0_0 .net *"_ivl_10", 0 0, L_0x17a2960;  1 drivers
v0x179e7c0_0 .net *"_ivl_4", 0 0, L_0x17a2740;  1 drivers
v0x179e8b0_0 .net *"_ivl_6", 0 0, L_0x17a27b0;  1 drivers
v0x179e990_0 .net *"_ivl_8", 0 0, L_0x17a2850;  1 drivers
v0x179eac0_0 .net "a", 0 0, L_0x17a2b20;  1 drivers
v0x179eb80_0 .net "b", 0 0, L_0x17a2c50;  1 drivers
v0x179ec40_0 .net "cin", 0 0, L_0x17a2230;  alias, 1 drivers
v0x179ece0_0 .net "cout", 0 0, L_0x17a2a10;  alias, 1 drivers
v0x179ee10_0 .net "sum", 0 0, L_0x17a2640;  1 drivers
S_0x179efa0 .scope module, "fa3" "full_adder" 4 34, 4 43 0, S_0x179c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x17a2dc0 .functor XOR 1, L_0x17a3310, L_0x17a3440, C4<0>, C4<0>;
L_0x17a2e30 .functor XOR 1, L_0x17a2dc0, L_0x17a2a10, C4<0>, C4<0>;
L_0x17a2f30 .functor AND 1, L_0x17a3310, L_0x17a3440, C4<1>, C4<1>;
L_0x17a2fa0 .functor AND 1, L_0x17a3440, L_0x17a2a10, C4<1>, C4<1>;
L_0x17a3040 .functor OR 1, L_0x17a2f30, L_0x17a2fa0, C4<0>, C4<0>;
L_0x17a3150 .functor AND 1, L_0x17a3310, L_0x17a2a10, C4<1>, C4<1>;
L_0x17a3200 .functor OR 1, L_0x17a3040, L_0x17a3150, C4<0>, C4<0>;
v0x179f1e0_0 .net *"_ivl_0", 0 0, L_0x17a2dc0;  1 drivers
v0x179f2e0_0 .net *"_ivl_10", 0 0, L_0x17a3150;  1 drivers
v0x179f3c0_0 .net *"_ivl_4", 0 0, L_0x17a2f30;  1 drivers
v0x179f4b0_0 .net *"_ivl_6", 0 0, L_0x17a2fa0;  1 drivers
v0x179f590_0 .net *"_ivl_8", 0 0, L_0x17a3040;  1 drivers
v0x179f6c0_0 .net "a", 0 0, L_0x17a3310;  1 drivers
v0x179f780_0 .net "b", 0 0, L_0x17a3440;  1 drivers
v0x179f840_0 .net "cin", 0 0, L_0x17a2a10;  alias, 1 drivers
v0x179f8e0_0 .net "cout", 0 0, L_0x17a3200;  1 drivers
v0x179fa10_0 .net "sum", 0 0, L_0x17a2e30;  1 drivers
S_0x17a01f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1757160;
 .timescale -12 -12;
E_0x176ab00 .event anyedge, v0x17a0ae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17a0ae0_0;
    %nor/r;
    %assign/vec4 v0x17a0ae0_0, 0;
    %wait E_0x176ab00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x179c540;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x176a650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x179c900_0, 0;
    %assign/vec4 v0x179c840_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1757160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a0980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a0ae0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1757160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x17a0980_0;
    %inv;
    %store/vec4 v0x17a0980_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1757160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x179c760_0, v0x17a0e30_0, v0x17a0ef0_0, v0x17a0fb0_0, v0x17a0cf0_0, v0x17a0c30_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1757160;
T_5 ;
    %load/vec4 v0x17a0a20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x17a0a20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17a0a20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x17a0a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17a0a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17a0a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17a0a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1757160;
T_6 ;
    %wait E_0x176a650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a0a20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a0a20_0, 4, 32;
    %load/vec4 v0x17a0d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x17a0a20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a0a20_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a0a20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a0a20_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x17a0cf0_0;
    %load/vec4 v0x17a0cf0_0;
    %load/vec4 v0x17a0c30_0;
    %xor;
    %load/vec4 v0x17a0cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x17a0a20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a0a20_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x17a0a20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a0a20_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/m2014_q4j/iter0/response4/top_module.sv";
