// Seed: 1663475036
module module_0;
  wire [1 : -1] id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd12,
    parameter id_4 = 32'd7,
    parameter id_6 = 32'd53
) (
    output tri0 _id_0,
    input wire id_1,
    output supply0 id_2,
    input wor id_3,
    output wand _id_4,
    input supply1 id_5,
    output wire _id_6
);
  logic [id_0 : id_6  >=  id_4] id_8;
  ;
  module_0 modCall_1 ();
endmodule
module module_0 (
    output tri0 id_0,
    input supply0 module_2,
    input tri id_2
);
  logic [1 : -1 'b0] id_4 = -1 == -1;
  module_0 modCall_1 ();
endmodule
