;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 03/07/2025 12:49:35 p. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x07990000  	1945
0x0008	0x076D0000  	1901
0x000C	0x076D0000  	1901
0x0010	0x076D0000  	1901
0x0014	0x076D0000  	1901
0x0018	0x076D0000  	1901
0x001C	0x076D0000  	1901
0x0020	0x076D0000  	1901
0x0024	0x076D0000  	1901
0x0028	0x076D0000  	1901
0x002C	0x076D0000  	1901
0x0030	0x076D0000  	1901
0x0034	0x076D0000  	1901
0x0038	0x076D0000  	1901
0x003C	0x076D0000  	1901
0x0040	0x076D0000  	1901
0x0044	0x076D0000  	1901
0x0048	0x076D0000  	1901
0x004C	0x076D0000  	1901
0x0050	0x076D0000  	1901
0x0054	0x076D0000  	1901
0x0058	0x076D0000  	1901
0x005C	0x076D0000  	1901
0x0060	0x076D0000  	1901
0x0064	0x076D0000  	1901
0x0068	0x076D0000  	1901
0x006C	0x076D0000  	1901
0x0070	0x076D0000  	1901
0x0074	0x076D0000  	1901
0x0078	0x076D0000  	1901
0x007C	0x076D0000  	1901
0x0080	0x076D0000  	1901
0x0084	0x076D0000  	1901
0x0088	0x076D0000  	1901
0x008C	0x076D0000  	1901
0x0090	0x076D0000  	1901
0x0094	0x076D0000  	1901
0x0098	0x076D0000  	1901
0x009C	0x076D0000  	1901
0x00A0	0x076D0000  	1901
0x00A4	0x076D0000  	1901
0x00A8	0x076D0000  	1901
0x00AC	0x076D0000  	1901
0x00B0	0x076D0000  	1901
0x00B4	0x076D0000  	1901
0x00B8	0x076D0000  	1901
0x00BC	0x076D0000  	1901
0x00C0	0x076D0000  	1901
0x00C4	0x076D0000  	1901
0x00C8	0x076D0000  	1901
0x00CC	0x076D0000  	1901
0x00D0	0x076D0000  	1901
0x00D4	0x076D0000  	1901
0x00D8	0x076D0000  	1901
0x00DC	0x076D0000  	1901
0x00E0	0x076D0000  	1901
0x00E4	0x076D0000  	1901
0x00E8	0x076D0000  	1901
0x00EC	0x076D0000  	1901
0x00F0	0x076D0000  	1901
0x00F4	0x076D0000  	1901
0x00F8	0x076D0000  	1901
0x00FC	0x076D0000  	1901
0x0100	0x076D0000  	1901
0x0104	0x076D0000  	1901
0x0108	0x076D0000  	1901
0x010C	0x076D0000  	1901
0x0110	0x076D0000  	1901
0x0114	0x076D0000  	1901
0x0118	0x076D0000  	1901
0x011C	0x076D0000  	1901
0x0120	0x076D0000  	1901
0x0124	0x076D0000  	1901
0x0128	0x076D0000  	1901
0x012C	0x076D0000  	1901
0x0130	0x076D0000  	1901
0x0134	0x076D0000  	1901
0x0138	0x076D0000  	1901
0x013C	0x076D0000  	1901
0x0140	0x076D0000  	1901
0x0144	0x076D0000  	1901
0x0148	0x076D0000  	1901
0x014C	0x076D0000  	1901
0x0150	0x076D0000  	1901
0x0154	0x076D0000  	1901
0x0158	0x076D0000  	1901
0x015C	0x076D0000  	1901
0x0160	0x076D0000  	1901
0x0164	0x076D0000  	1901
0x0168	0x076D0000  	1901
0x016C	0x076D0000  	1901
0x0170	0x076D0000  	1901
0x0174	0x076D0000  	1901
0x0178	0x076D0000  	1901
0x017C	0x076D0000  	1901
0x0180	0x076D0000  	1901
0x0184	0x076D0000  	1901
0x0188	0x076D0000  	1901
0x018C	0x076D0000  	1901
0x0190	0x076D0000  	1901
0x0194	0x076D0000  	1901
0x0198	0x076D0000  	1901
0x019C	0x076D0000  	1901
0x01A0	0x076D0000  	1901
0x01A4	0x076D0000  	1901
0x01A8	0x076D0000  	1901
0x01AC	0x076D0000  	1901
0x01B0	0x076D0000  	1901
0x01B4	0x076D0000  	1901
0x01B8	0x076D0000  	1901
0x01BC	0x076D0000  	1901
0x01C0	0x076D0000  	1901
; end of ____SysVT
_main:
;DSP15_SPI_NRF24L01.c, 4 :: 		void main() {
0x0798	0xF000F81C  BL	2004
0x079C	0xF7FFFFD0  BL	1856
0x07A0	0xF000FA30  BL	3076
0x07A4	0xF7FFFFE6  BL	1908
;DSP15_SPI_NRF24L01.c, 11 :: 		&_GPIO_MODULE_SPI1_PA567  // Usar PA5(SCK), PA6(MISO), PA7(MOSI)
0x07A8	0x4A07    LDR	R2, [PC, #28]
;DSP15_SPI_NRF24L01.c, 10 :: 		_SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1,
0x07AA	0xF2403104  MOVW	R1, #772
;DSP15_SPI_NRF24L01.c, 7 :: 		_SPI_FPCLK_DIV16,         // Velocidad del reloj (PCLK/16)
0x07AE	0x2003    MOVS	R0, #3
;DSP15_SPI_NRF24L01.c, 11 :: 		&_GPIO_MODULE_SPI1_PA567  // Usar PA5(SCK), PA6(MISO), PA7(MOSI)
0x07B0	0xF7FFFF7E  BL	_SPI1_Init_Advanced+0
;DSP15_SPI_NRF24L01.c, 14 :: 		NRF24_CSN = 1;  // Desactivar NRF24L01+ inicialmente
0x07B4	0x2101    MOVS	R1, #1
0x07B6	0xB249    SXTB	R1, R1
0x07B8	0x4804    LDR	R0, [PC, #16]
0x07BA	0x6001    STR	R1, [R0, #0]
;DSP15_SPI_NRF24L01.c, 15 :: 		NRF24_CE = 0;   // Iniciar en modo standby
0x07BC	0x2100    MOVS	R1, #0
0x07BE	0xB249    SXTB	R1, R1
0x07C0	0x4803    LDR	R0, [PC, #12]
0x07C2	0x6001    STR	R1, [R0, #0]
;DSP15_SPI_NRF24L01.c, 16 :: 		}
L_end_main:
L__main_end_loop:
0x07C4	0xE7FE    B	L__main_end_loop
0x07C6	0xBF00    NOP
0x07C8	0x0B980000  	__GPIO_MODULE_SPI1_PA567+0
0x07CC	0x02904240  	GPIOA_ODR+0
0x07D0	0x02844240  	GPIOA_ODR+0
; end of _main
___FillZeros:
;__Lib_System_4XXHS.c, 86 :: 		
0x0704	0xB081    SUB	SP, SP, #4
;__Lib_System_4XXHS.c, 88 :: 		
0x0706	0xF04F0900  MOV	R9, #0
;__Lib_System_4XXHS.c, 89 :: 		
0x070A	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XXHS.c, 90 :: 		
0x070E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XXHS.c, 91 :: 		
0x0712	0xDC04    BGT	L_loopFZs
;__Lib_System_4XXHS.c, 92 :: 		
0x0714	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XXHS.c, 93 :: 		
0x0718	0xDB01    BLT	L_loopFZs
;__Lib_System_4XXHS.c, 94 :: 		
0x071A	0x46D4    MOV	R12, R10
;__Lib_System_4XXHS.c, 95 :: 		
0x071C	0x46EA    MOV	R10, SP
;__Lib_System_4XXHS.c, 96 :: 		
L_loopFZs:
;__Lib_System_4XXHS.c, 97 :: 		
0x071E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XXHS.c, 98 :: 		
0x0722	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XXHS.c, 99 :: 		
0x0726	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XXHS.c, 100 :: 		
0x0728	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XXHS.c, 101 :: 		
0x072C	0xDD05    BLE	L_norep
;__Lib_System_4XXHS.c, 102 :: 		
0x072E	0x46E2    MOV	R10, R12
;__Lib_System_4XXHS.c, 103 :: 		
0x0730	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XXHS.c, 104 :: 		
0x0734	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XXHS.c, 105 :: 		
0x0738	0xE7F1    B	L_loopFZs
;__Lib_System_4XXHS.c, 106 :: 		
L_norep:
;__Lib_System_4XXHS.c, 108 :: 		
L_end___FillZeros:
0x073A	0xB001    ADD	SP, SP, #4
0x073C	0x4770    BX	LR
; end of ___FillZeros
_SPI1_Init_Advanced:
;__Lib_SPI_1234.c, 127 :: 		
; module start address is: 8 (R2)
0x06B0	0xB083    SUB	SP, SP, #12
0x06B2	0xF8CDE000  STR	LR, [SP, #0]
0x06B6	0xF88D0004  STRB	R0, [SP, #4]
0x06BA	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_1234.c, 130 :: 		
0x06BC	0x4C0B    LDR	R4, [PC, #44]
0x06BE	0x4B0C    LDR	R3, [PC, #48]
0x06C0	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_1234.c, 131 :: 		
0x06C2	0x4C0C    LDR	R4, [PC, #48]
0x06C4	0x4B0C    LDR	R3, [PC, #48]
0x06C6	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_1234.c, 133 :: 		
0x06C8	0x2401    MOVS	R4, #1
0x06CA	0xB264    SXTB	R4, R4
0x06CC	0x4B0B    LDR	R3, [PC, #44]
0x06CE	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_1234.c, 136 :: 		
0x06D0	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x06D2	0xF7FFFF73  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_1234.c, 139 :: 		
0x06D6	0x9A02    LDR	R2, [SP, #8]
0x06D8	0xF89D1004  LDRB	R1, [SP, #4]
0x06DC	0x4808    LDR	R0, [PC, #32]
0x06DE	0xF7FFFF4B  BL	__Lib_SPI_1234_SPIx_Init_Advanced+0
;__Lib_SPI_1234.c, 140 :: 		
L_end_SPI1_Init_Advanced:
0x06E2	0xF8DDE000  LDR	LR, [SP, #0]
0x06E6	0xB003    ADD	SP, SP, #12
0x06E8	0x4770    BX	LR
0x06EA	0xBF00    NOP
0x06EC	0xFFFFFFFF  	_SPI1_Read+0
0x06F0	0x00002000  	_SPI_Rd_Ptr+0
0x06F4	0xFFFFFFFF  	_SPI1_Write+0
0x06F8	0x00042000  	_SPI_Wr_Ptr+0
0x06FC	0x08B04247  	RCC_APB2ENR+0
0x0700	0x30004001  	SPI1_CR1+0
; end of _SPI1_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F44x.c, 219 :: 		
; module start address is: 0 (R0)
0x05BC	0xB083    SUB	SP, SP, #12
0x05BE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F44x.c, 222 :: 		
; i start address is: 16 (R4)
0x05C2	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F44x.c, 223 :: 		
L_GPIO_Alternate_Function_Enable63:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x05C4	0x00A1    LSLS	R1, R4, #2
0x05C6	0x1841    ADDS	R1, R0, R1
0x05C8	0x6809    LDR	R1, [R1, #0]
0x05CA	0xF1B13FFF  CMP	R1, #-1
0x05CE	0xD014    BEQ	L_GPIO_Alternate_Function_Enable64
;__Lib_GPIO_32F44x.c, 224 :: 		
0x05D0	0xF2000134  ADDW	R1, R0, #52
0x05D4	0x00A3    LSLS	R3, R4, #2
0x05D6	0x18C9    ADDS	R1, R1, R3
0x05D8	0x6809    LDR	R1, [R1, #0]
0x05DA	0x460A    MOV	R2, R1
0x05DC	0x18C1    ADDS	R1, R0, R3
0x05DE	0x6809    LDR	R1, [R1, #0]
0x05E0	0x9001    STR	R0, [SP, #4]
0x05E2	0xF8AD4008  STRH	R4, [SP, #8]
0x05E6	0x4608    MOV	R0, R1
0x05E8	0x4611    MOV	R1, R2
0x05EA	0xF7FFFF4F  BL	__Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function+0
0x05EE	0xF8BD4008  LDRH	R4, [SP, #8]
0x05F2	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F44x.c, 225 :: 		
0x05F4	0x1C64    ADDS	R4, R4, #1
0x05F6	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F44x.c, 226 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x05F8	0xE7E4    B	L_GPIO_Alternate_Function_Enable63
L_GPIO_Alternate_Function_Enable64:
;__Lib_GPIO_32F44x.c, 227 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x05FA	0xF8DDE000  LDR	LR, [SP, #0]
0x05FE	0xB003    ADD	SP, SP, #12
0x0600	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F44x.c, 187 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x048C	0xB083    SUB	SP, SP, #12
0x048E	0xF8CDE000  STR	LR, [SP, #0]
0x0492	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F44x.c, 192 :: 		
0x0494	0xF00403FF  AND	R3, R4, #255
0x0498	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x049A	0x4610    MOV	R0, R2
;__Lib_GPIO_32F44x.c, 193 :: 		
0x049C	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x04A0	0x4694    MOV	R12, R2
;__Lib_GPIO_32F44x.c, 194 :: 		
0x04A2	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x04A4	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x04A8	0x4693    MOV	R11, R2
;__Lib_GPIO_32F44x.c, 196 :: 		
0x04AA	0xE017    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function52
; port end address is: 0 (R0)
;__Lib_GPIO_32F44x.c, 197 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function54:
0x04AC	0x4A2A    LDR	R2, [PC, #168]
0x04AE	0x9202    STR	R2, [SP, #8]
0x04B0	0xE024    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53
;__Lib_GPIO_32F44x.c, 198 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function55:
0x04B2	0x4A2A    LDR	R2, [PC, #168]
0x04B4	0x9202    STR	R2, [SP, #8]
0x04B6	0xE021    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53
;__Lib_GPIO_32F44x.c, 199 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function56:
0x04B8	0x4A29    LDR	R2, [PC, #164]
0x04BA	0x9202    STR	R2, [SP, #8]
0x04BC	0xE01E    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53
;__Lib_GPIO_32F44x.c, 200 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function57:
0x04BE	0x4A29    LDR	R2, [PC, #164]
0x04C0	0x9202    STR	R2, [SP, #8]
0x04C2	0xE01B    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53
;__Lib_GPIO_32F44x.c, 201 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function58:
0x04C4	0x4A28    LDR	R2, [PC, #160]
0x04C6	0x9202    STR	R2, [SP, #8]
0x04C8	0xE018    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53
;__Lib_GPIO_32F44x.c, 202 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function59:
0x04CA	0x4A28    LDR	R2, [PC, #160]
0x04CC	0x9202    STR	R2, [SP, #8]
0x04CE	0xE015    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53
;__Lib_GPIO_32F44x.c, 203 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function60:
0x04D0	0x4A27    LDR	R2, [PC, #156]
0x04D2	0x9202    STR	R2, [SP, #8]
0x04D4	0xE012    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53
;__Lib_GPIO_32F44x.c, 204 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function61:
0x04D6	0x4A27    LDR	R2, [PC, #156]
0x04D8	0x9202    STR	R2, [SP, #8]
0x04DA	0xE00F    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53
;__Lib_GPIO_32F44x.c, 205 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function52:
; port start address is: 0 (R0)
0x04DC	0x2800    CMP	R0, #0
0x04DE	0xD0E5    BEQ	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function54
0x04E0	0x2801    CMP	R0, #1
0x04E2	0xD0E6    BEQ	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function55
0x04E4	0x2802    CMP	R0, #2
0x04E6	0xD0E7    BEQ	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function56
0x04E8	0x2803    CMP	R0, #3
0x04EA	0xD0E8    BEQ	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function57
0x04EC	0x2804    CMP	R0, #4
0x04EE	0xD0E9    BEQ	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function58
0x04F0	0x2805    CMP	R0, #5
0x04F2	0xD0EA    BEQ	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function59
0x04F4	0x2806    CMP	R0, #6
0x04F6	0xD0EB    BEQ	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function60
0x04F8	0x2807    CMP	R0, #7
0x04FA	0xD0EC    BEQ	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function61
; port end address is: 0 (R0)
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53:
;__Lib_GPIO_32F44x.c, 207 :: 		
0x04FC	0x2201    MOVS	R2, #1
0x04FE	0xB212    SXTH	R2, R2
0x0500	0xFA02F20C  LSL	R2, R2, R12
0x0504	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x0508	0x9802    LDR	R0, [SP, #8]
0x050A	0x460A    MOV	R2, R1
0x050C	0xF8BD1004  LDRH	R1, [SP, #4]
0x0510	0xF7FFFEA4  BL	_GPIO_Config+0
;__Lib_GPIO_32F44x.c, 209 :: 		
0x0514	0x9A02    LDR	R2, [SP, #8]
0x0516	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F44x.c, 210 :: 		
0x051A	0xF1BC0F07  CMP	R12, #7
0x051E	0xD908    BLS	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function87
;__Lib_GPIO_32F44x.c, 211 :: 		
0x0520	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0522	0x4610    MOV	R0, R2
;__Lib_GPIO_32F44x.c, 212 :: 		
0x0524	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x0528	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x052A	0x9101    STR	R1, [SP, #4]
0x052C	0x4601    MOV	R1, R0
0x052E	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F44x.c, 213 :: 		
0x0530	0xE000    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function62
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function87:
;__Lib_GPIO_32F44x.c, 210 :: 		
0x0532	0x4660    MOV	R0, R12
;__Lib_GPIO_32F44x.c, 213 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function62:
;__Lib_GPIO_32F44x.c, 214 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x0534	0x0083    LSLS	R3, R0, #2
0x0536	0xF04F020F  MOV	R2, #15
0x053A	0x409A    LSLS	R2, R3
0x053C	0x43D3    MVN	R3, R2
0x053E	0x680A    LDR	R2, [R1, #0]
0x0540	0x401A    ANDS	R2, R3
0x0542	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F44x.c, 215 :: 		
0x0544	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x0546	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x054A	0x680A    LDR	R2, [R1, #0]
0x054C	0x431A    ORRS	R2, R3
0x054E	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F44x.c, 216 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0550	0xF8DDE000  LDR	LR, [SP, #0]
0x0554	0xB003    ADD	SP, SP, #12
0x0556	0x4770    BX	LR
0x0558	0x00004002  	#1073872896
0x055C	0x04004002  	#1073873920
0x0560	0x08004002  	#1073874944
0x0564	0x0C004002  	#1073875968
0x0568	0x10004002  	#1073876992
0x056C	0x14004002  	#1073878016
0x0570	0x18004002  	#1073879040
0x0574	0x1C004002  	#1073880064
; end of __Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function
_GPIO_Config:
;__Lib_GPIO_32F44x.c, 71 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x025C	0xB084    SUB	SP, SP, #16
0x025E	0xF8CDE000  STR	LR, [SP, #0]
0x0262	0xB28D    UXTH	R5, R1
0x0264	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F44x.c, 72 :: 		
;__Lib_GPIO_32F44x.c, 73 :: 		
;__Lib_GPIO_32F44x.c, 77 :: 		
0x0266	0x4B86    LDR	R3, [PC, #536]
0x0268	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x026C	0x461F    MOV	R7, R3
;__Lib_GPIO_32F44x.c, 79 :: 		
0x026E	0x4618    MOV	R0, R3
0x0270	0xF7FFFFA8  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F44x.c, 82 :: 		
0x0274	0xF1B50FFF  CMP	R5, #255
0x0278	0xD120    BNE	L_GPIO_Config20
;__Lib_GPIO_32F44x.c, 83 :: 		
0x027A	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F44x.c, 84 :: 		
0x027C	0x4B81    LDR	R3, [PC, #516]
0x027E	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0282	0x4618    MOV	R0, R3
;__Lib_GPIO_32F44x.c, 85 :: 		
0x0284	0x4B80    LDR	R3, [PC, #512]
0x0286	0x429E    CMP	R6, R3
0x0288	0xD114    BNE	L_GPIO_Config21
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F44x.c, 86 :: 		
0x028A	0xF2455355  MOVW	R3, #21845
0x028E	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F44x.c, 87 :: 		
0x0292	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F44x.c, 88 :: 		
0x0294	0x1D3D    ADDS	R5, R7, #4
0x0296	0x682C    LDR	R4, [R5, #0]
0x0298	0xF06F03FF  MVN	R3, #255
0x029C	0xEA040303  AND	R3, R4, R3, LSL #0
0x02A0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F44x.c, 89 :: 		
0x02A2	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x02A6	0x682C    LDR	R4, [R5, #0]
0x02A8	0xF64F73FF  MOVW	R3, #65535
0x02AC	0xEA440303  ORR	R3, R4, R3, LSL #0
0x02B0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F44x.c, 90 :: 		
0x02B2	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F44x.c, 91 :: 		
L_GPIO_Config21:
;__Lib_GPIO_32F44x.c, 92 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x02B4	0x2E42    CMP	R6, #66
0x02B6	0xD101    BNE	L_GPIO_Config22
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F44x.c, 93 :: 		
0x02B8	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F44x.c, 94 :: 		
0x02BA	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F44x.c, 95 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F44x.c, 96 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config20:
;__Lib_GPIO_32F44x.c, 98 :: 		
0x02BC	0xF64F73FF  MOVW	R3, #65535
0x02C0	0x429D    CMP	R5, R3
0x02C2	0xD113    BNE	L_GPIO_Config23
;__Lib_GPIO_32F44x.c, 99 :: 		
0x02C4	0x4B70    LDR	R3, [PC, #448]
0x02C6	0x429E    CMP	R6, R3
0x02C8	0xD10B    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F44x.c, 100 :: 		
0x02CA	0xF04F3355  MOV	R3, #1431655765
0x02CE	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F44x.c, 101 :: 		
0x02D0	0x1D3C    ADDS	R4, R7, #4
0x02D2	0x2300    MOVS	R3, #0
0x02D4	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F44x.c, 102 :: 		
0x02D6	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x02DA	0xF04F33FF  MOV	R3, #-1
0x02DE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F44x.c, 103 :: 		
0x02E0	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F44x.c, 104 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F44x.c, 105 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x02E2	0x2E42    CMP	R6, #66
0x02E4	0xD102    BNE	L_GPIO_Config25
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F44x.c, 106 :: 		
0x02E6	0x2300    MOVS	R3, #0
0x02E8	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F44x.c, 107 :: 		
0x02EA	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F44x.c, 108 :: 		
L_GPIO_Config25:
;__Lib_GPIO_32F44x.c, 109 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config23:
;__Lib_GPIO_32F44x.c, 111 :: 		
0x02EC	0xF0060301  AND	R3, R6, #1
0x02F0	0xB10B    CBZ	R3, L_GPIO_Config26
;__Lib_GPIO_32F44x.c, 112 :: 		
; mode start address is: 0 (R0)
0x02F2	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x02F4	0xE00A    B	L_GPIO_Config27
L_GPIO_Config26:
;__Lib_GPIO_32F44x.c, 113 :: 		
0x02F6	0xF0060308  AND	R3, R6, #8
0x02FA	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F44x.c, 114 :: 		
; mode start address is: 0 (R0)
0x02FC	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x02FE	0xE005    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F44x.c, 115 :: 		
0x0300	0xF0060304  AND	R3, R6, #4
0x0304	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F44x.c, 116 :: 		
; mode start address is: 0 (R0)
0x0306	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x0308	0xE000    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F44x.c, 118 :: 		
; mode start address is: 0 (R0)
0x030A	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config27:
;__Lib_GPIO_32F44x.c, 120 :: 		
; mode start address is: 0 (R0)
0x030C	0xF4062301  AND	R3, R6, #528384
0x0310	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F44x.c, 121 :: 		
; speed start address is: 4 (R1)
0x0312	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x0314	0xE00A    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F44x.c, 122 :: 		
0x0316	0xF4066300  AND	R3, R6, #2048
0x031A	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F44x.c, 123 :: 		
; speed start address is: 4 (R1)
0x031C	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x031E	0xE005    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F44x.c, 124 :: 		
0x0320	0xF4066380  AND	R3, R6, #1024
0x0324	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F44x.c, 125 :: 		
; speed start address is: 4 (R1)
0x0326	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x0328	0xE000    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F44x.c, 127 :: 		
; speed start address is: 4 (R1)
0x032A	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config33:
;__Lib_GPIO_32F44x.c, 129 :: 		
; speed start address is: 4 (R1)
0x032C	0xF0060320  AND	R3, R6, #32
0x0330	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F44x.c, 130 :: 		
; otype start address is: 8 (R2)
0x0332	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0334	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F44x.c, 132 :: 		
; otype start address is: 8 (R2)
0x0336	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config39:
;__Lib_GPIO_32F44x.c, 134 :: 		
; otype start address is: 8 (R2)
0x0338	0xF4067380  AND	R3, R6, #256
0x033C	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F44x.c, 135 :: 		
; pull start address is: 12 (R3)
0x033E	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0340	0xE005    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F44x.c, 136 :: 		
0x0342	0xF0060380  AND	R3, R6, #128
0x0346	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F44x.c, 137 :: 		
; pull start address is: 12 (R3)
0x0348	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x034A	0xE000    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F44x.c, 139 :: 		
; pull start address is: 12 (R3)
0x034C	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config43:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config41:
;__Lib_GPIO_32F44x.c, 143 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x034E	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0352	0x9201    STR	R2, [SP, #4]
0x0354	0xFA1FF985  UXTH	R9, R5
0x0358	0x46B0    MOV	R8, R6
0x035A	0x4606    MOV	R6, R0
0x035C	0x4618    MOV	R0, R3
0x035E	0x460A    MOV	R2, R1
0x0360	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config44:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0362	0xF1BA0F10  CMP	R10, #16
0x0366	0xF0808087  BCS	L_GPIO_Config45
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F44x.c, 145 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x036A	0xF04F0301  MOV	R3, #1
0x036E	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F44x.c, 147 :: 		
0x0372	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F44x.c, 149 :: 		
0x0376	0x42A3    CMP	R3, R4
0x0378	0xF040807B  BNE	L_GPIO_Config47
;__Lib_GPIO_32F44x.c, 151 :: 		
0x037C	0xEA4F044A  LSL	R4, R10, #1
0x0380	0xF04F0303  MOV	R3, #3
0x0384	0x40A3    LSLS	R3, R4
0x0386	0x43DC    MVN	R4, R3
0x0388	0x683B    LDR	R3, [R7, #0]
0x038A	0x4023    ANDS	R3, R4
0x038C	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F44x.c, 152 :: 		
0x038E	0xEA4F034A  LSL	R3, R10, #1
0x0392	0xFA06F403  LSL	R4, R6, R3
0x0396	0x683B    LDR	R3, [R7, #0]
0x0398	0x4323    ORRS	R3, R4
0x039A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F44x.c, 154 :: 		
0x039C	0xF008030C  AND	R3, R8, #12
0x03A0	0xB33B    CBZ	R3, L_GPIO_Config48
;__Lib_GPIO_32F44x.c, 157 :: 		
0x03A2	0xF2070508  ADDW	R5, R7, #8
0x03A6	0xEA4F044A  LSL	R4, R10, #1
0x03AA	0xF04F0303  MOV	R3, #3
0x03AE	0x40A3    LSLS	R3, R4
0x03B0	0x43DC    MVN	R4, R3
0x03B2	0x682B    LDR	R3, [R5, #0]
0x03B4	0x4023    ANDS	R3, R4
0x03B6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F44x.c, 158 :: 		
0x03B8	0xF2070508  ADDW	R5, R7, #8
0x03BC	0xEA4F034A  LSL	R3, R10, #1
0x03C0	0xFA02F403  LSL	R4, R2, R3
0x03C4	0x682B    LDR	R3, [R5, #0]
0x03C6	0x4323    ORRS	R3, R4
0x03C8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F44x.c, 161 :: 		
0x03CA	0x1D3D    ADDS	R5, R7, #4
0x03CC	0xFA1FF48A  UXTH	R4, R10
0x03D0	0xF04F0301  MOV	R3, #1
0x03D4	0x40A3    LSLS	R3, R4
0x03D6	0x43DC    MVN	R4, R3
0x03D8	0x682B    LDR	R3, [R5, #0]
0x03DA	0x4023    ANDS	R3, R4
0x03DC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F44x.c, 162 :: 		
0x03DE	0x1D3D    ADDS	R5, R7, #4
0x03E0	0xFA1FF48A  UXTH	R4, R10
0x03E4	0xB28B    UXTH	R3, R1
0x03E6	0xFA03F404  LSL	R4, R3, R4
0x03EA	0xB2A4    UXTH	R4, R4
0x03EC	0x682B    LDR	R3, [R5, #0]
0x03EE	0x4323    ORRS	R3, R4
0x03F0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F44x.c, 163 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F44x.c, 166 :: 		
0x03F2	0xF207050C  ADDW	R5, R7, #12
0x03F6	0xFA1FF38A  UXTH	R3, R10
0x03FA	0x005C    LSLS	R4, R3, #1
0x03FC	0xB2A4    UXTH	R4, R4
0x03FE	0xF04F0303  MOV	R3, #3
0x0402	0x40A3    LSLS	R3, R4
0x0404	0x43DC    MVN	R4, R3
0x0406	0x682B    LDR	R3, [R5, #0]
0x0408	0x4023    ANDS	R3, R4
0x040A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F44x.c, 167 :: 		
0x040C	0xF207050C  ADDW	R5, R7, #12
0x0410	0xEA4F034A  LSL	R3, R10, #1
0x0414	0xFA00F403  LSL	R4, R0, R3
0x0418	0x682B    LDR	R3, [R5, #0]
0x041A	0x4323    ORRS	R3, R4
0x041C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F44x.c, 169 :: 		
0x041E	0xF0080308  AND	R3, R8, #8
0x0422	0xB333    CBZ	R3, L_GPIO_Config49
;__Lib_GPIO_32F44x.c, 170 :: 		
0x0424	0xF4080370  AND	R3, R8, #15728640
0x0428	0x0D1B    LSRS	R3, R3, #20
0x042A	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F44x.c, 171 :: 		
0x042E	0xF1BA0F07  CMP	R10, #7
0x0432	0xD905    BLS	L_GPIO_Config50
;__Lib_GPIO_32F44x.c, 172 :: 		
0x0434	0xF2070324  ADDW	R3, R7, #36
0x0438	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F44x.c, 173 :: 		
0x043A	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F44x.c, 174 :: 		
; pos end address is: 20 (R5)
0x043E	0xE003    B	L_GPIO_Config51
L_GPIO_Config50:
;__Lib_GPIO_32F44x.c, 175 :: 		
0x0440	0xF2070320  ADDW	R3, R7, #32
0x0444	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F44x.c, 176 :: 		
; pos start address is: 20 (R5)
0x0446	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F44x.c, 177 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F44x.c, 178 :: 		
; pos start address is: 20 (R5)
0x0448	0x00AC    LSLS	R4, R5, #2
0x044A	0xF04F030F  MOV	R3, #15
0x044E	0x40A3    LSLS	R3, R4
0x0450	0x43DC    MVN	R4, R3
0x0452	0x9B02    LDR	R3, [SP, #8]
0x0454	0x681B    LDR	R3, [R3, #0]
0x0456	0xEA030404  AND	R4, R3, R4, LSL #0
0x045A	0x9B02    LDR	R3, [SP, #8]
0x045C	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F44x.c, 179 :: 		
0x045E	0xF89D400C  LDRB	R4, [SP, #12]
0x0462	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0464	0x409C    LSLS	R4, R3
0x0466	0x9B02    LDR	R3, [SP, #8]
0x0468	0x681B    LDR	R3, [R3, #0]
0x046A	0xEA430404  ORR	R4, R3, R4, LSL #0
0x046E	0x9B02    LDR	R3, [SP, #8]
0x0470	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F44x.c, 180 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F44x.c, 182 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F44x.c, 143 :: 		
0x0472	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F44x.c, 183 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x0476	0xE774    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F44x.c, 184 :: 		
L_end_GPIO_Config:
0x0478	0xF8DDE000  LDR	LR, [SP, #0]
0x047C	0xB004    ADD	SP, SP, #16
0x047E	0x4770    BX	LR
0x0480	0xFC00FFFF  	#-1024
0x0484	0x0000FFFF  	#-65536
0x0488	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F44x.c, 25 :: 		
; gpio_port start address is: 0 (R0)
0x01C4	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F44x.c, 27 :: 		
0x01C6	0x491B    LDR	R1, [PC, #108]
0x01C8	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x01CC	0x4608    MOV	R0, R1
;__Lib_GPIO_32F44x.c, 28 :: 		
; pos start address is: 8 (R2)
0x01CE	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F44x.c, 29 :: 		
0x01D0	0xE00F    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F44x.c, 30 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x01D2	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x01D4	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F44x.c, 31 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x01D6	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x01D8	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F44x.c, 32 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x01DA	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01DC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F44x.c, 33 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01DE	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01E0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F44x.c, 34 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01E2	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01E4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F44x.c, 35 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01E6	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01E8	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F44x.c, 36 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01EA	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01EC	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F44x.c, 37 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x01EE	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01F0	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F44x.c, 38 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01F2	0x4911    LDR	R1, [PC, #68]
0x01F4	0x4288    CMP	R0, R1
0x01F6	0xD0EC    BEQ	L_GPIO_Clk_Enable2
0x01F8	0x4910    LDR	R1, [PC, #64]
0x01FA	0x4288    CMP	R0, R1
0x01FC	0xD0EB    BEQ	L_GPIO_Clk_Enable3
0x01FE	0x4910    LDR	R1, [PC, #64]
0x0200	0x4288    CMP	R0, R1
0x0202	0xD0EA    BEQ	L_GPIO_Clk_Enable4
0x0204	0x490F    LDR	R1, [PC, #60]
0x0206	0x4288    CMP	R0, R1
0x0208	0xD0E9    BEQ	L_GPIO_Clk_Enable5
0x020A	0x490F    LDR	R1, [PC, #60]
0x020C	0x4288    CMP	R0, R1
0x020E	0xD0E8    BEQ	L_GPIO_Clk_Enable6
0x0210	0x490E    LDR	R1, [PC, #56]
0x0212	0x4288    CMP	R0, R1
0x0214	0xD0E7    BEQ	L_GPIO_Clk_Enable7
0x0216	0x490E    LDR	R1, [PC, #56]
0x0218	0x4288    CMP	R0, R1
0x021A	0xD0E6    BEQ	L_GPIO_Clk_Enable8
0x021C	0x490D    LDR	R1, [PC, #52]
0x021E	0x4288    CMP	R0, R1
0x0220	0xD0E5    BEQ	L_GPIO_Clk_Enable9
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0222	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F44x.c, 40 :: 		
; pos start address is: 0 (R0)
0x0224	0x490C    LDR	R1, [PC, #48]
0x0226	0x6809    LDR	R1, [R1, #0]
0x0228	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x022C	0x490A    LDR	R1, [PC, #40]
0x022E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F44x.c, 41 :: 		
L_end_GPIO_Clk_Enable:
0x0230	0xB001    ADD	SP, SP, #4
0x0232	0x4770    BX	LR
0x0234	0xFC00FFFF  	#-1024
0x0238	0x00004002  	#1073872896
0x023C	0x04004002  	#1073873920
0x0240	0x08004002  	#1073874944
0x0244	0x0C004002  	#1073875968
0x0248	0x10004002  	#1073876992
0x024C	0x14004002  	#1073878016
0x0250	0x18004002  	#1073879040
0x0254	0x1C004002  	#1073880064
0x0258	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
__Lib_SPI_1234_SPIx_Init_Advanced:
;__Lib_SPI_1234.c, 62 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x0578	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_1234.c, 68 :: 		
0x057A	0x2300    MOVS	R3, #0
0x057C	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_1234.c, 71 :: 		
0x057E	0x00CB    LSLS	R3, R1, #3
0x0580	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x0582	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_1234.c, 74 :: 		
0x0586	0x6804    LDR	R4, [R0, #0]
0x0588	0xB29B    UXTH	R3, R3
0x058A	0xEA440303  ORR	R3, R4, R3, LSL #0
0x058E	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_1234.c, 77 :: 		
0x0590	0x1D05    ADDS	R5, R0, #4
0x0592	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x0594	0x461C    MOV	R4, R3
0x0596	0x682B    LDR	R3, [R5, #0]
0x0598	0xF3640382  BFI	R3, R4, #2, #1
0x059C	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_1234.c, 79 :: 		
0x059E	0xF200051C  ADDW	R5, R0, #28
0x05A2	0x2400    MOVS	R4, #0
0x05A4	0x682B    LDR	R3, [R5, #0]
0x05A6	0xF36423CB  BFI	R3, R4, #11, #1
0x05AA	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_1234.c, 80 :: 		
0x05AC	0x2401    MOVS	R4, #1
0x05AE	0x6803    LDR	R3, [R0, #0]
0x05B0	0xF3641386  BFI	R3, R4, #6, #1
0x05B4	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_1234.c, 81 :: 		
L_end_SPIx_Init_Advanced:
0x05B6	0xB001    ADD	SP, SP, #4
0x05B8	0x4770    BX	LR
; end of __Lib_SPI_1234_SPIx_Init_Advanced
___CC2DW:
;__Lib_System_4XXHS.c, 44 :: 		
0x0604	0xB081    SUB	SP, SP, #4
;__Lib_System_4XXHS.c, 46 :: 		
L_loopDW:
;__Lib_System_4XXHS.c, 47 :: 		
0x0606	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XXHS.c, 48 :: 		
0x060A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XXHS.c, 49 :: 		
0x060E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XXHS.c, 50 :: 		
0x0612	0xD1F8    BNE	L_loopDW
;__Lib_System_4XXHS.c, 52 :: 		
L_end___CC2DW:
0x0614	0xB001    ADD	SP, SP, #4
0x0616	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_4XXHS_InitialSetUpRCCRCC2:
;__Lib_System_4XXHS.c, 483 :: 		
0x07D4	0xB082    SUB	SP, SP, #8
0x07D6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XXHS.c, 486 :: 		
; ulRCC_CR start address is: 8 (R2)
0x07DA	0x4A8E    LDR	R2, [PC, #568]
;__Lib_System_4XXHS.c, 487 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x07DC	0x4B8E    LDR	R3, [PC, #568]
;__Lib_System_4XXHS.c, 488 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x07DE	0x4C8F    LDR	R4, [PC, #572]
;__Lib_System_4XXHS.c, 489 :: 		
; ulVOLTAGE_RANGE start address is: 20 (R5)
0x07E0	0x4D8F    LDR	R5, [PC, #572]
;__Lib_System_4XXHS.c, 490 :: 		
; Fosc_kHz start address is: 24 (R6)
0x07E2	0x4E90    LDR	R6, [PC, #576]
;__Lib_System_4XXHS.c, 492 :: 		
0x07E4	0xF7FFFF18  BL	__Lib_System_4XXHS_SystemClockSetDefault+0
;__Lib_System_4XXHS.c, 494 :: 		
0x07E8	0x2101    MOVS	R1, #1
0x07EA	0xB249    SXTB	R1, R1
0x07EC	0x488E    LDR	R0, [PC, #568]
0x07EE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 495 :: 		
0x07F0	0x488E    LDR	R0, [PC, #568]
0x07F2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 497 :: 		
0x07F4	0x2D03    CMP	R5, #3
0x07F6	0xF040803C  BNE	L___Lib_System_4XXHS_InitialSetUpRCCRCC236
; ulVOLTAGE_RANGE end address is: 20 (R5)
;__Lib_System_4XXHS.c, 498 :: 		
0x07FA	0x488D    LDR	R0, [PC, #564]
0x07FC	0x4286    CMP	R6, R0
0x07FE	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 499 :: 		
0x0800	0x488C    LDR	R0, [PC, #560]
0x0802	0x6800    LDR	R0, [R0, #0]
0x0804	0xF0400105  ORR	R1, R0, #5
0x0808	0x488A    LDR	R0, [PC, #552]
0x080A	0x6001    STR	R1, [R0, #0]
0x080C	0xE030    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC238
L___Lib_System_4XXHS_InitialSetUpRCCRCC237:
;__Lib_System_4XXHS.c, 500 :: 		
; Fosc_kHz start address is: 24 (R6)
0x080E	0x488A    LDR	R0, [PC, #552]
0x0810	0x4286    CMP	R6, R0
0x0812	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 501 :: 		
0x0814	0x4887    LDR	R0, [PC, #540]
0x0816	0x6800    LDR	R0, [R0, #0]
0x0818	0xF0400104  ORR	R1, R0, #4
0x081C	0x4885    LDR	R0, [PC, #532]
0x081E	0x6001    STR	R1, [R0, #0]
0x0820	0xE026    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC240
L___Lib_System_4XXHS_InitialSetUpRCCRCC239:
;__Lib_System_4XXHS.c, 502 :: 		
; Fosc_kHz start address is: 24 (R6)
0x0822	0x4886    LDR	R0, [PC, #536]
0x0824	0x4286    CMP	R6, R0
0x0826	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 503 :: 		
0x0828	0x4882    LDR	R0, [PC, #520]
0x082A	0x6800    LDR	R0, [R0, #0]
0x082C	0xF0400103  ORR	R1, R0, #3
0x0830	0x4880    LDR	R0, [PC, #512]
0x0832	0x6001    STR	R1, [R0, #0]
0x0834	0xE01C    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC242
L___Lib_System_4XXHS_InitialSetUpRCCRCC241:
;__Lib_System_4XXHS.c, 504 :: 		
; Fosc_kHz start address is: 24 (R6)
0x0836	0xF64E2060  MOVW	R0, #60000
0x083A	0x4286    CMP	R6, R0
0x083C	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC243
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 505 :: 		
0x083E	0x487D    LDR	R0, [PC, #500]
0x0840	0x6800    LDR	R0, [R0, #0]
0x0842	0xF0400102  ORR	R1, R0, #2
0x0846	0x487B    LDR	R0, [PC, #492]
0x0848	0x6001    STR	R1, [R0, #0]
0x084A	0xE011    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC244
L___Lib_System_4XXHS_InitialSetUpRCCRCC243:
;__Lib_System_4XXHS.c, 506 :: 		
; Fosc_kHz start address is: 24 (R6)
0x084C	0xF2475030  MOVW	R0, #30000
0x0850	0x4286    CMP	R6, R0
0x0852	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC245
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 507 :: 		
0x0854	0x4877    LDR	R0, [PC, #476]
0x0856	0x6800    LDR	R0, [R0, #0]
0x0858	0xF0400101  ORR	R1, R0, #1
0x085C	0x4875    LDR	R0, [PC, #468]
0x085E	0x6001    STR	R1, [R0, #0]
0x0860	0xE006    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC246
L___Lib_System_4XXHS_InitialSetUpRCCRCC245:
;__Lib_System_4XXHS.c, 509 :: 		
0x0862	0x4874    LDR	R0, [PC, #464]
0x0864	0x6801    LDR	R1, [R0, #0]
0x0866	0xF06F000F  MVN	R0, #15
0x086A	0x4001    ANDS	R1, R0
0x086C	0x4871    LDR	R0, [PC, #452]
0x086E	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XXHS_InitialSetUpRCCRCC246:
L___Lib_System_4XXHS_InitialSetUpRCCRCC244:
L___Lib_System_4XXHS_InitialSetUpRCCRCC242:
L___Lib_System_4XXHS_InitialSetUpRCCRCC240:
L___Lib_System_4XXHS_InitialSetUpRCCRCC238:
;__Lib_System_4XXHS.c, 510 :: 		
0x0870	0xE13C    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC247
L___Lib_System_4XXHS_InitialSetUpRCCRCC236:
;__Lib_System_4XXHS.c, 511 :: 		
; Fosc_kHz start address is: 24 (R6)
; ulVOLTAGE_RANGE start address is: 20 (R5)
0x0872	0x2D02    CMP	R5, #2
0x0874	0xF0408050  BNE	L___Lib_System_4XXHS_InitialSetUpRCCRCC248
; ulVOLTAGE_RANGE end address is: 20 (R5)
;__Lib_System_4XXHS.c, 512 :: 		
0x0878	0x4871    LDR	R0, [PC, #452]
0x087A	0x4286    CMP	R6, R0
0x087C	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 513 :: 		
0x087E	0x486D    LDR	R0, [PC, #436]
0x0880	0x6800    LDR	R0, [R0, #0]
0x0882	0xF0400107  ORR	R1, R0, #7
0x0886	0x486B    LDR	R0, [PC, #428]
0x0888	0x6001    STR	R1, [R0, #0]
0x088A	0xE044    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC250
L___Lib_System_4XXHS_InitialSetUpRCCRCC249:
;__Lib_System_4XXHS.c, 514 :: 		
; Fosc_kHz start address is: 24 (R6)
0x088C	0x486D    LDR	R0, [PC, #436]
0x088E	0x4286    CMP	R6, R0
0x0890	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 515 :: 		
0x0892	0x4868    LDR	R0, [PC, #416]
0x0894	0x6800    LDR	R0, [R0, #0]
0x0896	0xF0400106  ORR	R1, R0, #6
0x089A	0x4866    LDR	R0, [PC, #408]
0x089C	0x6001    STR	R1, [R0, #0]
0x089E	0xE03A    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC252
L___Lib_System_4XXHS_InitialSetUpRCCRCC251:
;__Lib_System_4XXHS.c, 516 :: 		
; Fosc_kHz start address is: 24 (R6)
0x08A0	0x4865    LDR	R0, [PC, #404]
0x08A2	0x4286    CMP	R6, R0
0x08A4	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 517 :: 		
0x08A6	0x4863    LDR	R0, [PC, #396]
0x08A8	0x6800    LDR	R0, [R0, #0]
0x08AA	0xF0400105  ORR	R1, R0, #5
0x08AE	0x4861    LDR	R0, [PC, #388]
0x08B0	0x6001    STR	R1, [R0, #0]
0x08B2	0xE030    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC254
L___Lib_System_4XXHS_InitialSetUpRCCRCC253:
;__Lib_System_4XXHS.c, 518 :: 		
; Fosc_kHz start address is: 24 (R6)
0x08B4	0x4864    LDR	R0, [PC, #400]
0x08B6	0x4286    CMP	R6, R0
0x08B8	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 519 :: 		
0x08BA	0x485E    LDR	R0, [PC, #376]
0x08BC	0x6800    LDR	R0, [R0, #0]
0x08BE	0xF0400104  ORR	R1, R0, #4
0x08C2	0x485C    LDR	R0, [PC, #368]
0x08C4	0x6001    STR	R1, [R0, #0]
0x08C6	0xE026    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC256
L___Lib_System_4XXHS_InitialSetUpRCCRCC255:
;__Lib_System_4XXHS.c, 520 :: 		
; Fosc_kHz start address is: 24 (R6)
0x08C8	0x4860    LDR	R0, [PC, #384]
0x08CA	0x4286    CMP	R6, R0
0x08CC	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC257
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 521 :: 		
0x08CE	0x4859    LDR	R0, [PC, #356]
0x08D0	0x6800    LDR	R0, [R0, #0]
0x08D2	0xF0400103  ORR	R1, R0, #3
0x08D6	0x4857    LDR	R0, [PC, #348]
0x08D8	0x6001    STR	R1, [R0, #0]
0x08DA	0xE01C    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC258
L___Lib_System_4XXHS_InitialSetUpRCCRCC257:
;__Lib_System_4XXHS.c, 522 :: 		
; Fosc_kHz start address is: 24 (R6)
0x08DC	0xF64B3080  MOVW	R0, #48000
0x08E0	0x4286    CMP	R6, R0
0x08E2	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC259
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 523 :: 		
0x08E4	0x4853    LDR	R0, [PC, #332]
0x08E6	0x6800    LDR	R0, [R0, #0]
0x08E8	0xF0400102  ORR	R1, R0, #2
0x08EC	0x4851    LDR	R0, [PC, #324]
0x08EE	0x6001    STR	R1, [R0, #0]
0x08F0	0xE011    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC260
L___Lib_System_4XXHS_InitialSetUpRCCRCC259:
;__Lib_System_4XXHS.c, 524 :: 		
; Fosc_kHz start address is: 24 (R6)
0x08F2	0xF64550C0  MOVW	R0, #24000
0x08F6	0x4286    CMP	R6, R0
0x08F8	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 525 :: 		
0x08FA	0x484E    LDR	R0, [PC, #312]
0x08FC	0x6800    LDR	R0, [R0, #0]
0x08FE	0xF0400101  ORR	R1, R0, #1
0x0902	0x484C    LDR	R0, [PC, #304]
0x0904	0x6001    STR	R1, [R0, #0]
0x0906	0xE006    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC262
L___Lib_System_4XXHS_InitialSetUpRCCRCC261:
;__Lib_System_4XXHS.c, 527 :: 		
0x0908	0x484A    LDR	R0, [PC, #296]
0x090A	0x6801    LDR	R1, [R0, #0]
0x090C	0xF06F000F  MVN	R0, #15
0x0910	0x4001    ANDS	R1, R0
0x0912	0x4848    LDR	R0, [PC, #288]
0x0914	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XXHS_InitialSetUpRCCRCC262:
L___Lib_System_4XXHS_InitialSetUpRCCRCC260:
L___Lib_System_4XXHS_InitialSetUpRCCRCC258:
L___Lib_System_4XXHS_InitialSetUpRCCRCC256:
L___Lib_System_4XXHS_InitialSetUpRCCRCC254:
L___Lib_System_4XXHS_InitialSetUpRCCRCC252:
L___Lib_System_4XXHS_InitialSetUpRCCRCC250:
;__Lib_System_4XXHS.c, 528 :: 		
0x0916	0xE0E9    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC263
L___Lib_System_4XXHS_InitialSetUpRCCRCC248:
;__Lib_System_4XXHS.c, 529 :: 		
; Fosc_kHz start address is: 24 (R6)
; ulVOLTAGE_RANGE start address is: 20 (R5)
0x0918	0x2D01    CMP	R5, #1
0x091A	0xF040805A  BNE	L___Lib_System_4XXHS_InitialSetUpRCCRCC264
; ulVOLTAGE_RANGE end address is: 20 (R5)
;__Lib_System_4XXHS.c, 530 :: 		
0x091E	0x484C    LDR	R0, [PC, #304]
0x0920	0x4286    CMP	R6, R0
0x0922	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 531 :: 		
0x0924	0x4843    LDR	R0, [PC, #268]
0x0926	0x6800    LDR	R0, [R0, #0]
0x0928	0xF0400108  ORR	R1, R0, #8
0x092C	0x4841    LDR	R0, [PC, #260]
0x092E	0x6001    STR	R1, [R0, #0]
0x0930	0xE04E    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC266
L___Lib_System_4XXHS_InitialSetUpRCCRCC265:
;__Lib_System_4XXHS.c, 532 :: 		
; Fosc_kHz start address is: 24 (R6)
0x0932	0x4848    LDR	R0, [PC, #288]
0x0934	0x4286    CMP	R6, R0
0x0936	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 533 :: 		
0x0938	0x483E    LDR	R0, [PC, #248]
0x093A	0x6800    LDR	R0, [R0, #0]
0x093C	0xF0400107  ORR	R1, R0, #7
0x0940	0x483C    LDR	R0, [PC, #240]
0x0942	0x6001    STR	R1, [R0, #0]
0x0944	0xE044    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC268
L___Lib_System_4XXHS_InitialSetUpRCCRCC267:
;__Lib_System_4XXHS.c, 534 :: 		
; Fosc_kHz start address is: 24 (R6)
0x0946	0x4844    LDR	R0, [PC, #272]
0x0948	0x4286    CMP	R6, R0
0x094A	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 535 :: 		
0x094C	0x4839    LDR	R0, [PC, #228]
0x094E	0x6800    LDR	R0, [R0, #0]
0x0950	0xF0400106  ORR	R1, R0, #6
0x0954	0x4837    LDR	R0, [PC, #220]
0x0956	0x6001    STR	R1, [R0, #0]
0x0958	0xE03A    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC270
L___Lib_System_4XXHS_InitialSetUpRCCRCC269:
;__Lib_System_4XXHS.c, 536 :: 		
; Fosc_kHz start address is: 24 (R6)
0x095A	0x4840    LDR	R0, [PC, #256]
0x095C	0x4286    CMP	R6, R0
0x095E	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 537 :: 		
0x0960	0x4834    LDR	R0, [PC, #208]
0x0962	0x6800    LDR	R0, [R0, #0]
0x0964	0xF0400105  ORR	R1, R0, #5
0x0968	0x4832    LDR	R0, [PC, #200]
0x096A	0x6001    STR	R1, [R0, #0]
0x096C	0xE030    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC272
L___Lib_System_4XXHS_InitialSetUpRCCRCC271:
;__Lib_System_4XXHS.c, 538 :: 		
; Fosc_kHz start address is: 24 (R6)
0x096E	0x483C    LDR	R0, [PC, #240]
0x0970	0x4286    CMP	R6, R0
0x0972	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC273
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 539 :: 		
0x0974	0x482F    LDR	R0, [PC, #188]
0x0976	0x6800    LDR	R0, [R0, #0]
0x0978	0xF0400104  ORR	R1, R0, #4
0x097C	0x482D    LDR	R0, [PC, #180]
0x097E	0x6001    STR	R1, [R0, #0]
0x0980	0xE026    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC274
L___Lib_System_4XXHS_InitialSetUpRCCRCC273:
;__Lib_System_4XXHS.c, 540 :: 		
; Fosc_kHz start address is: 24 (R6)
0x0982	0x4838    LDR	R0, [PC, #224]
0x0984	0x4286    CMP	R6, R0
0x0986	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC275
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 541 :: 		
0x0988	0x482A    LDR	R0, [PC, #168]
0x098A	0x6800    LDR	R0, [R0, #0]
0x098C	0xF0400103  ORR	R1, R0, #3
0x0990	0x4828    LDR	R0, [PC, #160]
0x0992	0x6001    STR	R1, [R0, #0]
0x0994	0xE01C    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC276
L___Lib_System_4XXHS_InitialSetUpRCCRCC275:
;__Lib_System_4XXHS.c, 542 :: 		
; Fosc_kHz start address is: 24 (R6)
0x0996	0xF64A30E0  MOVW	R0, #44000
0x099A	0x4286    CMP	R6, R0
0x099C	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 543 :: 		
0x099E	0x4825    LDR	R0, [PC, #148]
0x09A0	0x6800    LDR	R0, [R0, #0]
0x09A2	0xF0400102  ORR	R1, R0, #2
0x09A6	0x4823    LDR	R0, [PC, #140]
0x09A8	0x6001    STR	R1, [R0, #0]
0x09AA	0xE011    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC278
L___Lib_System_4XXHS_InitialSetUpRCCRCC277:
;__Lib_System_4XXHS.c, 544 :: 		
; Fosc_kHz start address is: 24 (R6)
0x09AC	0xF24550F0  MOVW	R0, #22000
0x09B0	0x4286    CMP	R6, R0
0x09B2	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 545 :: 		
0x09B4	0x481F    LDR	R0, [PC, #124]
0x09B6	0x6800    LDR	R0, [R0, #0]
0x09B8	0xF0400101  ORR	R1, R0, #1
0x09BC	0x481D    LDR	R0, [PC, #116]
0x09BE	0x6001    STR	R1, [R0, #0]
0x09C0	0xE006    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC280
L___Lib_System_4XXHS_InitialSetUpRCCRCC279:
;__Lib_System_4XXHS.c, 547 :: 		
0x09C2	0x481C    LDR	R0, [PC, #112]
0x09C4	0x6801    LDR	R1, [R0, #0]
0x09C6	0xF06F000F  MVN	R0, #15
0x09CA	0x4001    ANDS	R1, R0
0x09CC	0x4819    LDR	R0, [PC, #100]
0x09CE	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XXHS_InitialSetUpRCCRCC280:
L___Lib_System_4XXHS_InitialSetUpRCCRCC278:
L___Lib_System_4XXHS_InitialSetUpRCCRCC276:
L___Lib_System_4XXHS_InitialSetUpRCCRCC274:
L___Lib_System_4XXHS_InitialSetUpRCCRCC272:
L___Lib_System_4XXHS_InitialSetUpRCCRCC270:
L___Lib_System_4XXHS_InitialSetUpRCCRCC268:
L___Lib_System_4XXHS_InitialSetUpRCCRCC266:
;__Lib_System_4XXHS.c, 548 :: 		
0x09D0	0xE08C    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC281
L___Lib_System_4XXHS_InitialSetUpRCCRCC264:
;__Lib_System_4XXHS.c, 549 :: 		
; Fosc_kHz start address is: 24 (R6)
; ulVOLTAGE_RANGE start address is: 20 (R5)
0x09D2	0x2D00    CMP	R5, #0
0x09D4	0xF040808A  BNE	L___Lib_System_4XXHS_InitialSetUpRCCRCC282
; ulVOLTAGE_RANGE end address is: 20 (R5)
;__Lib_System_4XXHS.c, 550 :: 		
0x09D8	0x4823    LDR	R0, [PC, #140]
0x09DA	0x4286    CMP	R6, R0
0x09DC	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 551 :: 		
0x09DE	0x4815    LDR	R0, [PC, #84]
0x09E0	0x6800    LDR	R0, [R0, #0]
0x09E2	0xF0400108  ORR	R1, R0, #8
0x09E6	0x4813    LDR	R0, [PC, #76]
0x09E8	0x6001    STR	R1, [R0, #0]
0x09EA	0xE07F    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC284
L___Lib_System_4XXHS_InitialSetUpRCCRCC283:
;__Lib_System_4XXHS.c, 552 :: 		
; Fosc_kHz start address is: 24 (R6)
0x09EC	0x481F    LDR	R0, [PC, #124]
0x09EE	0x4286    CMP	R6, R0
0x09F0	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 553 :: 		
0x09F2	0x4810    LDR	R0, [PC, #64]
0x09F4	0x6800    LDR	R0, [R0, #0]
0x09F6	0xF0400107  ORR	R1, R0, #7
0x09FA	0x480E    LDR	R0, [PC, #56]
0x09FC	0x6001    STR	R1, [R0, #0]
0x09FE	0xE075    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC286
L___Lib_System_4XXHS_InitialSetUpRCCRCC285:
;__Lib_System_4XXHS.c, 554 :: 		
; Fosc_kHz start address is: 24 (R6)
0x0A00	0x480D    LDR	R0, [PC, #52]
0x0A02	0x4286    CMP	R6, R0
0x0A04	0xD936    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC287
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 555 :: 		
0x0A06	0x480B    LDR	R0, [PC, #44]
0x0A08	0x6800    LDR	R0, [R0, #0]
0x0A0A	0xF0400106  ORR	R1, R0, #6
0x0A0E	0x4809    LDR	R0, [PC, #36]
0x0A10	0xF000B82E  B	#92
0x0A14	0x00810000  	#129
0x0A18	0x00102400  	#603979792
0x0A1C	0x00000000  	#0
0x0A20	0x00030000  	#3
0x0A24	0x3E800000  	#16000
0x0A28	0x80204247  	FLASH_ACR+0
0x0A2C	0x80244247  	FLASH_ACR+0
0x0A30	0x49F00002  	#150000
0x0A34	0x3C004002  	FLASH_ACR+0
0x0A38	0xD4C00001  	#120000
0x0A3C	0x5F900001  	#90000
0x0A40	0x90400002  	#168000
0x0A44	0x32800002  	#144000
0x0A48	0x77000001  	#96000
0x0A4C	0x19400001  	#72000
0x0A50	0xAF800002  	#176000
0x0A54	0x59900002  	#154000
0x0A58	0x03A00002  	#132000
0x0A5C	0xADB00001  	#110000
0x0A60	0x57C00001  	#88000
0x0A64	0x01D00001  	#66000
0x0A68	0x71000002  	#160000
0x0A6C	0x22E00002  	#140000
0x0A70	0x6001    STR	R1, [R0, #0]
0x0A72	0xE03B    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC288
L___Lib_System_4XXHS_InitialSetUpRCCRCC287:
;__Lib_System_4XXHS.c, 556 :: 		
; Fosc_kHz start address is: 24 (R6)
0x0A74	0x4841    LDR	R0, [PC, #260]
0x0A76	0x4286    CMP	R6, R0
0x0A78	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC289
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 557 :: 		
0x0A7A	0x4841    LDR	R0, [PC, #260]
0x0A7C	0x6800    LDR	R0, [R0, #0]
0x0A7E	0xF0400105  ORR	R1, R0, #5
0x0A82	0x483F    LDR	R0, [PC, #252]
0x0A84	0x6001    STR	R1, [R0, #0]
0x0A86	0xE031    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC290
L___Lib_System_4XXHS_InitialSetUpRCCRCC289:
;__Lib_System_4XXHS.c, 558 :: 		
; Fosc_kHz start address is: 24 (R6)
0x0A88	0x483E    LDR	R0, [PC, #248]
0x0A8A	0x4286    CMP	R6, R0
0x0A8C	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC291
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 559 :: 		
0x0A8E	0x483C    LDR	R0, [PC, #240]
0x0A90	0x6800    LDR	R0, [R0, #0]
0x0A92	0xF0400104  ORR	R1, R0, #4
0x0A96	0x483A    LDR	R0, [PC, #232]
0x0A98	0x6001    STR	R1, [R0, #0]
0x0A9A	0xE027    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC292
L___Lib_System_4XXHS_InitialSetUpRCCRCC291:
;__Lib_System_4XXHS.c, 560 :: 		
; Fosc_kHz start address is: 24 (R6)
0x0A9C	0xF64E2060  MOVW	R0, #60000
0x0AA0	0x4286    CMP	R6, R0
0x0AA2	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC293
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 561 :: 		
0x0AA4	0x4836    LDR	R0, [PC, #216]
0x0AA6	0x6800    LDR	R0, [R0, #0]
0x0AA8	0xF0400103  ORR	R1, R0, #3
0x0AAC	0x4834    LDR	R0, [PC, #208]
0x0AAE	0x6001    STR	R1, [R0, #0]
0x0AB0	0xE01C    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC294
L___Lib_System_4XXHS_InitialSetUpRCCRCC293:
;__Lib_System_4XXHS.c, 562 :: 		
; Fosc_kHz start address is: 24 (R6)
0x0AB2	0xF6494040  MOVW	R0, #40000
0x0AB6	0x4286    CMP	R6, R0
0x0AB8	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC295
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 563 :: 		
0x0ABA	0x4831    LDR	R0, [PC, #196]
0x0ABC	0x6800    LDR	R0, [R0, #0]
0x0ABE	0xF0400102  ORR	R1, R0, #2
0x0AC2	0x482F    LDR	R0, [PC, #188]
0x0AC4	0x6001    STR	R1, [R0, #0]
0x0AC6	0xE011    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC296
L___Lib_System_4XXHS_InitialSetUpRCCRCC295:
;__Lib_System_4XXHS.c, 564 :: 		
; Fosc_kHz start address is: 24 (R6)
0x0AC8	0xF6446020  MOVW	R0, #20000
0x0ACC	0x4286    CMP	R6, R0
0x0ACE	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC297
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 565 :: 		
0x0AD0	0x482B    LDR	R0, [PC, #172]
0x0AD2	0x6800    LDR	R0, [R0, #0]
0x0AD4	0xF0400101  ORR	R1, R0, #1
0x0AD8	0x4829    LDR	R0, [PC, #164]
0x0ADA	0x6001    STR	R1, [R0, #0]
0x0ADC	0xE006    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC298
L___Lib_System_4XXHS_InitialSetUpRCCRCC297:
;__Lib_System_4XXHS.c, 567 :: 		
0x0ADE	0x4828    LDR	R0, [PC, #160]
0x0AE0	0x6801    LDR	R1, [R0, #0]
0x0AE2	0xF06F000F  MVN	R0, #15
0x0AE6	0x4001    ANDS	R1, R0
0x0AE8	0x4825    LDR	R0, [PC, #148]
0x0AEA	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XXHS_InitialSetUpRCCRCC298:
L___Lib_System_4XXHS_InitialSetUpRCCRCC296:
L___Lib_System_4XXHS_InitialSetUpRCCRCC294:
L___Lib_System_4XXHS_InitialSetUpRCCRCC292:
L___Lib_System_4XXHS_InitialSetUpRCCRCC290:
L___Lib_System_4XXHS_InitialSetUpRCCRCC288:
L___Lib_System_4XXHS_InitialSetUpRCCRCC286:
L___Lib_System_4XXHS_InitialSetUpRCCRCC284:
;__Lib_System_4XXHS.c, 568 :: 		
L___Lib_System_4XXHS_InitialSetUpRCCRCC282:
L___Lib_System_4XXHS_InitialSetUpRCCRCC281:
L___Lib_System_4XXHS_InitialSetUpRCCRCC263:
L___Lib_System_4XXHS_InitialSetUpRCCRCC247:
;__Lib_System_4XXHS.c, 571 :: 		
0x0AEC	0xF7FFFDBA  BL	__Lib_System_4XXHS_EnableOverdriveMode+0
;__Lib_System_4XXHS.c, 573 :: 		
0x0AF0	0x4825    LDR	R0, [PC, #148]
0x0AF2	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XXHS.c, 574 :: 		
0x0AF4	0x4825    LDR	R0, [PC, #148]
0x0AF6	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XXHS.c, 575 :: 		
0x0AF8	0x4825    LDR	R0, [PC, #148]
0x0AFA	0xEA020100  AND	R1, R2, R0, LSL #0
0x0AFE	0x4825    LDR	R0, [PC, #148]
0x0B00	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 577 :: 		
0x0B02	0xF0020001  AND	R0, R2, #1
0x0B06	0xB140    CBZ	R0, L___Lib_System_4XXHS_InitialSetUpRCCRCC2110
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x0B08	0x4621    MOV	R1, R4
;__Lib_System_4XXHS.c, 578 :: 		
L___Lib_System_4XXHS_InitialSetUpRCCRCC2100:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0B0A	0x4822    LDR	R0, [PC, #136]
0x0B0C	0x6800    LDR	R0, [R0, #0]
0x0B0E	0xF0000002  AND	R0, R0, #2
0x0B12	0x2800    CMP	R0, #0
0x0B14	0xD100    BNE	L___Lib_System_4XXHS_InitialSetUpRCCRCC2101
;__Lib_System_4XXHS.c, 579 :: 		
0x0B16	0xE7F8    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC2100
L___Lib_System_4XXHS_InitialSetUpRCCRCC2101:
;__Lib_System_4XXHS.c, 580 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0B18	0xE000    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC299
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XXHS_InitialSetUpRCCRCC2110:
;__Lib_System_4XXHS.c, 577 :: 		
0x0B1A	0x4621    MOV	R1, R4
;__Lib_System_4XXHS.c, 580 :: 		
L___Lib_System_4XXHS_InitialSetUpRCCRCC299:
;__Lib_System_4XXHS.c, 582 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0B1C	0xF4023080  AND	R0, R2, #65536
0x0B20	0xB148    CBZ	R0, L___Lib_System_4XXHS_InitialSetUpRCCRCC2111
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XXHS.c, 583 :: 		
L___Lib_System_4XXHS_InitialSetUpRCCRCC2103:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0B22	0x481C    LDR	R0, [PC, #112]
0x0B24	0x6800    LDR	R0, [R0, #0]
0x0B26	0xF4003000  AND	R0, R0, #131072
0x0B2A	0xB900    CBNZ	R0, L___Lib_System_4XXHS_InitialSetUpRCCRCC2104
;__Lib_System_4XXHS.c, 584 :: 		
0x0B2C	0xE7F9    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC2103
L___Lib_System_4XXHS_InitialSetUpRCCRCC2104:
;__Lib_System_4XXHS.c, 585 :: 		
0x0B2E	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0B30	0x460A    MOV	R2, R1
0x0B32	0x9901    LDR	R1, [SP, #4]
0x0B34	0xE002    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC2102
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XXHS_InitialSetUpRCCRCC2111:
;__Lib_System_4XXHS.c, 582 :: 		
0x0B36	0x9101    STR	R1, [SP, #4]
0x0B38	0x4611    MOV	R1, R2
0x0B3A	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XXHS.c, 585 :: 		
L___Lib_System_4XXHS_InitialSetUpRCCRCC2102:
;__Lib_System_4XXHS.c, 587 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0B3C	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0B40	0xB170    CBZ	R0, L___Lib_System_4XXHS_InitialSetUpRCCRCC2112
;__Lib_System_4XXHS.c, 588 :: 		
0x0B42	0x4814    LDR	R0, [PC, #80]
0x0B44	0x6800    LDR	R0, [R0, #0]
0x0B46	0xF0407180  ORR	R1, R0, #16777216
0x0B4A	0x4812    LDR	R0, [PC, #72]
0x0B4C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0B4E	0x4611    MOV	R1, R2
;__Lib_System_4XXHS.c, 589 :: 		
L___Lib_System_4XXHS_InitialSetUpRCCRCC2106:
; ulRCC_CFGR start address is: 4 (R1)
0x0B50	0x4810    LDR	R0, [PC, #64]
0x0B52	0x6800    LDR	R0, [R0, #0]
0x0B54	0xF0007000  AND	R0, R0, #33554432
0x0B58	0xB900    CBNZ	R0, L___Lib_System_4XXHS_InitialSetUpRCCRCC2107
;__Lib_System_4XXHS.c, 590 :: 		
0x0B5A	0xE7F9    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC2106
L___Lib_System_4XXHS_InitialSetUpRCCRCC2107:
;__Lib_System_4XXHS.c, 591 :: 		
0x0B5C	0x460A    MOV	R2, R1
0x0B5E	0xE7FF    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC2105
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XXHS_InitialSetUpRCCRCC2112:
;__Lib_System_4XXHS.c, 587 :: 		
;__Lib_System_4XXHS.c, 591 :: 		
L___Lib_System_4XXHS_InitialSetUpRCCRCC2105:
;__Lib_System_4XXHS.c, 594 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XXHS_InitialSetUpRCCRCC2108:
; ulRCC_CFGR start address is: 8 (R2)
0x0B60	0x480A    LDR	R0, [PC, #40]
0x0B62	0x6800    LDR	R0, [R0, #0]
0x0B64	0xF000010C  AND	R1, R0, #12
0x0B68	0x0090    LSLS	R0, R2, #2
0x0B6A	0xF000000C  AND	R0, R0, #12
0x0B6E	0x4281    CMP	R1, R0
0x0B70	0xD000    BEQ	L___Lib_System_4XXHS_InitialSetUpRCCRCC2109
;__Lib_System_4XXHS.c, 595 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0B72	0xE7F5    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC2108
L___Lib_System_4XXHS_InitialSetUpRCCRCC2109:
;__Lib_System_4XXHS.c, 596 :: 		
L_end_InitialSetUpRCCRCC2:
0x0B74	0xF8DDE000  LDR	LR, [SP, #0]
0x0B78	0xB002    ADD	SP, SP, #8
0x0B7A	0x4770    BX	LR
0x0B7C	0x86A00001  	#100000
0x0B80	0x3C004002  	FLASH_ACR+0
0x0B84	0x38800001  	#80000
0x0B88	0x38044002  	RCC_PLLCFGR+0
0x0B8C	0x38084002  	RCC_CFGR+0
0x0B90	0xFFFF000F  	#1048575
0x0B94	0x38004002  	RCC_CR+0
; end of __Lib_System_4XXHS_InitialSetUpRCCRCC2
__Lib_System_4XXHS_SystemClockSetDefault:
;__Lib_System_4XXHS.c, 440 :: 		
0x0618	0xB081    SUB	SP, SP, #4
;__Lib_System_4XXHS.c, 443 :: 		
0x061A	0x480D    LDR	R0, [PC, #52]
0x061C	0x6800    LDR	R0, [R0, #0]
0x061E	0xF0400101  ORR	R1, R0, #1
0x0622	0x480B    LDR	R0, [PC, #44]
0x0624	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 446 :: 		
0x0626	0x2100    MOVS	R1, #0
0x0628	0x480A    LDR	R0, [PC, #40]
0x062A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 449 :: 		
0x062C	0x4808    LDR	R0, [PC, #32]
0x062E	0x6801    LDR	R1, [R0, #0]
0x0630	0x4809    LDR	R0, [PC, #36]
0x0632	0x4001    ANDS	R1, R0
0x0634	0x4806    LDR	R0, [PC, #24]
0x0636	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 452 :: 		
0x0638	0x4908    LDR	R1, [PC, #32]
0x063A	0x4809    LDR	R0, [PC, #36]
0x063C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 455 :: 		
0x063E	0x4804    LDR	R0, [PC, #16]
0x0640	0x6801    LDR	R1, [R0, #0]
0x0642	0xF46F2080  MVN	R0, #262144
0x0646	0x4001    ANDS	R1, R0
0x0648	0x4801    LDR	R0, [PC, #4]
0x064A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 459 :: 		
L_end_SystemClockSetDefault:
0x064C	0xB001    ADD	SP, SP, #4
0x064E	0x4770    BX	LR
0x0650	0x38004002  	RCC_CR+0
0x0654	0x38084002  	RCC_CFGR+0
0x0658	0xFFFFFEF6  	#-17367041
0x065C	0x30102400  	#603992080
0x0660	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XXHS_SystemClockSetDefault
__Lib_System_4XXHS_EnableOverdriveMode:
;__Lib_System_4XXHS.c, 467 :: 		
0x0664	0xB081    SUB	SP, SP, #4
;__Lib_System_4XXHS.c, 469 :: 		
0x0666	0x2101    MOVS	R1, #1
0x0668	0xB249    SXTB	R1, R1
0x066A	0x480E    LDR	R0, [PC, #56]
0x066C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 472 :: 		
0x066E	0x480E    LDR	R0, [PC, #56]
0x0670	0x6800    LDR	R0, [R0, #0]
0x0672	0xF4403180  ORR	R1, R0, #65536
0x0676	0x480C    LDR	R0, [PC, #48]
0x0678	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 474 :: 		
L___Lib_System_4XXHS_EnableOverdriveMode32:
0x067A	0x480C    LDR	R0, [PC, #48]
0x067C	0x6800    LDR	R0, [R0, #0]
0x067E	0xF4003080  AND	R0, R0, #65536
0x0682	0xB900    CBNZ	R0, L___Lib_System_4XXHS_EnableOverdriveMode33
;__Lib_System_4XXHS.c, 475 :: 		
0x0684	0xE7F9    B	L___Lib_System_4XXHS_EnableOverdriveMode32
L___Lib_System_4XXHS_EnableOverdriveMode33:
;__Lib_System_4XXHS.c, 477 :: 		
0x0686	0x4808    LDR	R0, [PC, #32]
0x0688	0x6800    LDR	R0, [R0, #0]
0x068A	0xF4403100  ORR	R1, R0, #131072
0x068E	0x4806    LDR	R0, [PC, #24]
0x0690	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 479 :: 		
L___Lib_System_4XXHS_EnableOverdriveMode34:
0x0692	0x4806    LDR	R0, [PC, #24]
0x0694	0x6800    LDR	R0, [R0, #0]
0x0696	0xF4003000  AND	R0, R0, #131072
0x069A	0xB900    CBNZ	R0, L___Lib_System_4XXHS_EnableOverdriveMode35
;__Lib_System_4XXHS.c, 480 :: 		
0x069C	0xE7F9    B	L___Lib_System_4XXHS_EnableOverdriveMode34
L___Lib_System_4XXHS_EnableOverdriveMode35:
;__Lib_System_4XXHS.c, 481 :: 		
L_end_EnableOverdriveMode:
0x069E	0xB001    ADD	SP, SP, #4
0x06A0	0x4770    BX	LR
0x06A2	0xBF00    NOP
0x06A4	0x08704247  	RCC_APB1ENR+0
0x06A8	0x70004000  	PWR_CR+0
0x06AC	0x70044000  	PWR_CSR+0
; end of __Lib_System_4XXHS_EnableOverdriveMode
__Lib_System_4XXHS_InitialSetUpFosc:
;__Lib_System_4XXHS.c, 378 :: 		
0x0774	0xB081    SUB	SP, SP, #4
;__Lib_System_4XXHS.c, 379 :: 		
0x0776	0x4904    LDR	R1, [PC, #16]
0x0778	0x4804    LDR	R0, [PC, #16]
0x077A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 380 :: 		
0x077C	0x4904    LDR	R1, [PC, #16]
0x077E	0x4805    LDR	R0, [PC, #20]
0x0780	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 381 :: 		
L_end_InitialSetUpFosc:
0x0782	0xB001    ADD	SP, SP, #4
0x0784	0x4770    BX	LR
0x0786	0xBF00    NOP
0x0788	0x3E800000  	#16000
0x078C	0x00082000  	___System_CLOCK_IN_KHZ+0
0x0790	0x00030000  	#3
0x0794	0x000C2000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XXHS_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XXHS.c, 323 :: 		
0x076C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XXHS.c, 324 :: 		
L___GenExcept28:
0x076E	0xE7FE    B	L___GenExcept28
;__Lib_System_4XXHS.c, 325 :: 		
L_end___GenExcept:
0x0770	0xB001    ADD	SP, SP, #4
0x0772	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XXHS.c, 356 :: 		
0x0740	0xB081    SUB	SP, SP, #4
;__Lib_System_4XXHS.c, 359 :: 		
0x0742	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XXHS.c, 360 :: 		
0x0746	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XXHS.c, 362 :: 		
0x074A	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 364 :: 		
0x074C	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XXHS.c, 366 :: 		
0x0750	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 368 :: 		
0x0752	0xBF00    NOP
;__Lib_System_4XXHS.c, 369 :: 		
0x0754	0xBF00    NOP
;__Lib_System_4XXHS.c, 370 :: 		
0x0756	0xBF00    NOP
;__Lib_System_4XXHS.c, 371 :: 		
0x0758	0xBF00    NOP
;__Lib_System_4XXHS.c, 373 :: 		
0x075A	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XXHS.c, 374 :: 		
0x075E	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XXHS.c, 375 :: 		
0x0762	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XXHS.c, 376 :: 		
L_end___EnableFPU:
0x0766	0xB001    ADD	SP, SP, #4
0x0768	0x4770    BX	LR
; end of ___EnableFPU
0x0C04	0xB500    PUSH	(R14)
0x0C06	0xF8DFB010  LDR	R11, [PC, #16]
0x0C0A	0xF8DFA010  LDR	R10, [PC, #16]
0x0C0E	0xF7FFFD79  BL	1796
0x0C12	0xBD00    POP	(R15)
0x0C14	0x4770    BX	LR
0x0C16	0xBF00    NOP
0x0C18	0x00002000  	#536870912
0x0C1C	0x00102000  	#536870928
;__Lib_GPIO_32F44x_Defs.c,427 :: __GPIO_MODULE_SPI1_PA567 [108]
0x0B98	0x00000505 ;__GPIO_MODULE_SPI1_PA567+0
0x0B9C	0x00000506 ;__GPIO_MODULE_SPI1_PA567+4
0x0BA0	0x00000507 ;__GPIO_MODULE_SPI1_PA567+8
0x0BA4	0xFFFFFFFF ;__GPIO_MODULE_SPI1_PA567+12
0x0BA8	0x00000000 ;__GPIO_MODULE_SPI1_PA567+16
0x0BAC	0x00000000 ;__GPIO_MODULE_SPI1_PA567+20
0x0BB0	0x00000000 ;__GPIO_MODULE_SPI1_PA567+24
0x0BB4	0x00000000 ;__GPIO_MODULE_SPI1_PA567+28
0x0BB8	0x00000000 ;__GPIO_MODULE_SPI1_PA567+32
0x0BBC	0x00000000 ;__GPIO_MODULE_SPI1_PA567+36
0x0BC0	0x00000000 ;__GPIO_MODULE_SPI1_PA567+40
0x0BC4	0x00000000 ;__GPIO_MODULE_SPI1_PA567+44
0x0BC8	0x00000000 ;__GPIO_MODULE_SPI1_PA567+48
0x0BCC	0x00001018 ;__GPIO_MODULE_SPI1_PA567+52
0x0BD0	0x00001018 ;__GPIO_MODULE_SPI1_PA567+56
0x0BD4	0x00001018 ;__GPIO_MODULE_SPI1_PA567+60
0x0BD8	0xFFFFFFFF ;__GPIO_MODULE_SPI1_PA567+64
0x0BDC	0x00000000 ;__GPIO_MODULE_SPI1_PA567+68
0x0BE0	0x00000000 ;__GPIO_MODULE_SPI1_PA567+72
0x0BE4	0x00000000 ;__GPIO_MODULE_SPI1_PA567+76
0x0BE8	0x00000000 ;__GPIO_MODULE_SPI1_PA567+80
0x0BEC	0x00000000 ;__GPIO_MODULE_SPI1_PA567+84
0x0BF0	0x00000000 ;__GPIO_MODULE_SPI1_PA567+88
0x0BF4	0x00000000 ;__GPIO_MODULE_SPI1_PA567+92
0x0BF8	0x00000000 ;__GPIO_MODULE_SPI1_PA567+96
0x0BFC	0x00000000 ;__GPIO_MODULE_SPI1_PA567+100
0x0C00	0x00000000 ;__GPIO_MODULE_SPI1_PA567+104
; end of __GPIO_MODULE_SPI1_PA567
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x01C4     [152]    _GPIO_Clk_Enable
0x025C     [560]    _GPIO_Config
0x048C     [236]    __Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function
0x0578      [66]    __Lib_SPI_1234_SPIx_Init_Advanced
0x05BC      [70]    _GPIO_Alternate_Function_Enable
0x0604      [20]    ___CC2DW
0x0618      [76]    __Lib_System_4XXHS_SystemClockSetDefault
0x0664      [76]    __Lib_System_4XXHS_EnableOverdriveMode
0x06B0      [84]    _SPI1_Init_Advanced
0x0704      [58]    ___FillZeros
0x0740      [42]    ___EnableFPU
0x076C       [8]    ___GenExcept
0x0774      [36]    __Lib_System_4XXHS_InitialSetUpFosc
0x0798      [60]    _main
0x07D4     [964]    __Lib_System_4XXHS_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_exp_x
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_FloatToStr_fnum
0x0004       [4]    FARG_pow_y
0x0004       [4]    FARG_atan2_x
0x20000000       [4]    _SPI_Rd_Ptr
0x20000004       [4]    _SPI_Wr_Ptr
0x20000008       [4]    ___System_CLOCK_IN_KHZ
0x2000000C       [4]    __VOLTAGE_RANGE
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0B98     [108]    __GPIO_MODULE_SPI1_PA567
