Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan  8 20:24:51 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (186)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (970)
5. checking no_input_delay (21)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (186)
--------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_top_SCCB_L/U_SCCB/tick_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_top_SCCB_R/U_SCCB/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (970)
--------------------------------------------------
 There are 970 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.093    -1855.722                   2455                29361        0.107        0.000                      0                29361        3.000        0.000                       0                 14523  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
U_clk_gene/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0       {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_gene/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0            22.300        0.000                      0                  542        0.279        0.000                      0                  542       19.500        0.000                       0                    54  
sys_clk_pin                    -6.093    -1307.563                    970                15379        0.107        0.000                      0                15379        4.500        0.000                       0                 14461  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0  sys_clk_pin             -1.567     -625.496                   1707                26882        0.130        0.000                      0                26882  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_gene/inst/clk_in1
  To Clock:  U_clk_gene/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_gene/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.300ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.585ns  (logic 5.936ns (35.791%)  route 10.649ns (64.209%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.728     1.728    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X18Y119        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y119        FDCE (Prop_fdce_C_Q)         0.419     2.147 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=25, routed)          1.022     3.169    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_1[7]
    SLICE_X19Y120        LUT6 (Prop_lut6_I3_O)        0.297     3.466 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=9, routed)           1.452     4.919    U_qvga_addr_decoder/D[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_D[0]_P[11])
                                                      5.070     9.989 r  U_qvga_addr_decoder/qvga_addr10/P[11]
                         net (fo=2, routed)           1.171    11.160    U_vga_controller/U_Pixel_Counter/P[11]
    SLICE_X16Y117        LUT4 (Prop_lut4_I1_O)        0.150    11.310 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9/O
                         net (fo=16, routed)          7.004    18.313    U_FrameBufferRight/ADDRBWRADDR[11]
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.488    41.488    U_FrameBufferRight/vga_clk
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768    40.614    U_FrameBufferRight/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.614    
                         arrival time                         -18.313    
  -------------------------------------------------------------------
                         slack                                 22.300    

Slack (MET) :             22.642ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.247ns  (logic 5.936ns (36.536%)  route 10.311ns (63.464%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.728     1.728    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X18Y119        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y119        FDCE (Prop_fdce_C_Q)         0.419     2.147 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=25, routed)          1.022     3.169    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_1[7]
    SLICE_X19Y120        LUT6 (Prop_lut6_I3_O)        0.297     3.466 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=9, routed)           1.452     4.919    U_qvga_addr_decoder/D[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_D[0]_P[11])
                                                      5.070     9.989 r  U_qvga_addr_decoder/qvga_addr10/P[11]
                         net (fo=2, routed)           1.171    11.160    U_vga_controller/U_Pixel_Counter/P[11]
    SLICE_X16Y117        LUT4 (Prop_lut4_I1_O)        0.150    11.310 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9/O
                         net (fo=16, routed)          6.666    17.975    U_FrameBufferRight/ADDRBWRADDR[11]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.492    41.492    U_FrameBufferRight/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.492    
                         clock uncertainty           -0.106    41.386    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768    40.618    U_FrameBufferRight/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.618    
                         arrival time                         -17.975    
  -------------------------------------------------------------------
                         slack                                 22.642    

Slack (MET) :             22.981ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_5/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.909ns  (logic 5.936ns (37.312%)  route 9.973ns (62.688%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.728     1.728    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X18Y119        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y119        FDCE (Prop_fdce_C_Q)         0.419     2.147 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=25, routed)          1.022     3.169    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_1[7]
    SLICE_X19Y120        LUT6 (Prop_lut6_I3_O)        0.297     3.466 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=9, routed)           1.452     4.919    U_qvga_addr_decoder/D[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_D[0]_P[11])
                                                      5.070     9.989 r  U_qvga_addr_decoder/qvga_addr10/P[11]
                         net (fo=2, routed)           1.171    11.160    U_vga_controller/U_Pixel_Counter/P[11]
    SLICE_X16Y117        LUT4 (Prop_lut4_I1_O)        0.150    11.310 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9/O
                         net (fo=16, routed)          6.328    17.637    U_FrameBufferRight/ADDRBWRADDR[11]
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_5/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.493    41.493    U_FrameBufferRight/vga_clk
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
                         clock pessimism              0.000    41.493    
                         clock uncertainty           -0.106    41.387    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768    40.619    U_FrameBufferRight/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.619    
                         arrival time                         -17.637    
  -------------------------------------------------------------------
                         slack                                 22.981    

Slack (MET) :             22.994ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.093ns  (logic 5.910ns (36.724%)  route 10.183ns (63.276%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.728     1.728    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X18Y119        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y119        FDCE (Prop_fdce_C_Q)         0.419     2.147 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=25, routed)          1.022     3.169    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_1[7]
    SLICE_X19Y120        LUT6 (Prop_lut6_I3_O)        0.297     3.466 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=9, routed)           1.452     4.919    U_qvga_addr_decoder/D[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     9.989 r  U_qvga_addr_decoder/qvga_addr10/P[1]
                         net (fo=2, routed)           1.228    11.217    U_vga_controller/U_Pixel_Counter/P[1]
    SLICE_X14Y115        LUT5 (Prop_lut5_I1_O)        0.124    11.341 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19/O
                         net (fo=16, routed)          6.481    17.821    U_FrameBufferRight/ADDRBWRADDR[1]
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.488    41.488    U_FrameBufferRight/vga_clk
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    40.816    U_FrameBufferRight/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.816    
                         arrival time                         -17.821    
  -------------------------------------------------------------------
                         slack                                 22.994    

Slack (MET) :             23.147ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.733ns  (logic 5.939ns (37.748%)  route 9.794ns (62.252%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.728     1.728    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X18Y119        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y119        FDCE (Prop_fdce_C_Q)         0.419     2.147 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=25, routed)          1.022     3.169    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_1[7]
    SLICE_X19Y120        LUT6 (Prop_lut6_I3_O)        0.297     3.466 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=9, routed)           1.452     4.919    U_qvga_addr_decoder/D[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_D[0]_P[12])
                                                      5.070     9.989 r  U_qvga_addr_decoder/qvga_addr10/P[12]
                         net (fo=2, routed)           1.170    11.158    U_vga_controller/U_Pixel_Counter/P[12]
    SLICE_X14Y118        LUT4 (Prop_lut4_I1_O)        0.153    11.311 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8/O
                         net (fo=16, routed)          6.151    17.462    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.488    41.488    U_FrameBufferRight/vga_clk
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.773    40.609    U_FrameBufferRight/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.609    
                         arrival time                         -17.462    
  -------------------------------------------------------------------
                         slack                                 23.147    

Slack (MET) :             23.266ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.618ns  (logic 5.940ns (38.033%)  route 9.678ns (61.967%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.728     1.728    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X18Y119        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y119        FDCE (Prop_fdce_C_Q)         0.419     2.147 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=25, routed)          1.022     3.169    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_1[7]
    SLICE_X19Y120        LUT6 (Prop_lut6_I3_O)        0.297     3.466 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=9, routed)           1.452     4.919    U_qvga_addr_decoder/D[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_D[0]_P[14])
                                                      5.070     9.989 r  U_qvga_addr_decoder/qvga_addr10/P[14]
                         net (fo=2, routed)           1.150    11.139    U_vga_controller/U_Pixel_Counter/P[14]
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.154    11.293 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=16, routed)          6.054    17.347    U_FrameBufferRight/ADDRBWRADDR[14]
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.488    41.488    U_FrameBufferRight/vga_clk
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.769    40.613    U_FrameBufferRight/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.613    
                         arrival time                         -17.347    
  -------------------------------------------------------------------
                         slack                                 23.266    

Slack (MET) :             23.317ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_9/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.571ns  (logic 5.936ns (38.122%)  route 9.635ns (61.878%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.728     1.728    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X18Y119        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y119        FDCE (Prop_fdce_C_Q)         0.419     2.147 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=25, routed)          1.022     3.169    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_1[7]
    SLICE_X19Y120        LUT6 (Prop_lut6_I3_O)        0.297     3.466 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=9, routed)           1.452     4.919    U_qvga_addr_decoder/D[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_D[0]_P[11])
                                                      5.070     9.989 r  U_qvga_addr_decoder/qvga_addr10/P[11]
                         net (fo=2, routed)           1.171    11.160    U_vga_controller/U_Pixel_Counter/P[11]
    SLICE_X16Y117        LUT4 (Prop_lut4_I1_O)        0.150    11.310 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9/O
                         net (fo=16, routed)          5.990    17.299    U_FrameBufferRight/ADDRBWRADDR[11]
    RAMB36_X0Y10         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.483    41.483    U_FrameBufferRight/vga_clk
    RAMB36_X0Y10         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.007    41.490    
                         clock uncertainty           -0.106    41.384    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768    40.616    U_FrameBufferRight/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         40.616    
                         arrival time                         -17.299    
  -------------------------------------------------------------------
                         slack                                 23.317    

Slack (MET) :             23.336ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.755ns  (logic 5.910ns (37.512%)  route 9.845ns (62.488%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.728     1.728    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X18Y119        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y119        FDCE (Prop_fdce_C_Q)         0.419     2.147 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=25, routed)          1.022     3.169    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_1[7]
    SLICE_X19Y120        LUT6 (Prop_lut6_I3_O)        0.297     3.466 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=9, routed)           1.452     4.919    U_qvga_addr_decoder/D[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     9.989 r  U_qvga_addr_decoder/qvga_addr10/P[1]
                         net (fo=2, routed)           1.228    11.217    U_vga_controller/U_Pixel_Counter/P[1]
    SLICE_X14Y115        LUT5 (Prop_lut5_I1_O)        0.124    11.341 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19/O
                         net (fo=16, routed)          6.143    17.483    U_FrameBufferRight/ADDRBWRADDR[1]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.492    41.492    U_FrameBufferRight/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.492    
                         clock uncertainty           -0.106    41.386    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    40.820    U_FrameBufferRight/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.820    
                         arrival time                         -17.483    
  -------------------------------------------------------------------
                         slack                                 23.336    

Slack (MET) :             23.342ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.543ns  (logic 5.936ns (38.191%)  route 9.607ns (61.809%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.728     1.728    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X18Y119        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y119        FDCE (Prop_fdce_C_Q)         0.419     2.147 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=25, routed)          1.022     3.169    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_1[7]
    SLICE_X19Y120        LUT6 (Prop_lut6_I3_O)        0.297     3.466 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=9, routed)           1.452     4.919    U_qvga_addr_decoder/D[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_D[0]_P[6])
                                                      5.070     9.989 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           0.978    10.966    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X15Y116        LUT4 (Prop_lut4_I1_O)        0.150    11.116 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14/O
                         net (fo=16, routed)          6.155    17.271    U_FrameBufferRight/ADDRBWRADDR[6]
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.488    41.488    U_FrameBufferRight/vga_clk
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.768    40.614    U_FrameBufferRight/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.614    
                         arrival time                         -17.271    
  -------------------------------------------------------------------
                         slack                                 23.342    

Slack (MET) :             23.429ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.454ns  (logic 5.936ns (38.410%)  route 9.518ns (61.590%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.728     1.728    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X18Y119        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y119        FDCE (Prop_fdce_C_Q)         0.419     2.147 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=25, routed)          1.022     3.169    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_1[7]
    SLICE_X19Y120        LUT6 (Prop_lut6_I3_O)        0.297     3.466 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=9, routed)           1.452     4.919    U_qvga_addr_decoder/D[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_D[0]_P[8])
                                                      5.070     9.989 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=2, routed)           1.034    11.023    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X14Y117        LUT4 (Prop_lut4_I1_O)        0.150    11.173 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12/O
                         net (fo=16, routed)          6.010    17.183    U_FrameBufferRight/ADDRBWRADDR[8]
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.488    41.488    U_FrameBufferRight/vga_clk
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.770    40.612    U_FrameBufferRight/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.612    
                         arrival time                         -17.183    
  -------------------------------------------------------------------
                         slack                                 23.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.453%)  route 0.203ns (52.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.639     0.639    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X17Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDCE (Prop_fdce_C_Q)         0.141     0.780 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.203     0.983    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X17Y118        LUT3 (Prop_lut3_I2_O)        0.042     1.025 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.025    U_vga_controller/U_Pixel_Counter/h_counter_0[2]
    SLICE_X17Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.910     0.910    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X17Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism             -0.271     0.639    
    SLICE_X17Y118        FDCE (Hold_fdce_C_D)         0.107     0.746    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.374%)  route 0.191ns (50.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.636     0.636    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X19Y122        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDCE (Prop_fdce_C_Q)         0.141     0.777 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.191     0.968    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_1[0]
    SLICE_X19Y122        LUT6 (Prop_lut6_I2_O)        0.045     1.013 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.013    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X19Y122        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.906     0.906    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X19Y122        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism             -0.270     0.636    
    SLICE_X19Y122        FDCE (Hold_fdce_C_D)         0.092     0.728    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.859%)  route 0.203ns (52.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.639     0.639    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X17Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDCE (Prop_fdce_C_Q)         0.141     0.780 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.203     0.983    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X17Y118        LUT2 (Prop_lut2_I0_O)        0.045     1.028 r  U_vga_controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.028    U_vga_controller/U_Pixel_Counter/h_counter_0[1]
    SLICE_X17Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.910     0.910    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X17Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism             -0.271     0.639    
    SLICE_X17Y118        FDCE (Hold_fdce_C_D)         0.091     0.730    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.424%)  route 0.242ns (56.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.639     0.639    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X17Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDCE (Prop_fdce_C_Q)         0.141     0.780 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=12, routed)          0.242     1.022    U_vga_controller/U_Pixel_Counter/h_counter[4]
    SLICE_X15Y118        LUT5 (Prop_lut5_I2_O)        0.045     1.067 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.067    U_vga_controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X15Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.911     0.911    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism             -0.238     0.673    
    SLICE_X15Y118        FDCE (Hold_fdce_C_D)         0.092     0.765    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.323%)  route 0.243ns (56.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.639     0.639    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X17Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDCE (Prop_fdce_C_Q)         0.141     0.780 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=12, routed)          0.243     1.023    U_vga_controller/U_Pixel_Counter/h_counter[4]
    SLICE_X15Y118        LUT4 (Prop_lut4_I1_O)        0.045     1.068 r  U_vga_controller/U_Pixel_Counter/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.068    U_vga_controller/U_Pixel_Counter/h_counter_0[6]
    SLICE_X15Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.911     0.911    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                         clock pessimism             -0.238     0.673    
    SLICE_X15Y118        FDCE (Hold_fdce_C_D)         0.092     0.765    U_vga_controller/U_Pixel_Counter/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.230ns (54.553%)  route 0.192ns (45.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.636     0.636    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X19Y122        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDCE (Prop_fdce_C_Q)         0.128     0.764 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          0.192     0.956    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_1[1]
    SLICE_X19Y122        LUT5 (Prop_lut5_I2_O)        0.102     1.058 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.058    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X19Y122        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.906     0.906    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X19Y122        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism             -0.270     0.636    
    SLICE_X19Y122        FDCE (Hold_fdce_C_D)         0.107     0.743    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.184ns (41.631%)  route 0.258ns (58.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.639     0.639    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X17Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDCE (Prop_fdce_C_Q)         0.141     0.780 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=29, routed)          0.258     1.038    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X17Y118        LUT4 (Prop_lut4_I0_O)        0.043     1.081 r  U_vga_controller/U_Pixel_Counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.081    U_vga_controller/U_Pixel_Counter/h_counter_0[9]
    SLICE_X17Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.910     0.910    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X17Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism             -0.271     0.639    
    SLICE_X17Y118        FDCE (Hold_fdce_C_D)         0.107     0.746    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.313%)  route 0.243ns (56.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.639     0.639    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.141     0.780 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.243     1.024    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.045     1.069 r  U_vga_controller/U_Pixel_Counter/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.069    U_vga_controller/U_Pixel_Counter/h_counter_0[0]
    SLICE_X15Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.911     0.911    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                         clock pessimism             -0.272     0.639    
    SLICE_X15Y118        FDCE (Hold_fdce_C_D)         0.092     0.731    U_vga_controller/U_Pixel_Counter/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.213%)  route 0.255ns (57.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.638     0.638    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X18Y119        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y119        FDCE (Prop_fdce_C_Q)         0.141     0.779 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=26, routed)          0.255     1.034    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X18Y119        LUT3 (Prop_lut3_I1_O)        0.045     1.079 r  U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.079    U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X18Y119        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.909     0.909    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X18Y119        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism             -0.271     0.638    
    SLICE_X18Y119        FDCE (Hold_fdce_C_D)         0.092     0.730    U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.894%)  route 0.258ns (58.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.639     0.639    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X17Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDCE (Prop_fdce_C_Q)         0.141     0.780 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=29, routed)          0.258     1.038    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X17Y118        LUT3 (Prop_lut3_I1_O)        0.045     1.083 r  U_vga_controller/U_Pixel_Counter/h_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.083    U_vga_controller/U_Pixel_Counter/h_counter_0[8]
    SLICE_X17Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.910     0.910    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X17Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                         clock pessimism             -0.271     0.639    
    SLICE_X17Y118        FDCE (Hold_fdce_C_D)         0.092     0.731    U_vga_controller/U_Pixel_Counter/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.352    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y22     U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y23     U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y21     U_FrameBufferLeft/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y16     U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15     U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y118    U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y118    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y118    U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y118    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X19Y122    U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X19Y122    U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X19Y122    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X19Y122    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X18Y119    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X18Y119    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y118    U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y118    U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X17Y118    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X17Y118    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X17Y118    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X17Y118    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X17Y118    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X17Y118    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X17Y118    U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X17Y118    U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          970  Failing Endpoints,  Worst Slack       -6.093ns,  Total Violation    -1307.563ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.093ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/calc_window_cost_return/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.208ns  (logic 4.895ns (40.097%)  route 7.313ns (59.903%))
  Logic Levels:           17  (CARRY4=9 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.552     5.073    U_DepthAlgorithm_window_3x3/clk
    SLICE_X42Y60         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/Q
                         net (fo=9, routed)           1.052     6.643    U_DepthAlgorithm_window_3x3/window_R_reg[1][1]_683[6]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.767 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_625/O
                         net (fo=1, routed)           0.000     6.767    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_625_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.143 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_485/CO[3]
                         net (fo=1, routed)           0.000     7.143    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_485_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.372 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_357/CO[2]
                         net (fo=28, routed)          0.639     8.011    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_357_n_1
    SLICE_X42Y52         LUT3 (Prop_lut3_I1_O)        0.310     8.321 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_598/O
                         net (fo=2, routed)           0.659     8.980    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_598_n_0
    SLICE_X45Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.104 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_443/O
                         net (fo=2, routed)           0.504     9.608    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_443_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_446/O
                         net (fo=1, routed)           0.000     9.732    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_446_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_313/CO[3]
                         net (fo=1, routed)           0.000    10.282    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_313_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_286/CO[3]
                         net (fo=1, routed)           0.000    10.396    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_286_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.635 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_267/O[2]
                         net (fo=3, routed)           1.002    11.637    U_DepthAlgorithm_window_3x3_n_27
    SLICE_X48Y64         LUT3 (Prop_lut3_I1_O)        0.302    11.939 r  calc_window_cost_return_i_166/O
                         net (fo=1, routed)           0.540    12.479    calc_window_cost_return_i_166_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.875 r  calc_window_cost_return_i_75/CO[3]
                         net (fo=1, routed)           0.000    12.875    U_DepthAlgorithm_window_3x3/CO[0]
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.094 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_62/O[0]
                         net (fo=5, routed)           0.742    13.836    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_62_n_7
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.295    14.131 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_72/O
                         net (fo=4, routed)           0.287    14.418    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_72_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.124    14.542 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_71/O
                         net (fo=2, routed)           0.467    15.009    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_71_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I5_O)        0.124    15.133 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_27/O
                         net (fo=1, routed)           0.626    15.759    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_27_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.163 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.163    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_2_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.486 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_1/O[1]
                         net (fo=19, routed)          0.795    17.281    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_1_n_6
    DSP48_X1Y24          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost_return/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.528    14.869    U_DepthAlgorithm_window_3x3/clk
    DSP48_X1Y24          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost_return/CLK
                         clock pessimism              0.258    15.127    
                         clock uncertainty           -0.035    15.092    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.904    11.188    U_DepthAlgorithm_window_3x3/calc_window_cost_return
  -------------------------------------------------------------------
                         required time                         11.188    
                         arrival time                         -17.281    
  -------------------------------------------------------------------
                         slack                                 -6.093    

Slack (VIOLATED) :        -5.764ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/calc_window_cost_return/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.890ns  (logic 4.791ns (40.295%)  route 7.099ns (59.705%))
  Logic Levels:           17  (CARRY4=9 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.552     5.073    U_DepthAlgorithm_window_3x3/clk
    SLICE_X42Y60         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/Q
                         net (fo=9, routed)           1.052     6.643    U_DepthAlgorithm_window_3x3/window_R_reg[1][1]_683[6]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.767 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_625/O
                         net (fo=1, routed)           0.000     6.767    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_625_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.143 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_485/CO[3]
                         net (fo=1, routed)           0.000     7.143    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_485_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.372 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_357/CO[2]
                         net (fo=28, routed)          0.639     8.011    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_357_n_1
    SLICE_X42Y52         LUT3 (Prop_lut3_I1_O)        0.310     8.321 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_598/O
                         net (fo=2, routed)           0.659     8.980    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_598_n_0
    SLICE_X45Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.104 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_443/O
                         net (fo=2, routed)           0.504     9.608    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_443_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_446/O
                         net (fo=1, routed)           0.000     9.732    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_446_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_313/CO[3]
                         net (fo=1, routed)           0.000    10.282    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_313_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_286/CO[3]
                         net (fo=1, routed)           0.000    10.396    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_286_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.635 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_267/O[2]
                         net (fo=3, routed)           1.002    11.637    U_DepthAlgorithm_window_3x3_n_27
    SLICE_X48Y64         LUT3 (Prop_lut3_I1_O)        0.302    11.939 r  calc_window_cost_return_i_166/O
                         net (fo=1, routed)           0.540    12.479    calc_window_cost_return_i_166_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.875 r  calc_window_cost_return_i_75/CO[3]
                         net (fo=1, routed)           0.000    12.875    U_DepthAlgorithm_window_3x3/CO[0]
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.094 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_62/O[0]
                         net (fo=5, routed)           0.742    13.836    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_62_n_7
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.295    14.131 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_72/O
                         net (fo=4, routed)           0.287    14.418    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_72_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.124    14.542 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_71/O
                         net (fo=2, routed)           0.467    15.009    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_71_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I5_O)        0.124    15.133 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_27/O
                         net (fo=1, routed)           0.626    15.759    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_27_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.163 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.163    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_2_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.382 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_1/O[0]
                         net (fo=3, routed)           0.581    16.963    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_1_n_7
    DSP48_X1Y24          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost_return/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.528    14.869    U_DepthAlgorithm_window_3x3/clk
    DSP48_X1Y24          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost_return/CLK
                         clock pessimism              0.258    15.127    
                         clock uncertainty           -0.035    15.092    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.893    11.199    U_DepthAlgorithm_window_3x3/calc_window_cost_return
  -------------------------------------------------------------------
                         required time                         11.199    
                         arrival time                         -16.963    
  -------------------------------------------------------------------
                         slack                                 -5.764    

Slack (VIOLATED) :        -5.761ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/calc_window_cost_return/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.875ns  (logic 4.615ns (38.862%)  route 7.260ns (61.138%))
  Logic Levels:           16  (CARRY4=8 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.552     5.073    U_DepthAlgorithm_window_3x3/clk
    SLICE_X42Y60         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/Q
                         net (fo=9, routed)           1.052     6.643    U_DepthAlgorithm_window_3x3/window_R_reg[1][1]_683[6]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.767 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_625/O
                         net (fo=1, routed)           0.000     6.767    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_625_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.143 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_485/CO[3]
                         net (fo=1, routed)           0.000     7.143    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_485_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.372 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_357/CO[2]
                         net (fo=28, routed)          0.639     8.011    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_357_n_1
    SLICE_X42Y52         LUT3 (Prop_lut3_I1_O)        0.310     8.321 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_598/O
                         net (fo=2, routed)           0.659     8.980    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_598_n_0
    SLICE_X45Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.104 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_443/O
                         net (fo=2, routed)           0.504     9.608    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_443_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_446/O
                         net (fo=1, routed)           0.000     9.732    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_446_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_313/CO[3]
                         net (fo=1, routed)           0.000    10.282    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_313_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_286/CO[3]
                         net (fo=1, routed)           0.000    10.396    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_286_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.635 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_267/O[2]
                         net (fo=3, routed)           1.002    11.637    U_DepthAlgorithm_window_3x3_n_27
    SLICE_X48Y64         LUT3 (Prop_lut3_I1_O)        0.302    11.939 r  calc_window_cost_return_i_166/O
                         net (fo=1, routed)           0.540    12.479    calc_window_cost_return_i_166_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.875 r  calc_window_cost_return_i_75/CO[3]
                         net (fo=1, routed)           0.000    12.875    U_DepthAlgorithm_window_3x3/CO[0]
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.094 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_62/O[0]
                         net (fo=5, routed)           0.742    13.836    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_62_n_7
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.295    14.131 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_72/O
                         net (fo=4, routed)           0.287    14.418    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_72_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.124    14.542 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_71/O
                         net (fo=2, routed)           0.467    15.009    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_71_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I5_O)        0.124    15.133 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_27/O
                         net (fo=1, routed)           0.626    15.759    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_27_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    16.206 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_2/O[3]
                         net (fo=3, routed)           0.742    16.948    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_2_n_4
    DSP48_X1Y24          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost_return/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.528    14.869    U_DepthAlgorithm_window_3x3/clk
    DSP48_X1Y24          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost_return/CLK
                         clock pessimism              0.258    15.127    
                         clock uncertainty           -0.035    15.092    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.905    11.187    U_DepthAlgorithm_window_3x3/calc_window_cost_return
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -16.948    
  -------------------------------------------------------------------
                         slack                                 -5.761    

Slack (VIOLATED) :        -5.572ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/calc_window_cost_return/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.884ns  (logic 4.791ns (40.316%)  route 7.093ns (59.684%))
  Logic Levels:           17  (CARRY4=9 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.552     5.073    U_DepthAlgorithm_window_3x3/clk
    SLICE_X42Y60         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/Q
                         net (fo=9, routed)           1.052     6.643    U_DepthAlgorithm_window_3x3/window_R_reg[1][1]_683[6]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.767 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_625/O
                         net (fo=1, routed)           0.000     6.767    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_625_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.143 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_485/CO[3]
                         net (fo=1, routed)           0.000     7.143    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_485_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.372 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_357/CO[2]
                         net (fo=28, routed)          0.639     8.011    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_357_n_1
    SLICE_X42Y52         LUT3 (Prop_lut3_I1_O)        0.310     8.321 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_598/O
                         net (fo=2, routed)           0.659     8.980    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_598_n_0
    SLICE_X45Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.104 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_443/O
                         net (fo=2, routed)           0.504     9.608    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_443_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_446/O
                         net (fo=1, routed)           0.000     9.732    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_446_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_313/CO[3]
                         net (fo=1, routed)           0.000    10.282    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_313_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_286/CO[3]
                         net (fo=1, routed)           0.000    10.396    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_286_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.635 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_267/O[2]
                         net (fo=3, routed)           1.002    11.637    U_DepthAlgorithm_window_3x3_n_27
    SLICE_X48Y64         LUT3 (Prop_lut3_I1_O)        0.302    11.939 r  calc_window_cost_return_i_166/O
                         net (fo=1, routed)           0.540    12.479    calc_window_cost_return_i_166_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.875 r  calc_window_cost_return_i_75/CO[3]
                         net (fo=1, routed)           0.000    12.875    U_DepthAlgorithm_window_3x3/CO[0]
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.094 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_62/O[0]
                         net (fo=5, routed)           0.742    13.836    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_62_n_7
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.295    14.131 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_72/O
                         net (fo=4, routed)           0.287    14.418    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_72_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.124    14.542 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_71/O
                         net (fo=2, routed)           0.467    15.009    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_71_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I5_O)        0.124    15.133 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_27/O
                         net (fo=1, routed)           0.626    15.759    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_27_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.163 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.163    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_2_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.382 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_1/O[0]
                         net (fo=3, routed)           0.575    16.957    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_1_n_7
    DSP48_X1Y24          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost_return/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.528    14.869    U_DepthAlgorithm_window_3x3/clk
    DSP48_X1Y24          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost_return/CLK
                         clock pessimism              0.258    15.127    
                         clock uncertainty           -0.035    15.092    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.707    11.385    U_DepthAlgorithm_window_3x3/calc_window_cost_return
  -------------------------------------------------------------------
                         required time                         11.385    
                         arrival time                         -16.957    
  -------------------------------------------------------------------
                         slack                                 -5.572    

Slack (VIOLATED) :        -5.523ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window_3x3/window_R_reg[2][2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/calc_window_cost0_return/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.635ns  (logic 5.057ns (43.462%)  route 6.578ns (56.538%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.551     5.072    U_DepthAlgorithm_window_3x3/clk
    SLICE_X44Y62         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_R_reg[2][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  U_DepthAlgorithm_window_3x3/window_R_reg[2][2][1]/Q
                         net (fo=13, routed)          1.143     6.671    U_DepthAlgorithm_window_3x3/window_R_reg[2][2]_679[1]
    SLICE_X46Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.795 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_463/O
                         net (fo=1, routed)           0.000     6.795    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_463_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.308 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_377/CO[3]
                         net (fo=1, routed)           0.000     7.308    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_377_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.537 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_253/CO[2]
                         net (fo=28, routed)          0.696     8.233    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_253_n_1
    SLICE_X46Y69         LUT3 (Prop_lut3_I1_O)        0.310     8.543 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_430/O
                         net (fo=2, routed)           0.454     8.997    U_DepthAlgorithm_window_3x3/p_12_in[3]
    SLICE_X45Y71         LUT5 (Prop_lut5_I4_O)        0.124     9.121 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_320/O
                         net (fo=2, routed)           1.010    10.131    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_320_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.255 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_324/O
                         net (fo=1, routed)           0.000    10.255    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_324_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.787 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_195/CO[3]
                         net (fo=1, routed)           0.000    10.787    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_195_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.009 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_182/O[0]
                         net (fo=3, routed)           0.845    11.854    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_182_n_7
    SLICE_X51Y67         LUT3 (Prop_lut3_I0_O)        0.299    12.153 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_105/O
                         net (fo=1, routed)           0.550    12.703    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_105_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.210 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.210    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_61_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.544 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_58/O[1]
                         net (fo=4, routed)           0.647    14.191    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_58_n_6
    SLICE_X55Y70         LUT3 (Prop_lut3_I1_O)        0.303    14.494 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_66/O
                         net (fo=1, routed)           0.576    15.069    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_66_n_0
    SLICE_X56Y70         LUT5 (Prop_lut5_I1_O)        0.124    15.193 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_32/O
                         net (fo=1, routed)           0.000    15.193    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_32_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.726 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.726    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_2_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.049 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_1/O[1]
                         net (fo=19, routed)          0.658    16.707    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_1_n_6
    DSP48_X1Y26          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.524    14.865    U_DepthAlgorithm_window_3x3/clk
    DSP48_X1Y26          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return/CLK
                         clock pessimism              0.258    15.123    
                         clock uncertainty           -0.035    15.088    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.904    11.184    U_DepthAlgorithm_window_3x3/calc_window_cost0_return
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -16.707    
  -------------------------------------------------------------------
                         slack                                 -5.523    

Slack (VIOLATED) :        -5.456ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window_3x3/window_R_reg[2][2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/calc_window_cost0_return/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 4.953ns (42.774%)  route 6.626ns (57.226%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.551     5.072    U_DepthAlgorithm_window_3x3/clk
    SLICE_X44Y62         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_R_reg[2][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  U_DepthAlgorithm_window_3x3/window_R_reg[2][2][1]/Q
                         net (fo=13, routed)          1.143     6.671    U_DepthAlgorithm_window_3x3/window_R_reg[2][2]_679[1]
    SLICE_X46Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.795 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_463/O
                         net (fo=1, routed)           0.000     6.795    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_463_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.308 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_377/CO[3]
                         net (fo=1, routed)           0.000     7.308    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_377_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.537 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_253/CO[2]
                         net (fo=28, routed)          0.696     8.233    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_253_n_1
    SLICE_X46Y69         LUT3 (Prop_lut3_I1_O)        0.310     8.543 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_430/O
                         net (fo=2, routed)           0.454     8.997    U_DepthAlgorithm_window_3x3/p_12_in[3]
    SLICE_X45Y71         LUT5 (Prop_lut5_I4_O)        0.124     9.121 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_320/O
                         net (fo=2, routed)           1.010    10.131    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_320_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.255 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_324/O
                         net (fo=1, routed)           0.000    10.255    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_324_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.787 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_195/CO[3]
                         net (fo=1, routed)           0.000    10.787    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_195_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.009 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_182/O[0]
                         net (fo=3, routed)           0.845    11.854    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_182_n_7
    SLICE_X51Y67         LUT3 (Prop_lut3_I0_O)        0.299    12.153 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_105/O
                         net (fo=1, routed)           0.550    12.703    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_105_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.210 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.210    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_61_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.544 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_58/O[1]
                         net (fo=4, routed)           0.647    14.191    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_58_n_6
    SLICE_X55Y70         LUT3 (Prop_lut3_I1_O)        0.303    14.494 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_66/O
                         net (fo=1, routed)           0.576    15.069    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_66_n_0
    SLICE_X56Y70         LUT5 (Prop_lut5_I1_O)        0.124    15.193 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_32/O
                         net (fo=1, routed)           0.000    15.193    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_32_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.726 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.726    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_2_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.945 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_1/O[0]
                         net (fo=3, routed)           0.706    16.651    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_1_n_7
    DSP48_X1Y26          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.524    14.865    U_DepthAlgorithm_window_3x3/clk
    DSP48_X1Y26          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return/CLK
                         clock pessimism              0.258    15.123    
                         clock uncertainty           -0.035    15.088    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.893    11.195    U_DepthAlgorithm_window_3x3/calc_window_cost0_return
  -------------------------------------------------------------------
                         required time                         11.195    
                         arrival time                         -16.651    
  -------------------------------------------------------------------
                         slack                                 -5.456    

Slack (VIOLATED) :        -5.403ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/calc_window_cost_return/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.703ns  (logic 4.615ns (39.433%)  route 7.088ns (60.567%))
  Logic Levels:           16  (CARRY4=8 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.552     5.073    U_DepthAlgorithm_window_3x3/clk
    SLICE_X42Y60         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/Q
                         net (fo=9, routed)           1.052     6.643    U_DepthAlgorithm_window_3x3/window_R_reg[1][1]_683[6]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.767 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_625/O
                         net (fo=1, routed)           0.000     6.767    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_625_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.143 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_485/CO[3]
                         net (fo=1, routed)           0.000     7.143    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_485_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.372 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_357/CO[2]
                         net (fo=28, routed)          0.639     8.011    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_357_n_1
    SLICE_X42Y52         LUT3 (Prop_lut3_I1_O)        0.310     8.321 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_598/O
                         net (fo=2, routed)           0.659     8.980    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_598_n_0
    SLICE_X45Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.104 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_443/O
                         net (fo=2, routed)           0.504     9.608    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_443_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_446/O
                         net (fo=1, routed)           0.000     9.732    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_446_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_313/CO[3]
                         net (fo=1, routed)           0.000    10.282    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_313_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_286/CO[3]
                         net (fo=1, routed)           0.000    10.396    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_286_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.635 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_267/O[2]
                         net (fo=3, routed)           1.002    11.637    U_DepthAlgorithm_window_3x3_n_27
    SLICE_X48Y64         LUT3 (Prop_lut3_I1_O)        0.302    11.939 r  calc_window_cost_return_i_166/O
                         net (fo=1, routed)           0.540    12.479    calc_window_cost_return_i_166_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.875 r  calc_window_cost_return_i_75/CO[3]
                         net (fo=1, routed)           0.000    12.875    U_DepthAlgorithm_window_3x3/CO[0]
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.094 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_62/O[0]
                         net (fo=5, routed)           0.742    13.836    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_62_n_7
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.295    14.131 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_72/O
                         net (fo=4, routed)           0.287    14.418    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_72_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.124    14.542 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_71/O
                         net (fo=2, routed)           0.467    15.009    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_71_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I5_O)        0.124    15.133 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_27/O
                         net (fo=1, routed)           0.626    15.759    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_27_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    16.206 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_2/O[3]
                         net (fo=3, routed)           0.570    16.776    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_2_n_4
    DSP48_X1Y24          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost_return/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.528    14.869    U_DepthAlgorithm_window_3x3/clk
    DSP48_X1Y24          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost_return/CLK
                         clock pessimism              0.258    15.127    
                         clock uncertainty           -0.035    15.092    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.719    11.373    U_DepthAlgorithm_window_3x3/calc_window_cost_return
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                         -16.776    
  -------------------------------------------------------------------
                         slack                                 -5.403    

Slack (VIOLATED) :        -5.373ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window_3x3/window_R_reg[2][2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/calc_window_cost0_return/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.484ns  (logic 4.844ns (42.179%)  route 6.640ns (57.821%))
  Logic Levels:           14  (CARRY4=7 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.551     5.072    U_DepthAlgorithm_window_3x3/clk
    SLICE_X44Y62         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_R_reg[2][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  U_DepthAlgorithm_window_3x3/window_R_reg[2][2][1]/Q
                         net (fo=13, routed)          1.143     6.671    U_DepthAlgorithm_window_3x3/window_R_reg[2][2]_679[1]
    SLICE_X46Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.795 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_463/O
                         net (fo=1, routed)           0.000     6.795    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_463_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.308 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_377/CO[3]
                         net (fo=1, routed)           0.000     7.308    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_377_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.537 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_253/CO[2]
                         net (fo=28, routed)          0.696     8.233    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_253_n_1
    SLICE_X46Y69         LUT3 (Prop_lut3_I1_O)        0.310     8.543 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_430/O
                         net (fo=2, routed)           0.454     8.997    U_DepthAlgorithm_window_3x3/p_12_in[3]
    SLICE_X45Y71         LUT5 (Prop_lut5_I4_O)        0.124     9.121 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_320/O
                         net (fo=2, routed)           1.010    10.131    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_320_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.255 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_324/O
                         net (fo=1, routed)           0.000    10.255    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_324_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.787 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_195/CO[3]
                         net (fo=1, routed)           0.000    10.787    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_195_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.009 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_182/O[0]
                         net (fo=3, routed)           0.845    11.854    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_182_n_7
    SLICE_X51Y67         LUT3 (Prop_lut3_I0_O)        0.299    12.153 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_105/O
                         net (fo=1, routed)           0.550    12.703    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_105_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.210 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.210    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_61_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.544 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_58/O[1]
                         net (fo=4, routed)           0.647    14.191    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_58_n_6
    SLICE_X55Y70         LUT3 (Prop_lut3_I1_O)        0.303    14.494 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_66/O
                         net (fo=1, routed)           0.576    15.069    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_66_n_0
    SLICE_X56Y70         LUT5 (Prop_lut5_I1_O)        0.124    15.193 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_32/O
                         net (fo=1, routed)           0.000    15.193    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_32_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.836 r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_2/O[3]
                         net (fo=3, routed)           0.720    16.556    U_DepthAlgorithm_window_3x3/calc_window_cost0_return_i_2_n_4
    DSP48_X1Y26          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.524    14.865    U_DepthAlgorithm_window_3x3/clk
    DSP48_X1Y26          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost0_return/CLK
                         clock pessimism              0.258    15.123    
                         clock uncertainty           -0.035    15.088    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.905    11.183    U_DepthAlgorithm_window_3x3/calc_window_cost0_return
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                         -16.556    
  -------------------------------------------------------------------
                         slack                                 -5.373    

Slack (VIOLATED) :        -5.366ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/calc_window_cost_return/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.481ns  (logic 5.129ns (44.674%)  route 6.352ns (55.326%))
  Logic Levels:           16  (CARRY4=8 LUT3=3 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.552     5.073    U_DepthAlgorithm_window_3x3/clk
    SLICE_X42Y60         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/Q
                         net (fo=9, routed)           1.052     6.643    U_DepthAlgorithm_window_3x3/window_R_reg[1][1]_683[6]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.767 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_625/O
                         net (fo=1, routed)           0.000     6.767    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_625_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.143 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_485/CO[3]
                         net (fo=1, routed)           0.000     7.143    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_485_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.372 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_357/CO[2]
                         net (fo=28, routed)          0.639     8.011    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_357_n_1
    SLICE_X42Y52         LUT3 (Prop_lut3_I1_O)        0.310     8.321 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_598/O
                         net (fo=2, routed)           0.659     8.980    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_598_n_0
    SLICE_X45Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.104 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_443/O
                         net (fo=2, routed)           0.504     9.608    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_443_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_446/O
                         net (fo=1, routed)           0.000     9.732    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_446_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_313/CO[3]
                         net (fo=1, routed)           0.000    10.282    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_313_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.504 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_286/O[0]
                         net (fo=3, routed)           1.014    11.518    U_DepthAlgorithm_window_3x3_n_25
    SLICE_X52Y63         LUT3 (Prop_lut3_I1_O)        0.299    11.817 r  calc_window_cost_return_i_200/O
                         net (fo=1, routed)           0.323    12.140    calc_window_cost_return_i_200_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.660 r  calc_window_cost_return_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.660    calc_window_cost_return_i_95_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.983 r  calc_window_cost_return_i_75/O[1]
                         net (fo=5, routed)           0.646    13.629    U_DepthAlgorithm_window_3x3/calc_window_cost_return_2[1]
    SLICE_X57Y65         LUT3 (Prop_lut3_I1_O)        0.306    13.935 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_90/O
                         net (fo=4, routed)           0.425    14.360    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_90_n_0
    SLICE_X57Y64         LUT5 (Prop_lut5_I4_O)        0.124    14.484 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_104/O
                         net (fo=1, routed)           0.513    14.997    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_104_n_0
    SLICE_X56Y63         LUT5 (Prop_lut5_I1_O)        0.124    15.121 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_40/O
                         net (fo=1, routed)           0.000    15.121    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_40_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.654 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.654    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_3_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.977 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_2/O[1]
                         net (fo=3, routed)           0.577    16.554    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_2_n_6
    DSP48_X1Y24          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost_return/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.528    14.869    U_DepthAlgorithm_window_3x3/clk
    DSP48_X1Y24          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost_return/CLK
                         clock pessimism              0.258    15.127    
                         clock uncertainty           -0.035    15.092    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.904    11.188    U_DepthAlgorithm_window_3x3/calc_window_cost_return
  -------------------------------------------------------------------
                         required time                         11.188    
                         arrival time                         -16.554    
  -------------------------------------------------------------------
                         slack                                 -5.366    

Slack (VIOLATED) :        -5.358ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/calc_window_cost_return/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.478ns  (logic 4.712ns (41.053%)  route 6.766ns (58.947%))
  Logic Levels:           16  (CARRY4=8 LUT3=3 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.552     5.073    U_DepthAlgorithm_window_3x3/clk
    SLICE_X42Y60         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  U_DepthAlgorithm_window_3x3/window_R_reg[1][1][6]/Q
                         net (fo=9, routed)           1.052     6.643    U_DepthAlgorithm_window_3x3/window_R_reg[1][1]_683[6]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.767 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_625/O
                         net (fo=1, routed)           0.000     6.767    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_625_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.143 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_485/CO[3]
                         net (fo=1, routed)           0.000     7.143    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_485_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.372 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_357/CO[2]
                         net (fo=28, routed)          0.639     8.011    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_357_n_1
    SLICE_X42Y52         LUT3 (Prop_lut3_I1_O)        0.310     8.321 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_598/O
                         net (fo=2, routed)           0.659     8.980    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_598_n_0
    SLICE_X45Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.104 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_443/O
                         net (fo=2, routed)           0.504     9.608    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_443_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_446/O
                         net (fo=1, routed)           0.000     9.732    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_446_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_313/CO[3]
                         net (fo=1, routed)           0.000    10.282    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_313_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_286/CO[3]
                         net (fo=1, routed)           0.000    10.396    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_286_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.635 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_267/O[2]
                         net (fo=3, routed)           1.002    11.637    U_DepthAlgorithm_window_3x3_n_27
    SLICE_X48Y64         LUT3 (Prop_lut3_I1_O)        0.302    11.939 r  calc_window_cost_return_i_166/O
                         net (fo=1, routed)           0.540    12.479    calc_window_cost_return_i_166_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.875 r  calc_window_cost_return_i_75/CO[3]
                         net (fo=1, routed)           0.000    12.875    U_DepthAlgorithm_window_3x3/CO[0]
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.094 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_62/O[0]
                         net (fo=5, routed)           0.742    13.836    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_62_n_7
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.295    14.131 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_72/O
                         net (fo=4, routed)           0.472    14.604    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_72_n_0
    SLICE_X57Y65         LUT5 (Prop_lut5_I4_O)        0.124    14.728 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_86/O
                         net (fo=1, routed)           0.593    15.321    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_86_n_0
    SLICE_X56Y64         LUT5 (Prop_lut5_I1_O)        0.124    15.445 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_33/O
                         net (fo=1, routed)           0.000    15.445    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_33_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.989 r  U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_2/O[2]
                         net (fo=3, routed)           0.562    16.551    U_DepthAlgorithm_window_3x3/calc_window_cost_return_i_2_n_5
    DSP48_X1Y24          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost_return/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.528    14.869    U_DepthAlgorithm_window_3x3/clk
    DSP48_X1Y24          DSP48E1                                      r  U_DepthAlgorithm_window_3x3/calc_window_cost_return/CLK
                         clock pessimism              0.258    15.127    
                         clock uncertainty           -0.035    15.092    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.899    11.193    U_DepthAlgorithm_window_3x3/calc_window_cost_return
  -------------------------------------------------------------------
                         required time                         11.193    
                         arrival time                         -16.551    
  -------------------------------------------------------------------
                         slack                                 -5.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/window_L_reg[0][1][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.734%)  route 0.248ns (54.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.557     1.440    U_DepthAlgorithm_window_3x3/clk
    SLICE_X30Y65         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][7]/Q
                         net (fo=3, routed)           0.248     1.852    U_DepthAlgorithm_window_3x3/mem_L_reg_n_0_[0][0][7]
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.897 r  U_DepthAlgorithm_window_3x3/window_L[0][1][7]_i_1/O
                         net (fo=1, routed)           0.000     1.897    U_DepthAlgorithm_window_3x3/window_L[0][1][7]_i_1_n_0
    SLICE_X39Y69         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_L_reg[0][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.819     1.947    U_DepthAlgorithm_window_3x3/clk
    SLICE_X39Y69         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_L_reg[0][1][7]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X39Y69         FDRE (Hold_fdre_C_D)         0.092     1.790    U_DepthAlgorithm_window_3x3/window_L_reg[0][1][7]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_window_3x3/j_reg[0]_replica_34/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/j_reg[1]_replica_36/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.748%)  route 0.334ns (64.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.561     1.444    U_DepthAlgorithm_window_3x3/clk
    SLICE_X31Y54         FDCE                                         r  U_DepthAlgorithm_window_3x3/j_reg[0]_replica_34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_DepthAlgorithm_window_3x3/j_reg[0]_replica_34/Q
                         net (fo=128, routed)         0.334     1.920    U_DepthAlgorithm_window_3x3/j[0]_repN_34
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.965 r  U_DepthAlgorithm_window_3x3/j[1]_i_1_replica_36/O
                         net (fo=1, routed)           0.000     1.965    U_DepthAlgorithm_window_3x3/j_next[1]_repN_36
    SLICE_X32Y48         FDCE                                         r  U_DepthAlgorithm_window_3x3/j_reg[1]_replica_36/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.833     1.960    U_DepthAlgorithm_window_3x3/clk
    SLICE_X32Y48         FDCE                                         r  U_DepthAlgorithm_window_3x3/j_reg[1]_replica_36/C
                         clock pessimism             -0.244     1.716    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.092     1.808    U_DepthAlgorithm_window_3x3/j_reg[1]_replica_36
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_window_3x3/mem_R_reg[2][0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/window_R_reg[2][1][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.580%)  route 0.337ns (64.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.567     1.450    U_DepthAlgorithm_window_3x3/clk
    SLICE_X51Y49         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[2][0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  U_DepthAlgorithm_window_3x3/mem_R_reg[2][0][11]/Q
                         net (fo=3, routed)           0.337     1.928    U_DepthAlgorithm_window_3x3/mem_R_reg[2][0]_5[11]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.973 r  U_DepthAlgorithm_window_3x3/window_R[2][1][11]_i_1/O
                         net (fo=1, routed)           0.000     1.973    U_DepthAlgorithm_window_3x3/window_R[2][1][11]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_R_reg[2][1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.833     1.961    U_DepthAlgorithm_window_3x3/clk
    SLICE_X48Y56         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_R_reg[2][1][11]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.092     1.809    U_DepthAlgorithm_window_3x3/window_R_reg[2][1][11]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/p_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.948%)  route 0.124ns (40.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.633     1.517    U_top_SCCB_L/U_SCCB/clk
    SLICE_X57Y125        FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y125        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_top_SCCB_L/U_SCCB/p_counter_reg[4]/Q
                         net (fo=7, routed)           0.124     1.782    U_top_SCCB_L/U_SCCB/p_counter[4]
    SLICE_X56Y125        LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  U_top_SCCB_L/U_SCCB/tick_i_2/O
                         net (fo=1, routed)           0.000     1.827    U_top_SCCB_L/U_SCCB/tick0_out
    SLICE_X56Y125        FDCE                                         r  U_top_SCCB_L/U_SCCB/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.903     2.031    U_top_SCCB_L/U_SCCB/clk
    SLICE_X56Y125        FDCE                                         r  U_top_SCCB_L/U_SCCB/tick_reg/C
                         clock pessimism             -0.501     1.530    
    SLICE_X56Y125        FDCE (Hold_fdce_C_D)         0.121     1.651    U_top_SCCB_L/U_SCCB/tick_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.641     1.525    U_top_SCCB_R/U_SCCB/clk
    SLICE_X55Y133        FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y133        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]/Q
                         net (fo=3, routed)           0.117     1.783    U_top_SCCB_R/U_SCCB/stop_counter_reg_reg_n_0_[4]
    SLICE_X55Y133        LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  U_top_SCCB_R/U_SCCB/stop_counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.828    U_top_SCCB_R/U_SCCB/stop_counter_reg[4]_i_1__0_n_0
    SLICE_X55Y133        FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.912     2.040    U_top_SCCB_R/U_SCCB/clk
    SLICE_X55Y133        FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X55Y133        FDCE (Hold_fdce_C_D)         0.092     1.617    U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/p_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/p_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.633     1.517    U_top_SCCB_L/U_SCCB/clk
    SLICE_X56Y125        FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y125        FDCE (Prop_fdce_C_Q)         0.148     1.665 r  U_top_SCCB_L/U_SCCB/p_counter_reg[7]/Q
                         net (fo=4, routed)           0.087     1.752    U_top_SCCB_L/U_SCCB/p_counter[7]
    SLICE_X56Y125        LUT6 (Prop_lut6_I3_O)        0.098     1.850 r  U_top_SCCB_L/U_SCCB/p_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.850    U_top_SCCB_L/U_SCCB/p_1_in[8]
    SLICE_X56Y125        FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.903     2.031    U_top_SCCB_L/U_SCCB/clk
    SLICE_X56Y125        FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[8]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X56Y125        FDCE (Hold_fdce_C_D)         0.121     1.638    U_top_SCCB_L/U_SCCB/p_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/window_L_reg[0][1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.749%)  route 0.360ns (63.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.557     1.440    U_DepthAlgorithm_window_3x3/clk
    SLICE_X30Y65         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][5]/Q
                         net (fo=3, routed)           0.360     1.964    U_DepthAlgorithm_window_3x3/mem_L_reg_n_0_[0][0][5]
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.009 r  U_DepthAlgorithm_window_3x3/window_L[0][1][5]_i_1/O
                         net (fo=1, routed)           0.000     2.009    U_DepthAlgorithm_window_3x3/window_L[0][1][5]_i_1_n_0
    SLICE_X41Y69         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_L_reg[0][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.821     1.948    U_DepthAlgorithm_window_3x3/clk
    SLICE_X41Y69         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_L_reg[0][1][5]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.092     1.791    U_DepthAlgorithm_window_3x3/window_L_reg[0][1][5]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/window_L_reg[0][1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.605%)  route 0.362ns (63.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.557     1.440    U_DepthAlgorithm_window_3x3/clk
    SLICE_X30Y64         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][3]/Q
                         net (fo=3, routed)           0.362     1.966    U_DepthAlgorithm_window_3x3/mem_L_reg_n_0_[0][0][3]
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.011 r  U_DepthAlgorithm_window_3x3/window_L[0][1][3]_i_1/O
                         net (fo=1, routed)           0.000     2.011    U_DepthAlgorithm_window_3x3/window_L[0][1][3]_i_1_n_0
    SLICE_X39Y69         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_L_reg[0][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.819     1.947    U_DepthAlgorithm_window_3x3/clk
    SLICE_X39Y69         FDRE                                         r  U_DepthAlgorithm_window_3x3/window_L_reg[0][1][3]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X39Y69         FDRE (Hold_fdre_C_D)         0.092     1.790    U_DepthAlgorithm_window_3x3/window_L_reg[0][1][3]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/p_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.809%)  route 0.119ns (36.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.636     1.520    U_top_SCCB_L/U_SCCB/clk
    SLICE_X56Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        FDCE (Prop_fdce_C_Q)         0.164     1.684 f  U_top_SCCB_L/U_SCCB/a_reg_reg/Q
                         net (fo=4, routed)           0.119     1.802    U_top_SCCB_L/U_SCCB/a_reg
    SLICE_X57Y127        LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  U_top_SCCB_L/U_SCCB/p_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.847    U_top_SCCB_L/U_SCCB/p_1_in[9]
    SLICE_X57Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.906     2.034    U_top_SCCB_L/U_SCCB/clk
    SLICE_X57Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[9]/C
                         clock pessimism             -0.501     1.533    
    SLICE_X57Y127        FDCE (Hold_fdce_C_D)         0.092     1.625    U_top_SCCB_L/U_SCCB/p_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.088%)  route 0.181ns (48.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.642     1.526    U_top_SCCB_L/U_SCCB/clk
    SLICE_X55Y134        FDCE                                         r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y134        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[1]/Q
                         net (fo=6, routed)           0.181     1.848    U_top_SCCB_L/U_SCCB/stop_counter_reg[1]
    SLICE_X54Y132        LUT5 (Prop_lut5_I0_O)        0.048     1.896 r  U_top_SCCB_L/U_SCCB/stop_counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.896    U_top_SCCB_L/U_SCCB/stop_counter_reg[3]_i_1_n_0
    SLICE_X54Y132        FDCE                                         r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.911     2.039    U_top_SCCB_L/U_SCCB/clk
    SLICE_X54Y132        FDCE                                         r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[3]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X54Y132        FDCE (Hold_fdce_C_D)         0.131     1.669    U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y50   U_top_SCCB_L/U_SCCB_ROM/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y50   U_top_SCCB_L/U_SCCB_ROM/dout_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y26    U_DepthAlgorithm_window_3x3/calc_window_cost0_return/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y20    U_DepthAlgorithm_window_3x3/calc_window_cost2_return/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y24    U_DepthAlgorithm_window_3x3/calc_window_cost_return/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y22    U_DepthAlgorithm_window_3x3/calc_window_cost1_return/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y61   U_DepthAlgorithm_window_3x3/mem_L_reg[2][148][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y74   U_DepthAlgorithm_window_3x3/mem_L_reg[2][148][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y50   U_DepthAlgorithm_window_3x3/mem_L_reg[2][149][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y130  U_top_SCCB_L/U_SCCB/scl_en_reg_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X54Y130  U_top_SCCB_L/U_SCCB/sda_dir_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y130  U_top_SCCB_R/U_SCCB/a_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y130  U_top_SCCB_R/U_SCCB/o_clk_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y130  U_top_SCCB_R/U_SCCB/p_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y130  U_top_SCCB_R/U_SCCB/p_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y130  U_top_SCCB_R/U_SCCB/p_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y130  U_top_SCCB_R/U_SCCB/scl_en_reg_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X54Y130  U_top_SCCB_R/U_SCCB/sda_dir_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y130  U_top_SCCB_R/U_SCCB/sda_out_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y50   U_DepthAlgorithm_window_3x3/mem_L_reg[2][149][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y70   U_DepthAlgorithm_window_3x3/mem_L_reg[2][149][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y74   U_DepthAlgorithm_window_3x3/mem_L_reg[2][149][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y50   U_DepthAlgorithm_window_3x3/mem_L_reg[2][149][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y50   U_DepthAlgorithm_window_3x3/mem_L_reg[2][149][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y50   U_DepthAlgorithm_window_3x3/mem_L_reg[2][149][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y50   U_DepthAlgorithm_window_3x3/mem_L_reg[2][149][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y53   U_DepthAlgorithm_window_3x3/mem_L_reg[2][149][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y53   U_DepthAlgorithm_window_3x3/mem_L_reg[2][149][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y54   U_DepthAlgorithm_window_3x3/mem_L_reg[2][149][8]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :         1707  Failing Endpoints,  Worst Slack       -1.567ns,  Total Violation     -625.496ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.567ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_R_reg[2][64][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.054ns  (logic 1.172ns (8.339%)  route 12.882ns (91.661%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.729     1.729    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.456     2.185 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=29, routed)          2.457     4.642    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X15Y117        LUT3 (Prop_lut3_I0_O)        0.124     4.766 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_9/O
                         net (fo=67, routed)          3.536     8.302    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.146     8.448 f  U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_3/O
                         net (fo=3, routed)           0.578     9.027    U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_3_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.328     9.355 f  U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_2/O
                         net (fo=3, routed)           1.412    10.766    U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_2_n_0
    SLICE_X51Y78         LUT2 (Prop_lut2_I1_O)        0.118    10.884 r  U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_1/O
                         net (fo=28, routed)          4.899    15.783    U_DepthAlgorithm_window_3x3/mem_R_reg[2][64][0]_0[0]
    SLICE_X1Y0           FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[2][64][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.520    14.861    U_DepthAlgorithm_window_3x3/clk
    SLICE_X1Y0           FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[2][64][0]/C
                         clock pessimism              0.000    14.861    
                         clock uncertainty           -0.238    14.623    
    SLICE_X1Y0           FDRE (Setup_fdre_C_CE)      -0.407    14.216    U_DepthAlgorithm_window_3x3/mem_R_reg[2][64][0]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                         -15.783    
  -------------------------------------------------------------------
                         slack                                 -1.567    

Slack (VIOLATED) :        -1.567ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_R_reg[2][64][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.054ns  (logic 1.172ns (8.339%)  route 12.882ns (91.661%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.729     1.729    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.456     2.185 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=29, routed)          2.457     4.642    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X15Y117        LUT3 (Prop_lut3_I0_O)        0.124     4.766 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_9/O
                         net (fo=67, routed)          3.536     8.302    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.146     8.448 f  U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_3/O
                         net (fo=3, routed)           0.578     9.027    U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_3_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.328     9.355 f  U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_2/O
                         net (fo=3, routed)           1.412    10.766    U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_2_n_0
    SLICE_X51Y78         LUT2 (Prop_lut2_I1_O)        0.118    10.884 r  U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_1/O
                         net (fo=28, routed)          4.899    15.783    U_DepthAlgorithm_window_3x3/mem_R_reg[2][64][0]_0[0]
    SLICE_X1Y0           FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[2][64][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.520    14.861    U_DepthAlgorithm_window_3x3/clk
    SLICE_X1Y0           FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[2][64][3]/C
                         clock pessimism              0.000    14.861    
                         clock uncertainty           -0.238    14.623    
    SLICE_X1Y0           FDRE (Setup_fdre_C_CE)      -0.407    14.216    U_DepthAlgorithm_window_3x3/mem_R_reg[2][64][3]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                         -15.783    
  -------------------------------------------------------------------
                         slack                                 -1.567    

Slack (VIOLATED) :        -1.567ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_R_reg[2][64][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.054ns  (logic 1.172ns (8.339%)  route 12.882ns (91.661%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.729     1.729    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.456     2.185 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=29, routed)          2.457     4.642    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X15Y117        LUT3 (Prop_lut3_I0_O)        0.124     4.766 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_9/O
                         net (fo=67, routed)          3.536     8.302    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.146     8.448 f  U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_3/O
                         net (fo=3, routed)           0.578     9.027    U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_3_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.328     9.355 f  U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_2/O
                         net (fo=3, routed)           1.412    10.766    U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_2_n_0
    SLICE_X51Y78         LUT2 (Prop_lut2_I1_O)        0.118    10.884 r  U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_1/O
                         net (fo=28, routed)          4.899    15.783    U_DepthAlgorithm_window_3x3/mem_R_reg[2][64][0]_0[0]
    SLICE_X1Y0           FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[2][64][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.520    14.861    U_DepthAlgorithm_window_3x3/clk
    SLICE_X1Y0           FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[2][64][4]/C
                         clock pessimism              0.000    14.861    
                         clock uncertainty           -0.238    14.623    
    SLICE_X1Y0           FDRE (Setup_fdre_C_CE)      -0.407    14.216    U_DepthAlgorithm_window_3x3/mem_R_reg[2][64][4]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                         -15.783    
  -------------------------------------------------------------------
                         slack                                 -1.567    

Slack (VIOLATED) :        -1.222ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_L_reg[2][64][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.660ns  (logic 1.172ns (8.579%)  route 12.488ns (91.421%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.729     1.729    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.456     2.185 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=29, routed)          2.457     4.642    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X15Y117        LUT3 (Prop_lut3_I0_O)        0.124     4.766 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_9/O
                         net (fo=67, routed)          3.536     8.302    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.146     8.448 f  U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_3/O
                         net (fo=3, routed)           0.578     9.027    U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_3_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.328     9.355 f  U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_2/O
                         net (fo=3, routed)           1.412    10.766    U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_2_n_0
    SLICE_X51Y78         LUT2 (Prop_lut2_I1_O)        0.118    10.884 r  U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_1/O
                         net (fo=28, routed)          4.506    15.390    U_DepthAlgorithm_window_3x3/mem_R_reg[2][64][0]_0[0]
    SLICE_X8Y27          FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[2][64][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.436    14.777    U_DepthAlgorithm_window_3x3/clk
    SLICE_X8Y27          FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[2][64][6]/C
                         clock pessimism              0.000    14.777    
                         clock uncertainty           -0.238    14.539    
    SLICE_X8Y27          FDRE (Setup_fdre_C_CE)      -0.371    14.168    U_DepthAlgorithm_window_3x3/mem_L_reg[2][64][6]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                         -15.390    
  -------------------------------------------------------------------
                         slack                                 -1.222    

Slack (VIOLATED) :        -1.105ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_L_reg[1][154][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.846ns  (logic 2.825ns (20.403%)  route 11.021ns (79.597%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.602     1.602    U_FrameBufferRight/vga_clk
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.056 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.005     8.061    U_rgb2gray_R/rData[9]
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.185 r  U_rgb2gray_R/mem_L[0][1][0]_i_6/O
                         net (fo=1, routed)           0.000     8.185    U_FrameBufferRight/mem_L_reg[2][157][0][0]
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.432 r  U_FrameBufferRight/mem_L_reg[0][1][0]_i_1/O[0]
                         net (fo=480, routed)         7.016    15.448    U_DepthAlgorithm_window_3x3/mem_L_reg[2][157][13]_0[0]
    SLICE_X38Y10         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[1][154][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.443    14.784    U_DepthAlgorithm_window_3x3/clk
    SLICE_X38Y10         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[1][154][0]/C
                         clock pessimism              0.000    14.784    
                         clock uncertainty           -0.238    14.546    
    SLICE_X38Y10         FDRE (Setup_fdre_C_D)       -0.203    14.343    U_DepthAlgorithm_window_3x3/mem_L_reg[1][154][0]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                         -15.448    
  -------------------------------------------------------------------
                         slack                                 -1.105    

Slack (VIOLATED) :        -1.057ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_L_reg[1][159][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.755ns  (logic 2.825ns (20.539%)  route 10.930ns (79.461%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.602     1.602    U_FrameBufferRight/vga_clk
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.056 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.005     8.061    U_rgb2gray_R/rData[9]
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.185 r  U_rgb2gray_R/mem_L[0][1][0]_i_6/O
                         net (fo=1, routed)           0.000     8.185    U_FrameBufferRight/mem_L_reg[2][157][0][0]
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.432 r  U_FrameBufferRight/mem_L_reg[0][1][0]_i_1/O[0]
                         net (fo=480, routed)         6.925    15.357    U_DepthAlgorithm_window_3x3/mem_L_reg[2][157][13]_0[0]
    SLICE_X37Y15         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[1][159][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.439    14.780    U_DepthAlgorithm_window_3x3/clk
    SLICE_X37Y15         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[1][159][0]/C
                         clock pessimism              0.000    14.780    
                         clock uncertainty           -0.238    14.542    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)       -0.242    14.300    U_DepthAlgorithm_window_3x3/mem_L_reg[1][159][0]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -15.357    
  -------------------------------------------------------------------
                         slack                                 -1.057    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_R_reg[0][5][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.881ns  (logic 1.180ns (8.501%)  route 12.701ns (91.499%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.729     1.729    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y118        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.456     2.185 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=29, routed)          2.457     4.642    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X15Y117        LUT3 (Prop_lut3_I0_O)        0.124     4.766 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_9/O
                         net (fo=67, routed)          3.577     8.343    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X51Y81         LUT4 (Prop_lut4_I1_O)        0.150     8.493 r  U_vga_controller/U_Pixel_Counter/mem_R[2][15][13]_i_3/O
                         net (fo=10, routed)          1.384     9.877    U_vga_controller/U_Pixel_Counter/mem_R[2][15][13]_i_3_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.326    10.203 f  U_vga_controller/U_Pixel_Counter/mem_R[2][5][13]_i_3/O
                         net (fo=3, routed)           0.485    10.688    U_vga_controller/U_Pixel_Counter/mem_R[2][5][13]_i_3_n_0
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.124    10.812 r  U_vga_controller/U_Pixel_Counter/mem_L[0][5][13]_i_1/O
                         net (fo=28, routed)          4.798    15.610    U_DepthAlgorithm_window_3x3/mem_L_reg[0][5][0]_0[0]
    SLICE_X0Y125         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[0][5][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.666    15.007    U_DepthAlgorithm_window_3x3/clk
    SLICE_X0Y125         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[0][5][0]/C
                         clock pessimism              0.000    15.007    
                         clock uncertainty           -0.238    14.769    
    SLICE_X0Y125         FDRE (Setup_fdre_C_CE)      -0.205    14.564    U_DepthAlgorithm_window_3x3/mem_R_reg[0][5][0]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -15.610    
  -------------------------------------------------------------------
                         slack                                 -1.046    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_R_reg[2][63][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.708ns  (logic 1.318ns (9.615%)  route 12.390ns (90.385%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.728     1.728    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X18Y119        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y119        FDCE (Prop_fdce_C_Q)         0.419     2.147 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=25, routed)          0.872     3.020    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_1[7]
    SLICE_X18Y117        LUT5 (Prop_lut5_I2_O)        0.325     3.345 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=3, routed)           0.993     4.338    U_vga_controller/U_Pixel_Counter/D[3]
    SLICE_X18Y115        LUT6 (Prop_lut6_I2_O)        0.326     4.664 r  U_vga_controller/U_Pixel_Counter/mem_R[2][5][13]_i_5/O
                         net (fo=4, routed)           0.848     5.512    U_vga_controller/U_Pixel_Counter/mem_R[2][5][13]_i_5_n_0
    SLICE_X22Y115        LUT6 (Prop_lut6_I5_O)        0.124     5.636 r  U_vga_controller/U_Pixel_Counter/mem_R[2][5][13]_i_2/O
                         net (fo=138, routed)         4.305     9.941    U_vga_controller/U_Pixel_Counter/mem_R[2][5][13]_i_2_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.124    10.065 r  U_vga_controller/U_Pixel_Counter/mem_R[2][63][13]_i_1/O
                         net (fo=28, routed)          5.372    15.436    U_DepthAlgorithm_window_3x3/mem_R_reg[2][63][0]_0[0]
    SLICE_X5Y3           FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[2][63][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.517    14.858    U_DepthAlgorithm_window_3x3/clk
    SLICE_X5Y3           FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[2][63][4]/C
                         clock pessimism              0.000    14.858    
                         clock uncertainty           -0.238    14.620    
    SLICE_X5Y3           FDRE (Setup_fdre_C_CE)      -0.205    14.415    U_DepthAlgorithm_window_3x3/mem_R_reg[2][63][4]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -15.436    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_L_reg[1][129][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.755ns  (logic 3.732ns (27.133%)  route 10.023ns (72.867%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.602     1.602    U_FrameBufferRight/vga_clk
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.056 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.005     8.061    U_rgb2gray_R/rData[9]
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.185 r  U_rgb2gray_R/mem_L[0][1][0]_i_6/O
                         net (fo=1, routed)           0.000     8.185    U_FrameBufferRight/mem_L_reg[2][157][0][0]
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.609 r  U_FrameBufferRight/mem_L_reg[0][1][0]_i_1/O[1]
                         net (fo=4, routed)           1.004     9.613    U_rgb2gray_R/mem_L_reg[2][157][12]_1[0]
    SLICE_X30Y64         LUT2 (Prop_lut2_I1_O)        0.303     9.916 r  U_rgb2gray_R/mem_L[0][1][4]_i_5/O
                         net (fo=1, routed)           0.000     9.916    U_rgb2gray_R/mem_L[0][1][4]_i_5_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.343 r  U_rgb2gray_R/mem_L_reg[0][1][4]_i_1/O[1]
                         net (fo=480, routed)         5.014    15.357    U_DepthAlgorithm_window_3x3/mem_L_reg[2][157][13]_0[2]
    SLICE_X30Y0          FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[1][129][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.446    14.787    U_DepthAlgorithm_window_3x3/clk
    SLICE_X30Y0          FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[1][129][2]/C
                         clock pessimism              0.000    14.787    
                         clock uncertainty           -0.238    14.549    
    SLICE_X30Y0          FDRE (Setup_fdre_C_D)       -0.213    14.336    U_DepthAlgorithm_window_3x3/mem_L_reg[1][129][2]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                         -15.357    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -1.020ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_L_reg[1][70][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.799ns  (logic 3.732ns (27.046%)  route 10.067ns (72.954%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.602     1.602    U_FrameBufferRight/vga_clk
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.056 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.005     8.061    U_rgb2gray_R/rData[9]
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.185 r  U_rgb2gray_R/mem_L[0][1][0]_i_6/O
                         net (fo=1, routed)           0.000     8.185    U_FrameBufferRight/mem_L_reg[2][157][0][0]
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.609 r  U_FrameBufferRight/mem_L_reg[0][1][0]_i_1/O[1]
                         net (fo=4, routed)           1.004     9.613    U_rgb2gray_R/mem_L_reg[2][157][12]_1[0]
    SLICE_X30Y64         LUT2 (Prop_lut2_I1_O)        0.303     9.916 r  U_rgb2gray_R/mem_L[0][1][4]_i_5/O
                         net (fo=1, routed)           0.000     9.916    U_rgb2gray_R/mem_L[0][1][4]_i_5_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.343 r  U_rgb2gray_R/mem_L_reg[0][1][4]_i_1/O[1]
                         net (fo=480, routed)         5.058    15.401    U_DepthAlgorithm_window_3x3/mem_L_reg[2][157][13]_0[2]
    SLICE_X59Y6          FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[1][70][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.518    14.859    U_DepthAlgorithm_window_3x3/clk
    SLICE_X59Y6          FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[1][70][2]/C
                         clock pessimism              0.000    14.859    
                         clock uncertainty           -0.238    14.621    
    SLICE_X59Y6          FDRE (Setup_fdre_C_D)       -0.240    14.381    U_DepthAlgorithm_window_3x3/mem_L_reg[1][70][2]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                 -1.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 2.199ns (51.816%)  route 2.045ns (48.184%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        3.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.070ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.481     1.481    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.834 r  U_FrameBufferLeft/mem_reg_0_12/DOBDO[0]
                         net (fo=9, routed)           1.438     4.272    U_rgb2gray_L/rData[10]
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.100     4.372 r  U_rgb2gray_L/mem_R[2][0][0]_i_5/O
                         net (fo=1, routed)           0.000     4.372    U_FrameBufferLeft/mem_R_reg[2][157][0][1]
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176     4.548 r  U_FrameBufferLeft/mem_R_reg[2][0][0]_i_1/O[1]
                         net (fo=4, routed)           0.607     5.155    U_rgb2gray_L/mem_R_reg[2][157][12]_1[0]
    SLICE_X37Y87         LUT2 (Prop_lut2_I1_O)        0.247     5.402 r  U_rgb2gray_L/mem_R[2][0][4]_i_5/O
                         net (fo=1, routed)           0.000     5.402    U_rgb2gray_L/mem_R[2][0][4]_i_5_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.323     5.725 r  U_rgb2gray_L/mem_R_reg[2][0][4]_i_1/O[1]
                         net (fo=480, routed)         0.000     5.725    U_DepthAlgorithm_window_3x3/D[2]
    SLICE_X37Y87         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.549     5.070    U_DepthAlgorithm_window_3x3/clk
    SLICE_X37Y87         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][2]/C
                         clock pessimism              0.000     5.070    
                         clock uncertainty            0.238     5.308    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.287     5.595    U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -5.595    
                         arrival time                           5.725    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 2.061ns (47.931%)  route 2.239ns (52.069%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        3.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.486     1.486    U_FrameBufferRight/vga_clk
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.839 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           1.428     4.267    U_rgb2gray_R/rData[9]
    SLICE_X36Y71         LUT5 (Prop_lut5_I2_O)        0.100     4.367 r  U_rgb2gray_R/mem_L[0][1][0]_i_4/O
                         net (fo=1, routed)           0.000     4.367    U_FrameBufferRight/mem_L_reg[2][157][0][2]
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     4.556 r  U_FrameBufferRight/mem_L_reg[0][1][0]_i_1/O[2]
                         net (fo=1, routed)           0.811     5.367    U_rgb2gray_R/mem_L_reg[2][157][12]_1[1]
    SLICE_X30Y64         LUT2 (Prop_lut2_I1_O)        0.243     5.610 r  U_rgb2gray_R/mem_L[0][1][4]_i_4/O
                         net (fo=1, routed)           0.000     5.610    U_rgb2gray_R/mem_L[0][1][4]_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176     5.786 r  U_rgb2gray_R/mem_L_reg[0][1][4]_i_1/O[1]
                         net (fo=480, routed)         0.000     5.786    U_DepthAlgorithm_window_3x3/mem_L_reg[2][157][13]_0[2]
    SLICE_X30Y64         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.548     5.069    U_DepthAlgorithm_window_3x3/clk
    SLICE_X30Y64         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][2]/C
                         clock pessimism              0.000     5.069    
                         clock uncertainty            0.238     5.307    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.348     5.655    U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -5.655    
                         arrival time                           5.786    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 2.159ns (50.169%)  route 2.144ns (49.831%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        3.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.070ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.481     1.481    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.834 r  U_FrameBufferLeft/mem_reg_0_12/DOBDO[0]
                         net (fo=9, routed)           1.456     4.290    U_rgb2gray_L/rData[10]
    SLICE_X34Y86         LUT5 (Prop_lut5_I3_O)        0.100     4.390 r  U_rgb2gray_L/mem_R[2][0][0]_i_4/O
                         net (fo=1, routed)           0.000     4.390    U_FrameBufferLeft/mem_R_reg[2][157][0][2]
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.269     4.659 r  U_FrameBufferLeft/mem_R_reg[2][0][0]_i_1/O[3]
                         net (fo=1, routed)           0.689     5.348    U_rgb2gray_L/mem_R_reg[2][157][12]_1[2]
    SLICE_X37Y87         LUT2 (Prop_lut2_I1_O)        0.248     5.596 r  U_rgb2gray_L/mem_R[2][0][4]_i_3/O
                         net (fo=1, routed)           0.000     5.596    U_rgb2gray_L/mem_R[2][0][4]_i_3_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     5.785 r  U_rgb2gray_L/mem_R_reg[2][0][4]_i_1/O[2]
                         net (fo=480, routed)         0.000     5.785    U_DepthAlgorithm_window_3x3/D[3]
    SLICE_X37Y87         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.549     5.070    U_DepthAlgorithm_window_3x3/clk
    SLICE_X37Y87         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][3]/C
                         clock pessimism              0.000     5.070    
                         clock uncertainty            0.238     5.308    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.287     5.595    U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         -5.595    
                         arrival time                           5.785    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.962ns (50.131%)  route 0.957ns (49.869%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        1.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.605     0.605    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.190 r  U_FrameBufferLeft/mem_reg_0_12/DOBDO[0]
                         net (fo=9, routed)           0.688     1.878    U_rgb2gray_L/rData[10]
    SLICE_X34Y86         LUT5 (Prop_lut5_I3_O)        0.045     1.923 r  U_rgb2gray_L/mem_R[2][0][0]_i_4/O
                         net (fo=1, routed)           0.000     1.923    U_FrameBufferLeft/mem_R_reg[2][157][0][2]
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.034 r  U_FrameBufferLeft/mem_R_reg[2][0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.034    U_rgb2gray_L/mem_R[2][0][4]_i_2_0[0]
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.087 r  U_rgb2gray_L/mem_R_reg[2][0][8]_i_6/O[0]
                         net (fo=1, routed)           0.269     2.356    U_rgb2gray_L/C__2[4]
    SLICE_X37Y87         LUT2 (Prop_lut2_I1_O)        0.105     2.461 r  U_rgb2gray_L/mem_R[2][0][4]_i_2/O
                         net (fo=1, routed)           0.000     2.461    U_rgb2gray_L/mem_R[2][0][4]_i_2_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.524 r  U_rgb2gray_L/mem_R_reg[2][0][4]_i_1/O[3]
                         net (fo=480, routed)         0.000     2.524    U_DepthAlgorithm_window_3x3/D[4]
    SLICE_X37Y87         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.825     1.953    U_DepthAlgorithm_window_3x3/clk
    SLICE_X37Y87         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][4]/C
                         clock pessimism              0.000     1.953    
                         clock uncertainty            0.238     2.192    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.102     2.294    U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 1.002ns (51.339%)  route 0.950ns (48.661%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.605     0.605    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.190 r  U_FrameBufferLeft/mem_reg_0_12/DOBDO[0]
                         net (fo=9, routed)           0.688     1.878    U_rgb2gray_L/rData[10]
    SLICE_X34Y86         LUT5 (Prop_lut5_I3_O)        0.045     1.923 r  U_rgb2gray_L/mem_R[2][0][0]_i_4/O
                         net (fo=1, routed)           0.000     1.923    U_FrameBufferLeft/mem_R_reg[2][157][0][2]
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.034 r  U_FrameBufferLeft/mem_R_reg[2][0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.034    U_rgb2gray_L/mem_R[2][0][4]_i_2_0[0]
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.074 r  U_rgb2gray_L/mem_R_reg[2][0][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.074    U_FrameBufferLeft/mem_R[2][0][8]_i_2[0]
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.127 r  U_FrameBufferLeft/mem_R_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.262     2.389    U_rgb2gray_L/mem_R_reg[2][157][12]_1[3]
    SLICE_X37Y88         LUT2 (Prop_lut2_I1_O)        0.105     2.494 r  U_rgb2gray_L/mem_R[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     2.494    U_rgb2gray_L/mem_R[2][0][8]_i_2_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.557 r  U_rgb2gray_L/mem_R_reg[2][0][8]_i_1/O[3]
                         net (fo=480, routed)         0.000     2.557    U_DepthAlgorithm_window_3x3/D[8]
    SLICE_X37Y88         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.827     1.955    U_DepthAlgorithm_window_3x3/clk
    SLICE_X37Y88         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][8]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.238     2.194    
    SLICE_X37Y88         FDRE (Hold_fdre_C_D)         0.102     2.296    U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][8]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.904ns (45.747%)  route 1.072ns (54.253%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        1.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.609     0.609    U_FrameBufferRight/vga_clk
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.194 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           0.664     1.858    U_rgb2gray_R/rData[9]
    SLICE_X36Y71         LUT5 (Prop_lut5_I2_O)        0.045     1.903 r  U_rgb2gray_R/mem_L[0][1][0]_i_4/O
                         net (fo=1, routed)           0.000     1.903    U_FrameBufferRight/mem_L_reg[2][157][0][2]
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.002 r  U_FrameBufferRight/mem_L_reg[0][1][0]_i_1/O[3]
                         net (fo=1, routed)           0.408     2.410    U_rgb2gray_R/mem_L_reg[2][157][12]_1[2]
    SLICE_X30Y64         LUT2 (Prop_lut2_I1_O)        0.110     2.520 r  U_rgb2gray_R/mem_L[0][1][4]_i_3/O
                         net (fo=1, routed)           0.000     2.520    U_rgb2gray_R/mem_L[0][1][4]_i_3_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.585 r  U_rgb2gray_R/mem_L_reg[0][1][4]_i_1/O[2]
                         net (fo=480, routed)         0.000     2.585    U_DepthAlgorithm_window_3x3/mem_L_reg[2][157][13]_0[3]
    SLICE_X30Y64         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.824     1.952    U_DepthAlgorithm_window_3x3/clk
    SLICE_X30Y64         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][3]/C
                         clock pessimism              0.000     1.952    
                         clock uncertainty            0.238     2.191    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.130     2.321    U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 1.009ns (51.419%)  route 0.953ns (48.581%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.605     0.605    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.190 r  U_FrameBufferLeft/mem_reg_0_12/DOBDO[0]
                         net (fo=9, routed)           0.688     1.878    U_rgb2gray_L/rData[10]
    SLICE_X34Y86         LUT5 (Prop_lut5_I3_O)        0.045     1.923 r  U_rgb2gray_L/mem_R[2][0][0]_i_4/O
                         net (fo=1, routed)           0.000     1.923    U_FrameBufferLeft/mem_R_reg[2][157][0][2]
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.034 r  U_FrameBufferLeft/mem_R_reg[2][0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.034    U_rgb2gray_L/mem_R[2][0][4]_i_2_0[0]
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.124 r  U_rgb2gray_L/mem_R_reg[2][0][8]_i_6/O[1]
                         net (fo=1, routed)           0.266     2.389    U_rgb2gray_L/C__2[5]
    SLICE_X37Y88         LUT2 (Prop_lut2_I1_O)        0.108     2.497 r  U_rgb2gray_L/mem_R[2][0][8]_i_5/O
                         net (fo=1, routed)           0.000     2.497    U_rgb2gray_L/mem_R[2][0][8]_i_5_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.567 r  U_rgb2gray_L/mem_R_reg[2][0][8]_i_1/O[0]
                         net (fo=480, routed)         0.000     2.567    U_DepthAlgorithm_window_3x3/D[5]
    SLICE_X37Y88         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.827     1.955    U_DepthAlgorithm_window_3x3/clk
    SLICE_X37Y88         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][5]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.238     2.194    
    SLICE_X37Y88         FDRE (Hold_fdre_C_D)         0.102     2.296    U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 2.078ns (46.637%)  route 2.378ns (53.363%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        3.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.473     1.473    U_FrameBufferRight/vga_clk
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.826 r  U_FrameBufferRight/mem_reg_0_13/DOBDO[0]
                         net (fo=10, routed)          1.502     4.329    U_rgb2gray_R/rData[11]
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.100     4.429 r  U_rgb2gray_R/mem_L[0][1][8]_i_10/O
                         net (fo=1, routed)           0.000     4.429    U_rgb2gray_R/mem_L[0][1][8]_i_10_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     4.618 r  U_rgb2gray_R/mem_L_reg[0][1][8]_i_6/O[0]
                         net (fo=1, routed)           0.875     5.493    U_rgb2gray_R/C__3[4]
    SLICE_X30Y64         LUT2 (Prop_lut2_I1_O)        0.241     5.734 r  U_rgb2gray_R/mem_L[0][1][4]_i_2/O
                         net (fo=1, routed)           0.000     5.734    U_rgb2gray_R/mem_L[0][1][4]_i_2_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195     5.929 r  U_rgb2gray_R/mem_L_reg[0][1][4]_i_1/O[3]
                         net (fo=480, routed)         0.000     5.929    U_DepthAlgorithm_window_3x3/mem_L_reg[2][157][13]_0[4]
    SLICE_X30Y64         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       1.548     5.069    U_DepthAlgorithm_window_3x3/clk
    SLICE_X30Y64         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][4]/C
                         clock pessimism              0.000     5.069    
                         clock uncertainty            0.238     5.307    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.348     5.655    U_DepthAlgorithm_window_3x3/mem_L_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -5.655    
                         arrival time                           5.929    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.980ns (49.664%)  route 0.993ns (50.336%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.605     0.605    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.190 r  U_FrameBufferLeft/mem_reg_0_12/DOBDO[0]
                         net (fo=9, routed)           0.688     1.878    U_rgb2gray_L/rData[10]
    SLICE_X34Y86         LUT5 (Prop_lut5_I3_O)        0.045     1.923 r  U_rgb2gray_L/mem_R[2][0][0]_i_4/O
                         net (fo=1, routed)           0.000     1.923    U_FrameBufferLeft/mem_R_reg[2][157][0][2]
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.034 r  U_FrameBufferLeft/mem_R_reg[2][0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.034    U_rgb2gray_L/mem_R[2][0][4]_i_2_0[0]
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.100 r  U_rgb2gray_L/mem_R_reg[2][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.306     2.405    U_rgb2gray_L/C__2[6]
    SLICE_X37Y88         LUT2 (Prop_lut2_I1_O)        0.108     2.513 r  U_rgb2gray_L/mem_R[2][0][8]_i_4/O
                         net (fo=1, routed)           0.000     2.513    U_rgb2gray_L/mem_R[2][0][8]_i_4_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.578 r  U_rgb2gray_L/mem_R_reg[2][0][8]_i_1/O[1]
                         net (fo=480, routed)         0.000     2.578    U_DepthAlgorithm_window_3x3/D[6]
    SLICE_X37Y88         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.827     1.955    U_DepthAlgorithm_window_3x3/clk
    SLICE_X37Y88         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][6]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.238     2.194    
    SLICE_X37Y88         FDRE (Hold_fdre_C_D)         0.102     2.296    U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][6]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 1.021ns (51.466%)  route 0.963ns (48.534%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.605     0.605    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.190 r  U_FrameBufferLeft/mem_reg_0_12/DOBDO[0]
                         net (fo=9, routed)           0.690     1.880    U_rgb2gray_L/rData[10]
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.045     1.925 r  U_rgb2gray_L/mem_R[2][0][0]_i_5/O
                         net (fo=1, routed)           0.000     1.925    U_FrameBufferLeft/mem_R_reg[2][157][0][1]
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.991 r  U_FrameBufferLeft/mem_R_reg[2][0][0]_i_1/O[1]
                         net (fo=4, routed)           0.273     2.264    U_rgb2gray_L/mem_R_reg[2][157][12]_1[0]
    SLICE_X37Y87         LUT2 (Prop_lut2_I1_O)        0.108     2.372 r  U_rgb2gray_L/mem_R[2][0][4]_i_5/O
                         net (fo=1, routed)           0.000     2.372    U_rgb2gray_L/mem_R[2][0][4]_i_5_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.524 r  U_rgb2gray_L/mem_R_reg[2][0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.524    U_rgb2gray_L/mem_R_reg[2][0][4]_i_1_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.589 r  U_rgb2gray_L/mem_R_reg[2][0][8]_i_1/O[2]
                         net (fo=480, routed)         0.000     2.589    U_DepthAlgorithm_window_3x3/D[7]
    SLICE_X37Y88         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14461, routed)       0.827     1.955    U_DepthAlgorithm_window_3x3/clk
    SLICE_X37Y88         FDRE                                         r  U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][7]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.238     2.194    
    SLICE_X37Y88         FDRE (Hold_fdre_C_D)         0.102     2.296    U_DepthAlgorithm_window_3x3/mem_R_reg[0][0][7]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.293    





