HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:MyFirstProject
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||MyFirstProject.srr(35);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.srr'/linenumber/35||MyFirstProject_OSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\component\work\MyFirstProject\OSC_0\MyFirstProject_OSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||MyFirstProject.srr(36);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.srr'/linenumber/36||MyFirstProject_OSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\component\work\MyFirstProject\OSC_0\MyFirstProject_OSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||MyFirstProject.srr(37);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.srr'/linenumber/37||MyFirstProject_OSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\component\work\MyFirstProject\OSC_0\MyFirstProject_OSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||MyFirstProject.srr(38);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.srr'/linenumber/38||MyFirstProject_OSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\component\work\MyFirstProject\OSC_0\MyFirstProject_OSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||MyFirstProject.srr(39);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.srr'/linenumber/39||MyFirstProject_OSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\component\work\MyFirstProject\OSC_0\MyFirstProject_OSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| MT530 ||@W:Found inferred clock MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 24 sequential elements including MyCounter_0.Qaux[22:0]. This clock has no specified timing constraint which may adversely impact design performance. ||MyFirstProject.srr(135);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.srr'/linenumber/135||mycounter.vhd(18);liberoaction://cross_probe/hdl/file/'e:\projects\actel\actelkit\m2s\refdes\3\38400\myfirstproject\hdl\mycounter.vhd'/linenumber/18
Implementation;Synthesis|| MT420 ||@W:Found inferred clock MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:OSC_0.N_RCOSC_25_50MHZ_CLKOUT"||MyFirstProject.srr(272);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.srr'/linenumber/272||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||MyFirstProject.srr(286);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.srr'/linenumber/286||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||MyFirstProject.srr(288);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.srr'/linenumber/288||null;null
Implementation;Place and Route;RootName:MyFirstProject
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||MyFirstProject_layout_log.log;liberoaction://open_report/file/MyFirstProject_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||MyFirstProject_generateBitstream.log;liberoaction://open_report/file/MyFirstProject_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:MyFirstProject
