Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0666e4708a094a3f8b335e6c82f77433 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'Top' does not have a parameter named WL [C:/Users/dwigh/Xilinx/PipelinedProcessor/PipelinedProcessor.srcs/sim_1/new/Testbench.v:7]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'In_0' [C:/Users/dwigh/Xilinx/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/Top.v:257]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'In_1' [C:/Users/dwigh/Xilinx/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/Top.v:258]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Mux_Out' [C:/Users/dwigh/Xilinx/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/Top.v:259]
WARNING: [VRFC 10-3705] select index 32 into 'SImm' is out of bounds [C:/Users/dwigh/Xilinx/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/SE.v:9]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
