## Author: Avik Bag
## Course: ASIC I
## ICC Lab Script
## 11 - 30 - 2016
## Prof. Taskin

## Clear out any outstanding milkyway library with the same name
file delete -force "fpu2"

## This is used to start the GUI for capturing 
## the necessary maps for this project

#start_gui

## This creates a fresh copy of a milkyway library based 
## on the designated technology files and reference libraries
## all of which are defined in the setup file
create_mw_lib -technology $tech_file \
  -mw_reference_library $ref_file \
  "fpu2" -open 

## This imports the s15850 compiled ddc file that was generated
## in the previous dc_shell lab, and will be used for this lab
import_designs $ddc_file -format ddc -top $top_design

## Assign the required TLU plus files 
set_tlu_plus_files \
  -max_tluplus $tlup_max \
  -min_tluplus $tlup_min \
  -tech2itf_map $tlup_map


## Setting clock constraint
  create_clock gclk -period 4

## Sanity check for the libraries used and the TLU plus 
## files assigned
#check_library
check_tlu_plus_files

## Setting up Power and Ground pins and nets for floorplanning
derive_pg_connection \
  -power_net VDD \
  -power_pin VDD \
  -ground_net VSS \
  -ground_pin VSS \
  -create_ports top

## Floorplanning
create_floorplan \
  -control_type aspect_ratio \
  -core_aspect_ratio 1 \
  -core_utilization 0.7 \
  -start_first_row \
  -left_io2core 5.0 \
  -right_io2core 5.0 \
  -top_io2core 5.0 \
  -bottom_io2core 5.0 \

## Create floorplan placements
create_fp_placement

## Generate the floorplan power rails
synthesize_fp_rail \
  -power_budget 1000 \
  -voltage_supply 1.16 \
  -target_voltage_drop 250 \
  -nets "VDD VSS" \
  -output_dir "./power.pna" \
  -create_virtual_rails M1 \
  -synthesize_power_plan \
  -synthesize_power_pads \
  -use_strap_ends_as_pads

## Committing the design options chosen in the above commands
commit_fp_rail

## Runnning clock tree synthesis with power optimizations
clock_opt \
  -only_cts \
  -no_clock_route

#  -power

#route_zrt_group \
#  -all_clock_nets \
#  -reuse_existing_global_route true

## Routing with power optimization
route_opt -initial_route_only 

route_opt \
  -skip_initial_route \
  -effort low
#  -power
write_verilog "./output/res.v"
extract_rc
write_parasitics -format sbpf -output "./output/res_parasitics.sbpf"
## Reports for the various parameters
report_timing > report/timing.rpt
report_power > report/power.rpt
report_clock_tree -summary > report/clock_tree.rpt
report_area > report/area.rpt
report_qor > report/qor.rpt
close_mw_lib

exit
