// Seed: 160447762
module module_0;
  always id_1 <= id_1;
  assign module_2.type_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  always id_1 <= id_3;
  assign id_2 = 1;
  xor primCall (id_1, id_4, id_5);
  assign id_2 = id_3;
  wire id_4, id_5;
  module_0 modCall_1 ();
  initial
  `define pp_6 0
endmodule
module module_2 (
    output tri0 id_0,
    input  tri1 id_1,
    input  wire id_2
);
  assign id_0 = 1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_5 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
