// Seed: 414838133
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  assign module_1.type_4 = 0;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1
  );
  tri id_4 = id_3;
  always @(posedge {-1, 1, 1'b0}) id_2 = 1 ^ 1;
  assign id_3 = id_1;
endmodule
