# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram![WhatsApp Image 2023-04-26 at 13 55 03](https://user-images.githubusercontent.com/121163440/234517690-1a6ead51-4267-47e0-bc57-918cd101c447.jpg)

## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: keertana jayasri s k
RegisterNumber:212222110019

*/
![WhatsApp Image 2023-04-26 at 13 55 02](https://user-images.githubusercontent.com/121163440/234516823-990d8245-813c-43fc-b04a-1388b670abcf.jpg)

## RTL realization

## Output:
## RTL
## Timing Diagram
![WhatsApp Image 2023-04-26 at 13 55 03](https://user-images.githubusercontent.com/121163440/234517293-c8483a4a-32ed-4eb6-ae3f-4db3bc77b826.jpg)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
