{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 20 22:49:39 2016 " "Info: Processing started: Sat Feb 20 22:49:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info (12023): Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "W:/LAB5/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "W:/LAB5/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info (12023): Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "W:/LAB5/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info (12023): Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X0 x0 LDA_CIRCUIT.v(22) " "Info (10281): Verilog HDL Declaration information at LDA_CIRCUIT.v(22): object \"X0\" differs only in case from object \"x0\" in the same scope" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y0 y0 LDA_CIRCUIT.v(23) " "Info (10281): Verilog HDL Declaration information at LDA_CIRCUIT.v(23): object \"Y0\" differs only in case from object \"y0\" in the same scope" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X1 x1 LDA_CIRCUIT.v(22) " "Info (10281): Verilog HDL Declaration information at LDA_CIRCUIT.v(22): object \"X1\" differs only in case from object \"x1\" in the same scope" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y1 y1 LDA_CIRCUIT.v(23) " "Info (10281): Verilog HDL Declaration information at LDA_CIRCUIT.v(23): object \"Y1\" differs only in case from object \"y1\" in the same scope" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LDA_CIRCUIT LDA_CIRCUIT.v(18) " "Warning (10238): Verilog Module Declaration warning at LDA_CIRCUIT.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LDA_CIRCUIT\"" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 18 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda_circuit.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file lda_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDA_CIRCUIT " "Info (12023): Found entity 1: LDA_CIRCUIT" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Info (12023): Found entity 1: lab5" {  } { { "lab5.v" "" { Text "W:/LAB5/lab5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file asc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASC " "Info (12023): Found entity 1: ASC" {  } { { "ASC.v" "" { Text "W:/LAB5/ASC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Colour LDA_CIRCUIT.v(45) " "Warning (10236): Verilog HDL Implicit Net warning at LDA_CIRCUIT.v(45): created implicit net for \"Colour\"" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Info (12127): Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASC ASC:drawline_controller " "Info (12128): Elaborating entity \"ASC\" for hierarchy \"ASC:drawline_controller\"" {  } { { "lab5.v" "drawline_controller" { Text "W:/LAB5/lab5.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nstate ASC.v(75) " "Warning (10240): Verilog HDL Always Construct warning at ASC.v(75): inferring latch(es) for variable \"nstate\", which holds its previous value in one or more paths through the always construct" {  } { { "ASC.v" "" { Text "W:/LAB5/ASC.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.stall_mode ASC.v(75) " "Info (10041): Inferred latch for \"nstate.stall_mode\" at ASC.v(75)" {  } { { "ASC.v" "" { Text "W:/LAB5/ASC.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.poll_mode ASC.v(75) " "Info (10041): Inferred latch for \"nstate.poll_mode\" at ASC.v(75)" {  } { { "ASC.v" "" { Text "W:/LAB5/ASC.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDA_CIRCUIT LDA_CIRCUIT:LDA_cir " "Info (12128): Elaborating entity \"LDA_CIRCUIT\" for hierarchy \"LDA_CIRCUIT:LDA_cir\"" {  } { { "lab5.v" "LDA_cir" { Text "W:/LAB5/lab5.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LDA_CIRCUIT.v(270) " "Warning (10230): Verilog HDL assignment warning at LDA_CIRCUIT.v(270): truncated value with size 32 to match size of target (9)" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA " "Info (12128): Elaborating entity \"vga_adapter\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\"" {  } { { "LDA_CIRCUIT.v" "VGA" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_address_translator:user_input_translator " "Info (12128): Elaborating entity \"vga_address_translator\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "W:/LAB5/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12130): Elaborated megafunction instantiation \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12133): Instantiated megafunction \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Info (12134): Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Info (12134): Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info (12134): Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Info (12134): Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Info (12134): Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Info (12134): Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Info (12134): Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info (12134): Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Info (12134): Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ddg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddg1 " "Info (12023): Found entity 1: altsyncram_ddg1" {  } { { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddg1 LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_ddg1\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7r1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d7r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7r1 " "Info (12023): Found entity 1: altsyncram_d7r1" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7r1 LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_d7r1\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\"" {  } { { "db/altsyncram_ddg1.tdf" "altsyncram1" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning (287013): Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 37 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 79 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tpa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tpa " "Info (12023): Found entity 1: decode_tpa" {  } { { "db/decode_tpa.tdf" "" { Text "W:/LAB5/db/decode_tpa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tpa LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode3 " "Info (12128): Elaborating entity \"decode_tpa\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode3\"" {  } { { "db/altsyncram_d7r1.tdf" "decode3" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tpa LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode_a " "Info (12128): Elaborating entity \"decode_tpa\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode_a\"" {  } { { "db/altsyncram_d7r1.tdf" "decode_a" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8kb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8kb " "Info (12023): Found entity 1: mux_8kb" {  } { { "db/mux_8kb.tdf" "" { Text "W:/LAB5/db/mux_8kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8kb LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|mux_8kb:mux5 " "Info (12128): Elaborating entity \"mux_8kb\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|mux_8kb:mux5\"" {  } { { "db/altsyncram_d7r1.tdf" "mux5" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll " "Info (12128): Elaborating entity \"vga_pll\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "W:/LAB5/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "W:/LAB5/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "W:/LAB5/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info (12134): Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Info (12134): Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info (12134): Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info (12134): Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_pll.v" "" { Text "W:/LAB5/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_controller:controller " "Info (12128): Elaborating entity \"vga_controller\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "W:/LAB5/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "done ASC:drawline_controller\|done " "Error (12014): Net \"done\", which fans out to \"ASC:drawline_controller\|done\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "LDA_CIRCUIT:LDA_cir\|done " "Error (12015): Net is fed by \"LDA_CIRCUIT:LDA_cir\|done\"" {  } { { "LDA_CIRCUIT.v" "done" { Text "W:/LAB5/LDA_CIRCUIT.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "done " "Error (12015): Net is fed by \"done\"" {  } { { "lab5.v" "done" { Text "W:/LAB5/lab5.v" 41 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "lab5.v" "done" { Text "W:/LAB5/lab5.v" 41 -1 0 } } { "ASC.v" "done" { Text "W:/LAB5/ASC.v" 25 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/LAB5/output_files/lab5.map.smsg " "Info (144001): Generated suppressed messages file W:/LAB5/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 6 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Error: Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 20 22:49:42 2016 " "Error: Processing ended: Sat Feb 20 22:49:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 6 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 5 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
