
SPIP02.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000466  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000412  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  00000466  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000498  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 000000c8  00000000  00000000  000004d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000c71  00000000  00000000  000005a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000008cd  00000000  00000000  00001211  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000810  00000000  00000000  00001ade  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000190  00000000  00000000  000022f0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000004be  00000000  00000000  00002480  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000004b6  00000000  00000000  0000293e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000098  00000000  00000000  00002df4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__vector_17>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e2 e1       	ldi	r30, 0x12	; 18
  7c:	f4 e0       	ldi	r31, 0x04	; 4
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a0 30       	cpi	r26, 0x00	; 0
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a0 e0       	ldi	r26, 0x00	; 0
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a0 30       	cpi	r26, 0x00	; 0
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 8b 00 	call	0x116	; 0x116 <main>
  9e:	0c 94 07 02 	jmp	0x40e	; 0x40e <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <SETUP>:
#include "SPIC/SPIC.h"
#include "USART/USART.h"

//SETUP:
void SETUP(void){
	cli();
  a6:	f8 94       	cli
	//TIMERS: 16 prescaler.
	CLKPR = (1 << CLKPCE);
  a8:	e1 e6       	ldi	r30, 0x61	; 97
  aa:	f0 e0       	ldi	r31, 0x00	; 0
  ac:	80 e8       	ldi	r24, 0x80	; 128
  ae:	80 83       	st	Z, r24
	CLKPR = (1 << CLKPS2);
  b0:	84 e0       	ldi	r24, 0x04	; 4
  b2:	80 83       	st	Z, r24
	
	//OUTPUT LEDs:
	DDRD = 0xFF;
  b4:	8f ef       	ldi	r24, 0xFF	; 255
  b6:	8a b9       	out	0x0a, r24	; 10
	DDRB = 0xFF;
  b8:	84 b9       	out	0x04, r24	; 4
	
	//PORTC as input:
	DDRC = 0x00;
  ba:	17 b8       	out	0x07, r1	; 7
	
	//SPI: SLAVE.
	SPI_SETUP(SPI_SLAVE, SPI_MODE0,SPI_MSB,128);
  bc:	20 e8       	ldi	r18, 0x80	; 128
  be:	41 e0       	ldi	r20, 0x01	; 1
  c0:	60 e0       	ldi	r22, 0x00	; 0
  c2:	81 e0       	ldi	r24, 0x01	; 1
  c4:	0e 94 9c 00 	call	0x138	; 0x138 <SPI_SETUP>
	
	//
	SPDR = 0x00;
  c8:	1e bc       	out	0x2e, r1	; 46
	
	//ENABLE: SPI_ISR.
	SPCR |= (1<<SPIE);
  ca:	8c b5       	in	r24, 0x2c	; 44
  cc:	80 68       	ori	r24, 0x80	; 128
  ce:	8c bd       	out	0x2c, r24	; 44
	
	sei();
  d0:	78 94       	sei
  d2:	08 95       	ret

000000d4 <__vector_17>:
}

//ISR:
ISR(SPI_STC_vect){
  d4:	1f 92       	push	r1
  d6:	0f 92       	push	r0
  d8:	0f b6       	in	r0, 0x3f	; 63
  da:	0f 92       	push	r0
  dc:	11 24       	eor	r1, r1
  de:	2f 93       	push	r18
  e0:	8f 93       	push	r24
  e2:	9f 93       	push	r25
	//READ:
	uint8_t SPI_VALUE = SPDR;
  e4:	8e b5       	in	r24, 0x2e	; 46
	
	//OUT:
	PORTD &= 0x00;
  e6:	9b b1       	in	r25, 0x0b	; 11
  e8:	1b b8       	out	0x0b, r1	; 11
	PORTB &= 0b001111;
  ea:	95 b1       	in	r25, 0x05	; 5
  ec:	9f 70       	andi	r25, 0x0F	; 15
  ee:	95 b9       	out	0x05, r25	; 5
	PORTD = (PORTD & 0x03) | (SPI_VALUE & 0xFC);
  f0:	9b b1       	in	r25, 0x0b	; 11
  f2:	93 70       	andi	r25, 0x03	; 3
  f4:	28 2f       	mov	r18, r24
  f6:	2c 7f       	andi	r18, 0xFC	; 252
  f8:	92 2b       	or	r25, r18
  fa:	9b b9       	out	0x0b, r25	; 11
	PORTB = (PORTB & 0xFC) | (SPI_VALUE & 0x03);
  fc:	95 b1       	in	r25, 0x05	; 5
  fe:	9c 7f       	andi	r25, 0xFC	; 252
 100:	83 70       	andi	r24, 0x03	; 3
 102:	89 2b       	or	r24, r25
 104:	85 b9       	out	0x05, r24	; 5
}
 106:	9f 91       	pop	r25
 108:	8f 91       	pop	r24
 10a:	2f 91       	pop	r18
 10c:	0f 90       	pop	r0
 10e:	0f be       	out	0x3f, r0	; 63
 110:	0f 90       	pop	r0
 112:	1f 90       	pop	r1
 114:	18 95       	reti

00000116 <main>:

int main(void)
{
    //SETUP:
    SETUP();
 116:	0e 94 53 00 	call	0xa6	; 0xa6 <SETUP>
	
	//USART:
	AS_USART(9600,1,1,1,1,8);
 11a:	68 94       	set
 11c:	cc 24       	eor	r12, r12
 11e:	c3 f8       	bld	r12, 3
 120:	ee 24       	eor	r14, r14
 122:	e3 94       	inc	r14
 124:	01 e0       	ldi	r16, 0x01	; 1
 126:	21 e0       	ldi	r18, 0x01	; 1
 128:	41 e0       	ldi	r20, 0x01	; 1
 12a:	60 e8       	ldi	r22, 0x80	; 128
 12c:	75 e2       	ldi	r23, 0x25	; 37
 12e:	80 e0       	ldi	r24, 0x00	; 0
 130:	90 e0       	ldi	r25, 0x00	; 0
 132:	0e 94 1c 01 	call	0x238	; 0x238 <AS_USART>
 136:	ff cf       	rjmp	.-2      	; 0x136 <main+0x20>

00000138 <SPI_SETUP>:
#include <avr/interrupt.h>
#include "SPIC.h"

void SPI_SETUP(SPI_Role RL, SPI_Mode MD,SPI_Data_Order DO, uint8_t FOSC){
	//DISABLE_SPI:
	SPCR &= ~(1<<SPE);
 138:	9c b5       	in	r25, 0x2c	; 44
 13a:	9f 7b       	andi	r25, 0xBF	; 191
 13c:	9c bd       	out	0x2c, r25	; 44
	
	//MASTER:
	if(RL == 0){
 13e:	81 11       	cpse	r24, r1
 140:	0d c0       	rjmp	.+26     	; 0x15c <SPI_SETUP+0x24>
		//SS as output:
		DDRB |= (1<<DDB2);
 142:	84 b1       	in	r24, 0x04	; 4
 144:	84 60       	ori	r24, 0x04	; 4
 146:	84 b9       	out	0x04, r24	; 4
		//PORTB |= (1<<PORTB2);
		
		//MOSI and SCK as output:
		DDRB |= (1<<DDB3)|(1<<DDB5);
 148:	84 b1       	in	r24, 0x04	; 4
 14a:	88 62       	ori	r24, 0x28	; 40
 14c:	84 b9       	out	0x04, r24	; 4
		
		//MISO as input:
		DDRB &= ~(1<<DDB4);
 14e:	84 b1       	in	r24, 0x04	; 4
 150:	8f 7e       	andi	r24, 0xEF	; 239
 152:	84 b9       	out	0x04, r24	; 4
		
		//MASTER_SELECT:
		SPCR |= (1<<MSTR);
 154:	8c b5       	in	r24, 0x2c	; 44
 156:	80 61       	ori	r24, 0x10	; 16
 158:	8c bd       	out	0x2c, r24	; 44
 15a:	11 c0       	rjmp	.+34     	; 0x17e <SPI_SETUP+0x46>
		
	}
	
	//SLAVE:
	else if(RL == 1){
 15c:	81 30       	cpi	r24, 0x01	; 1
 15e:	79 f4       	brne	.+30     	; 0x17e <SPI_SETUP+0x46>
		
		//SS as input:
		DDRB &= ~(1<<DDB2);
 160:	84 b1       	in	r24, 0x04	; 4
 162:	8b 7f       	andi	r24, 0xFB	; 251
 164:	84 b9       	out	0x04, r24	; 4
		PORTB |= (1<<PORTB2);
 166:	85 b1       	in	r24, 0x05	; 5
 168:	84 60       	ori	r24, 0x04	; 4
 16a:	85 b9       	out	0x05, r24	; 5
		
		//SCK and MOSI as input:
		DDRB &= ~((1<<DDB3)|(1<<DDB5));
 16c:	84 b1       	in	r24, 0x04	; 4
 16e:	87 7d       	andi	r24, 0xD7	; 215
 170:	84 b9       	out	0x04, r24	; 4
		
		//MISO as output:
		DDRB |= (1<<DDB4);
 172:	84 b1       	in	r24, 0x04	; 4
 174:	80 61       	ori	r24, 0x10	; 16
 176:	84 b9       	out	0x04, r24	; 4
		
		//SLAVE_SELECT:
		SPCR &= ~(1<<MSTR);
 178:	8c b5       	in	r24, 0x2c	; 44
 17a:	8f 7e       	andi	r24, 0xEF	; 239
 17c:	8c bd       	out	0x2c, r24	; 44
	else{}
	
	//GENERAL:
	
	//DATA_ORDER:
	if(DO == 0){
 17e:	41 11       	cpse	r20, r1
 180:	04 c0       	rjmp	.+8      	; 0x18a <SPI_SETUP+0x52>
		//LSB:
		SPCR |= (1<<DORD);
 182:	8c b5       	in	r24, 0x2c	; 44
 184:	80 62       	ori	r24, 0x20	; 32
 186:	8c bd       	out	0x2c, r24	; 44
 188:	05 c0       	rjmp	.+10     	; 0x194 <SPI_SETUP+0x5c>
	}
	else if (DO == 1){
 18a:	41 30       	cpi	r20, 0x01	; 1
 18c:	19 f4       	brne	.+6      	; 0x194 <SPI_SETUP+0x5c>
		//MSB:
		SPCR &= ~(1<<DORD);
 18e:	8c b5       	in	r24, 0x2c	; 44
 190:	8f 7d       	andi	r24, 0xDF	; 223
 192:	8c bd       	out	0x2c, r24	; 44
	}
	else{}
	
	//CLOCK:Polarity and phase.
	if(MD == 0){SPCR &= ~((1<<CPOL) | (1<<CPHA));}
 194:	61 11       	cpse	r22, r1
 196:	04 c0       	rjmp	.+8      	; 0x1a0 <SPI_SETUP+0x68>
 198:	8c b5       	in	r24, 0x2c	; 44
 19a:	83 7f       	andi	r24, 0xF3	; 243
 19c:	8c bd       	out	0x2c, r24	; 44
 19e:	17 c0       	rjmp	.+46     	; 0x1ce <SPI_SETUP+0x96>
	else if (MD == 1){SPCR &= ~(1<<CPOL);SPCR |= (1<<CPHA);}
 1a0:	61 30       	cpi	r22, 0x01	; 1
 1a2:	39 f4       	brne	.+14     	; 0x1b2 <SPI_SETUP+0x7a>
 1a4:	8c b5       	in	r24, 0x2c	; 44
 1a6:	87 7f       	andi	r24, 0xF7	; 247
 1a8:	8c bd       	out	0x2c, r24	; 44
 1aa:	8c b5       	in	r24, 0x2c	; 44
 1ac:	84 60       	ori	r24, 0x04	; 4
 1ae:	8c bd       	out	0x2c, r24	; 44
 1b0:	0e c0       	rjmp	.+28     	; 0x1ce <SPI_SETUP+0x96>
	else if (MD == 2){SPCR |= (1<<CPOL);SPCR &= ~(1<<CPHA);}
 1b2:	62 30       	cpi	r22, 0x02	; 2
 1b4:	39 f4       	brne	.+14     	; 0x1c4 <SPI_SETUP+0x8c>
 1b6:	8c b5       	in	r24, 0x2c	; 44
 1b8:	88 60       	ori	r24, 0x08	; 8
 1ba:	8c bd       	out	0x2c, r24	; 44
 1bc:	8c b5       	in	r24, 0x2c	; 44
 1be:	8b 7f       	andi	r24, 0xFB	; 251
 1c0:	8c bd       	out	0x2c, r24	; 44
 1c2:	05 c0       	rjmp	.+10     	; 0x1ce <SPI_SETUP+0x96>
	else if (MD == 3){SPCR |= ((1<<CPOL) | (1<<CPHA));}
 1c4:	63 30       	cpi	r22, 0x03	; 3
 1c6:	19 f4       	brne	.+6      	; 0x1ce <SPI_SETUP+0x96>
 1c8:	8c b5       	in	r24, 0x2c	; 44
 1ca:	8c 60       	ori	r24, 0x0C	; 12
 1cc:	8c bd       	out	0x2c, r24	; 44
	else{}
	
	//CLOCK RATE: 2-128.
	// Clear clock bits first
	SPCR &= ~((1<<SPR1)|(1<<SPR0));
 1ce:	8c b5       	in	r24, 0x2c	; 44
 1d0:	8c 7f       	andi	r24, 0xFC	; 252
 1d2:	8c bd       	out	0x2c, r24	; 44
	SPSR &= ~(1<<SPI2X);
 1d4:	8d b5       	in	r24, 0x2d	; 45
 1d6:	8e 7f       	andi	r24, 0xFE	; 254
 1d8:	8d bd       	out	0x2d, r24	; 45

	if (FOSC == 2) {
 1da:	22 30       	cpi	r18, 0x02	; 2
 1dc:	21 f4       	brne	.+8      	; 0x1e6 <SPI_SETUP+0xae>
		// 2 = SPI2X=1, SPR1=0, SPR0=0
		SPSR |= (1<<SPI2X);
 1de:	8d b5       	in	r24, 0x2d	; 45
 1e0:	81 60       	ori	r24, 0x01	; 1
 1e2:	8d bd       	out	0x2d, r24	; 45
 1e4:	25 c0       	rjmp	.+74     	; 0x230 <SPI_SETUP+0xf8>
	}
	else if (FOSC == 4) {
 1e6:	24 30       	cpi	r18, 0x04	; 4
 1e8:	19 f1       	breq	.+70     	; 0x230 <SPI_SETUP+0xf8>
		// 4 = SPI2X=0, SPR1=0, SPR0=0
	}
	else if (FOSC == 8) {
 1ea:	28 30       	cpi	r18, 0x08	; 8
 1ec:	39 f4       	brne	.+14     	; 0x1fc <SPI_SETUP+0xc4>
		// 8 = SPI2X=1, SPR1=0, SPR0=1
		SPCR |= (1<<SPR0);
 1ee:	8c b5       	in	r24, 0x2c	; 44
 1f0:	81 60       	ori	r24, 0x01	; 1
 1f2:	8c bd       	out	0x2c, r24	; 44
		SPSR |= (1<<SPI2X);
 1f4:	8d b5       	in	r24, 0x2d	; 45
 1f6:	81 60       	ori	r24, 0x01	; 1
 1f8:	8d bd       	out	0x2d, r24	; 45
 1fa:	1a c0       	rjmp	.+52     	; 0x230 <SPI_SETUP+0xf8>
	}
	else if (FOSC == 16) {
 1fc:	20 31       	cpi	r18, 0x10	; 16
 1fe:	21 f4       	brne	.+8      	; 0x208 <SPI_SETUP+0xd0>
		// 16 = SPI2X=0, SPR1=0, SPR0=1
		SPCR |= (1<<SPR0);
 200:	8c b5       	in	r24, 0x2c	; 44
 202:	81 60       	ori	r24, 0x01	; 1
 204:	8c bd       	out	0x2c, r24	; 44
 206:	14 c0       	rjmp	.+40     	; 0x230 <SPI_SETUP+0xf8>
	}
	else if (FOSC == 32) {
 208:	20 32       	cpi	r18, 0x20	; 32
 20a:	39 f4       	brne	.+14     	; 0x21a <SPI_SETUP+0xe2>
		// 32 = SPI2X=1, SPR1=1, SPR0=0
		SPCR |= (1<<SPR1);
 20c:	8c b5       	in	r24, 0x2c	; 44
 20e:	82 60       	ori	r24, 0x02	; 2
 210:	8c bd       	out	0x2c, r24	; 44
		SPSR |= (1<<SPI2X);
 212:	8d b5       	in	r24, 0x2d	; 45
 214:	81 60       	ori	r24, 0x01	; 1
 216:	8d bd       	out	0x2d, r24	; 45
 218:	0b c0       	rjmp	.+22     	; 0x230 <SPI_SETUP+0xf8>
	}
	else if (FOSC == 64) {
 21a:	20 34       	cpi	r18, 0x40	; 64
 21c:	21 f4       	brne	.+8      	; 0x226 <SPI_SETUP+0xee>
		// 64 = SPI2X=0, SPR1=1, SPR0=0
		SPCR |= (1<<SPR1);
 21e:	8c b5       	in	r24, 0x2c	; 44
 220:	82 60       	ori	r24, 0x02	; 2
 222:	8c bd       	out	0x2c, r24	; 44
 224:	05 c0       	rjmp	.+10     	; 0x230 <SPI_SETUP+0xf8>
	}
	else if (FOSC == 128) {
 226:	20 38       	cpi	r18, 0x80	; 128
 228:	19 f4       	brne	.+6      	; 0x230 <SPI_SETUP+0xf8>
		// 128 = SPI2X=0, SPR1=1, SPR0=1
		SPCR |= (1<<SPR1) | (1<<SPR0);
 22a:	8c b5       	in	r24, 0x2c	; 44
 22c:	83 60       	ori	r24, 0x03	; 3
 22e:	8c bd       	out	0x2c, r24	; 44
		//4 doble speed as standar:
		// 4 = SPI2X=0, SPR1=0, SPR0=0
	}
	
	//ENABLE_SPI:
	SPCR |= (1<<SPE);
 230:	8c b5       	in	r24, 0x2c	; 44
 232:	80 64       	ori	r24, 0x40	; 64
 234:	8c bd       	out	0x2c, r24	; 44
 236:	08 95       	ret

00000238 <AS_USART>:
uint8_t CR_02 = 0xFF;

//GLOBAL:

//MODE: Asynchronous -> BR(Baud_rate), DBL(Doble_speed).
void AS_USART(uint32_t BR, uint8_t DBL, uint8_t TXE, uint8_t RXE, uint8_t STB, uint8_t CS){
 238:	cf 92       	push	r12
 23a:	ef 92       	push	r14
 23c:	0f 93       	push	r16
 23e:	1f 93       	push	r17
 240:	cf 93       	push	r28
 242:	df 93       	push	r29
 244:	d4 2f       	mov	r29, r20
 246:	12 2f       	mov	r17, r18
 248:	cc 2d       	mov	r28, r12
	//CLEAR:
	UCSR0A &= ~(1 << U2X0);  // Clear double speed
 24a:	e0 ec       	ldi	r30, 0xC0	; 192
 24c:	f0 e0       	ldi	r31, 0x00	; 0
 24e:	20 81       	ld	r18, Z
 250:	2d 7f       	andi	r18, 0xFD	; 253
 252:	20 83       	st	Z, r18
	UCSR0B = 0;
 254:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
	UCSR0C = 0;
 258:	10 92 c2 00 	sts	0x00C2, r1	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
	
	uint32_t TMP = 0x0000;
	
	if(DBL == 1){
 25c:	41 30       	cpi	r20, 0x01	; 1
 25e:	e1 f4       	brne	.+56     	; 0x298 <AS_USART+0x60>
		TMP = ((1000000/(8*BR)) - 1);
 260:	dc 01       	movw	r26, r24
 262:	cb 01       	movw	r24, r22
 264:	88 0f       	add	r24, r24
 266:	99 1f       	adc	r25, r25
 268:	aa 1f       	adc	r26, r26
 26a:	bb 1f       	adc	r27, r27
 26c:	88 0f       	add	r24, r24
 26e:	99 1f       	adc	r25, r25
 270:	aa 1f       	adc	r26, r26
 272:	bb 1f       	adc	r27, r27
 274:	9c 01       	movw	r18, r24
 276:	ad 01       	movw	r20, r26
 278:	22 0f       	add	r18, r18
 27a:	33 1f       	adc	r19, r19
 27c:	44 1f       	adc	r20, r20
 27e:	55 1f       	adc	r21, r21
 280:	60 e4       	ldi	r22, 0x40	; 64
 282:	72 e4       	ldi	r23, 0x42	; 66
 284:	8f e0       	ldi	r24, 0x0F	; 15
 286:	90 e0       	ldi	r25, 0x00	; 0
 288:	0e 94 e5 01 	call	0x3ca	; 0x3ca <__udivmodsi4>
 28c:	da 01       	movw	r26, r20
 28e:	c9 01       	movw	r24, r18
 290:	01 97       	sbiw	r24, 0x01	; 1
 292:	a1 09       	sbc	r26, r1
 294:	b1 09       	sbc	r27, r1
 296:	25 c0       	rjmp	.+74     	; 0x2e2 <AS_USART+0xaa>

	}
	else if (DBL == 0){
 298:	41 11       	cpse	r20, r1
 29a:	20 c0       	rjmp	.+64     	; 0x2dc <AS_USART+0xa4>
		TMP = ((1000000/(16*BR)) - 1);
 29c:	dc 01       	movw	r26, r24
 29e:	cb 01       	movw	r24, r22
 2a0:	88 0f       	add	r24, r24
 2a2:	99 1f       	adc	r25, r25
 2a4:	aa 1f       	adc	r26, r26
 2a6:	bb 1f       	adc	r27, r27
 2a8:	88 0f       	add	r24, r24
 2aa:	99 1f       	adc	r25, r25
 2ac:	aa 1f       	adc	r26, r26
 2ae:	bb 1f       	adc	r27, r27
 2b0:	9c 01       	movw	r18, r24
 2b2:	ad 01       	movw	r20, r26
 2b4:	22 0f       	add	r18, r18
 2b6:	33 1f       	adc	r19, r19
 2b8:	44 1f       	adc	r20, r20
 2ba:	55 1f       	adc	r21, r21
 2bc:	22 0f       	add	r18, r18
 2be:	33 1f       	adc	r19, r19
 2c0:	44 1f       	adc	r20, r20
 2c2:	55 1f       	adc	r21, r21
 2c4:	60 e4       	ldi	r22, 0x40	; 64
 2c6:	72 e4       	ldi	r23, 0x42	; 66
 2c8:	8f e0       	ldi	r24, 0x0F	; 15
 2ca:	90 e0       	ldi	r25, 0x00	; 0
 2cc:	0e 94 e5 01 	call	0x3ca	; 0x3ca <__udivmodsi4>
 2d0:	da 01       	movw	r26, r20
 2d2:	c9 01       	movw	r24, r18
 2d4:	01 97       	sbiw	r24, 0x01	; 1
 2d6:	a1 09       	sbc	r26, r1
 2d8:	b1 09       	sbc	r27, r1
 2da:	03 c0       	rjmp	.+6      	; 0x2e2 <AS_USART+0xaa>
	//CLEAR:
	UCSR0A &= ~(1 << U2X0);  // Clear double speed
	UCSR0B = 0;
	UCSR0C = 0;
	
	uint32_t TMP = 0x0000;
 2dc:	80 e0       	ldi	r24, 0x00	; 0
 2de:	90 e0       	ldi	r25, 0x00	; 0
 2e0:	dc 01       	movw	r26, r24
	else if (DBL == 0){
		TMP = ((1000000/(16*BR)) - 1);
	}
	
	//BR:
	UBRR0L = ((uint8_t)TMP);
 2e2:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
	UBRR0H = (TMP >> 8);
 2e6:	89 2f       	mov	r24, r25
 2e8:	9a 2f       	mov	r25, r26
 2ea:	ab 2f       	mov	r26, r27
 2ec:	bb 27       	eor	r27, r27
 2ee:	80 93 c5 00 	sts	0x00C5, r24	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
	
	//Doble_speed:
	if (DBL == 1){
 2f2:	d1 30       	cpi	r29, 0x01	; 1
 2f4:	29 f4       	brne	.+10     	; 0x300 <AS_USART+0xc8>
		UCSR0A |= (1<< U2X0);
 2f6:	e0 ec       	ldi	r30, 0xC0	; 192
 2f8:	f0 e0       	ldi	r31, 0x00	; 0
 2fa:	80 81       	ld	r24, Z
 2fc:	82 60       	ori	r24, 0x02	; 2
 2fe:	80 83       	st	Z, r24
	}
	else {}
	
	//Transmitter_Receiver:
	if(TXE == 1){
 300:	11 30       	cpi	r17, 0x01	; 1
 302:	29 f4       	brne	.+10     	; 0x30e <AS_USART+0xd6>
		UCSR0B |= (1 << TXEN0);
 304:	e1 ec       	ldi	r30, 0xC1	; 193
 306:	f0 e0       	ldi	r31, 0x00	; 0
 308:	80 81       	ld	r24, Z
 30a:	88 60       	ori	r24, 0x08	; 8
 30c:	80 83       	st	Z, r24
	}
	else {}
	
	if(RXE == 1){
 30e:	01 30       	cpi	r16, 0x01	; 1
 310:	29 f4       	brne	.+10     	; 0x31c <AS_USART+0xe4>
		UCSR0B |= (1 << RXEN0);
 312:	e1 ec       	ldi	r30, 0xC1	; 193
 314:	f0 e0       	ldi	r31, 0x00	; 0
 316:	80 81       	ld	r24, Z
 318:	80 61       	ori	r24, 0x10	; 16
 31a:	80 83       	st	Z, r24
	}
	else{}
	
	//STOP_BIT: 1 or 2.
	if (STB == 1){
 31c:	81 e0       	ldi	r24, 0x01	; 1
 31e:	e8 12       	cpse	r14, r24
 320:	06 c0       	rjmp	.+12     	; 0x32e <AS_USART+0xf6>
		UCSR0C &= ~(1 << USBS0);
 322:	e2 ec       	ldi	r30, 0xC2	; 194
 324:	f0 e0       	ldi	r31, 0x00	; 0
 326:	80 81       	ld	r24, Z
 328:	87 7f       	andi	r24, 0xF7	; 247
 32a:	80 83       	st	Z, r24
 32c:	0e c0       	rjmp	.+28     	; 0x34a <AS_USART+0x112>
	}
	else if(STB == 2){
 32e:	82 e0       	ldi	r24, 0x02	; 2
 330:	e8 12       	cpse	r14, r24
 332:	06 c0       	rjmp	.+12     	; 0x340 <AS_USART+0x108>
		UCSR0C |= (1<<USBS0);
 334:	e2 ec       	ldi	r30, 0xC2	; 194
 336:	f0 e0       	ldi	r31, 0x00	; 0
 338:	80 81       	ld	r24, Z
 33a:	88 60       	ori	r24, 0x08	; 8
 33c:	80 83       	st	Z, r24
 33e:	05 c0       	rjmp	.+10     	; 0x34a <AS_USART+0x112>
	}
	else {
		UCSR0C &= ~(1 << USBS0);
 340:	e2 ec       	ldi	r30, 0xC2	; 194
 342:	f0 e0       	ldi	r31, 0x00	; 0
 344:	80 81       	ld	r24, Z
 346:	87 7f       	andi	r24, 0xF7	; 247
 348:	80 83       	st	Z, r24
	}
	
	//CLEAR:
	UCSR0B &= ~(1 << UCSZ02);
 34a:	e1 ec       	ldi	r30, 0xC1	; 193
 34c:	f0 e0       	ldi	r31, 0x00	; 0
 34e:	80 81       	ld	r24, Z
 350:	8b 7f       	andi	r24, 0xFB	; 251
 352:	80 83       	st	Z, r24
	UCSR0C &= ~((1 << UCSZ00) | (1 << UCSZ01));
 354:	e2 ec       	ldi	r30, 0xC2	; 194
 356:	f0 e0       	ldi	r31, 0x00	; 0
 358:	80 81       	ld	r24, Z
 35a:	89 7f       	andi	r24, 0xF9	; 249
 35c:	80 83       	st	Z, r24
	
	//Character size: 8-bits default.
	if(CS == 5){}
 35e:	c5 30       	cpi	r28, 0x05	; 5
 360:	41 f1       	breq	.+80     	; 0x3b2 <AS_USART+0x17a>
	else if (CS == 6){
 362:	c6 30       	cpi	r28, 0x06	; 6
 364:	21 f4       	brne	.+8      	; 0x36e <AS_USART+0x136>
		UCSR0C |= (1<<UCSZ00);
 366:	80 81       	ld	r24, Z
 368:	82 60       	ori	r24, 0x02	; 2
 36a:	80 83       	st	Z, r24
 36c:	22 c0       	rjmp	.+68     	; 0x3b2 <AS_USART+0x17a>
	}
	else if (CS == 7){
 36e:	c7 30       	cpi	r28, 0x07	; 7
 370:	31 f4       	brne	.+12     	; 0x37e <AS_USART+0x146>
		UCSR0C |= (1<<UCSZ01);
 372:	e2 ec       	ldi	r30, 0xC2	; 194
 374:	f0 e0       	ldi	r31, 0x00	; 0
 376:	80 81       	ld	r24, Z
 378:	84 60       	ori	r24, 0x04	; 4
 37a:	80 83       	st	Z, r24
 37c:	1a c0       	rjmp	.+52     	; 0x3b2 <AS_USART+0x17a>
		
	}
	else if (CS == 8){
 37e:	c8 30       	cpi	r28, 0x08	; 8
 380:	31 f4       	brne	.+12     	; 0x38e <AS_USART+0x156>
		UCSR0C |= (1<<UCSZ00) | (1<<UCSZ01);
 382:	e2 ec       	ldi	r30, 0xC2	; 194
 384:	f0 e0       	ldi	r31, 0x00	; 0
 386:	80 81       	ld	r24, Z
 388:	86 60       	ori	r24, 0x06	; 6
 38a:	80 83       	st	Z, r24
 38c:	12 c0       	rjmp	.+36     	; 0x3b2 <AS_USART+0x17a>
	}
	
	else if (CS == 9){
 38e:	c9 30       	cpi	r28, 0x09	; 9
 390:	59 f4       	brne	.+22     	; 0x3a8 <AS_USART+0x170>
		UCSR0B |= (1<<UCSZ02);
 392:	e1 ec       	ldi	r30, 0xC1	; 193
 394:	f0 e0       	ldi	r31, 0x00	; 0
 396:	80 81       	ld	r24, Z
 398:	84 60       	ori	r24, 0x04	; 4
 39a:	80 83       	st	Z, r24
		UCSR0C |= (1<<UCSZ00) | (1<<UCSZ01);
 39c:	e2 ec       	ldi	r30, 0xC2	; 194
 39e:	f0 e0       	ldi	r31, 0x00	; 0
 3a0:	80 81       	ld	r24, Z
 3a2:	86 60       	ori	r24, 0x06	; 6
 3a4:	80 83       	st	Z, r24
 3a6:	05 c0       	rjmp	.+10     	; 0x3b2 <AS_USART+0x17a>
	}
	else {
		UCSR0C |= (1<<UCSZ00) | (1<<UCSZ01);
 3a8:	e2 ec       	ldi	r30, 0xC2	; 194
 3aa:	f0 e0       	ldi	r31, 0x00	; 0
 3ac:	80 81       	ld	r24, Z
 3ae:	86 60       	ori	r24, 0x06	; 6
 3b0:	80 83       	st	Z, r24
	}
	
	//RX_ISR: ENABLE.
	UCSR0B |= (1 << RXCIE0);
 3b2:	e1 ec       	ldi	r30, 0xC1	; 193
 3b4:	f0 e0       	ldi	r31, 0x00	; 0
 3b6:	80 81       	ld	r24, Z
 3b8:	80 68       	ori	r24, 0x80	; 128
 3ba:	80 83       	st	Z, r24

	
	
}
 3bc:	df 91       	pop	r29
 3be:	cf 91       	pop	r28
 3c0:	1f 91       	pop	r17
 3c2:	0f 91       	pop	r16
 3c4:	ef 90       	pop	r14
 3c6:	cf 90       	pop	r12
 3c8:	08 95       	ret

000003ca <__udivmodsi4>:
 3ca:	a1 e2       	ldi	r26, 0x21	; 33
 3cc:	1a 2e       	mov	r1, r26
 3ce:	aa 1b       	sub	r26, r26
 3d0:	bb 1b       	sub	r27, r27
 3d2:	fd 01       	movw	r30, r26
 3d4:	0d c0       	rjmp	.+26     	; 0x3f0 <__udivmodsi4_ep>

000003d6 <__udivmodsi4_loop>:
 3d6:	aa 1f       	adc	r26, r26
 3d8:	bb 1f       	adc	r27, r27
 3da:	ee 1f       	adc	r30, r30
 3dc:	ff 1f       	adc	r31, r31
 3de:	a2 17       	cp	r26, r18
 3e0:	b3 07       	cpc	r27, r19
 3e2:	e4 07       	cpc	r30, r20
 3e4:	f5 07       	cpc	r31, r21
 3e6:	20 f0       	brcs	.+8      	; 0x3f0 <__udivmodsi4_ep>
 3e8:	a2 1b       	sub	r26, r18
 3ea:	b3 0b       	sbc	r27, r19
 3ec:	e4 0b       	sbc	r30, r20
 3ee:	f5 0b       	sbc	r31, r21

000003f0 <__udivmodsi4_ep>:
 3f0:	66 1f       	adc	r22, r22
 3f2:	77 1f       	adc	r23, r23
 3f4:	88 1f       	adc	r24, r24
 3f6:	99 1f       	adc	r25, r25
 3f8:	1a 94       	dec	r1
 3fa:	69 f7       	brne	.-38     	; 0x3d6 <__udivmodsi4_loop>
 3fc:	60 95       	com	r22
 3fe:	70 95       	com	r23
 400:	80 95       	com	r24
 402:	90 95       	com	r25
 404:	9b 01       	movw	r18, r22
 406:	ac 01       	movw	r20, r24
 408:	bd 01       	movw	r22, r26
 40a:	cf 01       	movw	r24, r30
 40c:	08 95       	ret

0000040e <_exit>:
 40e:	f8 94       	cli

00000410 <__stop_program>:
 410:	ff cf       	rjmp	.-2      	; 0x410 <__stop_program>
