#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 14 12:39:48 2022
# Process ID: 1030339
# Current directory: /home/anubhav/xilinx_projects
# Command line: vivado
# Log file: /home/anubhav/xilinx_projects/vivado.log
# Journal file: /home/anubhav/xilinx_projects/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_project
open_project /home/anubhav/xilinx_projects/nnv3/nn_v3/nn_v3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/anubhav/xilinx_projects/nnv3/nn_v3/nn_v3.srcs/sources_1/bd/nn/nn.bd}
Reading block design file </home/anubhav/xilinx_projects/nnv3/nn_v3/nn_v3.srcs/sources_1/bd/nn/nn.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:hls:InputLayer:1.0 - InputLayer_0
Adding component instance block -- xilinx.com:hls:fcc_combined:1.0 - fcc_combined_0
Adding component instance block -- xilinx.com:hls:conv_combined:1.0 - conv_combined_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - conv_dy
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_y
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - conv_y
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_dx
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_x
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:relu_combined:1.0 - relu_combined_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu_y
Adding component instance block -- xilinx.com:hls:OutputLayer:1.0 - OutputLayer_0
Successfully read diagram <nn> from block design file </home/anubhav/xilinx_projects/nnv3/nn_v3/nn_v3.srcs/sources_1/bd/nn/nn.bd>
startgroup
set_property location {0 -185 656} [get_bd_cells conv_combined_0]
set_property location {3 645 766} [get_bd_cells processing_system7_0]
set_property location {2 295 1046} [get_bd_cells conv_y]
set_property location {2 295 356} [get_bd_cells fcc_x]
set_property location {2 295 236} [get_bd_cells fcc_y]
set_property location {2 295 1406} [get_bd_cells relu_y]
set_property location {1 -105 476} [get_bd_cells InputLayer_0]
set_property location {1 -85 296} [get_bd_cells fcc_combined_0]
set_property location {2 345 476} [get_bd_cells fcc_dx]
set_property location {2 345 116} [get_bd_cells fcc_dy]
set_property location {1 -45 1196} [get_bd_cells relu_combined_0]
set_property location {2 375 1166} [get_bd_cells conv_dy]
set_property location {0.5 -925 1366} [get_bd_cells rst_ps7_0_100M]
set_property location {2 25 1026} [get_bd_cells OutputLayer_0]
set_property location {1 -445 1106} [get_bd_cells ps7_0_axi_periph]
set_property location {2 375 1286} [get_bd_cells relu_dy]
set_property location {2 375 756} [get_bd_cells axi_mem_intercon]
endgroup
write_bd_tcl -force /home/anubhav/Desktop/nn.tcl
INFO: [BD 5-148] Tcl file written out </home/anubhav/Desktop/nn.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Sat May 14 12:44:34 2022...
