{"result": {"query": ":facetid:toc:\"db/conf/iccd/iccd2017.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "182.13"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "111", "@dc": "111", "@oc": "111", "@id": "40443465", "text": ":facetid:toc:db/conf/iccd/iccd2017.bht"}}, "hits": {"@total": "111", "@computed": "111", "@sent": "111", "@first": "0", "hit": [{"@score": "1", "@id": "2551848", "info": {"authors": {"author": [{"@pid": "207/7238", "text": "Armin Haj Aboutalebi"}, {"@pid": "28/273", "text": "Lide Duan"}]}, "title": "RAPS: Restore-Aware Policy Selection for STT-MRAM-Based Main Memory under Read Disturbance.", "venue": "ICCD", "pages": "625-632", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AboutalebiD17", "doi": "10.1109/ICCD.2017.110", "ee": "https://doi.org/10.1109/ICCD.2017.110", "url": "https://dblp.org/rec/conf/iccd/AboutalebiD17"}, "url": "URL#2551848"}, {"@score": "1", "@id": "2551849", "info": {"authors": {"author": [{"@pid": "209/9049", "text": "Alif Ahmed"}, {"@pid": "m/PrabhatMishra", "text": "Prabhat Mishra 0001"}]}, "title": "QUEBS: Qualifying Event Based Search in Concolic Testing for Validation of RTL Models.", "venue": "ICCD", "pages": "185-192", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AhmedM17", "doi": "10.1109/ICCD.2017.36", "ee": "https://doi.org/10.1109/ICCD.2017.36", "url": "https://dblp.org/rec/conf/iccd/AhmedM17"}, "url": "URL#2551849"}, {"@score": "1", "@id": "2551850", "info": {"authors": {"author": [{"@pid": "200/0273", "text": "Qutaiba Alasad"}, {"@pid": "05/9468", "text": "Jiann-Shiun Yuan"}]}, "title": "Logic Obfuscation against IC Reverse Engineering Attacks Using PLGs.", "venue": "ICCD", "pages": "341-344", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AlasadY17", "doi": "10.1109/ICCD.2017.59", "ee": "https://doi.org/10.1109/ICCD.2017.59", "url": "https://dblp.org/rec/conf/iccd/AlasadY17"}, "url": "URL#2551850"}, {"@score": "1", "@id": "2551851", "info": {"authors": {"author": [{"@pid": "204/3325", "text": "Janibul Bashir"}, {"@pid": "s/SmrutiRSarangi", "text": "Smruti R. Sarangi"}]}, "title": "NUPLet: A Photonic Based Multi-Chip NUCA Architecture.", "venue": "ICCD", "pages": "617-624", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BashirS17", "doi": "10.1109/ICCD.2017.109", "ee": "https://doi.org/10.1109/ICCD.2017.109", "url": "https://dblp.org/rec/conf/iccd/BashirS17"}, "url": "URL#2551851"}, {"@score": "1", "@id": "2551852", "info": {"authors": {"author": [{"@pid": "58/8165", "text": "Ramon Bertran"}, {"@pid": "21/4612", "text": "Pradip Bose"}, {"@pid": "30/135", "text": "David M. Brooks"}, {"@pid": "90/995", "text": "Jeff Burns"}, {"@pid": "18/2863", "text": "Alper Buyuktosunoglu"}, {"@pid": "29/11469", "text": "Nandhini Chandramoorthy"}, {"@pid": "87/3102", "text": "Eric Cheng"}, {"@pid": "160/5478", "text": "Martin Cochet"}, {"@pid": "145/7549", "text": "Schuyler Eldridge"}, {"@pid": "73/1093", "text": "Daniel Friedman"}, {"@pid": "73/5886", "text": "Hans M. Jacobson"}, {"@pid": "42/5976", "text": "Rajiv V. Joshi"}, {"@pid": "30/4561", "text": "Subhasish Mitra"}, {"@pid": "91/5357", "text": "Robert K. Montoye"}, {"@pid": "46/7955", "text": "Arun Paidimarri"}, {"@pid": "209/9027", "text": "Pritish Parida"}, {"@pid": "s/KevinSkadron", "text": "Kevin Skadron"}, {"@pid": "s/MirceaRStan", "text": "Mircea Stan"}, {"@pid": "13/3711", "text": "Karthik Swaminathan"}, {"@pid": "58/8756", "text": "Augusto Vega"}, {"@pid": "48/11468", "text": "Swagath Venkataramani"}, {"@pid": "63/9803", "text": "Christos Vezyrtzis"}, {"@pid": "21/5583", "text": "Gu-Yeon Wei"}, {"@pid": "90/3715", "text": "John-David Wellman"}, {"@pid": "90/281", "text": "Matthew M. Ziegler"}]}, "title": "Very Low Voltage (VLV) Design.", "venue": "ICCD", "pages": "601-604", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BertranBBBBCCCE17", "doi": "10.1109/ICCD.2017.105", "ee": "https://doi.org/10.1109/ICCD.2017.105", "url": "https://dblp.org/rec/conf/iccd/BertranBBBBCCCE17"}, "url": "URL#2551852"}, {"@score": "1", "@id": "2551853", "info": {"authors": {"author": [{"@pid": "40/6407", "text": "Michaela Blott"}, {"@pid": "86/4269", "text": "Thomas B. Preu\u00dfer"}, {"@pid": "140/2391", "text": "Nicholas J. Fraser"}, {"@pid": "41/10696", "text": "Giulio Gambardella"}, {"@pid": "165/7427", "text": "Kenneth O&apos;Brien"}, {"@pid": "155/4392", "text": "Yaman Umuroglu"}, {"@pid": "l/MiriamLeeser", "text": "Miriam Leeser"}]}, "title": "Scaling Neural Network Performance through Customized Hardware Architectures on Reconfigurable Logic.", "venue": "ICCD", "pages": "419-422", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BlottPFGOUL17", "doi": "10.1109/ICCD.2017.73", "ee": "https://doi.org/10.1109/ICCD.2017.73", "url": "https://dblp.org/rec/conf/iccd/BlottPFGOUL17"}, "url": "URL#2551853"}, {"@score": "1", "@id": "2551854", "info": {"authors": {"author": [{"@pid": "185/5783", "text": "Ruizhe Cai"}, {"@pid": "185/5754", "text": "Ao Ren"}, {"@pid": "198/9638", "text": "Luhao Wang"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}, {"@pid": "45/7737", "text": "Yanzhi Wang"}]}, "title": "Hardware Acceleration of Bayesian Neural Networks Using RAM Based Linear Feedback Gaussian Random Number Generators.", "venue": "ICCD", "pages": "289-296", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/CaiRWPW17", "doi": "10.1109/ICCD.2017.51", "ee": "https://doi.org/10.1109/ICCD.2017.51", "url": "https://dblp.org/rec/conf/iccd/CaiRWPW17"}, "url": "URL#2551854"}, {"@score": "1", "@id": "2551855", "info": {"authors": {"author": [{"@pid": "180/6757", "text": "Yuting Cao"}, {"@pid": "31/6916-1", "text": "Hao Zheng 0001"}, {"@pid": "207/6567", "text": "Hernan M. Palombo"}, {"@pid": "61/14", "text": "Sandip Ray"}, {"@pid": "51/2890-6", "text": "Jin Yang 0006"}]}, "title": "A Post-Silicon Trace Analysis Approach for System-on-Chip Protocol Debug.", "venue": "ICCD", "pages": "177-184", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/CaoZPRY17", "doi": "10.1109/ICCD.2017.35", "ee": "https://doi.org/10.1109/ICCD.2017.35", "url": "https://dblp.org/rec/conf/iccd/CaoZPRY17"}, "url": "URL#2551855"}, {"@score": "1", "@id": "2551856", "info": {"authors": {"author": [{"@pid": "116/4403-1", "text": "Abhishek Chakraborty 0001"}, {"@pid": "40/2246", "text": "Yang Xie"}, {"@pid": "83/1695", "text": "Ankur Srivastava 0001"}]}, "title": "Template Attack Based Deobfuscation of Integrated Circuits.", "venue": "ICCD", "pages": "41-44", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChakrabortyXS17", "doi": "10.1109/ICCD.2017.15", "ee": "https://doi.org/10.1109/ICCD.2017.15", "url": "https://dblp.org/rec/conf/iccd/ChakrabortyXS17"}, "url": "URL#2551856"}, {"@score": "1", "@id": "2551857", "info": {"authors": {"author": [{"@pid": "99/8324", "text": "Tuck-Boon Chan"}, {"@pid": "129/7682", "text": "Wei-Ting Jonas Chan"}, {"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}]}, "title": "ILP-Based Identification of Redundant Logic Insertions for Opportunistic Yield Improvement during Early Process Learning.", "venue": "ICCD", "pages": "269-272", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChanCK17", "doi": "10.1109/ICCD.2017.48", "ee": "https://doi.org/10.1109/ICCD.2017.48", "url": "https://dblp.org/rec/conf/iccd/ChanCK17"}, "url": "URL#2551857"}, {"@score": "1", "@id": "2551858", "info": {"authors": {"author": [{"@pid": "90/7625", "text": "Xiaoliang Chen"}, {"@pid": "73/816", "text": "Ahmed M. Eltawil"}, {"@pid": "19/5115", "text": "Fadi J. Kurdahi"}]}, "title": "Low Latency Approximate Adder for Highly Correlated Input Streams.", "venue": "ICCD", "pages": "121-124", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChenEK17", "doi": "10.1109/ICCD.2017.26", "ee": "https://doi.org/10.1109/ICCD.2017.26", "url": "https://dblp.org/rec/conf/iccd/ChenEK17"}, "url": "URL#2551858"}, {"@score": "1", "@id": "2551859", "info": {"authors": {"author": [{"@pid": "27/4364", "text": "Jing Chen"}, {"@pid": "207/7109", "text": "Xue Liu"}]}, "title": "A High-Performance Deeply Pipelined Architecture for Elementary Transcendental Function Evaluation.", "venue": "ICCD", "pages": "209-216", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChenL17", "doi": "10.1109/ICCD.2017.39", "ee": "https://doi.org/10.1109/ICCD.2017.39", "url": "https://dblp.org/rec/conf/iccd/ChenL17"}, "url": "URL#2551859"}, {"@score": "1", "@id": "2551860", "info": {"authors": {"author": [{"@pid": "122/1230", "text": "Huili Chen"}, {"@pid": "93/9978", "text": "Seetal Potluri"}, {"@pid": "k/FarinazKoushanfar", "text": "Farinaz Koushanfar"}]}, "title": "BioChipWork: Reverse Engineering of Microfluidic Biochips.", "venue": "ICCD", "pages": "9-16", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChenPK17", "doi": "10.1109/ICCD.2017.11", "ee": "https://doi.org/10.1109/ICCD.2017.11", "url": "https://dblp.org/rec/conf/iccd/ChenPK17"}, "url": "URL#2551860"}, {"@score": "1", "@id": "2551861", "info": {"authors": {"author": [{"@pid": "87/3102", "text": "Eric Cheng"}, {"@pid": "a/JacobAAbraham", "text": "Jacob A. Abraham"}, {"@pid": "21/4612", "text": "Pradip Bose"}, {"@pid": "18/2863", "text": "Alper Buyuktosunoglu"}, {"@pid": "163/3574", "text": "Keith A. Campbell"}, {"@pid": "37/1234", "text": "Deming Chen"}, {"@pid": "38/4501", "text": "Chen-Yong Cher"}, {"@pid": "70/3243", "text": "Hyungmin Cho"}, {"@pid": "237/1260", "text": "Binh Q. Le"}, {"@pid": "67/2391", "text": "Klas Lilja"}, {"@pid": "02/4968", "text": "Shahrzad Mirkhani"}, {"@pid": "s/KevinSkadron", "text": "Kevin Skadron"}, {"@pid": "s/MirceaRStan", "text": "Mircea Stan"}, {"@pid": "124/2029", "text": "Lukasz G. Szafaryn"}, {"@pid": "63/9803", "text": "Christos Vezyrtzis"}, {"@pid": "30/4561", "text": "Subhasish Mitra"}]}, "title": "Cross-Layer Resilience in Low-Voltage Digital Systems: Key Insights.", "venue": "ICCD", "pages": "593-596", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChengABBCCCCLLM17", "doi": "10.1109/ICCD.2017.103", "ee": "https://doi.org/10.1109/ICCD.2017.103", "url": "https://dblp.org/rec/conf/iccd/ChengABBCCCCLLM17"}, "url": "URL#2551861"}, {"@score": "1", "@id": "2551862", "info": {"authors": {"author": [{"@pid": "209/9024", "text": "Chia-Yuan Cheng"}, {"@pid": "99/2239", "text": "Shi-Yu Huang"}, {"@pid": "25/3970", "text": "Ding-Ming Kwai"}, {"@pid": "33/7043", "text": "Yung-Fa Chou"}]}, "title": "DLL-Assisted Clock Synchronization Method for Multi-Die ICs.", "venue": "ICCD", "pages": "473-476", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChengHKC17", "doi": "10.1109/ICCD.2017.83", "ee": "https://doi.org/10.1109/ICCD.2017.83", "url": "https://dblp.org/rec/conf/iccd/ChengHKC17"}, "url": "URL#2551862"}, {"@score": "1", "@id": "2551863", "info": {"authors": {"author": [{"@pid": "87/316", "text": "Wonil Choi"}, {"@pid": "115/6279", "text": "Myoungsoo Jung"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "d/ChitaRDas", "text": "Chita R. Das"}]}, "title": "A Scale-Out Enterprise Storage Architecture.", "venue": "ICCD", "pages": "549-556", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChoiJKD17", "doi": "10.1109/ICCD.2017.96", "ee": "https://doi.org/10.1109/ICCD.2017.96", "url": "https://dblp.org/rec/conf/iccd/ChoiJKD17"}, "url": "URL#2551863"}, {"@score": "1", "@id": "2551864", "info": {"authors": {"author": [{"@pid": "151/4562", "text": "Aditya Dalakoti"}, {"@pid": "79/2593", "text": "Merritt Miller"}, {"@pid": "81/5541", "text": "Forrest Brewer"}]}, "title": "Pulse Ring Oscillator Tuning via Pulse Dynamics.", "venue": "ICCD", "pages": "469-472", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/DalakotiMB17", "doi": "10.1109/ICCD.2017.82", "ee": "https://doi.org/10.1109/ICCD.2017.82", "url": "https://dblp.org/rec/conf/iccd/DalakotiMB17"}, "url": "URL#2551864"}, {"@score": "1", "@id": "2551865", "info": {"authors": {"author": [{"@pid": "31/6808", "text": "Sourav Das"}, {"@pid": "33/8355", "text": "Janardhan Rao Doppa"}, {"@pid": "17/7010", "text": "Partha Pratim Pande"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}]}, "title": "Monolithic 3D-Enabled High Performance and Energy Efficient Network-on-Chip.", "venue": "ICCD", "pages": "233-240", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/DasDPC17", "doi": "10.1109/ICCD.2017.43", "ee": "https://doi.org/10.1109/ICCD.2017.43", "url": "https://dblp.org/rec/conf/iccd/DasDPC17"}, "url": "URL#2551865"}, {"@score": "1", "@id": "2551866", "info": {"authors": {"author": [{"@pid": "40/5262", "text": "Abhishek Das"}, {"@pid": "69/6648", "text": "Nur A. Touba"}]}, "title": "Limited Magnitude Error Correction Using OLS Codes for Memories with Multilevel Cells.", "venue": "ICCD", "pages": "391-394", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/DasT17", "doi": "10.1109/ICCD.2017.67", "ee": "https://doi.org/10.1109/ICCD.2017.67", "url": "https://dblp.org/rec/conf/iccd/DasT17"}, "url": "URL#2551866"}, {"@score": "1", "@id": "2551867", "info": {"authors": {"author": [{"@pid": "75/9639", "text": "Benedikt Dietrich"}, {"@pid": "167/4275", "text": "Nadja Peters"}, {"@pid": "27/366", "text": "Sangyoung Park"}, {"@pid": "c/SamarjitChakraborty", "text": "Samarjit Chakraborty"}]}, "title": "Estimating the Limits of CPU Power Management for Mobile Games.", "venue": "ICCD", "pages": "1-8", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/DietrichPPC17", "doi": "10.1109/ICCD.2017.10", "ee": "https://doi.org/10.1109/ICCD.2017.10", "url": "https://dblp.org/rec/conf/iccd/DietrichPPC17"}, "url": "URL#2551867"}, {"@score": "1", "@id": "2551868", "info": {"authors": {"author": [{"@pid": "209/9030", "text": "Andrew J. Douglass"}, {"@pid": "15/884", "text": "Sunil P. Khatri"}]}, "title": "Fast, Ring-Based Design of 3D Stacked DRAM.", "venue": "ICCD", "pages": "665-672", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/DouglassK17", "doi": "10.1109/ICCD.2017.116", "ee": "https://doi.org/10.1109/ICCD.2017.116", "url": "https://dblp.org/rec/conf/iccd/DouglassK17"}, "url": "URL#2551868"}, {"@score": "1", "@id": "2551869", "info": {"authors": {"author": [{"@pid": "173/8972", "text": "Mourad Dridi"}, {"@pid": "56/4743", "text": "St\u00e9phane Rubini"}, {"@pid": "36/5296", "text": "Mounir Lallali"}, {"@pid": "89/8883", "text": "Martha Johanna Sep\u00falveda Fl\u00f3rez"}, {"@pid": "17/6957", "text": "Frank Singhoff"}, {"@pid": "07/493", "text": "Jean-Philippe Diguet"}]}, "title": "DAS: An Efficient NoC Router for Mixed-Criticality Real-Time Systems.", "venue": "ICCD", "pages": "229-232", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/DridiRLFSD17", "doi": "10.1109/ICCD.2017.42", "ee": "https://doi.org/10.1109/ICCD.2017.42", "url": "https://dblp.org/rec/conf/iccd/DridiRLFSD17"}, "url": "URL#2551869"}, {"@score": "1", "@id": "2551870", "info": {"authors": {"author": [{"@pid": "190/5106", "text": "Abbas A. Fairouz"}, {"@pid": "15/884", "text": "Sunil P. Khatri"}]}, "title": "An FPGA-Based Coprocessor for Hash Unit Acceleration.", "venue": "ICCD", "pages": "301-304", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/FairouzK17", "doi": "10.1109/ICCD.2017.53", "ee": "https://doi.org/10.1109/ICCD.2017.53", "url": "https://dblp.org/rec/conf/iccd/FairouzK17"}, "url": "URL#2551870"}, {"@score": "1", "@id": "2551871", "info": {"authors": {"author": [{"@pid": "129/1701", "text": "Deliang Fan"}, {"@pid": "149/0425", "text": "Shaahin Angizi"}]}, "title": "Energy Efficient In-Memory Binary Deep Neural Network Accelerator with Dual-Mode SOT-MRAM.", "venue": "ICCD", "pages": "609-612", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/FanA17", "doi": "10.1109/ICCD.2017.107", "ee": "https://doi.org/10.1109/ICCD.2017.107", "url": "https://dblp.org/rec/conf/iccd/FanA17"}, "url": "URL#2551871"}, {"@score": "1", "@id": "2551872", "info": {"authors": {"author": [{"@pid": "137/9159", "text": "Farimah Farahmandi"}, {"@pid": "m/PrabhatMishra", "text": "Prabhat Mishra 0001"}]}, "title": "Automated Debugging of Arithmetic Circuits Using Incremental Gr\u00f6bner Basis Reduction.", "venue": "ICCD", "pages": "193-200", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/FarahmandiM17", "doi": "10.1109/ICCD.2017.37", "ee": "https://doi.org/10.1109/ICCD.2017.37", "url": "https://dblp.org/rec/conf/iccd/FarahmandiM17"}, "url": "URL#2551872"}, {"@score": "1", "@id": "2551873", "info": {"authors": {"author": [{"@pid": "137/9159", "text": "Farimah Farahmandi"}, {"@pid": "m/PrabhatMishra", "text": "Prabhat Mishra 0001"}]}, "title": "FSM Anomaly Detection Using Formal Analysis.", "venue": "ICCD", "pages": "313-320", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/FarahmandiM17a", "doi": "10.1109/ICCD.2017.55", "ee": "https://doi.org/10.1109/ICCD.2017.55", "url": "https://dblp.org/rec/conf/iccd/FarahmandiM17a"}, "url": "URL#2551873"}, {"@score": "1", "@id": "2551874", "info": {"authors": {"author": [{"@pid": "33/3103", "text": "Navid Farazmand"}, {"@pid": "k/DavidRKaeli", "text": "David R. Kaeli"}]}, "title": "Quality of Service-Aware Dynamic Voltage and Frequency Scaling for Mobile 3D Graphics Applications.", "venue": "ICCD", "pages": "513-516", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/FarazmandK17", "doi": "10.1109/ICCD.2017.89", "ee": "https://doi.org/10.1109/ICCD.2017.89", "url": "https://dblp.org/rec/conf/iccd/FarazmandK17"}, "url": "URL#2551874"}, {"@score": "1", "@id": "2551875", "info": {"authors": {"author": [{"@pid": "199/8685", "text": "Yazhi Feng"}, {"@pid": "48/5939-1", "text": "Dan Feng 0001"}, {"@pid": "11/4740-1", "text": "Wei Tong 0001"}, {"@pid": "21/4633", "text": "Yu Jiang"}, {"@pid": "209/9035", "text": "Chuanqi Liu"}]}, "title": "Using Disturbance Compensation and Data Clustering (DC)2 to Improve Reliability and Performance of 3D MLC Flash Memory.", "venue": "ICCD", "pages": "565-572", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/FengFTJL17", "doi": "10.1109/ICCD.2017.98", "ee": "https://doi.org/10.1109/ICCD.2017.98", "url": "https://dblp.org/rec/conf/iccd/FengFTJL17"}, "url": "URL#2551875"}, {"@score": "1", "@id": "2551876", "info": {"authors": {"author": [{"@pid": "209/9025", "text": "Christopher E. Giles"}, {"@pid": "06/3163", "text": "Mark A. Heinrich"}]}, "title": "M2S-CGM: A Detailed Architectural Simulator for Coherent CPU-GPU Systems.", "venue": "ICCD", "pages": "477-484", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/GilesH17", "doi": "10.1109/ICCD.2017.84", "ee": "https://doi.org/10.1109/ICCD.2017.84", "url": "https://dblp.org/rec/conf/iccd/GilesH17"}, "url": "URL#2551876"}, {"@score": "1", "@id": "2551877", "info": {"authors": {"author": [{"@pid": "141/0585", "text": "Mehran Goli"}, {"@pid": "31/8573", "text": "Jannis Stoppe"}, {"@pid": "d/RolfDrechsler", "text": "Rolf Drechsler"}]}, "title": "Automatic Protocol Compliance Checking of SystemC TLM-2.0 Simulation Behavior Using Timed Automata.", "venue": "ICCD", "pages": "377-384", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/GoliSD17", "doi": "10.1109/ICCD.2017.65", "ee": "https://doi.org/10.1109/ICCD.2017.65", "url": "https://dblp.org/rec/conf/iccd/GoliSD17"}, "url": "URL#2551877"}, {"@score": "1", "@id": "2551878", "info": {"authors": {"author": [{"@pid": "184/1264", "text": "Zhezhi He"}, {"@pid": "149/0425", "text": "Shaahin Angizi"}, {"@pid": "129/1701", "text": "Deliang Fan"}]}, "title": "Exploring STT-MRAM Based In-Memory Computing Paradigm with Application of Image Edge Extraction.", "venue": "ICCD", "pages": "439-446", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HeAF17", "doi": "10.1109/ICCD.2017.78", "ee": "https://doi.org/10.1109/ICCD.2017.78", "url": "https://dblp.org/rec/conf/iccd/HeAF17"}, "url": "URL#2551878"}, {"@score": "1", "@id": "2551879", "info": {"authors": {"author": {"@pid": "209/9016", "text": "Steven F. Hoover"}}, "title": "Timing-Abstract Circuit Design in Transaction-Level Verilog.", "venue": "ICCD", "pages": "525-532", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Hoover17", "doi": "10.1109/ICCD.2017.91", "ee": "https://doi.org/10.1109/ICCD.2017.91", "url": "https://dblp.org/rec/conf/iccd/Hoover17"}, "url": "URL#2551879"}, {"@score": "1", "@id": "2551880", "info": {"authors": {"author": [{"@pid": "170/4181", "text": "Yuanwen Huang"}, {"@pid": "m/PrabhatMishra", "text": "Prabhat Mishra 0001"}]}, "title": "Vulnerability-Aware Energy Optimization Using Reconfigurable Caches in Multicore Systems.", "venue": "ICCD", "pages": "241-248", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HuangM17", "doi": "10.1109/ICCD.2017.44", "ee": "https://doi.org/10.1109/ICCD.2017.44", "url": "https://dblp.org/rec/conf/iccd/HuangM17"}, "url": "URL#2551880"}, {"@score": "1", "@id": "2551881", "info": {"authors": {"author": [{"@pid": "75/4685", "text": "Nick Iliev"}, {"@pid": "116/7561", "text": "Amit Ranjan Trivedi"}]}, "title": "Low Power Spatial Localization of Mobile Sensors with Recurrent Neural Network.", "venue": "ICCD", "pages": "297-300", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/IlievT17", "doi": "10.1109/ICCD.2017.52", "ee": "https://doi.org/10.1109/ICCD.2017.52", "url": "https://dblp.org/rec/conf/iccd/IlievT17"}, "url": "URL#2551881"}, {"@score": "1", "@id": "2551882", "info": {"authors": {"author": [{"@pid": "194/1434", "text": "Suhaimi Abd Ishak"}, {"@pid": "17/995-1", "text": "Hui Wu 0001"}, {"@pid": "150/8972", "text": "Umair Ullah Tariq"}]}, "title": "Energy-Aware Task Scheduling on Heterogeneous NoC-Based MPSoCs.", "venue": "ICCD", "pages": "165-168", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/IshakWT17", "doi": "10.1109/ICCD.2017.33", "ee": "https://doi.org/10.1109/ICCD.2017.33", "url": "https://dblp.org/rec/conf/iccd/IshakWT17"}, "url": "URL#2551882"}, {"@score": "1", "@id": "2551883", "info": {"authors": {"author": [{"@pid": "189/1762", "text": "Alexandre Joannou"}, {"@pid": "136/3901", "text": "Jonathan Woodruff"}, {"@pid": "209/9031", "text": "Robert Kovacsics"}, {"@pid": "m/SimonWMoore", "text": "Simon W. Moore"}, {"@pid": "138/2593", "text": "Alex Bradbury"}, {"@pid": "209/9036", "text": "Hongyan Xia"}, {"@pid": "70/2118", "text": "Robert N. M. Watson"}, {"@pid": "85/1618", "text": "David Chisnall"}, {"@pid": "21/5870", "text": "Michael Roe"}, {"@pid": "57/429", "text": "Brooks Davis"}, {"@pid": "209/9047", "text": "Edward Napierala"}, {"@pid": "74/3740", "text": "John Baldwin"}, {"@pid": "22/4668", "text": "Khilan Gudka"}, {"@pid": "n/PeterGNeumann", "text": "Peter G. Neumann"}, {"@pid": "209/9026", "text": "Alfredo Mazzinghi"}, {"@pid": "75/10952", "text": "Alex Richardson"}, {"@pid": "189/1765", "text": "Stacey D. Son"}, {"@pid": "20/4458", "text": "A. Theodore Markettos"}]}, "title": "Efficient Tagged Memory.", "venue": "ICCD", "pages": "641-648", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/JoannouWKMBXWCR17", "doi": "10.1109/ICCD.2017.112", "ee": "https://doi.org/10.1109/ICCD.2017.112", "url": "https://dblp.org/rec/conf/iccd/JoannouWKMBXWCR17"}, "url": "URL#2551883"}, {"@score": "1", "@id": "2551884", "info": {"authors": {"author": [{"@pid": "04/9680", "text": "Vinayaka Jyothi"}, {"@pid": "24/3420", "text": "Prashanth Krishnamurthy"}, {"@pid": "94/5644", "text": "Farshad Khorrami"}, {"@pid": "26/1589", "text": "Ramesh Karri"}]}, "title": "TAINT: Tool for Automated INsertion of Trojans.", "venue": "ICCD", "pages": "545-548", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/JyothiKKK17", "doi": "10.1109/ICCD.2017.95", "ee": "https://doi.org/10.1109/ICCD.2017.95", "url": "https://dblp.org/rec/conf/iccd/JyothiKKK17"}, "url": "URL#2551884"}, {"@score": "1", "@id": "2551885", "info": {"authors": {"author": [{"@pid": "04/9680", "text": "Vinayaka Jyothi"}, {"@pid": "209/9015", "text": "Ashik Poojari"}, {"@pid": "24/406", "text": "Richard Stern"}, {"@pid": "26/1589", "text": "Ramesh Karri"}]}, "title": "Fingerprinting Field Programmable Gate Arrays.", "venue": "ICCD", "pages": "337-340", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/JyothiPSK17", "doi": "10.1109/ICCD.2017.58", "ee": "https://doi.org/10.1109/ICCD.2017.58", "url": "https://dblp.org/rec/conf/iccd/JyothiPSK17"}, "url": "URL#2551885"}, {"@score": "1", "@id": "2551886", "info": {"authors": {"author": [{"@pid": "138/9373", "text": "Wang Kang"}, {"@pid": "24/2058", "text": "He Zhang"}, {"@pid": "117/5669", "text": "Peng Ouyang"}, {"@pid": "43/8567", "text": "Youguang Zhang"}, {"@pid": "48/5196", "text": "Weisheng Zhao"}]}, "title": "Programmable Stateful In-Memory Computing Paradigm via a Single Resistive Device.", "venue": "ICCD", "pages": "613-616", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KangZOZZ17", "doi": "10.1109/ICCD.2017.108", "ee": "https://doi.org/10.1109/ICCD.2017.108", "url": "https://dblp.org/rec/conf/iccd/KangZOZZ17"}, "url": "URL#2551886"}, {"@score": "1", "@id": "2551887", "info": {"authors": {"author": [{"@pid": "182/2241", "text": "Mohammad Nasim Imtiaz Khan"}, {"@pid": "94/7837", "text": "Shivam Bhasin"}, {"@pid": "209/9039", "text": "Alex Yuan"}, {"@pid": "99/4535", "text": "Anupam Chattopadhyay"}, {"@pid": "91/2072", "text": "Swaroop Ghosh"}]}, "title": "Side-Channel Attack on STTRAM Based Cache for Cryptographic Application.", "venue": "ICCD", "pages": "33-40", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KhanBYCG17", "doi": "10.1109/ICCD.2017.14", "ee": "https://doi.org/10.1109/ICCD.2017.14", "url": "https://dblp.org/rec/conf/iccd/KhanBYCG17"}, "url": "URL#2551887"}, {"@score": "1", "@id": "2551888", "info": {"authors": {"author": [{"@pid": "209/9014", "text": "Ahmed Waheed Khan"}, {"@pid": "209/9033", "text": "Tanya Wanchoo"}, {"@pid": "89/930", "text": "Gokhan Mumcu"}, {"@pid": "89/3319", "text": "Sel\u00e7uk K\u00f6se"}]}, "title": "Implications of Distributed On-Chip Power Delivery on EM Side-Channel Attacks.", "venue": "ICCD", "pages": "329-336", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KhanWMK17", "doi": "10.1109/ICCD.2017.57", "ee": "https://doi.org/10.1109/ICCD.2017.57", "url": "https://dblp.org/rec/conf/iccd/KhanWMK17"}, "url": "URL#2551888"}, {"@score": "1", "@id": "2551889", "info": {"authors": {"author": [{"@pid": "209/9018", "text": "Sreela Kodali"}, {"@pid": "65/2666", "text": "Patrick Hansen"}, {"@pid": "209/9046", "text": "Niamh Mulholland"}, {"@pid": "87/9432", "text": "Paul N. Whatmough"}, {"@pid": "30/135", "text": "David M. Brooks"}, {"@pid": "21/5583", "text": "Gu-Yeon Wei"}]}, "title": "Applications of Deep Neural Networks for Ultra Low Power IoT.", "venue": "ICCD", "pages": "589-592", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KodaliHMWBW17", "doi": "10.1109/ICCD.2017.102", "ee": "https://doi.org/10.1109/ICCD.2017.102", "url": "https://dblp.org/rec/conf/iccd/KodaliHMWBW17"}, "url": "URL#2551889"}, {"@score": "1", "@id": "2551890", "info": {"authors": {"author": [{"@pid": "209/9019", "text": "Sushant Kondguli"}, {"@pid": "40/1854", "text": "Michael C. Huang 0001"}]}, "title": "T2: A Highly Accurate and Energy Efficient Stride Prefetcher.", "venue": "ICCD", "pages": "373-376", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KondguliH17", "doi": "10.1109/ICCD.2017.64", "ee": "https://doi.org/10.1109/ICCD.2017.64", "url": "https://dblp.org/rec/conf/iccd/KondguliH17"}, "url": "URL#2551890"}, {"@score": "1", "@id": "2551891", "info": {"authors": {"author": [{"@pid": "164/8986", "text": "Abhishek Koneru"}, {"@pid": "75/9719", "text": "Sukeshwar Kannan"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}]}, "title": "A Design-for-Test Solution for Monolithic 3D Integrated Circuits.", "venue": "ICCD", "pages": "685-688", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KoneruKC17", "doi": "10.1109/ICCD.2017.119", "ee": "https://doi.org/10.1109/ICCD.2017.119", "url": "https://dblp.org/rec/conf/iccd/KoneruKC17"}, "url": "URL#2551891"}, {"@score": "1", "@id": "2551892", "info": {"authors": {"author": [{"@pid": "209/9043", "text": "Akshay Lahiry"}, {"@pid": "k/DavidRKaeli", "text": "David R. Kaeli"}]}, "title": "Dual Dictionary Compression for the Last Level Cache.", "venue": "ICCD", "pages": "353-360", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LahiryK17", "doi": "10.1109/ICCD.2017.61", "ee": "https://doi.org/10.1109/ICCD.2017.61", "url": "https://dblp.org/rec/conf/iccd/LahiryK17"}, "url": "URL#2551892"}, {"@score": "1", "@id": "2551893", "info": {"authors": {"author": [{"@pid": "129/7688", "text": "Mihai Lefter"}, {"@pid": "74/8569", "text": "George Razvan Voicu"}, {"@pid": "44/2057", "text": "Thomas Marconi"}, {"@pid": "09/6566", "text": "Valentin Savin"}, {"@pid": "c/SorinCotofana", "text": "Sorin Dan Cotofana"}]}, "title": "LDPC-Based Adaptive Multi-Error Correction for 3D Memories.", "venue": "ICCD", "pages": "265-268", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LefterVMSC17", "doi": "10.1109/ICCD.2017.47", "ee": "https://doi.org/10.1109/ICCD.2017.47", "url": "https://dblp.org/rec/conf/iccd/LefterVMSC17"}, "url": "URL#2551893"}, {"@score": "1", "@id": "2551894", "info": {"authors": {"author": [{"@pid": "167/9945", "text": "Bingzhe Li"}, {"@pid": "209/9017", "text": "Yaobin Qin"}, {"@pid": "41/1662-1", "text": "Bo Yuan 0001"}, {"@pid": "38/5692", "text": "David J. Lilja"}]}, "title": "Neural Network Classifiers Using Stochastic Computing with a Hardware-Oriented Approximate Activation Function.", "venue": "ICCD", "pages": "97-104", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiQYL17", "doi": "10.1109/ICCD.2017.23", "ee": "https://doi.org/10.1109/ICCD.2017.23", "url": "https://dblp.org/rec/conf/iccd/LiQYL17"}, "url": "URL#2551894"}, {"@score": "1", "@id": "2551895", "info": {"authors": {"author": [{"@pid": "00/5984-1", "text": "Qiao Li 0001"}, {"@pid": "09/6041", "text": "Liang Shi"}, {"@pid": "173/8670", "text": "Yejia Di"}, {"@pid": "202/9581", "text": "Yajuan Du"}, {"@pid": "x/ChunJasonXue", "text": "Chun Jason Xue"}, {"@pid": "27/2376", "text": "Edwin Hsing-Mean Sha"}]}, "title": "Exploiting Process Variation for Read Performance Improvement on LDPC Based Flash Memory Storage Systems.", "venue": "ICCD", "pages": "681-684", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiSDDXS17", "doi": "10.1109/ICCD.2017.118", "ee": "https://doi.org/10.1109/ICCD.2017.118", "url": "https://dblp.org/rec/conf/iccd/LiSDDXS17"}, "url": "URL#2551895"}, {"@score": "1", "@id": "2551896", "info": {"authors": {"author": [{"@pid": "98/8892", "text": "Yibo Lin"}, {"@pid": "118/8568", "text": "Peter Debacker"}, {"@pid": "209/9034", "text": "Darko Trivkovic"}, {"@pid": "209/9028", "text": "Ryoung-Han Kim"}, {"@pid": "61/4532", "text": "Praveen Raghavan"}, {"@pid": "p/DavidZhigangPan", "text": "David Z. Pan"}]}, "title": "Patterning Aware Design Optimization of Selective Etching in N5 and Beyond.", "venue": "ICCD", "pages": "415-418", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LinDTKRP17", "doi": "10.1109/ICCD.2017.72", "ee": "https://doi.org/10.1109/ICCD.2017.72", "url": "https://dblp.org/rec/conf/iccd/LinDTKRP17"}, "url": "URL#2551896"}, {"@score": "1", "@id": "2551897", "info": {"authors": {"author": [{"@pid": "164/2465", "text": "Xiaobang Liu"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "Effective Signal Restoration in Post-Silicon Validation.", "venue": "ICCD", "pages": "169-176", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiuV17", "doi": "10.1109/ICCD.2017.34", "ee": "https://doi.org/10.1109/ICCD.2017.34", "url": "https://dblp.org/rec/conf/iccd/LiuV17"}, "url": "URL#2551897"}, {"@score": "1", "@id": "2551898", "info": {"authors": {"author": [{"@pid": "22/3113-1", "text": "Yuntao Liu 0001"}, {"@pid": "40/2246", "text": "Yang Xie"}, {"@pid": "83/1695", "text": "Ankur Srivastava 0001"}]}, "title": "Neural Trojans.", "venue": "ICCD", "pages": "45-48", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiuXS17", "doi": "10.1109/ICCD.2017.16", "ee": "https://doi.org/10.1109/ICCD.2017.16", "url": "https://dblp.org/rec/conf/iccd/LiuXS17"}, "url": "URL#2551898"}, {"@score": "1", "@id": "2551899", "info": {"authors": {"author": [{"@pid": "32/2948", "text": "Ke Liu"}, {"@pid": "73/11467", "text": "Mengying Zhao"}, {"@pid": "97/3791", "text": "Lei Ju"}, {"@pid": "99/6654", "text": "Zhiping Jia"}, {"@pid": "x/ChunJasonXue", "text": "Chun Jason Xue"}, {"@pid": "37/3401", "text": "Jingtong Hu"}]}, "title": "Design Exploration for Multiple Level Cell Based Non-Volatile FPGAs.", "venue": "ICCD", "pages": "257-264", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiuZJJXH17", "doi": "10.1109/ICCD.2017.46", "ee": "https://doi.org/10.1109/ICCD.2017.46", "url": "https://dblp.org/rec/conf/iccd/LiuZJJXH17"}, "url": "URL#2551899"}, {"@score": "1", "@id": "2551900", "info": {"authors": {"author": [{"@pid": "30/8131", "text": "Yuxi Liu"}, {"@pid": "37/6473-4", "text": "Xia Zhao 0004"}, {"@pid": "70/8170-1", "text": "Zhibin Yu 0001"}, {"@pid": "88/5294", "text": "Zhenlin Wang"}, {"@pid": "29/4241-1", "text": "Xiaolin Wang 0001"}, {"@pid": "70/4037", "text": "Yingwei Luo"}, {"@pid": "e/LievenEeckhout", "text": "Lieven Eeckhout"}]}, "title": "BACM: Barrier-Aware Cache Management for Irregular Memory-Intensive GPGPU Workloads.", "venue": "ICCD", "pages": "633-640", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiuZYWWLE17", "doi": "10.1109/ICCD.2017.111", "ee": "https://doi.org/10.1109/ICCD.2017.111", "url": "https://dblp.org/rec/conf/iccd/LiuZYWWLE17"}, "url": "URL#2551900"}, {"@score": "1", "@id": "2551901", "info": {"authors": {"author": [{"@pid": "28/10202", "text": "Chi Lo"}, {"@pid": "209/9037", "text": "Yu-Yi Su"}, {"@pid": "36/3668", "text": "Chun-Yi Lee"}, {"@pid": "57/2331", "text": "Shih-Chieh Chang"}]}, "title": "A Dynamic Deep Neural Network Design for Efficient Workload Allocation in Edge Computing.", "venue": "ICCD", "pages": "273-280", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LoSLC17", "doi": "10.1109/ICCD.2017.49", "ee": "https://doi.org/10.1109/ICCD.2017.49", "url": "https://dblp.org/rec/conf/iccd/LoSLC17"}, "url": "URL#2551901"}, {"@score": "1", "@id": "2551902", "info": {"authors": {"author": [{"@pid": "68/11076", "text": "Atieh Lotfi"}, {"@pid": "213/9138-1", "text": "Rajesh K. Gupta 0001"}]}, "title": "ReHLS: Resource-Aware Program Transformation Workflow for High-Level Synthesis.", "venue": "ICCD", "pages": "533-536", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LotfiG17", "doi": "10.1109/ICCD.2017.92", "ee": "https://doi.org/10.1109/ICCD.2017.92", "url": "https://dblp.org/rec/conf/iccd/LotfiG17"}, "url": "URL#2551902"}, {"@score": "1", "@id": "2551903", "info": {"authors": {"author": [{"@pid": "125/2112", "text": "Tianyue Lu"}, {"@pid": "131/6710-1", "text": "Yuhang Liu 0001"}, {"@pid": "143/7974", "text": "Haiyang Pan"}, {"@pid": "62/5558", "text": "Mingyu Chen 0001"}]}, "title": "TDV Cache: Organizing Off-Chip DRAM Cache of NVMM from a Fusion Perspective.", "venue": "ICCD", "pages": "65-72", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LuLPC17", "doi": "10.1109/ICCD.2017.19", "ee": "https://doi.org/10.1109/ICCD.2017.19", "url": "https://dblp.org/rec/conf/iccd/LuLPC17"}, "url": "URL#2551903"}, {"@score": "1", "@id": "2551904", "info": {"authors": {"author": [{"@pid": "56/10734", "text": "Sixing Lu"}, {"@pid": "44/1428", "text": "Roman Lysecky"}, {"@pid": "36/2149", "text": "Jerzy W. Rozenblit"}]}, "title": "Subcomponent Timing-Based Detection of Malware in Embedded Systems.", "venue": "ICCD", "pages": "17-24", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LuLR17", "doi": "10.1109/ICCD.2017.12", "ee": "https://doi.org/10.1109/ICCD.2017.12", "url": "https://dblp.org/rec/conf/iccd/LuLR17"}, "url": "URL#2551904"}, {"@score": "1", "@id": "2551905", "info": {"authors": {"author": [{"@pid": "15/7657", "text": "Pei Luo"}, {"@pid": "165/5470", "text": "Konstantinos Athanasiou"}, {"@pid": "67/2449", "text": "Liwei Zhang"}, {"@pid": "178/3216", "text": "Zhen Hang Jiang"}, {"@pid": "67/5667", "text": "Yunsi Fei"}, {"@pid": "50/3020", "text": "A. Adam Ding"}, {"@pid": "72/5272", "text": "Thomas Wahl"}]}, "title": "Compiler-Assisted Threshold Implementation against Power Analysis Attacks.", "venue": "ICCD", "pages": "541-544", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LuoAZJFDW17", "doi": "10.1109/ICCD.2017.94", "ee": "https://doi.org/10.1109/ICCD.2017.94", "url": "https://dblp.org/rec/conf/iccd/LuoAZJFDW17"}, "url": "URL#2551905"}, {"@score": "1", "@id": "2551906", "info": {"authors": {"author": [{"@pid": "169/7920", "text": "Georgios Mappouras"}, {"@pid": "75/8036", "text": "Alireza Vahid"}, {"@pid": "c/ARobertCalderbank", "text": "A. Robert Calderbank"}, {"@pid": "62/5426", "text": "Derek R. Hower"}, {"@pid": "27/2064", "text": "Daniel J. Sorin"}]}, "title": "Jenga: Efficient Fault Tolerance for Stacked DRAM.", "venue": "ICCD", "pages": "361-368", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MappourasVCHS17", "doi": "10.1109/ICCD.2017.62", "ee": "https://doi.org/10.1109/ICCD.2017.62", "url": "https://dblp.org/rec/conf/iccd/MappourasVCHS17"}, "url": "URL#2551906"}, {"@score": "1", "@id": "2551907", "info": {"authors": {"author": [{"@pid": "145/8512", "text": "Yuya Maruyama"}, {"@pid": "87/7044", "text": "Shinpei Kato"}, {"@pid": "20/621", "text": "Takuya Azumi"}]}, "title": "Exploring Scalable Data Allocation and Parallel Computing on NoC-Based Embedded Many Cores.", "venue": "ICCD", "pages": "225-228", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MaruyamaKA17", "doi": "10.1109/ICCD.2017.41", "ee": "https://doi.org/10.1109/ICCD.2017.41", "url": "https://dblp.org/rec/conf/iccd/MaruyamaKA17"}, "url": "URL#2551907"}, {"@score": "1", "@id": "2551908", "info": {"authors": {"author": [{"@pid": "119/5982", "text": "Lei Mo"}, {"@pid": "77/8933", "text": "Angeliki Kritikakou"}, {"@pid": "28/4014", "text": "Olivier Sentieys"}]}, "title": "Decomposed Task Mapping to Maximize QoS in Energy-Constrained Real-Time Multicores.", "venue": "ICCD", "pages": "493-500", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MoKS17", "doi": "10.1109/ICCD.2017.86", "ee": "https://doi.org/10.1109/ICCD.2017.86", "url": "https://dblp.org/rec/conf/iccd/MoKS17"}, "url": "URL#2551908"}, {"@score": "1", "@id": "2551909", "info": {"authors": {"author": [{"@pid": "167/9827", "text": "M. Hassan Najafi"}, {"@pid": "38/5692", "text": "David J. Lilja"}, {"@pid": "21/2705", "text": "Marc D. Riedel"}, {"@pid": "b/KiaBazargan", "text": "Kia Bazargan"}]}, "title": "Power and Area Efficient Sorting Networks Using Unary Processing.", "venue": "ICCD", "pages": "125-128", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/NajafiLRB17", "doi": "10.1109/ICCD.2017.27", "ee": "https://doi.org/10.1109/ICCD.2017.27", "url": "https://dblp.org/rec/conf/iccd/NajafiLRB17"}, "url": "URL#2551909"}, {"@score": "1", "@id": "2551910", "info": {"authors": {"author": [{"@pid": "18/11468", "text": "Sabrina M. Neuman"}, {"@pid": "06/3770", "text": "Jason E. Miller"}, {"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}, {"@pid": "14/3973", "text": "Srinivas Devadas"}]}, "title": "Using Application-Level Thread Progress Information to Manage Power and Performance.", "venue": "ICCD", "pages": "501-508", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/NeumanM0D17", "doi": "10.1109/ICCD.2017.87", "ee": "https://doi.org/10.1109/ICCD.2017.87", "url": "https://dblp.org/rec/conf/iccd/NeumanM0D17"}, "url": "URL#2551910"}, {"@score": "1", "@id": "2551911", "info": {"authors": {"author": [{"@pid": "200/0244", "text": "Newton"}, {"@pid": "209/9051", "text": "Sujit Kr Mahto"}, {"@pid": "209/9009", "text": "Suhit Pai"}, {"@pid": "31/4795", "text": "Virendra Singh"}]}, "title": "DAAIP: Deadblock Aware Adaptive Insertion Policy for High Performance Caching.", "venue": "ICCD", "pages": "345-352", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/NewtonMPS17", "doi": "10.1109/ICCD.2017.60", "ee": "https://doi.org/10.1109/ICCD.2017.60", "url": "https://dblp.org/rec/conf/iccd/NewtonMPS17"}, "url": "URL#2551911"}, {"@score": "1", "@id": "2551912", "info": {"authors": {"author": [{"@pid": "195/5858", "text": "Hamza Omar"}, {"@pid": "149/4799", "text": "Masab Ahmad"}, {"@pid": "10/5005", "text": "Omer Khan"}]}, "title": "GraphTuner: An Input Dependence Aware Loop Perforation Scheme for Efficient Execution of Approximated Graph Algorithms.", "venue": "ICCD", "pages": "201-208", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/OmarAK17", "doi": "10.1109/ICCD.2017.38", "ee": "https://doi.org/10.1109/ICCD.2017.38", "url": "https://dblp.org/rec/conf/iccd/OmarAK17"}, "url": "URL#2551912"}, {"@score": "1", "@id": "2551913", "info": {"authors": {"author": [{"@pid": "162/9968", "text": "Jiaojiao Ou"}, {"@pid": "135/7310", "text": "Xiaoqing Xu"}, {"@pid": "63/1307", "text": "Brian Cline"}, {"@pid": "76/6179", "text": "Greg Yeric"}, {"@pid": "p/DavidZhigangPan", "text": "David Z. Pan"}]}, "title": "DTCO for DSA-MP Hybrid Lithography with Double-BCP Materials in Sub-7nm Node.", "venue": "ICCD", "pages": "403-410", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/OuXCYP17", "doi": "10.1109/ICCD.2017.70", "ee": "https://doi.org/10.1109/ICCD.2017.70", "url": "https://dblp.org/rec/conf/iccd/OuXCYP17"}, "url": "URL#2551913"}, {"@score": "1", "@id": "2551914", "info": {"authors": {"author": [{"@pid": "209/9032", "text": "Peitian Pan"}, {"@pid": "66/190-9", "text": "Chao Li 0009"}]}, "title": "Congra: Towards Efficient Processing of Concurrent Graph Queries on Shared-Memory Machines.", "venue": "ICCD", "pages": "217-224", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PanL17", "doi": "10.1109/ICCD.2017.40", "ee": "https://doi.org/10.1109/ICCD.2017.40", "url": "https://dblp.org/rec/conf/iccd/PanL17"}, "url": "URL#2551914"}, {"@score": "1", "@id": "2551915", "info": {"authors": {"author": [{"@pid": "170/4205-1", "text": "Sudipta Paul 0001"}, {"@pid": "62/1503", "text": "Pritha Banerjee"}, {"@pid": "68/6015", "text": "Susmita Sur-Kolay"}]}, "title": "Post-Layout Perturbation towards Stitch Friendly Layout for Multiple E-Beam Lithography.", "venue": "ICCD", "pages": "411-414", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PaulBS17", "doi": "10.1109/ICCD.2017.71", "ee": "https://doi.org/10.1109/ICCD.2017.71", "url": "https://dblp.org/rec/conf/iccd/PaulBS17"}, "url": "URL#2551915"}, {"@score": "1", "@id": "2551916", "info": {"authors": {"author": [{"@pid": "209/9020", "text": "Sonal Pinto"}, {"@pid": "56/3227", "text": "Michael S. Hsiao"}]}, "title": "Fast Search-Based RTL Test Generation Using Control-Flow Path Guidance.", "venue": "ICCD", "pages": "399-402", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PintoH17", "doi": "10.1109/ICCD.2017.69", "ee": "https://doi.org/10.1109/ICCD.2017.69", "url": "https://dblp.org/rec/conf/iccd/PintoH17"}, "url": "URL#2551916"}, {"@score": "1", "@id": "2551917", "info": {"authors": {"author": [{"@pid": "185/5764", "text": "Alec Roelke"}, {"@pid": "30/2531", "text": "Runjie Zhang"}, {"@pid": "80/11299", "text": "Kaushik Mazumdar"}, {"@pid": "181/2613-11", "text": "Ke Wang 0011"}, {"@pid": "s/KevinSkadron", "text": "Kevin Skadron"}, {"@pid": "s/MirceaRStan", "text": "Mircea R. Stan"}]}, "title": "Pre-RTL Voltage and Power Optimization for Low-Cost, Thermally Challenged Multicore Chips.", "venue": "ICCD", "pages": "597-600", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/RoelkeZMWSS17", "doi": "10.1109/ICCD.2017.104", "ee": "https://doi.org/10.1109/ICCD.2017.104", "url": "https://dblp.org/rec/conf/iccd/RoelkeZMWSS17"}, "url": "URL#2551917"}, {"@score": "1", "@id": "2551918", "info": {"authors": {"author": [{"@pid": "59/9056", "text": "Samah Mohamed Saeed"}, {"@pid": "209/9010", "text": "Nithin Mahendran"}, {"@pid": "199/1732", "text": "Alwin Zulehner"}, {"@pid": "98/1744", "text": "Robert Wille"}, {"@pid": "26/1589", "text": "Ramesh Karri"}]}, "title": "Identifying Reversible Circuit Synthesis Approaches to Enable IP Piracy Attacks.", "venue": "ICCD", "pages": "537-540", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SaeedMZWK17", "doi": "10.1109/ICCD.2017.93", "ee": "https://doi.org/10.1109/ICCD.2017.93", "url": "https://dblp.org/rec/conf/iccd/SaeedMZWK17"}, "url": "URL#2551918"}, {"@score": "1", "@id": "2551919", "info": {"authors": {"author": [{"@pid": "157/8958", "text": "Hossein Sayadi"}, {"@pid": "179/3421", "text": "Nisarg Patel"}, {"@pid": "83/7356", "text": "Avesta Sasan"}, {"@pid": "63/3012", "text": "Houman Homayoun"}]}, "title": "Machine Learning-Based Approaches for Energy-Efficiency Prediction and Scheduling in Composite Cores Architectures.", "venue": "ICCD", "pages": "129-136", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SayadiPSH17", "doi": "10.1109/ICCD.2017.28", "ee": "https://doi.org/10.1109/ICCD.2017.28", "url": "https://dblp.org/rec/conf/iccd/SayadiPSH17"}, "url": "URL#2551919"}, {"@score": "1", "@id": "2551920", "info": {"authors": {"author": [{"@pid": "141/9129", "text": "Alberto Scolari"}, {"@pid": "144/8351", "text": "Yunseong Lee"}, {"@pid": "89/6502", "text": "Markus Weimer"}, {"@pid": "49/10034", "text": "Matteo Interlandi"}]}, "title": "Towards Accelerating Generic Machine Learning Prediction Pipelines.", "venue": "ICCD", "pages": "431-434", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ScolariLWI17", "doi": "10.1109/ICCD.2017.76", "ee": "https://doi.org/10.1109/ICCD.2017.76", "url": "https://dblp.org/rec/conf/iccd/ScolariLWI17"}, "url": "URL#2551920"}, {"@score": "1", "@id": "2551921", "info": {"authors": {"author": [{"@pid": "170/0149", "text": "Minghua Shen"}, {"@pid": "42/2525", "text": "Nong Xiao"}, {"@pid": "30/6124", "text": "Guojie Luo"}]}, "title": "Dependency-Aware Parallel Routing for Large-Scale FPGAs.", "venue": "ICCD", "pages": "249-256", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ShenXL17", "doi": "10.1109/ICCD.2017.45", "ee": "https://doi.org/10.1109/ICCD.2017.45", "url": "https://dblp.org/rec/conf/iccd/ShenXL17"}, "url": "URL#2551921"}, {"@score": "1", "@id": "2551922", "info": {"authors": {"author": [{"@pid": "23/1860", "text": "Yong Shim"}, {"@pid": "176/5075", "text": "Akhilesh Jaiswal 0001"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}]}, "title": "Stochastic Switching of SHE-MTJ as a Natural Annealer for Efficient Combinatorial Optimization.", "venue": "ICCD", "pages": "605-608", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ShimJ017", "doi": "10.1109/ICCD.2017.106", "ee": "https://doi.org/10.1109/ICCD.2017.106", "url": "https://dblp.org/rec/conf/iccd/ShimJ017"}, "url": "URL#2551922"}, {"@score": "1", "@id": "2551923", "info": {"authors": {"author": [{"@pid": "173/1935", "text": "Sudhanshu Shukla"}, {"@pid": "34/3071", "text": "Mainak Chaudhuri"}]}, "title": "Sharing-Aware Efficient Private Caching in Many-Core Server Processors.", "venue": "ICCD", "pages": "485-492", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ShuklaC17", "doi": "10.1109/ICCD.2017.85", "ee": "https://doi.org/10.1109/ICCD.2017.85", "url": "https://dblp.org/rec/conf/iccd/ShuklaC17"}, "url": "URL#2551923"}, {"@score": "1", "@id": "2551924", "info": {"authors": {"author": [{"@pid": "209/9013", "text": "Kimia Soleimani"}, {"@pid": "25/5234", "text": "Ahmad Patooghy"}, {"@pid": "209/9029", "text": "Nasim Soltani"}, {"@pid": "167/5158", "text": "Lake Bu"}, {"@pid": "73/7116", "text": "Michel A. Kinsy"}]}, "title": "Crosstalk Free Coding Systems to Protect NoC Channels against Crosstalk Faults.", "venue": "ICCD", "pages": "385-390", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SoleimaniPSBK17", "doi": "10.1109/ICCD.2017.66", "ee": "https://doi.org/10.1109/ICCD.2017.66", "url": "https://dblp.org/rec/conf/iccd/SoleimaniPSBK17"}, "url": "URL#2551924"}, {"@score": "1", "@id": "2551925", "info": {"authors": {"author": [{"@pid": "179/3087", "text": "Emanuele Del Sozzo"}, {"@pid": "56/10541", "text": "Riyadh Baghdadi"}, {"@pid": "a/SPAmarasinghe", "text": "Saman P. Amarasinghe"}, {"@pid": "94/5486", "text": "Marco D. Santambrogio"}]}, "title": "A Common Backend for Hardware Acceleration on FPGA.", "venue": "ICCD", "pages": "427-430", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SozzoBAS17", "doi": "10.1109/ICCD.2017.75", "ee": "https://doi.org/10.1109/ICCD.2017.75", "url": "https://dblp.org/rec/conf/iccd/SozzoBAS17"}, "url": "URL#2551925"}, {"@score": "1", "@id": "2551926", "info": {"authors": {"author": [{"@pid": "119/3699", "text": "Vinesh Srinivasan"}, {"@pid": "88/9322", "text": "Rangeen Basu Roy Chowdhury"}, {"@pid": "61/8110", "text": "Elliott Forbes"}, {"@pid": "139/7067", "text": "Randy Widialaksono"}, {"@pid": "139/6406", "text": "Zhenqian Zhang"}, {"@pid": "165/2164", "text": "Joshua Schabel"}, {"@pid": "180/6593", "text": "Sungkwan Ku"}, {"@pid": "51/3883", "text": "Steve Lipa"}, {"@pid": "87/6036", "text": "Eric Rotenberg"}, {"@pid": "17/4754", "text": "W. Rhett Davis"}, {"@pid": "f/PaulDFranzon", "text": "Paul D. Franzon"}]}, "title": "H3 (Heterogeneity in 3D): A Logic-on-Logic 3D-Stacked Heterogeneous Multi-Core Processor.", "venue": "ICCD", "pages": "145-152", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SrinivasanCFWZS17", "doi": "10.1109/ICCD.2017.30", "ee": "https://doi.org/10.1109/ICCD.2017.30", "url": "https://dblp.org/rec/conf/iccd/SrinivasanCFWZS17"}, "url": "URL#2551926"}, {"@score": "1", "@id": "2551927", "info": {"authors": {"author": [{"@pid": "209/9045", "text": "Samuel Steffl"}, {"@pid": "11/6528", "text": "Sherief Reda"}]}, "title": "LACore: A Supercomputing-Like Linear Algebra Accelerator for SoC-Based Designs.", "venue": "ICCD", "pages": "137-144", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/StefflR17", "doi": "10.1109/ICCD.2017.29", "ee": "https://doi.org/10.1109/ICCD.2017.29", "url": "https://dblp.org/rec/conf/iccd/StefflR17"}, "url": "URL#2551927"}, {"@score": "1", "@id": "2551928", "info": {"authors": {"author": [{"@pid": "209/9038", "text": "Kramer Straube"}, {"@pid": "02/6395", "text": "Christopher Nitta"}, {"@pid": "36/5206", "text": "Raj Amirtharajah"}, {"@pid": "41/4899", "text": "Matthew K. Farrens"}, {"@pid": "a/VenkateshAkella", "text": "Venkatesh Akella"}]}, "title": "Improving Execution Time of Parallel Programs on Large Scale Chip Multiprocessors with Constant Average Power Processing.", "venue": "ICCD", "pages": "649-652", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/StraubeNAFA17", "doi": "10.1109/ICCD.2017.113", "ee": "https://doi.org/10.1109/ICCD.2017.113", "url": "https://dblp.org/rec/conf/iccd/StraubeNAFA17"}, "url": "URL#2551928"}, {"@score": "1", "@id": "2551929", "info": {"authors": {"author": [{"@pid": "184/4389", "text": "Jack Tang"}, {"@pid": "80/6266-2", "text": "Mohamed Ibrahim 0002"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}, {"@pid": "26/1589", "text": "Ramesh Karri"}]}, "title": "Security Trade-Offs in Microfluidic Routing Fabrics.", "venue": "ICCD", "pages": "25-32", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/TangICK17", "doi": "10.1109/ICCD.2017.13", "ee": "https://doi.org/10.1109/ICCD.2017.13", "url": "https://dblp.org/rec/conf/iccd/TangICK17"}, "url": "URL#2551929"}, {"@score": "1", "@id": "2551930", "info": {"authors": {"author": [{"@pid": "170/3257", "text": "Diman Zad Tootaghaj"}, {"@pid": "95/3063", "text": "Farshid Farhat"}]}, "title": "CAGE: A Contention-Aware Game-Theoretic Model for Heterogeneous Resource Assignment.", "venue": "ICCD", "pages": "161-164", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/TootaghajF17", "doi": "10.1109/ICCD.2017.32", "ee": "https://doi.org/10.1109/ICCD.2017.32", "url": "https://dblp.org/rec/conf/iccd/TootaghajF17"}, "url": "URL#2551930"}, {"@score": "1", "@id": "2551931", "info": {"authors": {"author": [{"@pid": "134/5020", "text": "Nektarios Georgios Tsoutsos"}, {"@pid": "80/298", "text": "Oleg Mazonka"}, {"@pid": "56/1494", "text": "Michail Maniatakos"}]}, "title": "Memory-Bounded Randomness for Hardware-Constrained Encrypted Computation.", "venue": "ICCD", "pages": "673-680", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/TsoutsosMM17", "doi": "10.1109/ICCD.2017.117", "ee": "https://doi.org/10.1109/ICCD.2017.117", "url": "https://dblp.org/rec/conf/iccd/TsoutsosMM17"}, "url": "URL#2551931"}, {"@score": "1", "@id": "2551932", "info": {"authors": {"author": [{"@pid": "183/8414", "text": "Lorenzo Di Tucci"}, {"@pid": "159/9472", "text": "Marco Rabozzi"}, {"@pid": "173/8936", "text": "Luca Stornaiuolo"}, {"@pid": "94/5486", "text": "Marco D. Santambrogio"}]}, "title": "The Role of CAD Frameworks in Heterogeneous FPGA-Based Cloud Systems.", "venue": "ICCD", "pages": "423-426", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/TucciRSS17", "doi": "10.1109/ICCD.2017.74", "ee": "https://doi.org/10.1109/ICCD.2017.74", "url": "https://dblp.org/rec/conf/iccd/TucciRSS17"}, "url": "URL#2551932"}, {"@score": "1", "@id": "2551933", "info": {"authors": {"author": [{"@pid": "209/9050", "text": "Dennis Antony Varkey"}, {"@pid": "118/8964", "text": "Biswabandan Panda"}, {"@pid": "m/MadhuMutyam", "text": "Madhu Mutyam"}]}, "title": "RCTP: Region Correlated Temporal Prefetcher.", "venue": "ICCD", "pages": "73-80", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/VarkeyPM17", "doi": "10.1109/ICCD.2017.20", "ee": "https://doi.org/10.1109/ICCD.2017.20", "url": "https://dblp.org/rec/conf/iccd/VarkeyPM17"}, "url": "URL#2551933"}, {"@score": "1", "@id": "2551934", "info": {"authors": {"author": [{"@pid": "31/4679", "text": "Julio Villalba-Moreno"}, {"@pid": "58/7026", "text": "Javier Hormigo"}]}, "title": "Floating Point Square Root under HUB Format.", "venue": "ICCD", "pages": "447-454", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Villalba-Moreno17", "doi": "10.1109/ICCD.2017.79", "ee": "https://doi.org/10.1109/ICCD.2017.79", "url": "https://dblp.org/rec/conf/iccd/Villalba-Moreno17"}, "url": "URL#2551934"}, {"@score": "1", "@id": "2551935", "info": {"authors": {"author": [{"@pid": "193/7834", "text": "Nils Voss"}, {"@pid": "202/6700", "text": "Marco Bacis"}, {"@pid": "08/325", "text": "Oskar Mencer"}, {"@pid": "g/GeorgiGaydadjiev", "text": "Georgi Gaydadjiev"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "Convolutional Neural Networks on Dataflow Engines.", "venue": "ICCD", "pages": "435-438", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/VossBMGL17", "doi": "10.1109/ICCD.2017.77", "ee": "https://doi.org/10.1109/ICCD.2017.77", "url": "https://dblp.org/rec/conf/iccd/VossBMGL17"}, "url": "URL#2551935"}, {"@score": "1", "@id": "2551936", "info": {"authors": {"author": [{"@pid": "62/3432-3", "text": "Chenguang Wang 0003"}, {"@pid": "09/2775", "text": "Yici Cai"}, {"@pid": "43/3182-1", "text": "Qiang Zhou 0001"}]}, "title": "Automatic Security Property Generation for Detecting Information-Leaking Hardware Trojans.", "venue": "ICCD", "pages": "321-328", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WangCZ17", "doi": "10.1109/ICCD.2017.56", "ee": "https://doi.org/10.1109/ICCD.2017.56", "url": "https://dblp.org/rec/conf/iccd/WangCZ17"}, "url": "URL#2551936"}, {"@score": "1", "@id": "2551937", "info": {"authors": {"author": [{"@pid": "209/9021", "text": "Chengning Wang"}, {"@pid": "48/5939-1", "text": "Dan Feng 0001"}, {"@pid": "97/6737", "text": "Jingning Liu"}, {"@pid": "11/4740-1", "text": "Wei Tong 0001"}, {"@pid": "75/1956-1", "text": "Bing Wu 0001"}, {"@pid": "06/6785-51", "text": "Yang Zhang 0051"}]}, "title": "DAWS: Exploiting Crossbar Characteristics for Improving Write Performance of High Density Resistive Memory.", "venue": "ICCD", "pages": "281-288", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WangFLTWZ17", "doi": "10.1109/ICCD.2017.50", "ee": "https://doi.org/10.1109/ICCD.2017.50", "url": "https://dblp.org/rec/conf/iccd/WangFLTWZ17"}, "url": "URL#2551937"}, {"@score": "1", "@id": "2551938", "info": {"authors": {"author": [{"@pid": "77/3258", "text": "Jiajun Wang"}, {"@pid": "122/8703", "text": "Reena Panda"}, {"@pid": "j/LizyKurianJohn", "text": "Lizy Kurian John"}]}, "title": "SelSMaP: A Selective Stride Masking Prefetching Scheme.", "venue": "ICCD", "pages": "369-372", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WangPJ17", "doi": "10.1109/ICCD.2017.63", "ee": "https://doi.org/10.1109/ICCD.2017.63", "url": "https://dblp.org/rec/conf/iccd/WangPJ17"}, "url": "URL#2551938"}, {"@score": "1", "@id": "2551939", "info": {"authors": {"author": [{"@pid": "45/6607-5", "text": "Ling Wang 0005"}, {"@pid": "13/4318-1", "text": "Xiaohang Wang 0001"}, {"@pid": "68/782", "text": "Yadong Wang"}]}, "title": "ABDTR: Approximation-Based Dynamic Traffic Regulation for Networks-on-Chip Systems.", "venue": "ICCD", "pages": "153-160", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WangWW17", "doi": "10.1109/ICCD.2017.31", "ee": "https://doi.org/10.1109/ICCD.2017.31", "url": "https://dblp.org/rec/conf/iccd/WangWW17"}, "url": "URL#2551939"}, {"@score": "1", "@id": "2551940", "info": {"authors": {"author": [{"@pid": "62/3432-3", "text": "Chenguang Wang 0003"}, {"@pid": "51/5332", "text": "Ming Yan"}, {"@pid": "09/2775", "text": "Yici Cai"}, {"@pid": "43/3182-1", "text": "Qiang Zhou 0001"}, {"@pid": "99/9547-1", "text": "Jianlei Yang 0001"}]}, "title": "Power Profile Equalizer: A Lightweight Countermeasure against Side-Channel Attack.", "venue": "ICCD", "pages": "305-312", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WangYCZY17", "doi": "10.1109/ICCD.2017.54", "ee": "https://doi.org/10.1109/ICCD.2017.54", "url": "https://dblp.org/rec/conf/iccd/WangYCZY17"}, "url": "URL#2551940"}, {"@score": "1", "@id": "2551941", "info": {"authors": {"author": [{"@pid": "57/2759", "text": "Wen Wen"}, {"@pid": "z/YoutaoZhang", "text": "Youtao Zhang"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}]}, "title": "Read Error Resilient MLC STT-MRAM Based Last Level Cache.", "venue": "ICCD", "pages": "455-462", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WenZY17", "doi": "10.1109/ICCD.2017.80", "ee": "https://doi.org/10.1109/ICCD.2017.80", "url": "https://dblp.org/rec/conf/iccd/WenZY17"}, "url": "URL#2551941"}, {"@score": "1", "@id": "2551942", "info": {"authors": {"author": [{"@pid": "37/5126-13", "text": "Jie Xu 0013"}, {"@pid": "48/5939-1", "text": "Dan Feng 0001"}, {"@pid": "52/3115-1", "text": "Yu Hua 0001"}, {"@pid": "11/4740-1", "text": "Wei Tong 0001"}, {"@pid": "97/6737", "text": "Jingning Liu"}, {"@pid": "57/1808", "text": "Chunyan Li"}, {"@pid": "87/6026", "text": "Wen Zhou"}]}, "title": "Improving Performance of TLC RRAM with Compression-Ratio-Aware Data Encoding.", "venue": "ICCD", "pages": "573-580", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/XuFHTLLZ17", "doi": "10.1109/ICCD.2017.99", "ee": "https://doi.org/10.1109/ICCD.2017.99", "url": "https://dblp.org/rec/conf/iccd/XuFHTLLZ17"}, "url": "URL#2551942"}, {"@score": "1", "@id": "2551943", "info": {"authors": {"author": [{"@pid": "37/5126-13", "text": "Jie Xu 0013"}, {"@pid": "48/5939-1", "text": "Dan Feng 0001"}, {"@pid": "11/4740-1", "text": "Wei Tong 0001"}, {"@pid": "97/6737", "text": "Jingning Liu"}, {"@pid": "87/6026", "text": "Wen Zhou"}]}, "title": "Encoding Separately: An Energy-Efficient Write Scheme for MLC STT-RAM.", "venue": "ICCD", "pages": "581-584", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/XuFTLZ17", "doi": "10.1109/ICCD.2017.100", "ee": "https://doi.org/10.1109/ICCD.2017.100", "url": "https://dblp.org/rec/conf/iccd/XuFTLZ17"}, "url": "URL#2551943"}, {"@score": "1", "@id": "2551944", "info": {"authors": {"author": [{"@pid": "139/1330", "text": "Siyuan Xu"}, {"@pid": "92/3091", "text": "Benjamin Carri\u00f3n Sch\u00e4fer"}]}, "title": "Approximate Reconfigurable Hardware Accelerator: Adapting the Micro-Architecture to Dynamic Workloads.", "venue": "ICCD", "pages": "113-120", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/XuS17", "doi": "10.1109/ICCD.2017.25", "ee": "https://doi.org/10.1109/ICCD.2017.25", "url": "https://dblp.org/rec/conf/iccd/XuS17"}, "url": "URL#2551944"}, {"@score": "1", "@id": "2551945", "info": {"authors": {"author": [{"@pid": "139/1330", "text": "Siyuan Xu"}, {"@pid": "92/3091", "text": "Benjamin Carri\u00f3n Sch\u00e4fer"}, {"@pid": "161/4721", "text": "Yidi Liu"}]}, "title": "Configurable SoC In-Situ Hardware/Software Co-Design Design Space Exploration.", "venue": "ICCD", "pages": "509-512", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/XuSL17", "doi": "10.1109/ICCD.2017.88", "ee": "https://doi.org/10.1109/ICCD.2017.88", "url": "https://dblp.org/rec/conf/iccd/XuSL17"}, "url": "URL#2551945"}, {"@score": "1", "@id": "2551946", "info": {"authors": {"author": [{"@pid": "209/9040", "text": "Tongxin Yang"}, {"@pid": "34/3435", "text": "Tomoaki Ukezono"}, {"@pid": "71/108", "text": "Toshinori Sato"}]}, "title": "Low-Power and High-Speed Approximate Multiplier Design with a Tree Compressor.", "venue": "ICCD", "pages": "89-96", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/YangUS17", "doi": "10.1109/ICCD.2017.22", "ee": "https://doi.org/10.1109/ICCD.2017.22", "url": "https://dblp.org/rec/conf/iccd/YangUS17"}, "url": "URL#2551946"}, {"@score": "1", "@id": "2551947", "info": {"authors": {"author": [{"@pid": "06/4820", "text": "Tianming Yang"}, {"@pid": "96/1582", "text": "Haitao Wu"}, {"@pid": "46/6812-1", "text": "Ping Huang 0001"}, {"@pid": "16/5105", "text": "Fei Zhang"}]}, "title": "A Shingle-Aware Persistent Cache Management Scheme for DM-SMR Disks.", "venue": "ICCD", "pages": "81-88", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/YangWHZ17", "doi": "10.1109/ICCD.2017.21", "ee": "https://doi.org/10.1109/ICCD.2017.21", "url": "https://dblp.org/rec/conf/iccd/YangWHZ17"}, "url": "URL#2551947"}, {"@score": "1", "@id": "2551948", "info": {"authors": {"author": [{"@pid": "78/10015", "text": "Yue Yao"}, {"@pid": "30/11146", "text": "Shuyang Huang"}, {"@pid": "82/4206", "text": "Chen Wang"}, {"@pid": "44/3684", "text": "Yi Wu"}, {"@pid": "26/1188", "text": "Weikang Qian"}]}, "title": "Approximate Disjoint Bi-Decomposition and Its Application to Approximate Logic Synthesis.", "venue": "ICCD", "pages": "517-524", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/YaoHWWQ17", "doi": "10.1109/ICCD.2017.90", "ee": "https://doi.org/10.1109/ICCD.2017.90", "url": "https://dblp.org/rec/conf/iccd/YaoHWWQ17"}, "url": "URL#2551948"}, {"@score": "1", "@id": "2551949", "info": {"authors": {"author": [{"@pid": "180/3693", "text": "Joonsang Yu"}, {"@pid": "148/7077", "text": "Kyounghoon Kim"}, {"@pid": "64/5375", "text": "Jongeun Lee"}, {"@pid": "53/2459", "text": "Kiyoung Choi"}]}, "title": "Accurate and Efficient Stochastic Computing Hardware for Convolutional Neural Networks.", "venue": "ICCD", "pages": "105-112", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/YuKLC17", "doi": "10.1109/ICCD.2017.24", "ee": "https://doi.org/10.1109/ICCD.2017.24", "url": "https://dblp.org/rec/conf/iccd/YuKLC17"}, "url": "URL#2551949"}, {"@score": "1", "@id": "2551950", "info": {"authors": {"author": [{"@pid": "34/10784", "text": "Behzad Zeinali"}, {"@pid": "33/2624", "text": "Jens Kargaard Madsen"}, {"@pid": "61/4532", "text": "Praveen Raghavan"}, {"@pid": "64/5596", "text": "Farshad Moradi"}]}, "title": "Ultra-Fast SOT-MRAM Cell with STT Current for Deterministic Switching.", "venue": "ICCD", "pages": "463-468", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ZeinaliMRM17", "doi": "10.1109/ICCD.2017.81", "ee": "https://doi.org/10.1109/ICCD.2017.81", "url": "https://dblp.org/rec/conf/iccd/ZeinaliMRM17"}, "url": "URL#2551950"}, {"@score": "1", "@id": "2551951", "info": {"authors": {"author": [{"@pid": "98/4236-3", "text": "Xiaoyi Zhang 0003"}, {"@pid": "48/5939-1", "text": "Dan Feng 0001"}, {"@pid": "52/3115-1", "text": "Yu Hua 0001"}, {"@pid": "50/128", "text": "Jianxi Chen"}]}, "title": "A Cost-Efficient NVM-Based Journaling Scheme for File Systems.", "venue": "ICCD", "pages": "57-64", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ZhangFHC17", "doi": "10.1109/ICCD.2017.18", "ee": "https://doi.org/10.1109/ICCD.2017.18", "url": "https://dblp.org/rec/conf/iccd/ZhangFHC17"}, "url": "URL#2551951"}, {"@score": "1", "@id": "2551952", "info": {"authors": {"author": [{"@pid": "50/8594", "text": "Jiangwei Zhang"}, {"@pid": "162/9969", "text": "Donald Kline Jr."}, {"@pid": "45/705", "text": "Liang Fang"}, {"@pid": "m/RamiGMelhem", "text": "Rami G. Melhem"}, {"@pid": "j/AKJones", "text": "Alex K. Jones"}]}, "title": "Yoda: Judge Me by My Size, Do You?", "venue": "ICCD", "pages": "395-398", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ZhangKFMJ17", "doi": "10.1109/ICCD.2017.68", "ee": "https://doi.org/10.1109/ICCD.2017.68", "url": "https://dblp.org/rec/conf/iccd/ZhangKFMJ17"}, "url": "URL#2551952"}, {"@score": "1", "@id": "2551953", "info": {"authors": {"author": [{"@pid": "04/6901-14", "text": "Meng Zhang 0014"}, {"@pid": "84/3254-5", "text": "Fei Wu 0005"}, {"@pid": "202/9581", "text": "Yajuan Du"}, {"@pid": "06/4401", "text": "Chengmo Yang"}, {"@pid": "54/2020", "text": "Changsheng Xie"}, {"@pid": "91/8380", "text": "Jiguang Wan"}]}, "title": "CooECC: A Cooperative Error Correction Scheme to Reduce LDPC Decoding Latency in NAND Flash.", "venue": "ICCD", "pages": "657-664", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ZhangWDYXW17", "doi": "10.1109/ICCD.2017.115", "ee": "https://doi.org/10.1109/ICCD.2017.115", "url": "https://dblp.org/rec/conf/iccd/ZhangWDYXW17"}, "url": "URL#2551953"}, {"@score": "1", "@id": "2551954", "info": {"authors": {"author": [{"@pid": "77/7902-4", "text": "Tianwei Zhang 0004"}, {"@pid": "89/3127", "text": "Yuan Xu"}, {"@pid": "08/6937", "text": "Yungang Bao"}, {"@pid": "87/4706", "text": "Ruby B. Lee"}]}, "title": "CloudShelter: Protecting Virtual Machines&apos; Memory Resource Availability in Clouds.", "venue": "ICCD", "pages": "557-564", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ZhangXBL17", "doi": "10.1109/ICCD.2017.97", "ee": "https://doi.org/10.1109/ICCD.2017.97", "url": "https://dblp.org/rec/conf/iccd/ZhangXBL17"}, "url": "URL#2551954"}, {"@score": "1", "@id": "2551955", "info": {"authors": {"author": [{"@pid": "118/5481", "text": "Mingzhe Zhang"}, {"@pid": "46/9860", "text": "Lunkai Zhang"}, {"@pid": "96/1994-1", "text": "Lei Jiang 0001"}, {"@pid": "c/FTChong", "text": "Frederic T. Chong"}, {"@pid": "16/5205-2", "text": "Zhiyong Liu 0002"}]}, "title": "Quick-and-Dirty: Improving Performance of MLC PCM by Using Temporary Short Writes.", "venue": "ICCD", "pages": "585-588", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ZhangZJCL17", "doi": "10.1109/ICCD.2017.101", "ee": "https://doi.org/10.1109/ICCD.2017.101", "url": "https://dblp.org/rec/conf/iccd/ZhangZJCL17"}, "url": "URL#2551955"}, {"@score": "1", "@id": "2551956", "info": {"authors": {"author": [{"@pid": "178/7439", "text": "Shengan Zheng"}, {"@pid": "14/2036", "text": "Hong Mei 0001"}, {"@pid": "93/4039", "text": "Linpeng Huang"}, {"@pid": "74/2905", "text": "Yanyan Shen"}, {"@pid": "02/6595", "text": "Yanmin Zhu"}]}, "title": "Adaptive Prefetching for Accelerating Read and Write in NVM-Based File Systems.", "venue": "ICCD", "pages": "49-56", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ZhengMHSZ17", "doi": "10.1109/ICCD.2017.17", "ee": "https://doi.org/10.1109/ICCD.2017.17", "url": "https://dblp.org/rec/conf/iccd/ZhengMHSZ17"}, "url": "URL#2551956"}, {"@score": "1", "@id": "2551957", "info": {"authors": {"author": [{"@pid": "200/0241", "text": "Chaobing Zhou"}, {"@pid": "48/4863", "text": "Libo Huang"}, {"@pid": "44/28", "text": "Tan Zhang"}, {"@pid": "64/3980", "text": "Yongwen Wang"}, {"@pid": "00/2916", "text": "Chengyi Zhang"}, {"@pid": "26/1722", "text": "Qiang Dou"}]}, "title": "Effective Optimization of Branch Predictors through Lightweight Simulation.", "venue": "ICCD", "pages": "653-656", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ZhouHZWZD17", "doi": "10.1109/ICCD.2017.114", "ee": "https://doi.org/10.1109/ICCD.2017.114", "url": "https://dblp.org/rec/conf/iccd/ZhouHZWZD17"}, "url": "URL#2551957"}, {"@score": "1", "@id": "2649188", "info": {"title": "2017 IEEE International Conference on Computer Design, ICCD 2017, Boston, MA, USA, November 5-8, 2017", "venue": "ICCD", "publisher": "IEEE Computer Society", "year": "2017", "type": "Editorship", "key": "conf/iccd/2017", "ee": "https://ieeexplore.ieee.org/xpl/conhome/8118206/proceeding", "url": "https://dblp.org/rec/conf/iccd/2017"}, "url": "URL#2649188"}]}}}