// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "06/06/2018 14:52:57"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PS1_ZAD12 (
	DIN,
	Resetn,
	Clock,
	Run,
	Done,
	BusWires,
	ADDR,
	DOUT,
	W,
	Tstep_Q,
	R0);
input 	[15:0] DIN;
input 	Resetn;
input 	Clock;
input 	Run;
output 	Done;
output 	[15:0] BusWires;
output 	[15:0] ADDR;
output 	[15:0] DOUT;
output 	W;
output 	[2:0] Tstep_Q;
output 	[15:0] R0;

// Design Ports Information
// Run	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Done	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[1]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[2]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[3]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[4]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[5]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[6]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[7]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[8]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[9]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[10]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[11]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[12]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[13]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[14]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[15]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[0]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[1]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[2]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[3]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[4]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[5]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[6]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[7]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[8]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[9]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[10]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[11]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[12]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[13]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[14]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[15]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Tstep_Q[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Tstep_Q[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Tstep_Q[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[0]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[1]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[2]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[3]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[4]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[5]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[6]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[7]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[8]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[9]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[10]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[11]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[12]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[13]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[14]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[15]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Resetn	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[7]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[6]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[8]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[0]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[1]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[2]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[3]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[4]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[5]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[9]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[10]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[11]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[12]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[13]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[14]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[15]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Run~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Clock~input_o ;
wire \Clock~inputCLKENA0_outclk ;
wire \Resetn~input_o ;
wire \Tstep|Q~2_combout ;
wire \Tstep|Q~0_combout ;
wire \Tstep|Q~1_combout ;
wire \DIN[7]~input_o ;
wire \Decoder16~0_combout ;
wire \DIN[6]~input_o ;
wire \DIN[8]~input_o ;
wire \Mux24~0_combout ;
wire \AddSub~1_combout ;
wire \DIN[5]~input_o ;
wire \DIN[4]~input_o ;
wire \DIN[3]~input_o ;
wire \Mux17~0_combout ;
wire \DIN[0]~input_o ;
wire \DIN[2]~input_o ;
wire \DIN[1]~input_o ;
wire \Mux29~0_combout ;
wire \Mux30~0_combout ;
wire \Mux30~1_combout ;
wire \Mux18~0_combout ;
wire \Mux31~0_combout ;
wire \Mux31~1_combout ;
wire \Mux23~0_combout ;
wire \Mux32~4_combout ;
wire \Mux32~5_combout ;
wire \Mux34~0_combout ;
wire \Mux16~0_combout ;
wire \Mux29~1_combout ;
wire \Equal7~0_combout ;
wire \Mux25~0_combout ;
wire \Mux26~0_combout ;
wire \Mux27~0_combout ;
wire \Mux28~0_combout ;
wire \Mux27~1_combout ;
wire \Mux25~1_combout ;
wire \Equal5~0_combout ;
wire \Selector15~2_combout ;
wire \Mux29~2_combout ;
wire \Equal3~0_combout ;
wire \Equal11~0_combout ;
wire \Equal9~0_combout ;
wire \Mux24~1_combout ;
wire \Mux22~0_combout ;
wire \Gout~0_combout ;
wire \Mux17~1_combout ;
wire \Mux26~1_combout ;
wire \Selector15~0_combout ;
wire \DIN[15]~input_o ;
wire \Mux20~0_combout ;
wire \Equal8~0_combout ;
wire \Selector15~1_combout ;
wire \Equal10~0_combout ;
wire \Mux18~1_combout ;
wire \Selector15~3_combout ;
wire \Equal5~2_combout ;
wire \Mux16~1_combout ;
wire \Gout~1_combout ;
wire \Selector15~6_combout ;
wire \Selector15~7_combout ;
wire \Mux22~2_combout ;
wire \Selector15~5_combout ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita0~sumout ;
wire \Mux23~1_combout ;
wire \reg_0|lpm_counter_component|auto_generated|_~0_combout ;
wire \reg_0|lpm_counter_component|auto_generated|_~1_combout ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita0~COUT ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita1~sumout ;
wire \Selector10~2_combout ;
wire \Selector10~0_combout ;
wire \Selector10~1_combout ;
wire \Ain~0_combout ;
wire \AS|lpm_add_sub_component|auto_generated|add_sub_cella[0]~2_cout ;
wire \AS|lpm_add_sub_component|auto_generated|add_sub_cella[0]~COUT ;
wire \AddSub~0_combout ;
wire \Selector10~6_combout ;
wire \Selector10~7_combout ;
wire \Selector10~3_combout ;
wire \Selector10~5_combout ;
wire \Mux19~0_combout ;
wire \Equal9~1_combout ;
wire \Selector10~4_combout ;
wire \Equal5~1_combout ;
wire \Selector10~8_combout ;
wire \Selector10~9_combout ;
wire \BusWires[1]$latch~combout ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita1~COUT ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita2~sumout ;
wire \Selector9~3_combout ;
wire \AS|lpm_add_sub_component|auto_generated|add_sub_cella[1]~COUT ;
wire \Selector9~6_combout ;
wire \Selector9~7_combout ;
wire \Selector9~4_combout ;
wire \Selector9~5_combout ;
wire \Selector9~8_combout ;
wire \Selector9~2_combout ;
wire \Selector9~0_combout ;
wire \Selector9~1_combout ;
wire \Selector9~9_combout ;
wire \BusWires[2]$latch~combout ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita2~COUT ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita3~sumout ;
wire \Selector8~1_combout ;
wire \Selector8~2_combout ;
wire \Selector8~0_combout ;
wire \AS|lpm_add_sub_component|auto_generated|add_sub_cella[2]~COUT ;
wire \Selector8~6_combout ;
wire \Selector8~7_combout ;
wire \Selector8~5_combout ;
wire \Selector8~4_combout ;
wire \Selector8~3_combout ;
wire \Selector8~8_combout ;
wire \Selector8~9_combout ;
wire \BusWires[3]$latch~combout ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita3~COUT ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita4~sumout ;
wire \AS|lpm_add_sub_component|auto_generated|add_sub_cella[3]~COUT ;
wire \Selector7~6_combout ;
wire \Selector7~7_combout ;
wire \Selector7~5_combout ;
wire \Selector7~3_combout ;
wire \Selector7~4_combout ;
wire \Selector7~8_combout ;
wire \Selector7~0_combout ;
wire \Selector7~2_combout ;
wire \Selector7~1_combout ;
wire \Selector7~9_combout ;
wire \BusWires[4]$latch~combout ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita4~COUT ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita5~sumout ;
wire \Selector6~1_combout ;
wire \Selector6~4_combout ;
wire \AS|lpm_add_sub_component|auto_generated|add_sub_cella[4]~COUT ;
wire \Selector6~6_combout ;
wire \Selector6~7_combout ;
wire \Selector6~3_combout ;
wire \Selector6~5_combout ;
wire \Selector6~8_combout ;
wire \Selector6~0_combout ;
wire \Selector6~2_combout ;
wire \Selector6~9_combout ;
wire \BusWires[5]$latch~combout ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita5~COUT ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita6~sumout ;
wire \Selector5~0_combout ;
wire \AS|lpm_add_sub_component|auto_generated|add_sub_cella[5]~COUT ;
wire \Selector5~6_combout ;
wire \Selector5~7_combout ;
wire \Selector5~3_combout ;
wire \Selector5~4_combout ;
wire \Selector5~5_combout ;
wire \Selector5~8_combout ;
wire \Selector5~2_combout ;
wire \Selector5~1_combout ;
wire \Selector5~9_combout ;
wire \BusWires[6]$latch~combout ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita6~COUT ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita7~sumout ;
wire \Selector4~3_combout ;
wire \Selector4~4_combout ;
wire \Selector4~5_combout ;
wire \AS|lpm_add_sub_component|auto_generated|add_sub_cella[6]~COUT ;
wire \Selector4~6_combout ;
wire \Selector4~7_combout ;
wire \Selector4~8_combout ;
wire \Selector4~2_combout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \Selector4~9_combout ;
wire \BusWires[7]$latch~combout ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita7~COUT ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita8~sumout ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita8~COUT ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita9~sumout ;
wire \Selector2~1_combout ;
wire \Selector2~2_combout ;
wire \DIN[9]~input_o ;
wire \Selector2~0_combout ;
wire \Selector2~5_combout ;
wire \Selector2~3_combout ;
wire \Selector2~4_combout ;
wire \AS|lpm_add_sub_component|auto_generated|add_sub_cella[7]~COUT ;
wire \AS|lpm_add_sub_component|auto_generated|add_sub_cella[8]~COUT ;
wire \Selector2~6_combout ;
wire \Selector2~7_combout ;
wire \Selector2~8_combout ;
wire \Selector2~9_combout ;
wire \BusWires[9]$latch~combout ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita9~COUT ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita10~sumout ;
wire \DIN[10]~input_o ;
wire \Selector1~2_combout ;
wire \Selector1~1_combout ;
wire \Selector1~0_combout ;
wire \Selector1~5_combout ;
wire \Selector1~3_combout ;
wire \Selector1~4_combout ;
wire \AS|lpm_add_sub_component|auto_generated|add_sub_cella[9]~COUT ;
wire \Selector1~6_combout ;
wire \Selector1~7_combout ;
wire \Selector1~8_combout ;
wire \Selector1~9_combout ;
wire \BusWires[10]$latch~combout ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita10~COUT ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita11~sumout ;
wire \DIN[11]~input_o ;
wire \Selector0~4_combout ;
wire \AS|lpm_add_sub_component|auto_generated|add_sub_cella[10]~COUT ;
wire \Selector0~6_combout ;
wire \Selector0~7_combout ;
wire \Selector0~5_combout ;
wire \Selector0~3_combout ;
wire \Selector0~8_combout ;
wire \Selector0~1_combout ;
wire \Selector0~0_combout ;
wire \Selector0~2_combout ;
wire \Selector0~9_combout ;
wire \BusWires[11]$latch~combout ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita11~COUT ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita12~sumout ;
wire \Selector12~2_combout ;
wire \DIN[12]~input_o ;
wire \Selector12~1_combout ;
wire \AS|lpm_add_sub_component|auto_generated|add_sub_cella[11]~COUT ;
wire \Selector12~6_combout ;
wire \Selector12~7_combout ;
wire \Selector12~3_combout ;
wire \Selector12~4_combout ;
wire \Selector12~5_combout ;
wire \Selector12~8_combout ;
wire \Selector12~0_combout ;
wire \Selector12~9_combout ;
wire \BusWires[12]$latch~combout ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita12~COUT ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita13~sumout ;
wire \Selector13~2_combout ;
wire \DIN[13]~input_o ;
wire \Selector13~5_combout ;
wire \Selector13~3_combout ;
wire \AS|lpm_add_sub_component|auto_generated|add_sub_cella[12]~COUT ;
wire \Selector13~6_combout ;
wire \Selector13~7_combout ;
wire \Selector13~4_combout ;
wire \Selector13~8_combout ;
wire \Selector13~0_combout ;
wire \Selector13~1_combout ;
wire \Selector13~9_combout ;
wire \BusWires[13]$latch~combout ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita13~COUT ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita14~sumout ;
wire \DIN[14]~input_o ;
wire \Selector14~0_combout ;
wire \Selector14~2_combout ;
wire \Selector14~4_combout ;
wire \AS|lpm_add_sub_component|auto_generated|add_sub_cella[13]~COUT ;
wire \Selector14~6_combout ;
wire \Selector14~7_combout ;
wire \Selector14~3_combout ;
wire \Selector14~5_combout ;
wire \Selector14~8_combout ;
wire \Selector14~1_combout ;
wire \Selector14~9_combout ;
wire \BusWires[14]$latch~combout ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita14~COUT ;
wire \reg_0|lpm_counter_component|auto_generated|counter_comb_bita15~sumout ;
wire \Selector15~4_combout ;
wire \Selector15~8_combout ;
wire \Selector15~9_combout ;
wire \BusWires[15]$latch~combout ;
wire \AS|lpm_add_sub_component|auto_generated|add_sub_cella[14]~COUT ;
wire \Equal0~0_combout ;
wire \Mux32~0_combout ;
wire \Equal0~1_combout ;
wire \Mux22~1_combout ;
wire \Mux21~0_combout ;
wire \Selector3~2_combout ;
wire \Selector3~1_combout ;
wire \Selector3~0_combout ;
wire \Selector3~6_combout ;
wire \Selector3~7_combout ;
wire \Selector3~3_combout ;
wire \Selector3~4_combout ;
wire \Selector3~5_combout ;
wire \Selector3~8_combout ;
wire \Selector3~9_combout ;
wire \BusWires[8]$latch~combout ;
wire \Equal0~2_combout ;
wire \Mux32~1_combout ;
wire \Mux32~2_combout ;
wire \Mux32~3_combout ;
wire \Mux25~2_combout ;
wire \Mux28~1_combout ;
wire \Mux27~2_combout ;
wire \WideNor1~1_combout ;
wire \WideNor1~0_combout ;
wire \WideNor1~combout ;
wire \Selector11~1_combout ;
wire \Selector11~2_combout ;
wire \Selector11~6_combout ;
wire \Selector11~7_combout ;
wire \Selector11~5_combout ;
wire \Selector11~4_combout ;
wire \Selector11~3_combout ;
wire \Selector11~8_combout ;
wire \Selector11~0_combout ;
wire \Selector11~9_combout ;
wire \BusWires[0]$latch~combout ;
wire \reg_ADDR|Q[0]~feeder_combout ;
wire \Mux33~0_combout ;
wire \reg_ADDR|Q[1]~feeder_combout ;
wire \reg_ADDR|Q[3]~feeder_combout ;
wire \reg_ADDR|Q[4]~feeder_combout ;
wire \reg_ADDR|Q[5]~feeder_combout ;
wire \reg_ADDR|Q[6]~feeder_combout ;
wire \reg_ADDR|Q[7]~feeder_combout ;
wire \reg_ADDR|Q[9]~feeder_combout ;
wire \reg_ADDR|Q[11]~feeder_combout ;
wire \reg_ADDR|Q[14]~feeder_combout ;
wire \reg_DOUT|Q[0]~feeder_combout ;
wire \DOUTin~0_combout ;
wire \reg_DOUT|Q[2]~feeder_combout ;
wire \reg_DOUT|Q[3]~feeder_combout ;
wire \reg_DOUT|Q[4]~feeder_combout ;
wire \reg_DOUT|Q[5]~feeder_combout ;
wire \reg_DOUT|Q[9]~feeder_combout ;
wire \reg_DOUT|Q[10]~feeder_combout ;
wire \reg_DOUT|Q[11]~feeder_combout ;
wire \reg_DOUT|Q[13]~feeder_combout ;
wire \reg_DOUT|Q[14]~feeder_combout ;
wire \reg_DOUT|Q[15]~feeder_combout ;
wire \W_D~0_combout ;
wire [15:0] \reg_DOUT|Q ;
wire [15:0] \reg_0|lpm_counter_component|auto_generated|counter_reg_bit ;
wire [15:0] \reg_G|Q ;
wire [15:0] \AS|lpm_add_sub_component|auto_generated|result ;
wire [2:0] \Tstep|Q ;
wire [15:0] \reg_6|Q ;
wire [8:0] \reg_IR|Q ;
wire [15:0] \reg_ADDR|Q ;
wire [0:0] \reg_W|Q ;
wire [15:0] \reg_3|Q ;
wire [15:0] \reg_2|Q ;
wire [15:0] \reg_5|Q ;
wire [15:0] \reg_4|Q ;
wire [15:0] \reg_1|Q ;
wire [15:0] \reg_7|Q ;
wire [15:0] \reg_A|Q ;


// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \Done~output (
	.i(\Mux24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Done),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
defparam \Done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \BusWires[0]~output (
	.i(\BusWires[0]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[0]),
	.obar());
// synopsys translate_off
defparam \BusWires[0]~output .bus_hold = "false";
defparam \BusWires[0]~output .open_drain_output = "false";
defparam \BusWires[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \BusWires[1]~output (
	.i(\BusWires[1]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[1]),
	.obar());
// synopsys translate_off
defparam \BusWires[1]~output .bus_hold = "false";
defparam \BusWires[1]~output .open_drain_output = "false";
defparam \BusWires[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \BusWires[2]~output (
	.i(\BusWires[2]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[2]),
	.obar());
// synopsys translate_off
defparam \BusWires[2]~output .bus_hold = "false";
defparam \BusWires[2]~output .open_drain_output = "false";
defparam \BusWires[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \BusWires[3]~output (
	.i(\BusWires[3]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[3]),
	.obar());
// synopsys translate_off
defparam \BusWires[3]~output .bus_hold = "false";
defparam \BusWires[3]~output .open_drain_output = "false";
defparam \BusWires[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \BusWires[4]~output (
	.i(\BusWires[4]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[4]),
	.obar());
// synopsys translate_off
defparam \BusWires[4]~output .bus_hold = "false";
defparam \BusWires[4]~output .open_drain_output = "false";
defparam \BusWires[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \BusWires[5]~output (
	.i(\BusWires[5]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[5]),
	.obar());
// synopsys translate_off
defparam \BusWires[5]~output .bus_hold = "false";
defparam \BusWires[5]~output .open_drain_output = "false";
defparam \BusWires[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \BusWires[6]~output (
	.i(\BusWires[6]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[6]),
	.obar());
// synopsys translate_off
defparam \BusWires[6]~output .bus_hold = "false";
defparam \BusWires[6]~output .open_drain_output = "false";
defparam \BusWires[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \BusWires[7]~output (
	.i(\BusWires[7]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[7]),
	.obar());
// synopsys translate_off
defparam \BusWires[7]~output .bus_hold = "false";
defparam \BusWires[7]~output .open_drain_output = "false";
defparam \BusWires[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \BusWires[8]~output (
	.i(\BusWires[8]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[8]),
	.obar());
// synopsys translate_off
defparam \BusWires[8]~output .bus_hold = "false";
defparam \BusWires[8]~output .open_drain_output = "false";
defparam \BusWires[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \BusWires[9]~output (
	.i(\BusWires[9]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[9]),
	.obar());
// synopsys translate_off
defparam \BusWires[9]~output .bus_hold = "false";
defparam \BusWires[9]~output .open_drain_output = "false";
defparam \BusWires[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \BusWires[10]~output (
	.i(\BusWires[10]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[10]),
	.obar());
// synopsys translate_off
defparam \BusWires[10]~output .bus_hold = "false";
defparam \BusWires[10]~output .open_drain_output = "false";
defparam \BusWires[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \BusWires[11]~output (
	.i(\BusWires[11]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[11]),
	.obar());
// synopsys translate_off
defparam \BusWires[11]~output .bus_hold = "false";
defparam \BusWires[11]~output .open_drain_output = "false";
defparam \BusWires[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \BusWires[12]~output (
	.i(\BusWires[12]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[12]),
	.obar());
// synopsys translate_off
defparam \BusWires[12]~output .bus_hold = "false";
defparam \BusWires[12]~output .open_drain_output = "false";
defparam \BusWires[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \BusWires[13]~output (
	.i(\BusWires[13]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[13]),
	.obar());
// synopsys translate_off
defparam \BusWires[13]~output .bus_hold = "false";
defparam \BusWires[13]~output .open_drain_output = "false";
defparam \BusWires[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \BusWires[14]~output (
	.i(\BusWires[14]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[14]),
	.obar());
// synopsys translate_off
defparam \BusWires[14]~output .bus_hold = "false";
defparam \BusWires[14]~output .open_drain_output = "false";
defparam \BusWires[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \BusWires[15]~output (
	.i(\BusWires[15]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[15]),
	.obar());
// synopsys translate_off
defparam \BusWires[15]~output .bus_hold = "false";
defparam \BusWires[15]~output .open_drain_output = "false";
defparam \BusWires[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \ADDR[0]~output (
	.i(\reg_ADDR|Q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[0]),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
defparam \ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \ADDR[1]~output (
	.i(\reg_ADDR|Q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[1]),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
defparam \ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \ADDR[2]~output (
	.i(\reg_ADDR|Q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[2]),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
defparam \ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \ADDR[3]~output (
	.i(\reg_ADDR|Q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[3]),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
defparam \ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \ADDR[4]~output (
	.i(\reg_ADDR|Q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[4]),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
defparam \ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \ADDR[5]~output (
	.i(\reg_ADDR|Q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[5]),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
defparam \ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \ADDR[6]~output (
	.i(\reg_ADDR|Q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[6]),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
defparam \ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \ADDR[7]~output (
	.i(\reg_ADDR|Q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[7]),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
defparam \ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \ADDR[8]~output (
	.i(\reg_ADDR|Q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[8]),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
defparam \ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \ADDR[9]~output (
	.i(\reg_ADDR|Q [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[9]),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
defparam \ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \ADDR[10]~output (
	.i(\reg_ADDR|Q [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[10]),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
defparam \ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \ADDR[11]~output (
	.i(\reg_ADDR|Q [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[11]),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
defparam \ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \ADDR[12]~output (
	.i(\reg_ADDR|Q [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[12]),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
defparam \ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \ADDR[13]~output (
	.i(\reg_ADDR|Q [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[13]),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
defparam \ADDR[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \ADDR[14]~output (
	.i(\reg_ADDR|Q [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[14]),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
defparam \ADDR[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \ADDR[15]~output (
	.i(\reg_ADDR|Q [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[15]),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
defparam \ADDR[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N36
cyclonev_io_obuf \DOUT[0]~output (
	.i(\reg_DOUT|Q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[0]),
	.obar());
// synopsys translate_off
defparam \DOUT[0]~output .bus_hold = "false";
defparam \DOUT[0]~output .open_drain_output = "false";
defparam \DOUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \DOUT[1]~output (
	.i(\reg_DOUT|Q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[1]),
	.obar());
// synopsys translate_off
defparam \DOUT[1]~output .bus_hold = "false";
defparam \DOUT[1]~output .open_drain_output = "false";
defparam \DOUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \DOUT[2]~output (
	.i(\reg_DOUT|Q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[2]),
	.obar());
// synopsys translate_off
defparam \DOUT[2]~output .bus_hold = "false";
defparam \DOUT[2]~output .open_drain_output = "false";
defparam \DOUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \DOUT[3]~output (
	.i(\reg_DOUT|Q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[3]),
	.obar());
// synopsys translate_off
defparam \DOUT[3]~output .bus_hold = "false";
defparam \DOUT[3]~output .open_drain_output = "false";
defparam \DOUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DOUT[4]~output (
	.i(\reg_DOUT|Q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[4]),
	.obar());
// synopsys translate_off
defparam \DOUT[4]~output .bus_hold = "false";
defparam \DOUT[4]~output .open_drain_output = "false";
defparam \DOUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \DOUT[5]~output (
	.i(\reg_DOUT|Q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[5]),
	.obar());
// synopsys translate_off
defparam \DOUT[5]~output .bus_hold = "false";
defparam \DOUT[5]~output .open_drain_output = "false";
defparam \DOUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \DOUT[6]~output (
	.i(\reg_DOUT|Q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[6]),
	.obar());
// synopsys translate_off
defparam \DOUT[6]~output .bus_hold = "false";
defparam \DOUT[6]~output .open_drain_output = "false";
defparam \DOUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N36
cyclonev_io_obuf \DOUT[7]~output (
	.i(\reg_DOUT|Q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[7]),
	.obar());
// synopsys translate_off
defparam \DOUT[7]~output .bus_hold = "false";
defparam \DOUT[7]~output .open_drain_output = "false";
defparam \DOUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DOUT[8]~output (
	.i(\reg_DOUT|Q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[8]),
	.obar());
// synopsys translate_off
defparam \DOUT[8]~output .bus_hold = "false";
defparam \DOUT[8]~output .open_drain_output = "false";
defparam \DOUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \DOUT[9]~output (
	.i(\reg_DOUT|Q [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[9]),
	.obar());
// synopsys translate_off
defparam \DOUT[9]~output .bus_hold = "false";
defparam \DOUT[9]~output .open_drain_output = "false";
defparam \DOUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \DOUT[10]~output (
	.i(\reg_DOUT|Q [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[10]),
	.obar());
// synopsys translate_off
defparam \DOUT[10]~output .bus_hold = "false";
defparam \DOUT[10]~output .open_drain_output = "false";
defparam \DOUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \DOUT[11]~output (
	.i(\reg_DOUT|Q [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[11]),
	.obar());
// synopsys translate_off
defparam \DOUT[11]~output .bus_hold = "false";
defparam \DOUT[11]~output .open_drain_output = "false";
defparam \DOUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \DOUT[12]~output (
	.i(\reg_DOUT|Q [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[12]),
	.obar());
// synopsys translate_off
defparam \DOUT[12]~output .bus_hold = "false";
defparam \DOUT[12]~output .open_drain_output = "false";
defparam \DOUT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \DOUT[13]~output (
	.i(\reg_DOUT|Q [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[13]),
	.obar());
// synopsys translate_off
defparam \DOUT[13]~output .bus_hold = "false";
defparam \DOUT[13]~output .open_drain_output = "false";
defparam \DOUT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \DOUT[14]~output (
	.i(\reg_DOUT|Q [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[14]),
	.obar());
// synopsys translate_off
defparam \DOUT[14]~output .bus_hold = "false";
defparam \DOUT[14]~output .open_drain_output = "false";
defparam \DOUT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \DOUT[15]~output (
	.i(\reg_DOUT|Q [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[15]),
	.obar());
// synopsys translate_off
defparam \DOUT[15]~output .bus_hold = "false";
defparam \DOUT[15]~output .open_drain_output = "false";
defparam \DOUT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N19
cyclonev_io_obuf \W~output (
	.i(\reg_W|Q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(W),
	.obar());
// synopsys translate_off
defparam \W~output .bus_hold = "false";
defparam \W~output .open_drain_output = "false";
defparam \W~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \Tstep_Q[0]~output (
	.i(\Tstep|Q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Tstep_Q[0]),
	.obar());
// synopsys translate_off
defparam \Tstep_Q[0]~output .bus_hold = "false";
defparam \Tstep_Q[0]~output .open_drain_output = "false";
defparam \Tstep_Q[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \Tstep_Q[1]~output (
	.i(\Tstep|Q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Tstep_Q[1]),
	.obar());
// synopsys translate_off
defparam \Tstep_Q[1]~output .bus_hold = "false";
defparam \Tstep_Q[1]~output .open_drain_output = "false";
defparam \Tstep_Q[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \Tstep_Q[2]~output (
	.i(\Tstep|Q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Tstep_Q[2]),
	.obar());
// synopsys translate_off
defparam \Tstep_Q[2]~output .bus_hold = "false";
defparam \Tstep_Q[2]~output .open_drain_output = "false";
defparam \Tstep_Q[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N53
cyclonev_io_obuf \R0[0]~output (
	.i(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0[0]),
	.obar());
// synopsys translate_off
defparam \R0[0]~output .bus_hold = "false";
defparam \R0[0]~output .open_drain_output = "false";
defparam \R0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \R0[1]~output (
	.i(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0[1]),
	.obar());
// synopsys translate_off
defparam \R0[1]~output .bus_hold = "false";
defparam \R0[1]~output .open_drain_output = "false";
defparam \R0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \R0[2]~output (
	.i(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0[2]),
	.obar());
// synopsys translate_off
defparam \R0[2]~output .bus_hold = "false";
defparam \R0[2]~output .open_drain_output = "false";
defparam \R0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N2
cyclonev_io_obuf \R0[3]~output (
	.i(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0[3]),
	.obar());
// synopsys translate_off
defparam \R0[3]~output .bus_hold = "false";
defparam \R0[3]~output .open_drain_output = "false";
defparam \R0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \R0[4]~output (
	.i(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0[4]),
	.obar());
// synopsys translate_off
defparam \R0[4]~output .bus_hold = "false";
defparam \R0[4]~output .open_drain_output = "false";
defparam \R0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \R0[5]~output (
	.i(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0[5]),
	.obar());
// synopsys translate_off
defparam \R0[5]~output .bus_hold = "false";
defparam \R0[5]~output .open_drain_output = "false";
defparam \R0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \R0[6]~output (
	.i(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0[6]),
	.obar());
// synopsys translate_off
defparam \R0[6]~output .bus_hold = "false";
defparam \R0[6]~output .open_drain_output = "false";
defparam \R0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \R0[7]~output (
	.i(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0[7]),
	.obar());
// synopsys translate_off
defparam \R0[7]~output .bus_hold = "false";
defparam \R0[7]~output .open_drain_output = "false";
defparam \R0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \R0[8]~output (
	.i(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0[8]),
	.obar());
// synopsys translate_off
defparam \R0[8]~output .bus_hold = "false";
defparam \R0[8]~output .open_drain_output = "false";
defparam \R0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \R0[9]~output (
	.i(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0[9]),
	.obar());
// synopsys translate_off
defparam \R0[9]~output .bus_hold = "false";
defparam \R0[9]~output .open_drain_output = "false";
defparam \R0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \R0[10]~output (
	.i(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0[10]),
	.obar());
// synopsys translate_off
defparam \R0[10]~output .bus_hold = "false";
defparam \R0[10]~output .open_drain_output = "false";
defparam \R0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \R0[11]~output (
	.i(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0[11]),
	.obar());
// synopsys translate_off
defparam \R0[11]~output .bus_hold = "false";
defparam \R0[11]~output .open_drain_output = "false";
defparam \R0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \R0[12]~output (
	.i(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0[12]),
	.obar());
// synopsys translate_off
defparam \R0[12]~output .bus_hold = "false";
defparam \R0[12]~output .open_drain_output = "false";
defparam \R0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \R0[13]~output (
	.i(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0[13]),
	.obar());
// synopsys translate_off
defparam \R0[13]~output .bus_hold = "false";
defparam \R0[13]~output .open_drain_output = "false";
defparam \R0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \R0[14]~output (
	.i(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0[14]),
	.obar());
// synopsys translate_off
defparam \R0[14]~output .bus_hold = "false";
defparam \R0[14]~output .open_drain_output = "false";
defparam \R0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \R0[15]~output (
	.i(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R0[15]),
	.obar());
// synopsys translate_off
defparam \R0[15]~output .bus_hold = "false";
defparam \R0[15]~output .open_drain_output = "false";
defparam \R0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \Clock~inputCLKENA0 (
	.inclk(\Clock~input_o ),
	.ena(vcc),
	.outclk(\Clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \Clock~inputCLKENA0 .clock_type = "global clock";
defparam \Clock~inputCLKENA0 .disable_mode = "low";
defparam \Clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \Clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \Clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \Resetn~input (
	.i(Resetn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Resetn~input_o ));
// synopsys translate_off
defparam \Resetn~input .bus_hold = "false";
defparam \Resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N36
cyclonev_lcell_comb \Tstep|Q~2 (
// Equation(s):
// \Tstep|Q~2_combout  = ( !\Mux24~0_combout  & ( (\Resetn~input_o  & !\Tstep|Q [0]) ) )

	.dataa(!\Resetn~input_o ),
	.datab(gnd),
	.datac(!\Tstep|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep|Q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep|Q~2 .extended_lut = "off";
defparam \Tstep|Q~2 .lut_mask = 64'h5050505000000000;
defparam \Tstep|Q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N23
dffeas \Tstep|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Tstep|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep|Q[0] .is_wysiwyg = "true";
defparam \Tstep|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N48
cyclonev_lcell_comb \Tstep|Q~0 (
// Equation(s):
// \Tstep|Q~0_combout  = ( \Tstep|Q [1] & ( !\Mux24~0_combout  & ( (!\Tstep|Q [0] & \Resetn~input_o ) ) ) ) # ( !\Tstep|Q [1] & ( !\Mux24~0_combout  & ( (\Tstep|Q [0] & \Resetn~input_o ) ) ) )

	.dataa(!\Tstep|Q [0]),
	.datab(gnd),
	.datac(!\Resetn~input_o ),
	.datad(gnd),
	.datae(!\Tstep|Q [1]),
	.dataf(!\Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep|Q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep|Q~0 .extended_lut = "off";
defparam \Tstep|Q~0 .lut_mask = 64'h05050A0A00000000;
defparam \Tstep|Q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N50
dffeas \Tstep|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\Tstep|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep|Q[1] .is_wysiwyg = "true";
defparam \Tstep|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N39
cyclonev_lcell_comb \Tstep|Q~1 (
// Equation(s):
// \Tstep|Q~1_combout  = ( \Tstep|Q [1] & ( (\Resetn~input_o  & (!\Mux24~0_combout  & (!\Tstep|Q [0] $ (!\Tstep|Q [2])))) ) ) # ( !\Tstep|Q [1] & ( (\Resetn~input_o  & (!\Mux24~0_combout  & \Tstep|Q [2])) ) )

	.dataa(!\Resetn~input_o ),
	.datab(!\Tstep|Q [0]),
	.datac(!\Mux24~0_combout ),
	.datad(!\Tstep|Q [2]),
	.datae(gnd),
	.dataf(!\Tstep|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep|Q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep|Q~1 .extended_lut = "off";
defparam \Tstep|Q~1 .lut_mask = 64'h0050005010401040;
defparam \Tstep|Q~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N41
dffeas \Tstep|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\Tstep|Q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep|Q[2] .is_wysiwyg = "true";
defparam \Tstep|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N75
cyclonev_io_ibuf \DIN[7]~input (
	.i(DIN[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[7]~input_o ));
// synopsys translate_off
defparam \DIN[7]~input .bus_hold = "false";
defparam \DIN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N54
cyclonev_lcell_comb \Decoder16~0 (
// Equation(s):
// \Decoder16~0_combout  = (!\Tstep|Q [1] & (!\Tstep|Q [2] & \Tstep|Q [0]))

	.dataa(!\Tstep|Q [1]),
	.datab(!\Tstep|Q [2]),
	.datac(gnd),
	.datad(!\Tstep|Q [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder16~0 .extended_lut = "off";
defparam \Decoder16~0 .lut_mask = 64'h0088008800880088;
defparam \Decoder16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N5
dffeas \reg_IR|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[7] .is_wysiwyg = "true";
defparam \reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \DIN[6]~input (
	.i(DIN[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[6]~input_o ));
// synopsys translate_off
defparam \DIN[6]~input .bus_hold = "false";
defparam \DIN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N53
dffeas \reg_IR|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[6] .is_wysiwyg = "true";
defparam \reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \DIN[8]~input (
	.i(DIN[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[8]~input_o ));
// synopsys translate_off
defparam \DIN[8]~input .bus_hold = "false";
defparam \DIN[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y3_N35
dffeas \reg_IR|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[8] .is_wysiwyg = "true";
defparam \reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N30
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( !\reg_IR|Q [6] & ( \reg_IR|Q [8] & ( (\Tstep|Q [1] & (!\Tstep|Q [2] & (!\Tstep|Q [0] $ (!\reg_IR|Q [7])))) ) ) ) # ( \reg_IR|Q [6] & ( !\reg_IR|Q [8] & ( (!\Tstep|Q [0] & ((!\Tstep|Q [1] & (\Tstep|Q [2] & \reg_IR|Q [7])) # (\Tstep|Q 
// [1] & (!\Tstep|Q [2] & !\reg_IR|Q [7])))) ) ) ) # ( !\reg_IR|Q [6] & ( !\reg_IR|Q [8] & ( (!\Tstep|Q [0] & ((!\Tstep|Q [1] & (\Tstep|Q [2] & \reg_IR|Q [7])) # (\Tstep|Q [1] & (!\Tstep|Q [2] & !\reg_IR|Q [7])))) ) ) )

	.dataa(!\Tstep|Q [1]),
	.datab(!\Tstep|Q [2]),
	.datac(!\Tstep|Q [0]),
	.datad(!\reg_IR|Q [7]),
	.datae(!\reg_IR|Q [6]),
	.dataf(!\reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'h4020402004400000;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N9
cyclonev_lcell_comb \AddSub~1 (
// Equation(s):
// \AddSub~1_combout  = ( \Tstep|Q [0] & ( \reg_IR|Q [7] & ( (\Tstep|Q [1] & (!\Tstep|Q [2] & (\reg_IR|Q [6] & !\reg_IR|Q [8]))) ) ) )

	.dataa(!\Tstep|Q [1]),
	.datab(!\Tstep|Q [2]),
	.datac(!\reg_IR|Q [6]),
	.datad(!\reg_IR|Q [8]),
	.datae(!\Tstep|Q [0]),
	.dataf(!\reg_IR|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddSub~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddSub~1 .extended_lut = "off";
defparam \AddSub~1 .lut_mask = 64'h0000000000000400;
defparam \AddSub~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \DIN[5]~input (
	.i(DIN[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[5]~input_o ));
// synopsys translate_off
defparam \DIN[5]~input .bus_hold = "false";
defparam \DIN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \reg_IR|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[5] .is_wysiwyg = "true";
defparam \reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \DIN[4]~input (
	.i(DIN[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[4]~input_o ));
// synopsys translate_off
defparam \DIN[4]~input .bus_hold = "false";
defparam \DIN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y4_N41
dffeas \reg_IR|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[4] .is_wysiwyg = "true";
defparam \reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \DIN[3]~input (
	.i(DIN[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[3]~input_o ));
// synopsys translate_off
defparam \DIN[3]~input .bus_hold = "false";
defparam \DIN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y4_N11
dffeas \reg_IR|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[3] .is_wysiwyg = "true";
defparam \reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N54
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( \reg_IR|Q [3] & ( !\reg_IR|Q [4] ) )

	.dataa(gnd),
	.datab(!\reg_IR|Q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \DIN[0]~input (
	.i(DIN[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[0]~input_o ));
// synopsys translate_off
defparam \DIN[0]~input .bus_hold = "false";
defparam \DIN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N35
dffeas \reg_IR|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[0] .is_wysiwyg = "true";
defparam \reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \DIN[2]~input (
	.i(DIN[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[2]~input_o ));
// synopsys translate_off
defparam \DIN[2]~input .bus_hold = "false";
defparam \DIN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N59
dffeas \reg_IR|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[2] .is_wysiwyg = "true";
defparam \reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \DIN[1]~input (
	.i(DIN[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[1]~input_o ));
// synopsys translate_off
defparam \DIN[1]~input .bus_hold = "false";
defparam \DIN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y5_N8
dffeas \reg_IR|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[1] .is_wysiwyg = "true";
defparam \reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N27
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (\reg_IR|Q [2] & !\reg_IR|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [2]),
	.datad(!\reg_IR|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "off";
defparam \Mux29~0 .lut_mask = 64'h0F000F000F000F00;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N3
cyclonev_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = ( \Mux32~2_combout  & ( (\reg_IR|Q [5] & \Mux17~0_combout ) ) ) # ( !\Mux32~2_combout  & ( (\reg_IR|Q [0] & \Mux29~0_combout ) ) )

	.dataa(!\reg_IR|Q [5]),
	.datab(!\Mux17~0_combout ),
	.datac(!\reg_IR|Q [0]),
	.datad(!\Mux29~0_combout ),
	.datae(gnd),
	.dataf(!\Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0 .extended_lut = "off";
defparam \Mux30~0 .lut_mask = 64'h000F000F11111111;
defparam \Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N54
cyclonev_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = ( \Mux30~0_combout  & ( \Mux32~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mux32~3_combout ),
	.datae(gnd),
	.dataf(!\Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~1 .extended_lut = "off";
defparam \Mux30~1 .lut_mask = 64'h0000000000FF00FF;
defparam \Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N51
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( !\reg_IR|Q [3] & ( \reg_IR|Q [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N54
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( \reg_IR|Q [0] & ( \reg_IR|Q [1] & ( (\reg_IR|Q [5] & (\Mux32~2_combout  & \Mux18~0_combout )) ) ) ) # ( !\reg_IR|Q [0] & ( \reg_IR|Q [1] & ( (!\Mux32~2_combout  & (((\reg_IR|Q [2])))) # (\Mux32~2_combout  & (\reg_IR|Q [5] & 
// ((\Mux18~0_combout )))) ) ) ) # ( \reg_IR|Q [0] & ( !\reg_IR|Q [1] & ( (\reg_IR|Q [5] & (\Mux32~2_combout  & \Mux18~0_combout )) ) ) ) # ( !\reg_IR|Q [0] & ( !\reg_IR|Q [1] & ( (\reg_IR|Q [5] & (\Mux32~2_combout  & \Mux18~0_combout )) ) ) )

	.dataa(!\reg_IR|Q [5]),
	.datab(!\reg_IR|Q [2]),
	.datac(!\Mux32~2_combout ),
	.datad(!\Mux18~0_combout ),
	.datae(!\reg_IR|Q [0]),
	.dataf(!\reg_IR|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h0005000530350005;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N9
cyclonev_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = (\Mux32~3_combout  & \Mux31~0_combout )

	.dataa(!\Mux32~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mux31~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~1 .extended_lut = "off";
defparam \Mux31~1 .lut_mask = 64'h0055005500550055;
defparam \Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \reg_IR|Q [3] & ( \reg_IR|Q [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_IR|Q [4]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h0000000000FF00FF;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N30
cyclonev_lcell_comb \Mux32~4 (
// Equation(s):
// \Mux32~4_combout  = ( \reg_IR|Q [0] & ( \Mux32~2_combout  & ( (\reg_IR|Q [5] & \Mux23~0_combout ) ) ) ) # ( !\reg_IR|Q [0] & ( \Mux32~2_combout  & ( (\reg_IR|Q [5] & \Mux23~0_combout ) ) ) ) # ( \reg_IR|Q [0] & ( !\Mux32~2_combout  & ( (\reg_IR|Q [2] & 
// \reg_IR|Q [1]) ) ) )

	.dataa(!\reg_IR|Q [5]),
	.datab(!\reg_IR|Q [2]),
	.datac(!\reg_IR|Q [1]),
	.datad(!\Mux23~0_combout ),
	.datae(!\reg_IR|Q [0]),
	.dataf(!\Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~4 .extended_lut = "off";
defparam \Mux32~4 .lut_mask = 64'h0000030300550055;
defparam \Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N24
cyclonev_lcell_comb \Mux32~5 (
// Equation(s):
// \Mux32~5_combout  = ( \Mux32~4_combout  & ( ((!\Tstep|Q [2] & (!\Tstep|Q [1] & !\Tstep|Q [0]))) # (\Mux32~3_combout ) ) ) # ( !\Mux32~4_combout  & ( (!\Tstep|Q [2] & (!\Tstep|Q [1] & !\Tstep|Q [0])) ) )

	.dataa(!\Mux32~3_combout ),
	.datab(!\Tstep|Q [2]),
	.datac(!\Tstep|Q [1]),
	.datad(!\Tstep|Q [0]),
	.datae(gnd),
	.dataf(!\Mux32~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~5 .extended_lut = "off";
defparam \Mux32~5 .lut_mask = 64'hC000C000D555D555;
defparam \Mux32~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N18
cyclonev_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = ( \Tstep|Q [0] & ( !\reg_IR|Q [7] & ( (\reg_IR|Q [8] & (!\Tstep|Q [2] & (\Tstep|Q [1] & !\reg_IR|Q [6]))) ) ) ) # ( !\Tstep|Q [0] & ( !\reg_IR|Q [7] & ( (!\reg_IR|Q [8] & (!\Tstep|Q [2] & (\Tstep|Q [1] & \reg_IR|Q [6]))) ) ) )

	.dataa(!\reg_IR|Q [8]),
	.datab(!\Tstep|Q [2]),
	.datac(!\Tstep|Q [1]),
	.datad(!\reg_IR|Q [6]),
	.datae(!\Tstep|Q [0]),
	.dataf(!\reg_IR|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~0 .extended_lut = "off";
defparam \Mux34~0 .lut_mask = 64'h0008040000000000;
defparam \Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N48
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( !\reg_IR|Q [3] & ( !\reg_IR|Q [4] ) )

	.dataa(gnd),
	.datab(!\reg_IR|Q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N15
cyclonev_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = ( \Mux32~2_combout  & ( (\reg_IR|Q [5] & \Mux16~0_combout ) ) ) # ( !\Mux32~2_combout  & ( (!\reg_IR|Q [0] & \Mux29~0_combout ) ) )

	.dataa(!\reg_IR|Q [5]),
	.datab(!\reg_IR|Q [0]),
	.datac(!\Mux16~0_combout ),
	.datad(!\Mux29~0_combout ),
	.datae(gnd),
	.dataf(!\Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~1 .extended_lut = "off";
defparam \Mux29~1 .lut_mask = 64'h00CC00CC05050505;
defparam \Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N3
cyclonev_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = ( \Mux29~1_combout  & ( (!\Mux34~0_combout  & !\Mux32~3_combout ) ) ) # ( !\Mux29~1_combout  & ( !\Mux34~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux34~0_combout ),
	.datad(!\Mux32~3_combout ),
	.datae(gnd),
	.dataf(!\Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~0 .extended_lut = "off";
defparam \Equal7~0 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N29
dffeas \reg_2|Q[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[15]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[15] .is_wysiwyg = "true";
defparam \reg_2|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N0
cyclonev_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( !\reg_IR|Q [2] & ( !\reg_IR|Q [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_IR|Q [1]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'hFF00FF0000000000;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N27
cyclonev_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ( \Mux32~2_combout  & ( (!\reg_IR|Q [5] & \Mux17~0_combout ) ) ) # ( !\Mux32~2_combout  & ( (\reg_IR|Q [0] & \Mux25~0_combout ) ) )

	.dataa(!\reg_IR|Q [5]),
	.datab(!\reg_IR|Q [0]),
	.datac(!\Mux17~0_combout ),
	.datad(!\Mux25~0_combout ),
	.datae(gnd),
	.dataf(!\Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~0 .extended_lut = "off";
defparam \Mux26~0 .lut_mask = 64'h003300330A0A0A0A;
defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N18
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (\reg_IR|Q [1] & !\reg_IR|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [1]),
	.datad(!\reg_IR|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "off";
defparam \Mux27~0 .lut_mask = 64'h0F000F000F000F00;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N39
cyclonev_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = ( \Mux27~0_combout  & ( (!\Mux32~2_combout  & (\reg_IR|Q [0])) # (\Mux32~2_combout  & (((!\reg_IR|Q [5] & \Mux23~0_combout )))) ) ) # ( !\Mux27~0_combout  & ( (!\reg_IR|Q [5] & (\Mux32~2_combout  & \Mux23~0_combout )) ) )

	.dataa(!\reg_IR|Q [0]),
	.datab(!\reg_IR|Q [5]),
	.datac(!\Mux32~2_combout ),
	.datad(!\Mux23~0_combout ),
	.datae(gnd),
	.dataf(!\Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0 .extended_lut = "off";
defparam \Mux28~0 .lut_mask = 64'h000C000C505C505C;
defparam \Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N36
cyclonev_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = ( \Mux32~2_combout  & ( (!\reg_IR|Q [5] & \Mux18~0_combout ) ) ) # ( !\Mux32~2_combout  & ( (!\reg_IR|Q [0] & \Mux27~0_combout ) ) )

	.dataa(!\reg_IR|Q [0]),
	.datab(!\reg_IR|Q [5]),
	.datac(!\Mux27~0_combout ),
	.datad(!\Mux18~0_combout ),
	.datae(gnd),
	.dataf(!\Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~1 .extended_lut = "off";
defparam \Mux27~1 .lut_mask = 64'h0A0A0A0A00CC00CC;
defparam \Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N12
cyclonev_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = ( \Mux32~2_combout  & ( (!\reg_IR|Q [5] & \Mux16~0_combout ) ) ) # ( !\Mux32~2_combout  & ( (\Mux25~0_combout  & !\reg_IR|Q [0]) ) )

	.dataa(!\reg_IR|Q [5]),
	.datab(!\Mux16~0_combout ),
	.datac(!\Mux25~0_combout ),
	.datad(!\reg_IR|Q [0]),
	.datae(gnd),
	.dataf(!\Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~1 .extended_lut = "off";
defparam \Mux25~1 .lut_mask = 64'h0F000F0022222222;
defparam \Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N12
cyclonev_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = ( \Mux25~1_combout  & ( \Mux32~3_combout  ) ) # ( !\Mux25~1_combout  & ( (\Mux32~3_combout  & (((\Mux27~1_combout ) # (\Mux28~0_combout )) # (\Mux26~0_combout ))) ) )

	.dataa(!\Mux26~0_combout ),
	.datab(!\Mux32~3_combout ),
	.datac(!\Mux28~0_combout ),
	.datad(!\Mux27~1_combout ),
	.datae(gnd),
	.dataf(!\Mux25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~0 .extended_lut = "off";
defparam \Equal5~0 .lut_mask = 64'h1333133333333333;
defparam \Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N27
cyclonev_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = ( \reg_2|Q [15] & ( !\Equal5~0_combout  & ( (\Mux30~1_combout  & (!\Mux31~1_combout  & (\Equal7~0_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Mux30~1_combout ),
	.datab(!\Mux31~1_combout ),
	.datac(!\Equal7~0_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_2|Q [15]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~2 .extended_lut = "off";
defparam \Selector15~2 .lut_mask = 64'h0000040000000000;
defparam \Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N51
cyclonev_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = ( \Mux29~1_combout  & ( \Mux32~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mux32~3_combout ),
	.datae(gnd),
	.dataf(!\Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~2 .extended_lut = "off";
defparam \Mux29~2 .lut_mask = 64'h0000000000FF00FF;
defparam \Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N0
cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( !\Mux32~5_combout  & ( !\Mux29~2_combout  & ( (\Mux34~0_combout  & (!\Mux30~1_combout  & (!\Mux31~1_combout  & !\Equal5~0_combout ))) ) ) )

	.dataa(!\Mux34~0_combout ),
	.datab(!\Mux30~1_combout ),
	.datac(!\Mux31~1_combout ),
	.datad(!\Equal5~0_combout ),
	.datae(!\Mux32~5_combout ),
	.dataf(!\Mux29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'h4000000000000000;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N3
cyclonev_lcell_comb \Equal11~0 (
// Equation(s):
// \Equal11~0_combout  = ( \Mux32~3_combout  & ( (\Mux28~0_combout ) # (\Mux27~1_combout ) ) )

	.dataa(!\Mux27~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\Mux32~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal11~0 .extended_lut = "off";
defparam \Equal11~0 .lut_mask = 64'h0000000055FF55FF;
defparam \Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N6
cyclonev_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = ( \Mux29~1_combout  & ( (!\Mux32~3_combout  & !\Mux34~0_combout ) ) ) # ( !\Mux29~1_combout  & ( (!\Mux34~0_combout  & ((!\Mux32~3_combout ) # ((!\Mux30~0_combout  & !\Mux31~0_combout )))) ) )

	.dataa(!\Mux32~3_combout ),
	.datab(!\Mux34~0_combout ),
	.datac(!\Mux30~0_combout ),
	.datad(!\Mux31~0_combout ),
	.datae(gnd),
	.dataf(!\Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~0 .extended_lut = "off";
defparam \Equal9~0 .lut_mask = 64'hC888C88888888888;
defparam \Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N24
cyclonev_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = ( \Tstep|Q [2] & ( !\Tstep|Q [1] ) ) # ( !\Tstep|Q [2] & ( \Tstep|Q [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Tstep|Q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Tstep|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~1 .extended_lut = "off";
defparam \Mux24~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N51
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( \reg_IR|Q [8] & ( (\Tstep|Q [0] & (!\Tstep|Q [2] & (!\reg_IR|Q [6] & !\reg_IR|Q [7]))) ) ) # ( !\reg_IR|Q [8] & ( (!\Tstep|Q [0] & (!\Tstep|Q [2] & !\reg_IR|Q [7])) ) )

	.dataa(!\Tstep|Q [0]),
	.datab(!\Tstep|Q [2]),
	.datac(!\reg_IR|Q [6]),
	.datad(!\reg_IR|Q [7]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h8800880040004000;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N15
cyclonev_lcell_comb \Gout~0 (
// Equation(s):
// \Gout~0_combout  = (\reg_IR|Q [7] & !\Tstep|Q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [7]),
	.datad(!\Tstep|Q [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Gout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Gout~0 .extended_lut = "off";
defparam \Gout~0 .lut_mask = 64'h0F000F000F000F00;
defparam \Gout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N45
cyclonev_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = ( \Gout~0_combout  & ( \Mux22~1_combout  & ( (\Mux24~1_combout  & (!\reg_IR|Q [5] & \Mux17~0_combout )) ) ) ) # ( !\Gout~0_combout  & ( \Mux22~1_combout  & ( (\Mux24~1_combout  & (\Mux22~0_combout  & (!\reg_IR|Q [5] & \Mux17~0_combout 
// ))) ) ) ) # ( \Gout~0_combout  & ( !\Mux22~1_combout  & ( (\Mux24~1_combout  & (\Mux22~0_combout  & (!\reg_IR|Q [5] & \Mux17~0_combout ))) ) ) ) # ( !\Gout~0_combout  & ( !\Mux22~1_combout  & ( (\Mux24~1_combout  & (\Mux22~0_combout  & (!\reg_IR|Q [5] & 
// \Mux17~0_combout ))) ) ) )

	.dataa(!\Mux24~1_combout ),
	.datab(!\Mux22~0_combout ),
	.datac(!\reg_IR|Q [5]),
	.datad(!\Mux17~0_combout ),
	.datae(!\Gout~0_combout ),
	.dataf(!\Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~1 .extended_lut = "off";
defparam \Mux17~1 .lut_mask = 64'h0010001000100050;
defparam \Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N38
dffeas \reg_6|Q[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[15]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[15] .is_wysiwyg = "true";
defparam \reg_6|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N24
cyclonev_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = ( \Mux32~3_combout  & ( \Mux26~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mux26~0_combout ),
	.datae(gnd),
	.dataf(!\Mux32~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~1 .extended_lut = "off";
defparam \Mux26~1 .lut_mask = 64'h0000000000FF00FF;
defparam \Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N36
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \reg_6|Q [15] & ( \Mux26~1_combout  & ( (!\Equal11~0_combout  & (!\Mux32~5_combout  & (!\Mux25~2_combout  & \Equal9~0_combout ))) ) ) )

	.dataa(!\Equal11~0_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Equal9~0_combout ),
	.datae(!\reg_6|Q [15]),
	.dataf(!\Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h0000000000000080;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \DIN[15]~input (
	.i(DIN[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[15]~input_o ));
// synopsys translate_off
defparam \DIN[15]~input .bus_hold = "false";
defparam \DIN[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N12
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( \reg_IR|Q [5] & ( \Mux22~1_combout  & ( (\Mux24~1_combout  & (\Mux16~0_combout  & ((\Gout~0_combout ) # (\Mux22~0_combout )))) ) ) ) # ( \reg_IR|Q [5] & ( !\Mux22~1_combout  & ( (\Mux24~1_combout  & (\Mux22~0_combout  & 
// \Mux16~0_combout )) ) ) )

	.dataa(!\Mux24~1_combout ),
	.datab(!\Mux22~0_combout ),
	.datac(!\Mux16~0_combout ),
	.datad(!\Gout~0_combout ),
	.datae(!\reg_IR|Q [5]),
	.dataf(!\Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h0000010100000105;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N38
dffeas \reg_3|Q[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[15]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[15] .is_wysiwyg = "true";
defparam \reg_3|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N36
cyclonev_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = ( \Mux32~3_combout  & ( \Mux29~1_combout  & ( !\Mux34~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux34~0_combout ),
	.datad(gnd),
	.datae(!\Mux32~3_combout ),
	.dataf(!\Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~0 .extended_lut = "off";
defparam \Equal8~0 .lut_mask = 64'h000000000000F0F0;
defparam \Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = ( \reg_3|Q [15] & ( \Equal8~0_combout  & ( (!\Mux31~1_combout  & (!\Equal5~0_combout  & (!\Mux32~5_combout  & !\Mux30~1_combout ))) ) ) )

	.dataa(!\Mux31~1_combout ),
	.datab(!\Equal5~0_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Mux30~1_combout ),
	.datae(!\reg_3|Q [15]),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~1 .extended_lut = "off";
defparam \Selector15~1 .lut_mask = 64'h0000000000008000;
defparam \Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N57
cyclonev_lcell_comb \Equal10~0 (
// Equation(s):
// \Equal10~0_combout  = ( \Mux27~1_combout  & ( (\Mux32~3_combout  & !\Mux28~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Mux32~3_combout ),
	.datac(!\Mux28~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal10~0 .extended_lut = "off";
defparam \Equal10~0 .lut_mask = 64'h0000000030303030;
defparam \Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N6
cyclonev_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = ( \Gout~0_combout  & ( \Mux22~1_combout  & ( (\Mux18~0_combout  & (\Mux24~1_combout  & !\reg_IR|Q [5])) ) ) ) # ( !\Gout~0_combout  & ( \Mux22~1_combout  & ( (\Mux18~0_combout  & (\Mux22~0_combout  & (\Mux24~1_combout  & !\reg_IR|Q 
// [5]))) ) ) ) # ( \Gout~0_combout  & ( !\Mux22~1_combout  & ( (\Mux18~0_combout  & (\Mux22~0_combout  & (\Mux24~1_combout  & !\reg_IR|Q [5]))) ) ) ) # ( !\Gout~0_combout  & ( !\Mux22~1_combout  & ( (\Mux18~0_combout  & (\Mux22~0_combout  & 
// (\Mux24~1_combout  & !\reg_IR|Q [5]))) ) ) )

	.dataa(!\Mux18~0_combout ),
	.datab(!\Mux22~0_combout ),
	.datac(!\Mux24~1_combout ),
	.datad(!\reg_IR|Q [5]),
	.datae(!\Gout~0_combout ),
	.dataf(!\Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~1 .extended_lut = "off";
defparam \Mux18~1 .lut_mask = 64'h0100010001000500;
defparam \Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N59
dffeas \reg_5|Q[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[15]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux18~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[15] .is_wysiwyg = "true";
defparam \reg_5|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N57
cyclonev_lcell_comb \Selector15~3 (
// Equation(s):
// \Selector15~3_combout  = ( \reg_5|Q [15] & ( !\Mux25~2_combout  & ( (!\Mux26~1_combout  & (\Equal10~0_combout  & (\Equal9~0_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Mux26~1_combout ),
	.datab(!\Equal10~0_combout ),
	.datac(!\Equal9~0_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_5|Q [15]),
	.dataf(!\Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~3 .extended_lut = "off";
defparam \Selector15~3 .lut_mask = 64'h0000020000000000;
defparam \Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N45
cyclonev_lcell_comb \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = ( \Mux32~3_combout  & ( ((\Mux27~1_combout ) # (\Mux28~0_combout )) # (\Mux26~0_combout ) ) )

	.dataa(!\Mux26~0_combout ),
	.datab(gnd),
	.datac(!\Mux28~0_combout ),
	.datad(!\Mux27~1_combout ),
	.datae(gnd),
	.dataf(!\Mux32~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~2 .extended_lut = "off";
defparam \Equal5~2 .lut_mask = 64'h000000005FFF5FFF;
defparam \Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N57
cyclonev_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = ( \Mux24~1_combout  & ( \Mux16~0_combout  & ( (!\reg_IR|Q [5] & (((\Gout~0_combout  & \Mux22~1_combout )) # (\Mux22~0_combout ))) ) ) )

	.dataa(!\Gout~0_combout ),
	.datab(!\reg_IR|Q [5]),
	.datac(!\Mux22~0_combout ),
	.datad(!\Mux22~1_combout ),
	.datae(!\Mux24~1_combout ),
	.dataf(!\Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~1 .extended_lut = "off";
defparam \Mux16~1 .lut_mask = 64'h0000000000000C4C;
defparam \Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N8
dffeas \reg_7|Q[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[15]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[15] .is_wysiwyg = "true";
defparam \reg_7|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N57
cyclonev_lcell_comb \Gout~1 (
// Equation(s):
// \Gout~1_combout  = ( !\reg_IR|Q [8] & ( (!\Tstep|Q [1] & (\Tstep|Q [2] & (\reg_IR|Q [7] & !\Tstep|Q [0]))) ) )

	.dataa(!\Tstep|Q [1]),
	.datab(!\Tstep|Q [2]),
	.datac(!\reg_IR|Q [7]),
	.datad(!\Tstep|Q [0]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Gout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Gout~1 .extended_lut = "off";
defparam \Gout~1 .lut_mask = 64'h0200020000000000;
defparam \Gout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N57
cyclonev_lcell_comb \Selector15~6 (
// Equation(s):
// \Selector15~6_combout  = ( \Gout~1_combout  & ( \reg_G|Q [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_G|Q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Gout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~6 .extended_lut = "off";
defparam \Selector15~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \Selector15~7 (
// Equation(s):
// \Selector15~7_combout  = ( \reg_7|Q [15] & ( !\Selector15~6_combout  & ( ((!\Mux25~2_combout ) # ((!\Equal9~0_combout ) # (\Mux32~5_combout ))) # (\Equal5~2_combout ) ) ) ) # ( !\reg_7|Q [15] & ( !\Selector15~6_combout  ) )

	.dataa(!\Equal5~2_combout ),
	.datab(!\Mux25~2_combout ),
	.datac(!\Equal9~0_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_7|Q [15]),
	.dataf(!\Selector15~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~7 .extended_lut = "off";
defparam \Selector15~7 .lut_mask = 64'hFFFFFDFF00000000;
defparam \Selector15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N12
cyclonev_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = ( \Mux24~1_combout  & ( \Mux22~1_combout  & ( (\Mux18~0_combout  & (\reg_IR|Q [5] & ((\Mux22~0_combout ) # (\Gout~0_combout )))) ) ) ) # ( \Mux24~1_combout  & ( !\Mux22~1_combout  & ( (\Mux18~0_combout  & (\reg_IR|Q [5] & 
// \Mux22~0_combout )) ) ) )

	.dataa(!\Mux18~0_combout ),
	.datab(!\Gout~0_combout ),
	.datac(!\reg_IR|Q [5]),
	.datad(!\Mux22~0_combout ),
	.datae(!\Mux24~1_combout ),
	.dataf(!\Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~2 .extended_lut = "off";
defparam \Mux22~2 .lut_mask = 64'h0000000500000105;
defparam \Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N38
dffeas \reg_1|Q[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[15]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[15] .is_wysiwyg = "true";
defparam \reg_1|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N36
cyclonev_lcell_comb \Selector15~5 (
// Equation(s):
// \Selector15~5_combout  = ( \reg_1|Q [15] & ( !\Equal5~0_combout  & ( (!\Mux32~5_combout  & (!\Mux30~1_combout  & (\Mux31~1_combout  & \Equal7~0_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Mux30~1_combout ),
	.datac(!\Mux31~1_combout ),
	.datad(!\Equal7~0_combout ),
	.datae(!\reg_1|Q [15]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~5 .extended_lut = "off";
defparam \Selector15~5 .lut_mask = 64'h0000000800000000;
defparam \Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N0
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita0~sumout  = SUM(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita0~COUT  = CARRY(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita0~sumout ),
	.cout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N54
cyclonev_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = ( \Mux23~0_combout  & ( \Mux22~0_combout  & ( (\reg_IR|Q [5] & \Mux24~1_combout ) ) ) ) # ( \Mux23~0_combout  & ( !\Mux22~0_combout  & ( (\reg_IR|Q [5] & (\Mux22~1_combout  & (\Gout~0_combout  & \Mux24~1_combout ))) ) ) )

	.dataa(!\reg_IR|Q [5]),
	.datab(!\Mux22~1_combout ),
	.datac(!\Gout~0_combout ),
	.datad(!\Mux24~1_combout ),
	.datae(!\Mux23~0_combout ),
	.dataf(!\Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~1 .extended_lut = "off";
defparam \Mux23~1 .lut_mask = 64'h0000000100000055;
defparam \Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N21
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|_~0 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|_~0_combout  = ( \reg_IR|Q [8] & ( \Tstep|Q [1] ) ) # ( !\reg_IR|Q [8] & ( (\Tstep|Q [1] & ((!\reg_IR|Q [6]) # (\reg_IR|Q [7]))) ) )

	.dataa(!\reg_IR|Q [6]),
	.datab(gnd),
	.datac(!\Tstep|Q [1]),
	.datad(!\reg_IR|Q [7]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_0|lpm_counter_component|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|_~0 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|_~0 .lut_mask = 64'h0A0F0A0F0F0F0F0F;
defparam \reg_0|lpm_counter_component|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N48
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|_~1 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|_~1_combout  = ( \reg_0|lpm_counter_component|auto_generated|_~0_combout  & ( (!\Resetn~input_o ) # (\Mux23~1_combout ) ) ) # ( !\reg_0|lpm_counter_component|auto_generated|_~0_combout  & ( ((!\Resetn~input_o ) 
// # ((!\Tstep|Q [0] & !\Tstep|Q [2]))) # (\Mux23~1_combout ) ) )

	.dataa(!\Tstep|Q [0]),
	.datab(!\Tstep|Q [2]),
	.datac(!\Mux23~1_combout ),
	.datad(!\Resetn~input_o ),
	.datae(gnd),
	.dataf(!\reg_0|lpm_counter_component|auto_generated|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_0|lpm_counter_component|auto_generated|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|_~1 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|_~1 .lut_mask = 64'hFF8FFF8FFF0FFF0F;
defparam \reg_0|lpm_counter_component|auto_generated|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N2
dffeas \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita0~sumout ),
	.asdata(\BusWires[0]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(\Mux23~1_combout ),
	.ena(\reg_0|lpm_counter_component|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N3
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita1~sumout  = SUM(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita0~COUT  ))
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita1~COUT  = CARRY(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita1~sumout ),
	.cout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00005555;
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N14
dffeas \reg_2|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[1]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[1] .is_wysiwyg = "true";
defparam \reg_2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \Selector10~2 (
// Equation(s):
// \Selector10~2_combout  = ( \reg_2|Q [1] & ( !\Equal5~0_combout  & ( (!\Mux32~5_combout  & (!\Mux31~1_combout  & (\Mux30~1_combout  & \Equal7~0_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Mux31~1_combout ),
	.datac(!\Mux30~1_combout ),
	.datad(!\Equal7~0_combout ),
	.datae(!\reg_2|Q [1]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~2 .extended_lut = "off";
defparam \Selector10~2 .lut_mask = 64'h0000000800000000;
defparam \Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N41
dffeas \reg_6|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[1]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[1] .is_wysiwyg = "true";
defparam \reg_6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N39
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \reg_6|Q [1] & ( !\Equal11~0_combout  & ( (\Equal9~0_combout  & (\Mux26~1_combout  & (!\Mux25~2_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Equal9~0_combout ),
	.datab(!\Mux26~1_combout ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_6|Q [1]),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h0000100000000000;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N35
dffeas \reg_3|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[1]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[1] .is_wysiwyg = "true";
defparam \reg_3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N33
cyclonev_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = ( \reg_3|Q [1] & ( \Equal8~0_combout  & ( (!\Mux31~1_combout  & (!\Equal5~0_combout  & (!\Mux30~1_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Mux31~1_combout ),
	.datab(!\Equal5~0_combout ),
	.datac(!\Mux30~1_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_3|Q [1]),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~1 .extended_lut = "off";
defparam \Selector10~1 .lut_mask = 64'h0000000000008000;
defparam \Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N38
dffeas \reg_7|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[1]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[1] .is_wysiwyg = "true";
defparam \reg_7|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N27
cyclonev_lcell_comb \Ain~0 (
// Equation(s):
// \Ain~0_combout  = ( \reg_IR|Q [7] & ( (\Tstep|Q [1] & (!\Tstep|Q [2] & (!\reg_IR|Q [8] & !\Tstep|Q [0]))) ) )

	.dataa(!\Tstep|Q [1]),
	.datab(!\Tstep|Q [2]),
	.datac(!\reg_IR|Q [8]),
	.datad(!\Tstep|Q [0]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ain~0 .extended_lut = "off";
defparam \Ain~0 .lut_mask = 64'h0000000040004000;
defparam \Ain~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N2
dffeas \reg_A|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\BusWires[1]$latch~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[1] .is_wysiwyg = "true";
defparam \reg_A|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N11
dffeas \reg_A|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\BusWires[0]$latch~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[0] .is_wysiwyg = "true";
defparam \reg_A|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N0
cyclonev_lcell_comb \AS|lpm_add_sub_component|auto_generated|add_sub_cella[0]~2 (
// Equation(s):
// \AS|lpm_add_sub_component|auto_generated|add_sub_cella[0]~2_cout  = CARRY(( \AddSub~1_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AddSub~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[0]~2_cout ),
	.shareout());
// synopsys translate_off
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[0]~2 .extended_lut = "off";
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[0]~2 .lut_mask = 64'h00000000000000FF;
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N3
cyclonev_lcell_comb \AS|lpm_add_sub_component|auto_generated|add_sub_cella[0] (
// Equation(s):
// \AS|lpm_add_sub_component|auto_generated|result [0] = SUM(( !\AddSub~1_combout  $ (!\BusWires[0]$latch~combout ) ) + ( \reg_A|Q [0] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[0]~2_cout  ))
// \AS|lpm_add_sub_component|auto_generated|add_sub_cella[0]~COUT  = CARRY(( !\AddSub~1_combout  $ (!\BusWires[0]$latch~combout ) ) + ( \reg_A|Q [0] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[0]~2_cout  ))

	.dataa(!\AddSub~1_combout ),
	.datab(gnd),
	.datac(!\reg_A|Q [0]),
	.datad(!\BusWires[0]$latch~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[0]~2_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\AS|lpm_add_sub_component|auto_generated|result [0]),
	.cout(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[0]~COUT ),
	.shareout());
// synopsys translate_off
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[0] .extended_lut = "off";
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[0] .lut_mask = 64'h0000F0F0000055AA;
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N6
cyclonev_lcell_comb \AS|lpm_add_sub_component|auto_generated|add_sub_cella[1] (
// Equation(s):
// \AS|lpm_add_sub_component|auto_generated|result [1] = SUM(( !\AddSub~1_combout  $ (!\BusWires[1]$latch~combout ) ) + ( \reg_A|Q [1] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[0]~COUT  ))
// \AS|lpm_add_sub_component|auto_generated|add_sub_cella[1]~COUT  = CARRY(( !\AddSub~1_combout  $ (!\BusWires[1]$latch~combout ) ) + ( \reg_A|Q [1] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[0]~COUT  ))

	.dataa(gnd),
	.datab(!\reg_A|Q [1]),
	.datac(!\AddSub~1_combout ),
	.datad(!\BusWires[1]$latch~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[0]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AS|lpm_add_sub_component|auto_generated|result [1]),
	.cout(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[1]~COUT ),
	.shareout());
// synopsys translate_off
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[1] .extended_lut = "off";
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[1] .lut_mask = 64'h0000CCCC00000FF0;
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N36
cyclonev_lcell_comb \AddSub~0 (
// Equation(s):
// \AddSub~0_combout  = ( \Tstep|Q [0] & ( !\reg_IR|Q [8] & ( (!\Tstep|Q [2] & (\Tstep|Q [1] & \reg_IR|Q [7])) ) ) )

	.dataa(gnd),
	.datab(!\Tstep|Q [2]),
	.datac(!\Tstep|Q [1]),
	.datad(!\reg_IR|Q [7]),
	.datae(!\Tstep|Q [0]),
	.dataf(!\reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddSub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddSub~0 .extended_lut = "off";
defparam \AddSub~0 .lut_mask = 64'h0000000C00000000;
defparam \AddSub~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N8
dffeas \reg_G|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\AS|lpm_add_sub_component|auto_generated|result [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[1] .is_wysiwyg = "true";
defparam \reg_G|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N57
cyclonev_lcell_comb \Selector10~6 (
// Equation(s):
// \Selector10~6_combout  = ( \reg_G|Q [1] & ( \Gout~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_G|Q [1]),
	.dataf(!\Gout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~6 .extended_lut = "off";
defparam \Selector10~6 .lut_mask = 64'h000000000000FFFF;
defparam \Selector10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \Selector10~7 (
// Equation(s):
// \Selector10~7_combout  = ( \reg_7|Q [1] & ( !\Selector10~6_combout  & ( ((!\Equal9~0_combout ) # ((!\Mux25~2_combout ) # (\Mux32~5_combout ))) # (\Equal5~2_combout ) ) ) ) # ( !\reg_7|Q [1] & ( !\Selector10~6_combout  ) )

	.dataa(!\Equal5~2_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_7|Q [1]),
	.dataf(!\Selector10~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~7 .extended_lut = "off";
defparam \Selector10~7 .lut_mask = 64'hFFFFFDFF00000000;
defparam \Selector10~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N47
dffeas \reg_5|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[1]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux18~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[1] .is_wysiwyg = "true";
defparam \reg_5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N45
cyclonev_lcell_comb \Selector10~3 (
// Equation(s):
// \Selector10~3_combout  = ( \reg_5|Q [1] & ( \Equal10~0_combout  & ( (!\Mux26~1_combout  & (!\Mux32~5_combout  & (\Equal9~0_combout  & !\Mux25~2_combout ))) ) ) )

	.dataa(!\Mux26~1_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Equal9~0_combout ),
	.datad(!\Mux25~2_combout ),
	.datae(!\reg_5|Q [1]),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~3 .extended_lut = "off";
defparam \Selector10~3 .lut_mask = 64'h0000000000000800;
defparam \Selector10~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N41
dffeas \reg_1|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[1]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[1] .is_wysiwyg = "true";
defparam \reg_1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N39
cyclonev_lcell_comb \Selector10~5 (
// Equation(s):
// \Selector10~5_combout  = ( \reg_1|Q [1] & ( !\Equal5~0_combout  & ( (!\Mux32~5_combout  & (!\Mux30~1_combout  & (\Mux31~1_combout  & \Equal7~0_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Mux30~1_combout ),
	.datac(!\Mux31~1_combout ),
	.datad(!\Equal7~0_combout ),
	.datae(!\reg_1|Q [1]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~5 .extended_lut = "off";
defparam \Selector10~5 .lut_mask = 64'h0000000800000000;
defparam \Selector10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( \Mux24~1_combout  & ( \Mux23~0_combout  & ( (!\reg_IR|Q [5] & (((\Gout~0_combout  & \Mux22~1_combout )) # (\Mux22~0_combout ))) ) ) )

	.dataa(!\Gout~0_combout ),
	.datab(!\reg_IR|Q [5]),
	.datac(!\Mux22~1_combout ),
	.datad(!\Mux22~0_combout ),
	.datae(!\Mux24~1_combout ),
	.dataf(!\Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h00000000000004CC;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N32
dffeas \reg_4|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[1]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[1] .is_wysiwyg = "true";
defparam \reg_4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N27
cyclonev_lcell_comb \Equal9~1 (
// Equation(s):
// \Equal9~1_combout  = ( !\Mux27~1_combout  & ( (\Mux32~3_combout  & \Mux28~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Mux32~3_combout ),
	.datac(!\Mux28~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~1 .extended_lut = "off";
defparam \Equal9~1 .lut_mask = 64'h0303030300000000;
defparam \Equal9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N30
cyclonev_lcell_comb \Selector10~4 (
// Equation(s):
// \Selector10~4_combout  = ( \reg_4|Q [1] & ( \Equal9~1_combout  & ( (!\Mux26~1_combout  & (!\Mux32~5_combout  & (!\Mux25~2_combout  & \Equal9~0_combout ))) ) ) )

	.dataa(!\Mux26~1_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Equal9~0_combout ),
	.datae(!\reg_4|Q [1]),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~4 .extended_lut = "off";
defparam \Selector10~4 .lut_mask = 64'h0000000000000080;
defparam \Selector10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N12
cyclonev_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = ( \Equal9~0_combout  & ( (\Mux32~5_combout  & !\Equal5~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux32~5_combout ),
	.datad(!\Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~1 .extended_lut = "off";
defparam \Equal5~1 .lut_mask = 64'h000000000F000F00;
defparam \Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N18
cyclonev_lcell_comb \Selector10~8 (
// Equation(s):
// \Selector10~8_combout  = ( !\Selector10~4_combout  & ( \Equal5~1_combout  & ( (!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [1] & (\Selector10~7_combout  & (!\Selector10~3_combout  & !\Selector10~5_combout ))) ) ) ) # ( 
// !\Selector10~4_combout  & ( !\Equal5~1_combout  & ( (\Selector10~7_combout  & (!\Selector10~3_combout  & !\Selector10~5_combout )) ) ) )

	.dataa(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [1]),
	.datab(!\Selector10~7_combout ),
	.datac(!\Selector10~3_combout ),
	.datad(!\Selector10~5_combout ),
	.datae(!\Selector10~4_combout ),
	.dataf(!\Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~8 .extended_lut = "off";
defparam \Selector10~8 .lut_mask = 64'h3000000020000000;
defparam \Selector10~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N48
cyclonev_lcell_comb \Selector10~9 (
// Equation(s):
// \Selector10~9_combout  = ( \Selector10~1_combout  & ( \Selector10~8_combout  ) ) # ( !\Selector10~1_combout  & ( \Selector10~8_combout  & ( (((\DIN[1]~input_o  & \Equal3~0_combout )) # (\Selector10~0_combout )) # (\Selector10~2_combout ) ) ) ) # ( 
// \Selector10~1_combout  & ( !\Selector10~8_combout  ) ) # ( !\Selector10~1_combout  & ( !\Selector10~8_combout  ) )

	.dataa(!\Selector10~2_combout ),
	.datab(!\Selector10~0_combout ),
	.datac(!\DIN[1]~input_o ),
	.datad(!\Equal3~0_combout ),
	.datae(!\Selector10~1_combout ),
	.dataf(!\Selector10~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~9 .extended_lut = "off";
defparam \Selector10~9 .lut_mask = 64'hFFFFFFFF777FFFFF;
defparam \Selector10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N0
cyclonev_lcell_comb \BusWires[1]$latch (
// Equation(s):
// \BusWires[1]$latch~combout  = ( \Selector10~9_combout  & ( (\WideNor1~combout ) # (\BusWires[1]$latch~combout ) ) ) # ( !\Selector10~9_combout  & ( (\BusWires[1]$latch~combout  & !\WideNor1~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusWires[1]$latch~combout ),
	.datad(!\WideNor1~combout ),
	.datae(gnd),
	.dataf(!\Selector10~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BusWires[1]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[1]$latch .extended_lut = "off";
defparam \BusWires[1]$latch .lut_mask = 64'h0F000F000FFF0FFF;
defparam \BusWires[1]$latch .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N5
dffeas \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita1~sumout ),
	.asdata(\BusWires[1]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(\Mux23~1_combout ),
	.ena(\reg_0|lpm_counter_component|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N6
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita2~sumout  = SUM(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita1~COUT  ))
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita2~COUT  = CARRY(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita2~sumout ),
	.cout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00003333;
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N2
dffeas \reg_5|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[2]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux18~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[2] .is_wysiwyg = "true";
defparam \reg_5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \Selector9~3 (
// Equation(s):
// \Selector9~3_combout  = ( \reg_5|Q [2] & ( \Equal10~0_combout  & ( (\Equal9~0_combout  & (!\Mux25~2_combout  & (!\Mux32~5_combout  & !\Mux26~1_combout ))) ) ) )

	.dataa(!\Equal9~0_combout ),
	.datab(!\Mux25~2_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Mux26~1_combout ),
	.datae(!\reg_5|Q [2]),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~3 .extended_lut = "off";
defparam \Selector9~3 .lut_mask = 64'h0000000000004000;
defparam \Selector9~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N26
dffeas \reg_A|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\BusWires[2]$latch~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[2] .is_wysiwyg = "true";
defparam \reg_A|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N9
cyclonev_lcell_comb \AS|lpm_add_sub_component|auto_generated|add_sub_cella[2] (
// Equation(s):
// \AS|lpm_add_sub_component|auto_generated|result [2] = SUM(( \reg_A|Q [2] ) + ( !\BusWires[2]$latch~combout  $ (!\AddSub~1_combout ) ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[1]~COUT  ))
// \AS|lpm_add_sub_component|auto_generated|add_sub_cella[2]~COUT  = CARRY(( \reg_A|Q [2] ) + ( !\BusWires[2]$latch~combout  $ (!\AddSub~1_combout ) ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[1]~COUT  ))

	.dataa(!\BusWires[2]$latch~combout ),
	.datab(gnd),
	.datac(!\AddSub~1_combout ),
	.datad(!\reg_A|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[1]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AS|lpm_add_sub_component|auto_generated|result [2]),
	.cout(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[2]~COUT ),
	.shareout());
// synopsys translate_off
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[2] .extended_lut = "off";
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[2] .lut_mask = 64'h0000A5A5000000FF;
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N11
dffeas \reg_G|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\AS|lpm_add_sub_component|auto_generated|result [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[2] .is_wysiwyg = "true";
defparam \reg_G|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N9
cyclonev_lcell_comb \Selector9~6 (
// Equation(s):
// \Selector9~6_combout  = ( \reg_G|Q [2] & ( \Gout~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_G|Q [2]),
	.dataf(!\Gout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~6 .extended_lut = "off";
defparam \Selector9~6 .lut_mask = 64'h000000000000FFFF;
defparam \Selector9~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N2
dffeas \reg_7|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[2]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[2] .is_wysiwyg = "true";
defparam \reg_7|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N0
cyclonev_lcell_comb \Selector9~7 (
// Equation(s):
// \Selector9~7_combout  = ( \reg_7|Q [2] & ( \Mux32~5_combout  & ( !\Selector9~6_combout  ) ) ) # ( !\reg_7|Q [2] & ( \Mux32~5_combout  & ( !\Selector9~6_combout  ) ) ) # ( \reg_7|Q [2] & ( !\Mux32~5_combout  & ( (!\Selector9~6_combout  & 
// ((!\Mux25~2_combout ) # ((!\Equal9~0_combout ) # (\Equal5~2_combout )))) ) ) ) # ( !\reg_7|Q [2] & ( !\Mux32~5_combout  & ( !\Selector9~6_combout  ) ) )

	.dataa(!\Selector9~6_combout ),
	.datab(!\Mux25~2_combout ),
	.datac(!\Equal9~0_combout ),
	.datad(!\Equal5~2_combout ),
	.datae(!\reg_7|Q [2]),
	.dataf(!\Mux32~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~7 .extended_lut = "off";
defparam \Selector9~7 .lut_mask = 64'hAAAAA8AAAAAAAAAA;
defparam \Selector9~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N50
dffeas \reg_4|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[2]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[2] .is_wysiwyg = "true";
defparam \reg_4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N48
cyclonev_lcell_comb \Selector9~4 (
// Equation(s):
// \Selector9~4_combout  = ( \reg_4|Q [2] & ( \Equal9~1_combout  & ( (!\Mux26~1_combout  & (!\Mux32~5_combout  & (!\Mux25~2_combout  & \Equal9~0_combout ))) ) ) )

	.dataa(!\Mux26~1_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Equal9~0_combout ),
	.datae(!\reg_4|Q [2]),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~4 .extended_lut = "off";
defparam \Selector9~4 .lut_mask = 64'h0000000000000080;
defparam \Selector9~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N23
dffeas \reg_1|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[2]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[2] .is_wysiwyg = "true";
defparam \reg_1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N21
cyclonev_lcell_comb \Selector9~5 (
// Equation(s):
// \Selector9~5_combout  = ( \reg_1|Q [2] & ( !\Equal5~0_combout  & ( (\Equal7~0_combout  & (!\Mux32~5_combout  & (\Mux31~1_combout  & !\Mux30~1_combout ))) ) ) )

	.dataa(!\Equal7~0_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Mux31~1_combout ),
	.datad(!\Mux30~1_combout ),
	.datae(!\reg_1|Q [2]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~5 .extended_lut = "off";
defparam \Selector9~5 .lut_mask = 64'h0000040000000000;
defparam \Selector9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N54
cyclonev_lcell_comb \Selector9~8 (
// Equation(s):
// \Selector9~8_combout  = ( \Equal5~1_combout  & ( !\Selector9~5_combout  & ( (!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [2] & (!\Selector9~3_combout  & (\Selector9~7_combout  & !\Selector9~4_combout ))) ) ) ) # ( !\Equal5~1_combout  & ( 
// !\Selector9~5_combout  & ( (!\Selector9~3_combout  & (\Selector9~7_combout  & !\Selector9~4_combout )) ) ) )

	.dataa(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [2]),
	.datab(!\Selector9~3_combout ),
	.datac(!\Selector9~7_combout ),
	.datad(!\Selector9~4_combout ),
	.datae(!\Equal5~1_combout ),
	.dataf(!\Selector9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~8 .extended_lut = "off";
defparam \Selector9~8 .lut_mask = 64'h0C00080000000000;
defparam \Selector9~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N11
dffeas \reg_2|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[2]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[2] .is_wysiwyg = "true";
defparam \reg_2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N9
cyclonev_lcell_comb \Selector9~2 (
// Equation(s):
// \Selector9~2_combout  = ( \reg_2|Q [2] & ( \Mux30~1_combout  & ( (\Equal7~0_combout  & (!\Mux32~5_combout  & (!\Equal5~0_combout  & !\Mux31~1_combout ))) ) ) )

	.dataa(!\Equal7~0_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Equal5~0_combout ),
	.datad(!\Mux31~1_combout ),
	.datae(!\reg_2|Q [2]),
	.dataf(!\Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~2 .extended_lut = "off";
defparam \Selector9~2 .lut_mask = 64'h0000000000004000;
defparam \Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \reg_6|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[2]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[2] .is_wysiwyg = "true";
defparam \reg_6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N3
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( \reg_6|Q [2] & ( !\Equal11~0_combout  & ( (\Mux26~1_combout  & (\Equal9~0_combout  & (!\Mux25~2_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Mux26~1_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_6|Q [2]),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h0000100000000000;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N47
dffeas \reg_3|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[2]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[2] .is_wysiwyg = "true";
defparam \reg_3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N45
cyclonev_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = ( \reg_3|Q [2] & ( !\Equal5~0_combout  & ( (!\Mux30~1_combout  & (\Equal8~0_combout  & (!\Mux31~1_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Mux30~1_combout ),
	.datab(!\Equal8~0_combout ),
	.datac(!\Mux31~1_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_3|Q [2]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~1 .extended_lut = "off";
defparam \Selector9~1 .lut_mask = 64'h0000200000000000;
defparam \Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N6
cyclonev_lcell_comb \Selector9~9 (
// Equation(s):
// \Selector9~9_combout  = ( \Equal3~0_combout  & ( \Selector9~1_combout  ) ) # ( !\Equal3~0_combout  & ( \Selector9~1_combout  ) ) # ( \Equal3~0_combout  & ( !\Selector9~1_combout  & ( (!\Selector9~8_combout ) # (((\DIN[2]~input_o ) # (\Selector9~0_combout 
// )) # (\Selector9~2_combout )) ) ) ) # ( !\Equal3~0_combout  & ( !\Selector9~1_combout  & ( (!\Selector9~8_combout ) # ((\Selector9~0_combout ) # (\Selector9~2_combout )) ) ) )

	.dataa(!\Selector9~8_combout ),
	.datab(!\Selector9~2_combout ),
	.datac(!\Selector9~0_combout ),
	.datad(!\DIN[2]~input_o ),
	.datae(!\Equal3~0_combout ),
	.dataf(!\Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~9 .extended_lut = "off";
defparam \Selector9~9 .lut_mask = 64'hBFBFBFFFFFFFFFFF;
defparam \Selector9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N24
cyclonev_lcell_comb \BusWires[2]$latch (
// Equation(s):
// \BusWires[2]$latch~combout  = ( \Selector9~9_combout  & ( (\WideNor1~combout ) # (\BusWires[2]$latch~combout ) ) ) # ( !\Selector9~9_combout  & ( (\BusWires[2]$latch~combout  & !\WideNor1~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusWires[2]$latch~combout ),
	.datad(!\WideNor1~combout ),
	.datae(gnd),
	.dataf(!\Selector9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BusWires[2]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[2]$latch .extended_lut = "off";
defparam \BusWires[2]$latch .lut_mask = 64'h0F000F000FFF0FFF;
defparam \BusWires[2]$latch .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N8
dffeas \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita2~sumout ),
	.asdata(\BusWires[2]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(\Mux23~1_combout ),
	.ena(\reg_0|lpm_counter_component|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N9
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita3~sumout  = SUM(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita2~COUT  ))
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita3~COUT  = CARRY(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita3~sumout ),
	.cout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N32
dffeas \reg_3|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[3]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[3] .is_wysiwyg = "true";
defparam \reg_3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N30
cyclonev_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = ( \reg_3|Q [3] & ( \Equal8~0_combout  & ( (!\Mux32~5_combout  & (!\Mux31~1_combout  & (!\Equal5~0_combout  & !\Mux30~1_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Mux31~1_combout ),
	.datac(!\Equal5~0_combout ),
	.datad(!\Mux30~1_combout ),
	.datae(!\reg_3|Q [3]),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~1 .extended_lut = "off";
defparam \Selector8~1 .lut_mask = 64'h0000000000008000;
defparam \Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N44
dffeas \reg_2|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[3]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[3] .is_wysiwyg = "true";
defparam \reg_2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \Selector8~2 (
// Equation(s):
// \Selector8~2_combout  = ( \reg_2|Q [3] & ( \Mux30~1_combout  & ( (!\Mux31~1_combout  & (!\Equal5~0_combout  & (!\Mux32~5_combout  & \Equal7~0_combout ))) ) ) )

	.dataa(!\Mux31~1_combout ),
	.datab(!\Equal5~0_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Equal7~0_combout ),
	.datae(!\reg_2|Q [3]),
	.dataf(!\Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~2 .extended_lut = "off";
defparam \Selector8~2 .lut_mask = 64'h0000000000000080;
defparam \Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N59
dffeas \reg_6|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[3]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[3] .is_wysiwyg = "true";
defparam \reg_6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N57
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \reg_6|Q [3] & ( \Mux26~1_combout  & ( (\Equal9~0_combout  & (!\Equal11~0_combout  & (!\Mux32~5_combout  & !\Mux25~2_combout ))) ) ) )

	.dataa(!\Equal9~0_combout ),
	.datab(!\Equal11~0_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Mux25~2_combout ),
	.datae(!\reg_6|Q [3]),
	.dataf(!\Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h0000000000004000;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N23
dffeas \reg_7|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[3]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[3] .is_wysiwyg = "true";
defparam \reg_7|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N8
dffeas \reg_A|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\BusWires[3]$latch~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[3] .is_wysiwyg = "true";
defparam \reg_A|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N12
cyclonev_lcell_comb \AS|lpm_add_sub_component|auto_generated|add_sub_cella[3] (
// Equation(s):
// \AS|lpm_add_sub_component|auto_generated|result [3] = SUM(( !\AddSub~1_combout  $ (!\BusWires[3]$latch~combout ) ) + ( \reg_A|Q [3] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[2]~COUT  ))
// \AS|lpm_add_sub_component|auto_generated|add_sub_cella[3]~COUT  = CARRY(( !\AddSub~1_combout  $ (!\BusWires[3]$latch~combout ) ) + ( \reg_A|Q [3] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[2]~COUT  ))

	.dataa(gnd),
	.datab(!\reg_A|Q [3]),
	.datac(!\AddSub~1_combout ),
	.datad(!\BusWires[3]$latch~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[2]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AS|lpm_add_sub_component|auto_generated|result [3]),
	.cout(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[3]~COUT ),
	.shareout());
// synopsys translate_off
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[3] .extended_lut = "off";
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[3] .lut_mask = 64'h0000CCCC00000FF0;
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N14
dffeas \reg_G|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\AS|lpm_add_sub_component|auto_generated|result [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[3] .is_wysiwyg = "true";
defparam \reg_G|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N9
cyclonev_lcell_comb \Selector8~6 (
// Equation(s):
// \Selector8~6_combout  = ( \Gout~1_combout  & ( \reg_G|Q [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_G|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Gout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~6 .extended_lut = "off";
defparam \Selector8~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N21
cyclonev_lcell_comb \Selector8~7 (
// Equation(s):
// \Selector8~7_combout  = ( \reg_7|Q [3] & ( !\Selector8~6_combout  & ( (!\Mux25~2_combout ) # ((!\Equal9~0_combout ) # ((\Equal5~2_combout ) # (\Mux32~5_combout ))) ) ) ) # ( !\reg_7|Q [3] & ( !\Selector8~6_combout  ) )

	.dataa(!\Mux25~2_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Equal5~2_combout ),
	.datae(!\reg_7|Q [3]),
	.dataf(!\Selector8~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~7 .extended_lut = "off";
defparam \Selector8~7 .lut_mask = 64'hFFFFEFFF00000000;
defparam \Selector8~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N29
dffeas \reg_1|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[3]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[3] .is_wysiwyg = "true";
defparam \reg_1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N27
cyclonev_lcell_comb \Selector8~5 (
// Equation(s):
// \Selector8~5_combout  = ( \reg_1|Q [3] & ( !\Equal5~0_combout  & ( (!\Mux30~1_combout  & (!\Mux32~5_combout  & (\Mux31~1_combout  & \Equal7~0_combout ))) ) ) )

	.dataa(!\Mux30~1_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Mux31~1_combout ),
	.datad(!\Equal7~0_combout ),
	.datae(!\reg_1|Q [3]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~5 .extended_lut = "off";
defparam \Selector8~5 .lut_mask = 64'h0000000800000000;
defparam \Selector8~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N38
dffeas \reg_4|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[3]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[3] .is_wysiwyg = "true";
defparam \reg_4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N36
cyclonev_lcell_comb \Selector8~4 (
// Equation(s):
// \Selector8~4_combout  = ( \reg_4|Q [3] & ( \Equal9~1_combout  & ( (!\Mux32~5_combout  & (!\Mux25~2_combout  & (!\Mux26~1_combout  & \Equal9~0_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Mux25~2_combout ),
	.datac(!\Mux26~1_combout ),
	.datad(!\Equal9~0_combout ),
	.datae(!\reg_4|Q [3]),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~4 .extended_lut = "off";
defparam \Selector8~4 .lut_mask = 64'h0000000000000080;
defparam \Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N32
dffeas \reg_5|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[3]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux18~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[3] .is_wysiwyg = "true";
defparam \reg_5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \Selector8~3 (
// Equation(s):
// \Selector8~3_combout  = ( \reg_5|Q [3] & ( \Equal10~0_combout  & ( (!\Mux32~5_combout  & (\Equal9~0_combout  & (!\Mux26~1_combout  & !\Mux25~2_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux26~1_combout ),
	.datad(!\Mux25~2_combout ),
	.datae(!\reg_5|Q [3]),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~3 .extended_lut = "off";
defparam \Selector8~3 .lut_mask = 64'h0000000000002000;
defparam \Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \Selector8~8 (
// Equation(s):
// \Selector8~8_combout  = ( !\Selector8~4_combout  & ( !\Selector8~3_combout  & ( (\Selector8~7_combout  & (!\Selector8~5_combout  & ((!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [3]) # (!\Equal5~1_combout )))) ) ) )

	.dataa(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [3]),
	.datab(!\Selector8~7_combout ),
	.datac(!\Selector8~5_combout ),
	.datad(!\Equal5~1_combout ),
	.datae(!\Selector8~4_combout ),
	.dataf(!\Selector8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~8 .extended_lut = "off";
defparam \Selector8~8 .lut_mask = 64'h3020000000000000;
defparam \Selector8~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N48
cyclonev_lcell_comb \Selector8~9 (
// Equation(s):
// \Selector8~9_combout  = ( \Selector8~0_combout  & ( \Selector8~8_combout  ) ) # ( !\Selector8~0_combout  & ( \Selector8~8_combout  & ( (((\Equal3~0_combout  & \DIN[3]~input_o )) # (\Selector8~2_combout )) # (\Selector8~1_combout ) ) ) ) # ( 
// \Selector8~0_combout  & ( !\Selector8~8_combout  ) ) # ( !\Selector8~0_combout  & ( !\Selector8~8_combout  ) )

	.dataa(!\Selector8~1_combout ),
	.datab(!\Equal3~0_combout ),
	.datac(!\Selector8~2_combout ),
	.datad(!\DIN[3]~input_o ),
	.datae(!\Selector8~0_combout ),
	.dataf(!\Selector8~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~9 .extended_lut = "off";
defparam \Selector8~9 .lut_mask = 64'hFFFFFFFF5F7FFFFF;
defparam \Selector8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N6
cyclonev_lcell_comb \BusWires[3]$latch (
// Equation(s):
// \BusWires[3]$latch~combout  = ( \Selector8~9_combout  & ( (\BusWires[3]$latch~combout ) # (\WideNor1~combout ) ) ) # ( !\Selector8~9_combout  & ( (!\WideNor1~combout  & \BusWires[3]$latch~combout ) ) )

	.dataa(gnd),
	.datab(!\WideNor1~combout ),
	.datac(gnd),
	.datad(!\BusWires[3]$latch~combout ),
	.datae(gnd),
	.dataf(!\Selector8~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BusWires[3]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[3]$latch .extended_lut = "off";
defparam \BusWires[3]$latch .lut_mask = 64'h00CC00CC33FF33FF;
defparam \BusWires[3]$latch .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita3~sumout ),
	.asdata(\BusWires[3]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(\Mux23~1_combout ),
	.ena(\reg_0|lpm_counter_component|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N12
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita4~sumout  = SUM(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita3~COUT  ))
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita4~COUT  = CARRY(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita4~sumout ),
	.cout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N2
dffeas \reg_7|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[4]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[4] .is_wysiwyg = "true";
defparam \reg_7|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N58
dffeas \reg_A|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[4]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[4] .is_wysiwyg = "true";
defparam \reg_A|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N15
cyclonev_lcell_comb \AS|lpm_add_sub_component|auto_generated|add_sub_cella[4] (
// Equation(s):
// \AS|lpm_add_sub_component|auto_generated|result [4] = SUM(( !\AddSub~1_combout  $ (!\BusWires[4]$latch~combout ) ) + ( \reg_A|Q [4] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[3]~COUT  ))
// \AS|lpm_add_sub_component|auto_generated|add_sub_cella[4]~COUT  = CARRY(( !\AddSub~1_combout  $ (!\BusWires[4]$latch~combout ) ) + ( \reg_A|Q [4] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[3]~COUT  ))

	.dataa(!\reg_A|Q [4]),
	.datab(gnd),
	.datac(!\AddSub~1_combout ),
	.datad(!\BusWires[4]$latch~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[3]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AS|lpm_add_sub_component|auto_generated|result [4]),
	.cout(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[4]~COUT ),
	.shareout());
// synopsys translate_off
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[4] .extended_lut = "off";
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[4] .lut_mask = 64'h0000AAAA00000FF0;
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N17
dffeas \reg_G|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\AS|lpm_add_sub_component|auto_generated|result [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[4] .is_wysiwyg = "true";
defparam \reg_G|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N57
cyclonev_lcell_comb \Selector7~6 (
// Equation(s):
// \Selector7~6_combout  = ( \Gout~1_combout  & ( \reg_G|Q [4] ) )

	.dataa(!\reg_G|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Gout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~6 .extended_lut = "off";
defparam \Selector7~6 .lut_mask = 64'h0000000055555555;
defparam \Selector7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N27
cyclonev_lcell_comb \Selector7~7 (
// Equation(s):
// \Selector7~7_combout  = ( \Mux32~5_combout  & ( \Equal5~2_combout  & ( !\Selector7~6_combout  ) ) ) # ( !\Mux32~5_combout  & ( \Equal5~2_combout  & ( !\Selector7~6_combout  ) ) ) # ( \Mux32~5_combout  & ( !\Equal5~2_combout  & ( !\Selector7~6_combout  ) ) 
// ) # ( !\Mux32~5_combout  & ( !\Equal5~2_combout  & ( (!\Selector7~6_combout  & ((!\reg_7|Q [4]) # ((!\Mux25~2_combout ) # (!\Equal9~0_combout )))) ) ) )

	.dataa(!\reg_7|Q [4]),
	.datab(!\Mux25~2_combout ),
	.datac(!\Selector7~6_combout ),
	.datad(!\Equal9~0_combout ),
	.datae(!\Mux32~5_combout ),
	.dataf(!\Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~7 .extended_lut = "off";
defparam \Selector7~7 .lut_mask = 64'hF0E0F0F0F0F0F0F0;
defparam \Selector7~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N38
dffeas \reg_1|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[4]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[4] .is_wysiwyg = "true";
defparam \reg_1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N36
cyclonev_lcell_comb \Selector7~5 (
// Equation(s):
// \Selector7~5_combout  = ( \reg_1|Q [4] & ( !\Equal5~0_combout  & ( (!\Mux32~5_combout  & (!\Mux30~1_combout  & (\Equal7~0_combout  & \Mux31~1_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Mux30~1_combout ),
	.datac(!\Equal7~0_combout ),
	.datad(!\Mux31~1_combout ),
	.datae(!\reg_1|Q [4]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~5 .extended_lut = "off";
defparam \Selector7~5 .lut_mask = 64'h0000000800000000;
defparam \Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N5
dffeas \reg_5|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[4]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux18~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[4] .is_wysiwyg = "true";
defparam \reg_5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N3
cyclonev_lcell_comb \Selector7~3 (
// Equation(s):
// \Selector7~3_combout  = ( \reg_5|Q [4] & ( \Equal10~0_combout  & ( (\Equal9~0_combout  & (!\Mux25~2_combout  & (!\Mux26~1_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Equal9~0_combout ),
	.datab(!\Mux25~2_combout ),
	.datac(!\Mux26~1_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_5|Q [4]),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~3 .extended_lut = "off";
defparam \Selector7~3 .lut_mask = 64'h0000000000004000;
defparam \Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N53
dffeas \reg_4|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[4]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[4] .is_wysiwyg = "true";
defparam \reg_4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N51
cyclonev_lcell_comb \Selector7~4 (
// Equation(s):
// \Selector7~4_combout  = ( \reg_4|Q [4] & ( \Equal9~1_combout  & ( (!\Mux26~1_combout  & (!\Mux32~5_combout  & (\Equal9~0_combout  & !\Mux25~2_combout ))) ) ) )

	.dataa(!\Mux26~1_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Equal9~0_combout ),
	.datad(!\Mux25~2_combout ),
	.datae(!\reg_4|Q [4]),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~4 .extended_lut = "off";
defparam \Selector7~4 .lut_mask = 64'h0000000000000800;
defparam \Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N18
cyclonev_lcell_comb \Selector7~8 (
// Equation(s):
// \Selector7~8_combout  = ( !\Selector7~3_combout  & ( !\Selector7~4_combout  & ( (\Selector7~7_combout  & (!\Selector7~5_combout  & ((!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [4]) # (!\Equal5~1_combout )))) ) ) )

	.dataa(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [4]),
	.datab(!\Equal5~1_combout ),
	.datac(!\Selector7~7_combout ),
	.datad(!\Selector7~5_combout ),
	.datae(!\Selector7~3_combout ),
	.dataf(!\Selector7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~8 .extended_lut = "off";
defparam \Selector7~8 .lut_mask = 64'h0E00000000000000;
defparam \Selector7~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N59
dffeas \reg_6|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[4]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[4] .is_wysiwyg = "true";
defparam \reg_6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N57
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \reg_6|Q [4] & ( \Mux26~1_combout  & ( (\Equal9~0_combout  & (!\Equal11~0_combout  & (!\Mux25~2_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Equal9~0_combout ),
	.datab(!\Equal11~0_combout ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_6|Q [4]),
	.dataf(!\Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h0000000000004000;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N41
dffeas \reg_2|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[4]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[4] .is_wysiwyg = "true";
defparam \reg_2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N39
cyclonev_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = ( \reg_2|Q [4] & ( \Mux30~1_combout  & ( (!\Mux31~1_combout  & (!\Mux32~5_combout  & (\Equal7~0_combout  & !\Equal5~0_combout ))) ) ) )

	.dataa(!\Mux31~1_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Equal7~0_combout ),
	.datad(!\Equal5~0_combout ),
	.datae(!\reg_2|Q [4]),
	.dataf(!\Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~2 .extended_lut = "off";
defparam \Selector7~2 .lut_mask = 64'h0000000000000800;
defparam \Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N32
dffeas \reg_3|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[4]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[4] .is_wysiwyg = "true";
defparam \reg_3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = ( \reg_3|Q [4] & ( \Equal8~0_combout  & ( (!\Mux31~1_combout  & (!\Equal5~0_combout  & (!\Mux32~5_combout  & !\Mux30~1_combout ))) ) ) )

	.dataa(!\Mux31~1_combout ),
	.datab(!\Equal5~0_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Mux30~1_combout ),
	.datae(!\reg_3|Q [4]),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~1 .extended_lut = "off";
defparam \Selector7~1 .lut_mask = 64'h0000000000008000;
defparam \Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N48
cyclonev_lcell_comb \Selector7~9 (
// Equation(s):
// \Selector7~9_combout  = ( \Selector7~2_combout  & ( \Selector7~1_combout  ) ) # ( !\Selector7~2_combout  & ( \Selector7~1_combout  ) ) # ( \Selector7~2_combout  & ( !\Selector7~1_combout  ) ) # ( !\Selector7~2_combout  & ( !\Selector7~1_combout  & ( 
// (!\Selector7~8_combout ) # (((\DIN[4]~input_o  & \Equal3~0_combout )) # (\Selector7~0_combout )) ) ) )

	.dataa(!\Selector7~8_combout ),
	.datab(!\DIN[4]~input_o ),
	.datac(!\Equal3~0_combout ),
	.datad(!\Selector7~0_combout ),
	.datae(!\Selector7~2_combout ),
	.dataf(!\Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~9 .extended_lut = "off";
defparam \Selector7~9 .lut_mask = 64'hABFFFFFFFFFFFFFF;
defparam \Selector7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \BusWires[4]$latch (
// Equation(s):
// \BusWires[4]$latch~combout  = ( \Selector7~9_combout  & ( (\BusWires[4]$latch~combout ) # (\WideNor1~combout ) ) ) # ( !\Selector7~9_combout  & ( (!\WideNor1~combout  & \BusWires[4]$latch~combout ) ) )

	.dataa(gnd),
	.datab(!\WideNor1~combout ),
	.datac(gnd),
	.datad(!\BusWires[4]$latch~combout ),
	.datae(gnd),
	.dataf(!\Selector7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BusWires[4]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[4]$latch .extended_lut = "off";
defparam \BusWires[4]$latch .lut_mask = 64'h00CC00CC33FF33FF;
defparam \BusWires[4]$latch .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N14
dffeas \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita4~sumout ),
	.asdata(\BusWires[4]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(\Mux23~1_combout ),
	.ena(\reg_0|lpm_counter_component|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N15
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita5~sumout  = SUM(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita4~COUT  ))
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita5~COUT  = CARRY(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita5~sumout ),
	.cout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N11
dffeas \reg_3|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[5]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[5] .is_wysiwyg = "true";
defparam \reg_3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N9
cyclonev_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = ( \reg_3|Q [5] & ( \Equal8~0_combout  & ( (!\Mux31~1_combout  & (!\Equal5~0_combout  & (!\Mux30~1_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Mux31~1_combout ),
	.datab(!\Equal5~0_combout ),
	.datac(!\Mux30~1_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_3|Q [5]),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~1 .extended_lut = "off";
defparam \Selector6~1 .lut_mask = 64'h0000000000008000;
defparam \Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N35
dffeas \reg_4|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[5]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[5] .is_wysiwyg = "true";
defparam \reg_4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N33
cyclonev_lcell_comb \Selector6~4 (
// Equation(s):
// \Selector6~4_combout  = ( \reg_4|Q [5] & ( \Equal9~1_combout  & ( (!\Mux25~2_combout  & (\Equal9~0_combout  & (!\Mux32~5_combout  & !\Mux26~1_combout ))) ) ) )

	.dataa(!\Mux25~2_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Mux26~1_combout ),
	.datae(!\reg_4|Q [5]),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~4 .extended_lut = "off";
defparam \Selector6~4 .lut_mask = 64'h0000000000002000;
defparam \Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N28
dffeas \reg_A|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\BusWires[5]$latch~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[5] .is_wysiwyg = "true";
defparam \reg_A|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N18
cyclonev_lcell_comb \AS|lpm_add_sub_component|auto_generated|add_sub_cella[5] (
// Equation(s):
// \AS|lpm_add_sub_component|auto_generated|result [5] = SUM(( !\AddSub~1_combout  $ (!\BusWires[5]$latch~combout ) ) + ( \reg_A|Q [5] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[4]~COUT  ))
// \AS|lpm_add_sub_component|auto_generated|add_sub_cella[5]~COUT  = CARRY(( !\AddSub~1_combout  $ (!\BusWires[5]$latch~combout ) ) + ( \reg_A|Q [5] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[4]~COUT  ))

	.dataa(gnd),
	.datab(!\AddSub~1_combout ),
	.datac(!\reg_A|Q [5]),
	.datad(!\BusWires[5]$latch~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[4]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AS|lpm_add_sub_component|auto_generated|result [5]),
	.cout(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[5]~COUT ),
	.shareout());
// synopsys translate_off
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[5] .extended_lut = "off";
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[5] .lut_mask = 64'h0000F0F0000033CC;
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N20
dffeas \reg_G|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\AS|lpm_add_sub_component|auto_generated|result [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[5] .is_wysiwyg = "true";
defparam \reg_G|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N18
cyclonev_lcell_comb \Selector6~6 (
// Equation(s):
// \Selector6~6_combout  = ( \reg_G|Q [5] & ( \Gout~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_G|Q [5]),
	.dataf(!\Gout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~6 .extended_lut = "off";
defparam \Selector6~6 .lut_mask = 64'h000000000000FFFF;
defparam \Selector6~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N53
dffeas \reg_7|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[5]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[5] .is_wysiwyg = "true";
defparam \reg_7|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N51
cyclonev_lcell_comb \Selector6~7 (
// Equation(s):
// \Selector6~7_combout  = ( \reg_7|Q [5] & ( \Equal5~2_combout  & ( !\Selector6~6_combout  ) ) ) # ( !\reg_7|Q [5] & ( \Equal5~2_combout  & ( !\Selector6~6_combout  ) ) ) # ( \reg_7|Q [5] & ( !\Equal5~2_combout  & ( (!\Selector6~6_combout  & 
// (((!\Mux25~2_combout ) # (!\Equal9~0_combout )) # (\Mux32~5_combout ))) ) ) ) # ( !\reg_7|Q [5] & ( !\Equal5~2_combout  & ( !\Selector6~6_combout  ) ) )

	.dataa(!\Selector6~6_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Equal9~0_combout ),
	.datae(!\reg_7|Q [5]),
	.dataf(!\Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~7 .extended_lut = "off";
defparam \Selector6~7 .lut_mask = 64'hAAAAAAA2AAAAAAAA;
defparam \Selector6~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N29
dffeas \reg_5|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[5]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux18~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[5] .is_wysiwyg = "true";
defparam \reg_5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N27
cyclonev_lcell_comb \Selector6~3 (
// Equation(s):
// \Selector6~3_combout  = ( \reg_5|Q [5] & ( \Equal10~0_combout  & ( (\Equal9~0_combout  & (!\Mux25~2_combout  & (!\Mux26~1_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Equal9~0_combout ),
	.datab(!\Mux25~2_combout ),
	.datac(!\Mux26~1_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_5|Q [5]),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~3 .extended_lut = "off";
defparam \Selector6~3 .lut_mask = 64'h0000000000004000;
defparam \Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N17
dffeas \reg_1|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[5]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[5] .is_wysiwyg = "true";
defparam \reg_1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N15
cyclonev_lcell_comb \Selector6~5 (
// Equation(s):
// \Selector6~5_combout  = ( \reg_1|Q [5] & ( !\Equal5~0_combout  & ( (!\Mux32~5_combout  & (!\Mux30~1_combout  & (\Equal7~0_combout  & \Mux31~1_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Mux30~1_combout ),
	.datac(!\Equal7~0_combout ),
	.datad(!\Mux31~1_combout ),
	.datae(!\reg_1|Q [5]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~5 .extended_lut = "off";
defparam \Selector6~5 .lut_mask = 64'h0000000800000000;
defparam \Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N18
cyclonev_lcell_comb \Selector6~8 (
// Equation(s):
// \Selector6~8_combout  = ( \Equal5~1_combout  & ( !\Selector6~5_combout  & ( (!\Selector6~4_combout  & (\Selector6~7_combout  & (!\Selector6~3_combout  & !\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [5]))) ) ) ) # ( !\Equal5~1_combout  & ( 
// !\Selector6~5_combout  & ( (!\Selector6~4_combout  & (\Selector6~7_combout  & !\Selector6~3_combout )) ) ) )

	.dataa(!\Selector6~4_combout ),
	.datab(!\Selector6~7_combout ),
	.datac(!\Selector6~3_combout ),
	.datad(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [5]),
	.datae(!\Equal5~1_combout ),
	.dataf(!\Selector6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~8 .extended_lut = "off";
defparam \Selector6~8 .lut_mask = 64'h2020200000000000;
defparam \Selector6~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N47
dffeas \reg_6|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[5]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[5] .is_wysiwyg = "true";
defparam \reg_6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N45
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \reg_6|Q [5] & ( \Mux26~1_combout  & ( (!\Mux32~5_combout  & (!\Equal11~0_combout  & (!\Mux25~2_combout  & \Equal9~0_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Equal11~0_combout ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Equal9~0_combout ),
	.datae(!\reg_6|Q [5]),
	.dataf(!\Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h0000000000000080;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N47
dffeas \reg_2|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[5]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[5] .is_wysiwyg = "true";
defparam \reg_2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N45
cyclonev_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = ( \reg_2|Q [5] & ( !\Mux32~5_combout  & ( (\Mux30~1_combout  & (\Equal7~0_combout  & (!\Equal5~0_combout  & !\Mux31~1_combout ))) ) ) )

	.dataa(!\Mux30~1_combout ),
	.datab(!\Equal7~0_combout ),
	.datac(!\Equal5~0_combout ),
	.datad(!\Mux31~1_combout ),
	.datae(!\reg_2|Q [5]),
	.dataf(!\Mux32~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~2 .extended_lut = "off";
defparam \Selector6~2 .lut_mask = 64'h0000100000000000;
defparam \Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N42
cyclonev_lcell_comb \Selector6~9 (
// Equation(s):
// \Selector6~9_combout  = ( \Equal3~0_combout  & ( \Selector6~2_combout  ) ) # ( !\Equal3~0_combout  & ( \Selector6~2_combout  ) ) # ( \Equal3~0_combout  & ( !\Selector6~2_combout  & ( (((!\Selector6~8_combout ) # (\Selector6~0_combout )) # 
// (\Selector6~1_combout )) # (\DIN[5]~input_o ) ) ) ) # ( !\Equal3~0_combout  & ( !\Selector6~2_combout  & ( ((!\Selector6~8_combout ) # (\Selector6~0_combout )) # (\Selector6~1_combout ) ) ) )

	.dataa(!\DIN[5]~input_o ),
	.datab(!\Selector6~1_combout ),
	.datac(!\Selector6~8_combout ),
	.datad(!\Selector6~0_combout ),
	.datae(!\Equal3~0_combout ),
	.dataf(!\Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~9 .extended_lut = "off";
defparam \Selector6~9 .lut_mask = 64'hF3FFF7FFFFFFFFFF;
defparam \Selector6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N27
cyclonev_lcell_comb \BusWires[5]$latch (
// Equation(s):
// \BusWires[5]$latch~combout  = ( \Selector6~9_combout  & ( (\BusWires[5]$latch~combout ) # (\WideNor1~combout ) ) ) # ( !\Selector6~9_combout  & ( (!\WideNor1~combout  & \BusWires[5]$latch~combout ) ) )

	.dataa(!\WideNor1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\BusWires[5]$latch~combout ),
	.datae(gnd),
	.dataf(!\Selector6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BusWires[5]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[5]$latch .extended_lut = "off";
defparam \BusWires[5]$latch .lut_mask = 64'h00AA00AA55FF55FF;
defparam \BusWires[5]$latch .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N17
dffeas \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita5~sumout ),
	.asdata(\BusWires[5]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(\Mux23~1_combout ),
	.ena(\reg_0|lpm_counter_component|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N18
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita6~sumout  = SUM(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita5~COUT  ))
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita6~COUT  = CARRY(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita6~sumout ),
	.cout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \reg_6|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[6]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[6] .is_wysiwyg = "true";
defparam \reg_6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N27
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \reg_6|Q [6] & ( !\Mux25~2_combout  & ( (!\Equal11~0_combout  & (\Equal9~0_combout  & (\Mux26~1_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Equal11~0_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux26~1_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_6|Q [6]),
	.dataf(!\Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h0000020000000000;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N35
dffeas \reg_7|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[6]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[6] .is_wysiwyg = "true";
defparam \reg_7|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N59
dffeas \reg_A|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\BusWires[6]$latch~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[6] .is_wysiwyg = "true";
defparam \reg_A|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N21
cyclonev_lcell_comb \AS|lpm_add_sub_component|auto_generated|add_sub_cella[6] (
// Equation(s):
// \AS|lpm_add_sub_component|auto_generated|result [6] = SUM(( \reg_A|Q [6] ) + ( !\AddSub~1_combout  $ (!\BusWires[6]$latch~combout ) ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[5]~COUT  ))
// \AS|lpm_add_sub_component|auto_generated|add_sub_cella[6]~COUT  = CARRY(( \reg_A|Q [6] ) + ( !\AddSub~1_combout  $ (!\BusWires[6]$latch~combout ) ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[5]~COUT  ))

	.dataa(gnd),
	.datab(!\AddSub~1_combout ),
	.datac(!\BusWires[6]$latch~combout ),
	.datad(!\reg_A|Q [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[5]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AS|lpm_add_sub_component|auto_generated|result [6]),
	.cout(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[6]~COUT ),
	.shareout());
// synopsys translate_off
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[6] .extended_lut = "off";
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[6] .lut_mask = 64'h0000C3C3000000FF;
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N23
dffeas \reg_G|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\AS|lpm_add_sub_component|auto_generated|result [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[6] .is_wysiwyg = "true";
defparam \reg_G|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N12
cyclonev_lcell_comb \Selector5~6 (
// Equation(s):
// \Selector5~6_combout  = ( \reg_G|Q [6] & ( \Gout~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_G|Q [6]),
	.dataf(!\Gout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~6 .extended_lut = "off";
defparam \Selector5~6 .lut_mask = 64'h000000000000FFFF;
defparam \Selector5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N33
cyclonev_lcell_comb \Selector5~7 (
// Equation(s):
// \Selector5~7_combout  = ( \reg_7|Q [6] & ( !\Selector5~6_combout  & ( (!\Mux25~2_combout ) # (((!\Equal9~0_combout ) # (\Mux32~5_combout )) # (\Equal5~2_combout )) ) ) ) # ( !\reg_7|Q [6] & ( !\Selector5~6_combout  ) )

	.dataa(!\Mux25~2_combout ),
	.datab(!\Equal5~2_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Equal9~0_combout ),
	.datae(!\reg_7|Q [6]),
	.dataf(!\Selector5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~7 .extended_lut = "off";
defparam \Selector5~7 .lut_mask = 64'hFFFFFFBF00000000;
defparam \Selector5~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N11
dffeas \reg_5|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[6]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux18~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[6] .is_wysiwyg = "true";
defparam \reg_5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N9
cyclonev_lcell_comb \Selector5~3 (
// Equation(s):
// \Selector5~3_combout  = ( \reg_5|Q [6] & ( \Equal10~0_combout  & ( (!\Mux32~5_combout  & (!\Mux25~2_combout  & (!\Mux26~1_combout  & \Equal9~0_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Mux25~2_combout ),
	.datac(!\Mux26~1_combout ),
	.datad(!\Equal9~0_combout ),
	.datae(!\reg_5|Q [6]),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~3 .extended_lut = "off";
defparam \Selector5~3 .lut_mask = 64'h0000000000000080;
defparam \Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N7
dffeas \reg_4|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[6]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[6] .is_wysiwyg = "true";
defparam \reg_4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N42
cyclonev_lcell_comb \Selector5~4 (
// Equation(s):
// \Selector5~4_combout  = ( \reg_4|Q [6] & ( \Equal9~1_combout  & ( (!\Mux26~1_combout  & (!\Mux32~5_combout  & (!\Mux25~2_combout  & \Equal9~0_combout ))) ) ) )

	.dataa(!\Mux26~1_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Equal9~0_combout ),
	.datae(!\reg_4|Q [6]),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~4 .extended_lut = "off";
defparam \Selector5~4 .lut_mask = 64'h0000000000000080;
defparam \Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N20
dffeas \reg_1|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[6]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[6] .is_wysiwyg = "true";
defparam \reg_1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N18
cyclonev_lcell_comb \Selector5~5 (
// Equation(s):
// \Selector5~5_combout  = ( \reg_1|Q [6] & ( !\Equal5~0_combout  & ( (\Equal7~0_combout  & (!\Mux32~5_combout  & (!\Mux30~1_combout  & \Mux31~1_combout ))) ) ) )

	.dataa(!\Equal7~0_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Mux30~1_combout ),
	.datad(!\Mux31~1_combout ),
	.datae(!\reg_1|Q [6]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~5 .extended_lut = "off";
defparam \Selector5~5 .lut_mask = 64'h0000004000000000;
defparam \Selector5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N36
cyclonev_lcell_comb \Selector5~8 (
// Equation(s):
// \Selector5~8_combout  = ( !\Selector5~5_combout  & ( \Equal5~1_combout  & ( (\Selector5~7_combout  & (!\Selector5~3_combout  & (!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [6] & !\Selector5~4_combout ))) ) ) ) # ( !\Selector5~5_combout  & 
// ( !\Equal5~1_combout  & ( (\Selector5~7_combout  & (!\Selector5~3_combout  & !\Selector5~4_combout )) ) ) )

	.dataa(!\Selector5~7_combout ),
	.datab(!\Selector5~3_combout ),
	.datac(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [6]),
	.datad(!\Selector5~4_combout ),
	.datae(!\Selector5~5_combout ),
	.dataf(!\Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~8 .extended_lut = "off";
defparam \Selector5~8 .lut_mask = 64'h4400000040000000;
defparam \Selector5~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N11
dffeas \reg_2|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[6]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[6] .is_wysiwyg = "true";
defparam \reg_2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N9
cyclonev_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = ( \reg_2|Q [6] & ( !\Equal5~0_combout  & ( (\Mux30~1_combout  & (!\Mux32~5_combout  & (\Equal7~0_combout  & !\Mux31~1_combout ))) ) ) )

	.dataa(!\Mux30~1_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Equal7~0_combout ),
	.datad(!\Mux31~1_combout ),
	.datae(!\reg_2|Q [6]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~2 .extended_lut = "off";
defparam \Selector5~2 .lut_mask = 64'h0000040000000000;
defparam \Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N32
dffeas \reg_3|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[6]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[6] .is_wysiwyg = "true";
defparam \reg_3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = ( \reg_3|Q [6] & ( \Equal8~0_combout  & ( (!\Mux30~1_combout  & (!\Mux31~1_combout  & (!\Equal5~0_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Mux30~1_combout ),
	.datab(!\Mux31~1_combout ),
	.datac(!\Equal5~0_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_3|Q [6]),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~1 .extended_lut = "off";
defparam \Selector5~1 .lut_mask = 64'h0000000000008000;
defparam \Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N42
cyclonev_lcell_comb \Selector5~9 (
// Equation(s):
// \Selector5~9_combout  = ( \Selector5~2_combout  & ( \Selector5~1_combout  ) ) # ( !\Selector5~2_combout  & ( \Selector5~1_combout  ) ) # ( \Selector5~2_combout  & ( !\Selector5~1_combout  ) ) # ( !\Selector5~2_combout  & ( !\Selector5~1_combout  & ( 
// ((!\Selector5~8_combout ) # ((\DIN[6]~input_o  & \Equal3~0_combout ))) # (\Selector5~0_combout ) ) ) )

	.dataa(!\DIN[6]~input_o ),
	.datab(!\Selector5~0_combout ),
	.datac(!\Selector5~8_combout ),
	.datad(!\Equal3~0_combout ),
	.datae(!\Selector5~2_combout ),
	.dataf(!\Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~9 .extended_lut = "off";
defparam \Selector5~9 .lut_mask = 64'hF3F7FFFFFFFFFFFF;
defparam \Selector5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N57
cyclonev_lcell_comb \BusWires[6]$latch (
// Equation(s):
// \BusWires[6]$latch~combout  = ( \Selector5~9_combout  & ( (\BusWires[6]$latch~combout ) # (\WideNor1~combout ) ) ) # ( !\Selector5~9_combout  & ( (!\WideNor1~combout  & \BusWires[6]$latch~combout ) ) )

	.dataa(!\WideNor1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\BusWires[6]$latch~combout ),
	.datae(gnd),
	.dataf(!\Selector5~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BusWires[6]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[6]$latch .extended_lut = "off";
defparam \BusWires[6]$latch .lut_mask = 64'h00AA00AA55FF55FF;
defparam \BusWires[6]$latch .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N20
dffeas \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita6~sumout ),
	.asdata(\BusWires[6]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(\Mux23~1_combout ),
	.ena(\reg_0|lpm_counter_component|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N21
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita7~sumout  = SUM(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita6~COUT  ))
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita7~COUT  = CARRY(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita7~sumout ),
	.cout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF00005555;
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N8
dffeas \reg_5|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[7]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux18~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[7] .is_wysiwyg = "true";
defparam \reg_5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = ( \reg_5|Q [7] & ( \Equal10~0_combout  & ( (!\Mux32~5_combout  & (!\Mux25~2_combout  & (\Equal9~0_combout  & !\Mux26~1_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Mux25~2_combout ),
	.datac(!\Equal9~0_combout ),
	.datad(!\Mux26~1_combout ),
	.datae(!\reg_5|Q [7]),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~3 .extended_lut = "off";
defparam \Selector4~3 .lut_mask = 64'h0000000000000800;
defparam \Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N11
dffeas \reg_4|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[7]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[7] .is_wysiwyg = "true";
defparam \reg_4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N9
cyclonev_lcell_comb \Selector4~4 (
// Equation(s):
// \Selector4~4_combout  = ( \reg_4|Q [7] & ( !\Mux25~2_combout  & ( (!\Mux26~1_combout  & (\Equal9~0_combout  & (\Equal9~1_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Mux26~1_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Equal9~1_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_4|Q [7]),
	.dataf(!\Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~4 .extended_lut = "off";
defparam \Selector4~4 .lut_mask = 64'h0000020000000000;
defparam \Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N44
dffeas \reg_1|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[7]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[7] .is_wysiwyg = "true";
defparam \reg_1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N42
cyclonev_lcell_comb \Selector4~5 (
// Equation(s):
// \Selector4~5_combout  = ( \reg_1|Q [7] & ( !\Equal5~0_combout  & ( (\Equal7~0_combout  & (!\Mux30~1_combout  & (!\Mux32~5_combout  & \Mux31~1_combout ))) ) ) )

	.dataa(!\Equal7~0_combout ),
	.datab(!\Mux30~1_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Mux31~1_combout ),
	.datae(!\reg_1|Q [7]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~5 .extended_lut = "off";
defparam \Selector4~5 .lut_mask = 64'h0000004000000000;
defparam \Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N20
dffeas \reg_7|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[7]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[7] .is_wysiwyg = "true";
defparam \reg_7|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N55
dffeas \reg_A|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\BusWires[7]$latch~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[7] .is_wysiwyg = "true";
defparam \reg_A|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N24
cyclonev_lcell_comb \AS|lpm_add_sub_component|auto_generated|add_sub_cella[7] (
// Equation(s):
// \AS|lpm_add_sub_component|auto_generated|result [7] = SUM(( !\AddSub~1_combout  $ (!\BusWires[7]$latch~combout ) ) + ( \reg_A|Q [7] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[6]~COUT  ))
// \AS|lpm_add_sub_component|auto_generated|add_sub_cella[7]~COUT  = CARRY(( !\AddSub~1_combout  $ (!\BusWires[7]$latch~combout ) ) + ( \reg_A|Q [7] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[6]~COUT  ))

	.dataa(gnd),
	.datab(!\AddSub~1_combout ),
	.datac(!\BusWires[7]$latch~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A|Q [7]),
	.datag(gnd),
	.cin(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[6]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AS|lpm_add_sub_component|auto_generated|result [7]),
	.cout(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[7]~COUT ),
	.shareout());
// synopsys translate_off
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[7] .extended_lut = "off";
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[7] .lut_mask = 64'h0000FF0000003C3C;
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N26
dffeas \reg_G|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\AS|lpm_add_sub_component|auto_generated|result [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[7] .is_wysiwyg = "true";
defparam \reg_G|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N57
cyclonev_lcell_comb \Selector4~6 (
// Equation(s):
// \Selector4~6_combout  = ( \reg_G|Q [7] & ( \Gout~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Gout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_G|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~6 .extended_lut = "off";
defparam \Selector4~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N18
cyclonev_lcell_comb \Selector4~7 (
// Equation(s):
// \Selector4~7_combout  = ( \reg_7|Q [7] & ( !\Selector4~6_combout  & ( (!\Mux25~2_combout ) # ((!\Equal9~0_combout ) # ((\Mux32~5_combout ) # (\Equal5~2_combout ))) ) ) ) # ( !\reg_7|Q [7] & ( !\Selector4~6_combout  ) )

	.dataa(!\Mux25~2_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Equal5~2_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_7|Q [7]),
	.dataf(!\Selector4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~7 .extended_lut = "off";
defparam \Selector4~7 .lut_mask = 64'hFFFFEFFF00000000;
defparam \Selector4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N36
cyclonev_lcell_comb \Selector4~8 (
// Equation(s):
// \Selector4~8_combout  = ( \Equal5~1_combout  & ( \Selector4~7_combout  & ( (!\Selector4~3_combout  & (!\Selector4~4_combout  & (!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [7] & !\Selector4~5_combout ))) ) ) ) # ( !\Equal5~1_combout  & ( 
// \Selector4~7_combout  & ( (!\Selector4~3_combout  & (!\Selector4~4_combout  & !\Selector4~5_combout )) ) ) )

	.dataa(!\Selector4~3_combout ),
	.datab(!\Selector4~4_combout ),
	.datac(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [7]),
	.datad(!\Selector4~5_combout ),
	.datae(!\Equal5~1_combout ),
	.dataf(!\Selector4~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~8 .extended_lut = "off";
defparam \Selector4~8 .lut_mask = 64'h0000000088008000;
defparam \Selector4~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N17
dffeas \reg_2|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[7]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[7] .is_wysiwyg = "true";
defparam \reg_2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N15
cyclonev_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = ( \reg_2|Q [7] & ( !\Equal5~0_combout  & ( (!\Mux32~5_combout  & (!\Mux31~1_combout  & (\Equal7~0_combout  & \Mux30~1_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Mux31~1_combout ),
	.datac(!\Equal7~0_combout ),
	.datad(!\Mux30~1_combout ),
	.datae(!\reg_2|Q [7]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~2 .extended_lut = "off";
defparam \Selector4~2 .lut_mask = 64'h0000000800000000;
defparam \Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N56
dffeas \reg_6|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[7]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[7] .is_wysiwyg = "true";
defparam \reg_6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \reg_6|Q [7] & ( \Mux26~1_combout  & ( (!\Mux32~5_combout  & (!\Equal11~0_combout  & (\Equal9~0_combout  & !\Mux25~2_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Equal11~0_combout ),
	.datac(!\Equal9~0_combout ),
	.datad(!\Mux25~2_combout ),
	.datae(!\reg_6|Q [7]),
	.dataf(!\Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h0000000000000800;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N44
dffeas \reg_3|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[7]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[7] .is_wysiwyg = "true";
defparam \reg_3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N42
cyclonev_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = ( \reg_3|Q [7] & ( \Equal8~0_combout  & ( (!\Mux30~1_combout  & (!\Mux32~5_combout  & (!\Equal5~0_combout  & !\Mux31~1_combout ))) ) ) )

	.dataa(!\Mux30~1_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Equal5~0_combout ),
	.datad(!\Mux31~1_combout ),
	.datae(!\reg_3|Q [7]),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~1 .extended_lut = "off";
defparam \Selector4~1 .lut_mask = 64'h0000000000008000;
defparam \Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \Selector4~9 (
// Equation(s):
// \Selector4~9_combout  = ( \Equal3~0_combout  & ( \Selector4~1_combout  ) ) # ( !\Equal3~0_combout  & ( \Selector4~1_combout  ) ) # ( \Equal3~0_combout  & ( !\Selector4~1_combout  & ( (!\Selector4~8_combout ) # (((\Selector4~0_combout ) # 
// (\Selector4~2_combout )) # (\DIN[7]~input_o )) ) ) ) # ( !\Equal3~0_combout  & ( !\Selector4~1_combout  & ( (!\Selector4~8_combout ) # ((\Selector4~0_combout ) # (\Selector4~2_combout )) ) ) )

	.dataa(!\Selector4~8_combout ),
	.datab(!\DIN[7]~input_o ),
	.datac(!\Selector4~2_combout ),
	.datad(!\Selector4~0_combout ),
	.datae(!\Equal3~0_combout ),
	.dataf(!\Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~9 .extended_lut = "off";
defparam \Selector4~9 .lut_mask = 64'hAFFFBFFFFFFFFFFF;
defparam \Selector4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \BusWires[7]$latch (
// Equation(s):
// \BusWires[7]$latch~combout  = ( \Selector4~9_combout  & ( (\BusWires[7]$latch~combout ) # (\WideNor1~combout ) ) ) # ( !\Selector4~9_combout  & ( (!\WideNor1~combout  & \BusWires[7]$latch~combout ) ) )

	.dataa(gnd),
	.datab(!\WideNor1~combout ),
	.datac(gnd),
	.datad(!\BusWires[7]$latch~combout ),
	.datae(gnd),
	.dataf(!\Selector4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BusWires[7]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[7]$latch .extended_lut = "off";
defparam \BusWires[7]$latch .lut_mask = 64'h00CC00CC33FF33FF;
defparam \BusWires[7]$latch .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N23
dffeas \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita7~sumout ),
	.asdata(\BusWires[7]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(\Mux23~1_combout ),
	.ena(\reg_0|lpm_counter_component|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N24
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita8~sumout  = SUM(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita7~COUT  ))
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita8~COUT  = CARRY(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita8~sumout ),
	.cout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF00000F0F;
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N26
dffeas \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita8~sumout ),
	.asdata(\BusWires[8]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(\Mux23~1_combout ),
	.ena(\reg_0|lpm_counter_component|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N27
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita9~sumout  = SUM(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita8~COUT  ))
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita9~COUT  = CARRY(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita9~sumout ),
	.cout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000FFFF00005555;
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N17
dffeas \reg_3|Q[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[9]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[9] .is_wysiwyg = "true";
defparam \reg_3|Q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N15
cyclonev_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = ( \reg_3|Q [9] & ( \Equal8~0_combout  & ( (!\Mux30~1_combout  & (!\Mux31~1_combout  & (!\Mux32~5_combout  & !\Equal5~0_combout ))) ) ) )

	.dataa(!\Mux30~1_combout ),
	.datab(!\Mux31~1_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Equal5~0_combout ),
	.datae(!\reg_3|Q [9]),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~1 .extended_lut = "off";
defparam \Selector2~1 .lut_mask = 64'h0000000000008000;
defparam \Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N20
dffeas \reg_2|Q[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[9]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[9] .is_wysiwyg = "true";
defparam \reg_2|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N18
cyclonev_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = ( \reg_2|Q [9] & ( \Mux30~1_combout  & ( (!\Equal5~0_combout  & (\Equal7~0_combout  & (!\Mux32~5_combout  & !\Mux31~1_combout ))) ) ) )

	.dataa(!\Equal5~0_combout ),
	.datab(!\Equal7~0_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Mux31~1_combout ),
	.datae(!\reg_2|Q [9]),
	.dataf(!\Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~2 .extended_lut = "off";
defparam \Selector2~2 .lut_mask = 64'h0000000000002000;
defparam \Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \DIN[9]~input (
	.i(DIN[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[9]~input_o ));
// synopsys translate_off
defparam \DIN[9]~input .bus_hold = "false";
defparam \DIN[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y6_N38
dffeas \reg_6|Q[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[9]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[9] .is_wysiwyg = "true";
defparam \reg_6|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N36
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \reg_6|Q [9] & ( !\Equal11~0_combout  & ( (\Equal9~0_combout  & (\Mux26~1_combout  & (!\Mux32~5_combout  & !\Mux25~2_combout ))) ) ) )

	.dataa(!\Equal9~0_combout ),
	.datab(!\Mux26~1_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Mux25~2_combout ),
	.datae(!\reg_6|Q [9]),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h0000100000000000;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N47
dffeas \reg_1|Q[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[9]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[9] .is_wysiwyg = "true";
defparam \reg_1|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N45
cyclonev_lcell_comb \Selector2~5 (
// Equation(s):
// \Selector2~5_combout  = ( \reg_1|Q [9] & ( !\Equal5~0_combout  & ( (\Equal7~0_combout  & (!\Mux30~1_combout  & (\Mux31~1_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Equal7~0_combout ),
	.datab(!\Mux30~1_combout ),
	.datac(!\Mux31~1_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_1|Q [9]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~5 .extended_lut = "off";
defparam \Selector2~5 .lut_mask = 64'h0000040000000000;
defparam \Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N2
dffeas \reg_5|Q[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[9]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux18~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[9] .is_wysiwyg = "true";
defparam \reg_5|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N0
cyclonev_lcell_comb \Selector2~3 (
// Equation(s):
// \Selector2~3_combout  = ( \reg_5|Q [9] & ( !\Mux25~2_combout  & ( (!\Mux26~1_combout  & (\Equal9~0_combout  & (!\Mux32~5_combout  & \Equal10~0_combout ))) ) ) )

	.dataa(!\Mux26~1_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Equal10~0_combout ),
	.datae(!\reg_5|Q [9]),
	.dataf(!\Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~3 .extended_lut = "off";
defparam \Selector2~3 .lut_mask = 64'h0000002000000000;
defparam \Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N50
dffeas \reg_4|Q[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[9]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[9] .is_wysiwyg = "true";
defparam \reg_4|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N48
cyclonev_lcell_comb \Selector2~4 (
// Equation(s):
// \Selector2~4_combout  = ( \reg_4|Q [9] & ( \Equal9~1_combout  & ( (!\Mux26~1_combout  & (\Equal9~0_combout  & (!\Mux32~5_combout  & !\Mux25~2_combout ))) ) ) )

	.dataa(!\Mux26~1_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Mux25~2_combout ),
	.datae(!\reg_4|Q [9]),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~4 .extended_lut = "off";
defparam \Selector2~4 .lut_mask = 64'h0000000000002000;
defparam \Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N41
dffeas \reg_7|Q[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[9]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[9] .is_wysiwyg = "true";
defparam \reg_7|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N49
dffeas \reg_A|Q[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\BusWires[9]$latch~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[9] .is_wysiwyg = "true";
defparam \reg_A|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N5
dffeas \reg_A|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\BusWires[8]$latch~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[8] .is_wysiwyg = "true";
defparam \reg_A|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N27
cyclonev_lcell_comb \AS|lpm_add_sub_component|auto_generated|add_sub_cella[8] (
// Equation(s):
// \AS|lpm_add_sub_component|auto_generated|result [8] = SUM(( !\AddSub~1_combout  $ (!\BusWires[8]$latch~combout ) ) + ( \reg_A|Q [8] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[7]~COUT  ))
// \AS|lpm_add_sub_component|auto_generated|add_sub_cella[8]~COUT  = CARRY(( !\AddSub~1_combout  $ (!\BusWires[8]$latch~combout ) ) + ( \reg_A|Q [8] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[7]~COUT  ))

	.dataa(gnd),
	.datab(!\AddSub~1_combout ),
	.datac(!\BusWires[8]$latch~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A|Q [8]),
	.datag(gnd),
	.cin(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[7]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AS|lpm_add_sub_component|auto_generated|result [8]),
	.cout(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[8]~COUT ),
	.shareout());
// synopsys translate_off
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[8] .extended_lut = "off";
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[8] .lut_mask = 64'h0000FF0000003C3C;
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N30
cyclonev_lcell_comb \AS|lpm_add_sub_component|auto_generated|add_sub_cella[9] (
// Equation(s):
// \AS|lpm_add_sub_component|auto_generated|result [9] = SUM(( !\AddSub~1_combout  $ (!\BusWires[9]$latch~combout ) ) + ( \reg_A|Q [9] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[8]~COUT  ))
// \AS|lpm_add_sub_component|auto_generated|add_sub_cella[9]~COUT  = CARRY(( !\AddSub~1_combout  $ (!\BusWires[9]$latch~combout ) ) + ( \reg_A|Q [9] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[8]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AddSub~1_combout ),
	.datad(!\BusWires[9]$latch~combout ),
	.datae(gnd),
	.dataf(!\reg_A|Q [9]),
	.datag(gnd),
	.cin(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[8]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AS|lpm_add_sub_component|auto_generated|result [9]),
	.cout(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[9]~COUT ),
	.shareout());
// synopsys translate_off
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[9] .extended_lut = "off";
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[9] .lut_mask = 64'h0000FF0000000FF0;
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N32
dffeas \reg_G|Q[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\AS|lpm_add_sub_component|auto_generated|result [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[9] .is_wysiwyg = "true";
defparam \reg_G|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N51
cyclonev_lcell_comb \Selector2~6 (
// Equation(s):
// \Selector2~6_combout  = ( \Gout~1_combout  & ( \reg_G|Q [9] ) )

	.dataa(!\reg_G|Q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Gout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~6 .extended_lut = "off";
defparam \Selector2~6 .lut_mask = 64'h0000000055555555;
defparam \Selector2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N39
cyclonev_lcell_comb \Selector2~7 (
// Equation(s):
// \Selector2~7_combout  = ( \reg_7|Q [9] & ( !\Selector2~6_combout  & ( ((!\Equal9~0_combout ) # ((!\Mux25~2_combout ) # (\Mux32~5_combout ))) # (\Equal5~2_combout ) ) ) ) # ( !\reg_7|Q [9] & ( !\Selector2~6_combout  ) )

	.dataa(!\Equal5~2_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Mux25~2_combout ),
	.datae(!\reg_7|Q [9]),
	.dataf(!\Selector2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~7 .extended_lut = "off";
defparam \Selector2~7 .lut_mask = 64'hFFFFFFDF00000000;
defparam \Selector2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \Selector2~8 (
// Equation(s):
// \Selector2~8_combout  = ( \Equal5~1_combout  & ( \Selector2~7_combout  & ( (!\Selector2~5_combout  & (!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [9] & (!\Selector2~3_combout  & !\Selector2~4_combout ))) ) ) ) # ( !\Equal5~1_combout  & ( 
// \Selector2~7_combout  & ( (!\Selector2~5_combout  & (!\Selector2~3_combout  & !\Selector2~4_combout )) ) ) )

	.dataa(!\Selector2~5_combout ),
	.datab(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [9]),
	.datac(!\Selector2~3_combout ),
	.datad(!\Selector2~4_combout ),
	.datae(!\Equal5~1_combout ),
	.dataf(!\Selector2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~8 .extended_lut = "off";
defparam \Selector2~8 .lut_mask = 64'h00000000A0008000;
defparam \Selector2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \Selector2~9 (
// Equation(s):
// \Selector2~9_combout  = ( \Selector2~0_combout  & ( \Selector2~8_combout  ) ) # ( !\Selector2~0_combout  & ( \Selector2~8_combout  & ( (((\Equal3~0_combout  & \DIN[9]~input_o )) # (\Selector2~2_combout )) # (\Selector2~1_combout ) ) ) ) # ( 
// \Selector2~0_combout  & ( !\Selector2~8_combout  ) ) # ( !\Selector2~0_combout  & ( !\Selector2~8_combout  ) )

	.dataa(!\Selector2~1_combout ),
	.datab(!\Equal3~0_combout ),
	.datac(!\Selector2~2_combout ),
	.datad(!\DIN[9]~input_o ),
	.datae(!\Selector2~0_combout ),
	.dataf(!\Selector2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~9 .extended_lut = "off";
defparam \Selector2~9 .lut_mask = 64'hFFFFFFFF5F7FFFFF;
defparam \Selector2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \BusWires[9]$latch (
// Equation(s):
// \BusWires[9]$latch~combout  = ( \Selector2~9_combout  & ( (\BusWires[9]$latch~combout ) # (\WideNor1~combout ) ) ) # ( !\Selector2~9_combout  & ( (!\WideNor1~combout  & \BusWires[9]$latch~combout ) ) )

	.dataa(gnd),
	.datab(!\WideNor1~combout ),
	.datac(!\BusWires[9]$latch~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BusWires[9]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[9]$latch .extended_lut = "off";
defparam \BusWires[9]$latch .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \BusWires[9]$latch .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N29
dffeas \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita9~sumout ),
	.asdata(\BusWires[9]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(\Mux23~1_combout ),
	.ena(\reg_0|lpm_counter_component|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N30
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|counter_comb_bita10 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita10~sumout  = SUM(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita9~COUT  ))
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita10~COUT  = CARRY(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita10~sumout ),
	.cout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita10 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita10 .lut_mask = 64'h0000FFFF00003333;
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \DIN[10]~input (
	.i(DIN[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[10]~input_o ));
// synopsys translate_off
defparam \DIN[10]~input .bus_hold = "false";
defparam \DIN[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y5_N59
dffeas \reg_2|Q[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[10]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[10] .is_wysiwyg = "true";
defparam \reg_2|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N57
cyclonev_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = ( \reg_2|Q [10] & ( !\Equal5~0_combout  & ( (!\Mux31~1_combout  & (\Equal7~0_combout  & (!\Mux32~5_combout  & \Mux30~1_combout ))) ) ) )

	.dataa(!\Mux31~1_combout ),
	.datab(!\Equal7~0_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Mux30~1_combout ),
	.datae(!\reg_2|Q [10]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~2 .extended_lut = "off";
defparam \Selector1~2 .lut_mask = 64'h0000002000000000;
defparam \Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N41
dffeas \reg_3|Q[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[10]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[10] .is_wysiwyg = "true";
defparam \reg_3|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N39
cyclonev_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = ( \reg_3|Q [10] & ( \Equal8~0_combout  & ( (!\Mux31~1_combout  & (!\Equal5~0_combout  & (!\Mux30~1_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Mux31~1_combout ),
	.datab(!\Equal5~0_combout ),
	.datac(!\Mux30~1_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_3|Q [10]),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~1 .extended_lut = "off";
defparam \Selector1~1 .lut_mask = 64'h0000000000008000;
defparam \Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N2
dffeas \reg_6|Q[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[10]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[10] .is_wysiwyg = "true";
defparam \reg_6|Q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N0
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \reg_6|Q [10] & ( !\Mux32~5_combout  & ( (\Equal9~0_combout  & (!\Mux25~2_combout  & (\Mux26~1_combout  & !\Equal11~0_combout ))) ) ) )

	.dataa(!\Equal9~0_combout ),
	.datab(!\Mux25~2_combout ),
	.datac(!\Mux26~1_combout ),
	.datad(!\Equal11~0_combout ),
	.datae(!\reg_6|Q [10]),
	.dataf(!\Mux32~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h0000040000000000;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N26
dffeas \reg_1|Q[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[10]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[10] .is_wysiwyg = "true";
defparam \reg_1|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \Selector1~5 (
// Equation(s):
// \Selector1~5_combout  = ( \reg_1|Q [10] & ( !\Equal5~0_combout  & ( (!\Mux30~1_combout  & (!\Mux32~5_combout  & (\Equal7~0_combout  & \Mux31~1_combout ))) ) ) )

	.dataa(!\Mux30~1_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Equal7~0_combout ),
	.datad(!\Mux31~1_combout ),
	.datae(!\reg_1|Q [10]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~5 .extended_lut = "off";
defparam \Selector1~5 .lut_mask = 64'h0000000800000000;
defparam \Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N23
dffeas \reg_5|Q[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[10]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux18~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[10] .is_wysiwyg = "true";
defparam \reg_5|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N21
cyclonev_lcell_comb \Selector1~3 (
// Equation(s):
// \Selector1~3_combout  = ( \reg_5|Q [10] & ( \Equal10~0_combout  & ( (!\Mux32~5_combout  & (!\Mux25~2_combout  & (!\Mux26~1_combout  & \Equal9~0_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Mux25~2_combout ),
	.datac(!\Mux26~1_combout ),
	.datad(!\Equal9~0_combout ),
	.datae(!\reg_5|Q [10]),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~3 .extended_lut = "off";
defparam \Selector1~3 .lut_mask = 64'h0000000000000080;
defparam \Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N44
dffeas \reg_4|Q[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[10]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[10] .is_wysiwyg = "true";
defparam \reg_4|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \Selector1~4 (
// Equation(s):
// \Selector1~4_combout  = ( \reg_4|Q [10] & ( \Equal9~1_combout  & ( (!\Mux25~2_combout  & (\Equal9~0_combout  & (!\Mux26~1_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Mux25~2_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux26~1_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_4|Q [10]),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~4 .extended_lut = "off";
defparam \Selector1~4 .lut_mask = 64'h0000000000002000;
defparam \Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N1
dffeas \reg_A|Q[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\BusWires[10]$latch~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[10] .is_wysiwyg = "true";
defparam \reg_A|Q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N33
cyclonev_lcell_comb \AS|lpm_add_sub_component|auto_generated|add_sub_cella[10] (
// Equation(s):
// \AS|lpm_add_sub_component|auto_generated|result [10] = SUM(( \reg_A|Q [10] ) + ( !\AddSub~1_combout  $ (!\BusWires[10]$latch~combout ) ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[9]~COUT  ))
// \AS|lpm_add_sub_component|auto_generated|add_sub_cella[10]~COUT  = CARRY(( \reg_A|Q [10] ) + ( !\AddSub~1_combout  $ (!\BusWires[10]$latch~combout ) ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[9]~COUT  ))

	.dataa(!\AddSub~1_combout ),
	.datab(gnd),
	.datac(!\reg_A|Q [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusWires[10]$latch~combout ),
	.datag(gnd),
	.cin(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[9]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AS|lpm_add_sub_component|auto_generated|result [10]),
	.cout(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[10]~COUT ),
	.shareout());
// synopsys translate_off
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[10] .extended_lut = "off";
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[10] .lut_mask = 64'h0000AA5500000F0F;
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N35
dffeas \reg_G|Q[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\AS|lpm_add_sub_component|auto_generated|result [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[10] .is_wysiwyg = "true";
defparam \reg_G|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N51
cyclonev_lcell_comb \Selector1~6 (
// Equation(s):
// \Selector1~6_combout  = ( \Gout~1_combout  & ( \reg_G|Q [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_G|Q [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Gout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~6 .extended_lut = "off";
defparam \Selector1~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N23
dffeas \reg_7|Q[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[10]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[10] .is_wysiwyg = "true";
defparam \reg_7|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N21
cyclonev_lcell_comb \Selector1~7 (
// Equation(s):
// \Selector1~7_combout  = ( \reg_7|Q [10] & ( \Equal5~2_combout  & ( !\Selector1~6_combout  ) ) ) # ( !\reg_7|Q [10] & ( \Equal5~2_combout  & ( !\Selector1~6_combout  ) ) ) # ( \reg_7|Q [10] & ( !\Equal5~2_combout  & ( (!\Selector1~6_combout  & 
// (((!\Equal9~0_combout ) # (!\Mux25~2_combout )) # (\Mux32~5_combout ))) ) ) ) # ( !\reg_7|Q [10] & ( !\Equal5~2_combout  & ( !\Selector1~6_combout  ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Selector1~6_combout ),
	.datae(!\reg_7|Q [10]),
	.dataf(!\Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~7 .extended_lut = "off";
defparam \Selector1~7 .lut_mask = 64'hFF00FD00FF00FF00;
defparam \Selector1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N18
cyclonev_lcell_comb \Selector1~8 (
// Equation(s):
// \Selector1~8_combout  = ( !\Selector1~4_combout  & ( \Selector1~7_combout  & ( (!\Selector1~5_combout  & (!\Selector1~3_combout  & ((!\Equal5~1_combout ) # (!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [10])))) ) ) )

	.dataa(!\Equal5~1_combout ),
	.datab(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [10]),
	.datac(!\Selector1~5_combout ),
	.datad(!\Selector1~3_combout ),
	.datae(!\Selector1~4_combout ),
	.dataf(!\Selector1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~8 .extended_lut = "off";
defparam \Selector1~8 .lut_mask = 64'h00000000E0000000;
defparam \Selector1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \Selector1~9 (
// Equation(s):
// \Selector1~9_combout  = ( \Selector1~0_combout  & ( \Selector1~8_combout  ) ) # ( !\Selector1~0_combout  & ( \Selector1~8_combout  & ( (((\DIN[10]~input_o  & \Equal3~0_combout )) # (\Selector1~1_combout )) # (\Selector1~2_combout ) ) ) ) # ( 
// \Selector1~0_combout  & ( !\Selector1~8_combout  ) ) # ( !\Selector1~0_combout  & ( !\Selector1~8_combout  ) )

	.dataa(!\DIN[10]~input_o ),
	.datab(!\Selector1~2_combout ),
	.datac(!\Selector1~1_combout ),
	.datad(!\Equal3~0_combout ),
	.datae(!\Selector1~0_combout ),
	.dataf(!\Selector1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~9 .extended_lut = "off";
defparam \Selector1~9 .lut_mask = 64'hFFFFFFFF3F7FFFFF;
defparam \Selector1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \BusWires[10]$latch (
// Equation(s):
// \BusWires[10]$latch~combout  = ( \Selector1~9_combout  & ( (\BusWires[10]$latch~combout ) # (\WideNor1~combout ) ) ) # ( !\Selector1~9_combout  & ( (!\WideNor1~combout  & \BusWires[10]$latch~combout ) ) )

	.dataa(gnd),
	.datab(!\WideNor1~combout ),
	.datac(gnd),
	.datad(!\BusWires[10]$latch~combout ),
	.datae(gnd),
	.dataf(!\Selector1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BusWires[10]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[10]$latch .extended_lut = "off";
defparam \BusWires[10]$latch .lut_mask = 64'h00CC00CC33FF33FF;
defparam \BusWires[10]$latch .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N32
dffeas \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita10~sumout ),
	.asdata(\BusWires[10]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(\Mux23~1_combout ),
	.ena(\reg_0|lpm_counter_component|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N33
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|counter_comb_bita11 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita11~sumout  = SUM(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita10~COUT  ))
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita11~COUT  = CARRY(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita10~COUT  ))

	.dataa(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita11~sumout ),
	.cout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita11~COUT ),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita11 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita11 .lut_mask = 64'h0000FFFF00005555;
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \DIN[11]~input (
	.i(DIN[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[11]~input_o ));
// synopsys translate_off
defparam \DIN[11]~input .bus_hold = "false";
defparam \DIN[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y6_N14
dffeas \reg_4|Q[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[11]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[11] .is_wysiwyg = "true";
defparam \reg_4|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N12
cyclonev_lcell_comb \Selector0~4 (
// Equation(s):
// \Selector0~4_combout  = ( \reg_4|Q [11] & ( \Equal9~1_combout  & ( (!\Mux26~1_combout  & (\Equal9~0_combout  & (!\Mux32~5_combout  & !\Mux25~2_combout ))) ) ) )

	.dataa(!\Mux26~1_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Mux25~2_combout ),
	.datae(!\reg_4|Q [11]),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~4 .extended_lut = "off";
defparam \Selector0~4 .lut_mask = 64'h0000000000002000;
defparam \Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N32
dffeas \reg_7|Q[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[11]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[11] .is_wysiwyg = "true";
defparam \reg_7|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N2
dffeas \reg_A|Q[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\BusWires[11]$latch~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[11] .is_wysiwyg = "true";
defparam \reg_A|Q[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N36
cyclonev_lcell_comb \AS|lpm_add_sub_component|auto_generated|add_sub_cella[11] (
// Equation(s):
// \AS|lpm_add_sub_component|auto_generated|result [11] = SUM(( \reg_A|Q [11] ) + ( !\AddSub~1_combout  $ (!\BusWires[11]$latch~combout ) ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[10]~COUT  ))
// \AS|lpm_add_sub_component|auto_generated|add_sub_cella[11]~COUT  = CARRY(( \reg_A|Q [11] ) + ( !\AddSub~1_combout  $ (!\BusWires[11]$latch~combout ) ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[10]~COUT  ))

	.dataa(gnd),
	.datab(!\AddSub~1_combout ),
	.datac(!\BusWires[11]$latch~combout ),
	.datad(!\reg_A|Q [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[10]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AS|lpm_add_sub_component|auto_generated|result [11]),
	.cout(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[11]~COUT ),
	.shareout());
// synopsys translate_off
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[11] .extended_lut = "off";
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[11] .lut_mask = 64'h0000C3C3000000FF;
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N38
dffeas \reg_G|Q[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\AS|lpm_add_sub_component|auto_generated|result [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[11] .is_wysiwyg = "true";
defparam \reg_G|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N42
cyclonev_lcell_comb \Selector0~6 (
// Equation(s):
// \Selector0~6_combout  = ( \Gout~1_combout  & ( \reg_G|Q [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_G|Q [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Gout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~6 .extended_lut = "off";
defparam \Selector0~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N30
cyclonev_lcell_comb \Selector0~7 (
// Equation(s):
// \Selector0~7_combout  = ( \reg_7|Q [11] & ( !\Selector0~6_combout  & ( (!\Mux25~2_combout ) # (((!\Equal9~0_combout ) # (\Mux32~5_combout )) # (\Equal5~2_combout )) ) ) ) # ( !\reg_7|Q [11] & ( !\Selector0~6_combout  ) )

	.dataa(!\Mux25~2_combout ),
	.datab(!\Equal5~2_combout ),
	.datac(!\Equal9~0_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_7|Q [11]),
	.dataf(!\Selector0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~7 .extended_lut = "off";
defparam \Selector0~7 .lut_mask = 64'hFFFFFBFF00000000;
defparam \Selector0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N29
dffeas \reg_1|Q[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[11]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[11] .is_wysiwyg = "true";
defparam \reg_1|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N27
cyclonev_lcell_comb \Selector0~5 (
// Equation(s):
// \Selector0~5_combout  = ( \reg_1|Q [11] & ( !\Equal5~0_combout  & ( (\Equal7~0_combout  & (!\Mux32~5_combout  & (\Mux31~1_combout  & !\Mux30~1_combout ))) ) ) )

	.dataa(!\Equal7~0_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Mux31~1_combout ),
	.datad(!\Mux30~1_combout ),
	.datae(!\reg_1|Q [11]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~5 .extended_lut = "off";
defparam \Selector0~5 .lut_mask = 64'h0000040000000000;
defparam \Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N22
dffeas \reg_5|Q[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[11]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux18~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[11] .is_wysiwyg = "true";
defparam \reg_5|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N51
cyclonev_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = ( \Equal9~0_combout  & ( !\Mux32~5_combout  & ( (\reg_5|Q [11] & (\Equal10~0_combout  & (!\Mux25~2_combout  & !\Mux26~1_combout ))) ) ) )

	.dataa(!\reg_5|Q [11]),
	.datab(!\Equal10~0_combout ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Mux26~1_combout ),
	.datae(!\Equal9~0_combout ),
	.dataf(!\Mux32~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~3 .extended_lut = "off";
defparam \Selector0~3 .lut_mask = 64'h0000100000000000;
defparam \Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N48
cyclonev_lcell_comb \Selector0~8 (
// Equation(s):
// \Selector0~8_combout  = ( !\Selector0~5_combout  & ( !\Selector0~3_combout  & ( (!\Selector0~4_combout  & (\Selector0~7_combout  & ((!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [11]) # (!\Equal5~1_combout )))) ) ) )

	.dataa(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [11]),
	.datab(!\Selector0~4_combout ),
	.datac(!\Equal5~1_combout ),
	.datad(!\Selector0~7_combout ),
	.datae(!\Selector0~5_combout ),
	.dataf(!\Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~8 .extended_lut = "off";
defparam \Selector0~8 .lut_mask = 64'h00C8000000000000;
defparam \Selector0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N26
dffeas \reg_3|Q[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[11]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[11] .is_wysiwyg = "true";
defparam \reg_3|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N24
cyclonev_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ( \reg_3|Q [11] & ( !\Mux32~5_combout  & ( (!\Equal5~0_combout  & (\Equal8~0_combout  & (!\Mux31~1_combout  & !\Mux30~1_combout ))) ) ) )

	.dataa(!\Equal5~0_combout ),
	.datab(!\Equal8~0_combout ),
	.datac(!\Mux31~1_combout ),
	.datad(!\Mux30~1_combout ),
	.datae(!\reg_3|Q [11]),
	.dataf(!\Mux32~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~1 .extended_lut = "off";
defparam \Selector0~1 .lut_mask = 64'h0000200000000000;
defparam \Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N40
dffeas \reg_6|Q[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[11]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[11] .is_wysiwyg = "true";
defparam \reg_6|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \reg_6|Q [11] & ( \Mux26~1_combout  & ( (!\Mux32~5_combout  & (!\Equal11~0_combout  & (\Equal9~0_combout  & !\Mux25~2_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Equal11~0_combout ),
	.datac(!\Equal9~0_combout ),
	.datad(!\Mux25~2_combout ),
	.datae(!\reg_6|Q [11]),
	.dataf(!\Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h0000000000000800;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N56
dffeas \reg_2|Q[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[11]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[11] .is_wysiwyg = "true";
defparam \reg_2|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = ( \reg_2|Q [11] & ( !\Equal5~0_combout  & ( (!\Mux31~1_combout  & (\Equal7~0_combout  & (\Mux30~1_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Mux31~1_combout ),
	.datab(!\Equal7~0_combout ),
	.datac(!\Mux30~1_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_2|Q [11]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~2 .extended_lut = "off";
defparam \Selector0~2 .lut_mask = 64'h0000020000000000;
defparam \Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N6
cyclonev_lcell_comb \Selector0~9 (
// Equation(s):
// \Selector0~9_combout  = ( \Selector0~0_combout  & ( \Selector0~2_combout  ) ) # ( !\Selector0~0_combout  & ( \Selector0~2_combout  ) ) # ( \Selector0~0_combout  & ( !\Selector0~2_combout  ) ) # ( !\Selector0~0_combout  & ( !\Selector0~2_combout  & ( 
// (!\Selector0~8_combout ) # (((\DIN[11]~input_o  & \Equal3~0_combout )) # (\Selector0~1_combout )) ) ) )

	.dataa(!\DIN[11]~input_o ),
	.datab(!\Equal3~0_combout ),
	.datac(!\Selector0~8_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Selector0~0_combout ),
	.dataf(!\Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~9 .extended_lut = "off";
defparam \Selector0~9 .lut_mask = 64'hF1FFFFFFFFFFFFFF;
defparam \Selector0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N0
cyclonev_lcell_comb \BusWires[11]$latch (
// Equation(s):
// \BusWires[11]$latch~combout  = ( \WideNor1~combout  & ( \Selector0~9_combout  ) ) # ( !\WideNor1~combout  & ( \BusWires[11]$latch~combout  ) )

	.dataa(gnd),
	.datab(!\Selector0~9_combout ),
	.datac(gnd),
	.datad(!\BusWires[11]$latch~combout ),
	.datae(gnd),
	.dataf(!\WideNor1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BusWires[11]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[11]$latch .extended_lut = "off";
defparam \BusWires[11]$latch .lut_mask = 64'h00FF00FF33333333;
defparam \BusWires[11]$latch .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N35
dffeas \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita11~sumout ),
	.asdata(\BusWires[11]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(\Mux23~1_combout ),
	.ena(\reg_0|lpm_counter_component|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N36
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|counter_comb_bita12 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita12~sumout  = SUM(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [12] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita11~COUT  ))
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita12~COUT  = CARRY(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [12] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita11~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita11~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita12~sumout ),
	.cout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita12~COUT ),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita12 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita12 .lut_mask = 64'h0000FFFF00000F0F;
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N26
dffeas \reg_2|Q[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[12]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[12] .is_wysiwyg = "true";
defparam \reg_2|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N24
cyclonev_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = ( \reg_2|Q [12] & ( !\Equal5~0_combout  & ( (!\Mux32~5_combout  & (!\Mux31~1_combout  & (\Mux30~1_combout  & \Equal7~0_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Mux31~1_combout ),
	.datac(!\Mux30~1_combout ),
	.datad(!\Equal7~0_combout ),
	.datae(!\reg_2|Q [12]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~2 .extended_lut = "off";
defparam \Selector12~2 .lut_mask = 64'h0000000800000000;
defparam \Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \DIN[12]~input (
	.i(DIN[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[12]~input_o ));
// synopsys translate_off
defparam \DIN[12]~input .bus_hold = "false";
defparam \DIN[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y3_N32
dffeas \reg_3|Q[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[12]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[12] .is_wysiwyg = "true";
defparam \reg_3|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N30
cyclonev_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = ( \reg_3|Q [12] & ( !\Mux32~5_combout  & ( (\Equal8~0_combout  & (!\Mux30~1_combout  & (!\Mux31~1_combout  & !\Equal5~0_combout ))) ) ) )

	.dataa(!\Equal8~0_combout ),
	.datab(!\Mux30~1_combout ),
	.datac(!\Mux31~1_combout ),
	.datad(!\Equal5~0_combout ),
	.datae(!\reg_3|Q [12]),
	.dataf(!\Mux32~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~1 .extended_lut = "off";
defparam \Selector12~1 .lut_mask = 64'h0000400000000000;
defparam \Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N50
dffeas \reg_A|Q[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\BusWires[12]$latch~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[12] .is_wysiwyg = "true";
defparam \reg_A|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N39
cyclonev_lcell_comb \AS|lpm_add_sub_component|auto_generated|add_sub_cella[12] (
// Equation(s):
// \AS|lpm_add_sub_component|auto_generated|result [12] = SUM(( !\AddSub~1_combout  $ (!\BusWires[12]$latch~combout ) ) + ( \reg_A|Q [12] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[11]~COUT  ))
// \AS|lpm_add_sub_component|auto_generated|add_sub_cella[12]~COUT  = CARRY(( !\AddSub~1_combout  $ (!\BusWires[12]$latch~combout ) ) + ( \reg_A|Q [12] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[11]~COUT  ))

	.dataa(gnd),
	.datab(!\AddSub~1_combout ),
	.datac(gnd),
	.datad(!\BusWires[12]$latch~combout ),
	.datae(gnd),
	.dataf(!\reg_A|Q [12]),
	.datag(gnd),
	.cin(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[11]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AS|lpm_add_sub_component|auto_generated|result [12]),
	.cout(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[12]~COUT ),
	.shareout());
// synopsys translate_off
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[12] .extended_lut = "off";
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[12] .lut_mask = 64'h0000FF00000033CC;
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[12] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N41
dffeas \reg_G|Q[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\AS|lpm_add_sub_component|auto_generated|result [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[12] .is_wysiwyg = "true";
defparam \reg_G|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N39
cyclonev_lcell_comb \Selector12~6 (
// Equation(s):
// \Selector12~6_combout  = ( \reg_G|Q [12] & ( \Gout~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_G|Q [12]),
	.dataf(!\Gout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~6 .extended_lut = "off";
defparam \Selector12~6 .lut_mask = 64'h000000000000FFFF;
defparam \Selector12~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N14
dffeas \reg_7|Q[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[12]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[12] .is_wysiwyg = "true";
defparam \reg_7|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N12
cyclonev_lcell_comb \Selector12~7 (
// Equation(s):
// \Selector12~7_combout  = ( \reg_7|Q [12] & ( \Mux32~5_combout  & ( !\Selector12~6_combout  ) ) ) # ( !\reg_7|Q [12] & ( \Mux32~5_combout  & ( !\Selector12~6_combout  ) ) ) # ( \reg_7|Q [12] & ( !\Mux32~5_combout  & ( (!\Selector12~6_combout  & 
// (((!\Equal9~0_combout ) # (!\Mux25~2_combout )) # (\Equal5~2_combout ))) ) ) ) # ( !\reg_7|Q [12] & ( !\Mux32~5_combout  & ( !\Selector12~6_combout  ) ) )

	.dataa(!\Equal5~2_combout ),
	.datab(!\Selector12~6_combout ),
	.datac(!\Equal9~0_combout ),
	.datad(!\Mux25~2_combout ),
	.datae(!\reg_7|Q [12]),
	.dataf(!\Mux32~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~7 .extended_lut = "off";
defparam \Selector12~7 .lut_mask = 64'hCCCCCCC4CCCCCCCC;
defparam \Selector12~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N26
dffeas \reg_5|Q[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[12]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux18~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[12] .is_wysiwyg = "true";
defparam \reg_5|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \Selector12~3 (
// Equation(s):
// \Selector12~3_combout  = ( \reg_5|Q [12] & ( \Equal10~0_combout  & ( (\Equal9~0_combout  & (!\Mux25~2_combout  & (!\Mux32~5_combout  & !\Mux26~1_combout ))) ) ) )

	.dataa(!\Equal9~0_combout ),
	.datab(!\Mux25~2_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Mux26~1_combout ),
	.datae(!\reg_5|Q [12]),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~3 .extended_lut = "off";
defparam \Selector12~3 .lut_mask = 64'h0000000000004000;
defparam \Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N29
dffeas \reg_4|Q[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[12]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[12] .is_wysiwyg = "true";
defparam \reg_4|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N27
cyclonev_lcell_comb \Selector12~4 (
// Equation(s):
// \Selector12~4_combout  = ( \reg_4|Q [12] & ( !\Mux25~2_combout  & ( (!\Mux26~1_combout  & (\Equal9~0_combout  & (\Equal9~1_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Mux26~1_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Equal9~1_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_4|Q [12]),
	.dataf(!\Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~4 .extended_lut = "off";
defparam \Selector12~4 .lut_mask = 64'h0000020000000000;
defparam \Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N14
dffeas \reg_1|Q[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[12]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[12] .is_wysiwyg = "true";
defparam \reg_1|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N12
cyclonev_lcell_comb \Selector12~5 (
// Equation(s):
// \Selector12~5_combout  = ( \reg_1|Q [12] & ( !\Equal5~0_combout  & ( (!\Mux32~5_combout  & (!\Mux30~1_combout  & (\Mux31~1_combout  & \Equal7~0_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Mux30~1_combout ),
	.datac(!\Mux31~1_combout ),
	.datad(!\Equal7~0_combout ),
	.datae(!\reg_1|Q [12]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~5 .extended_lut = "off";
defparam \Selector12~5 .lut_mask = 64'h0000000800000000;
defparam \Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N30
cyclonev_lcell_comb \Selector12~8 (
// Equation(s):
// \Selector12~8_combout  = ( !\Selector12~4_combout  & ( !\Selector12~5_combout  & ( (\Selector12~7_combout  & (!\Selector12~3_combout  & ((!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [12]) # (!\Equal5~1_combout )))) ) ) )

	.dataa(!\Selector12~7_combout ),
	.datab(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [12]),
	.datac(!\Equal5~1_combout ),
	.datad(!\Selector12~3_combout ),
	.datae(!\Selector12~4_combout ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~8 .extended_lut = "off";
defparam \Selector12~8 .lut_mask = 64'h5400000000000000;
defparam \Selector12~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N53
dffeas \reg_6|Q[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[12]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[12] .is_wysiwyg = "true";
defparam \reg_6|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N51
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \reg_6|Q [12] & ( !\Mux25~2_combout  & ( (!\Equal11~0_combout  & (\Mux26~1_combout  & (\Equal9~0_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Equal11~0_combout ),
	.datab(!\Mux26~1_combout ),
	.datac(!\Equal9~0_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_6|Q [12]),
	.dataf(!\Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h0000020000000000;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N36
cyclonev_lcell_comb \Selector12~9 (
// Equation(s):
// \Selector12~9_combout  = ( \Equal3~0_combout  & ( \Selector12~0_combout  ) ) # ( !\Equal3~0_combout  & ( \Selector12~0_combout  ) ) # ( \Equal3~0_combout  & ( !\Selector12~0_combout  & ( (((!\Selector12~8_combout ) # (\Selector12~1_combout )) # 
// (\DIN[12]~input_o )) # (\Selector12~2_combout ) ) ) ) # ( !\Equal3~0_combout  & ( !\Selector12~0_combout  & ( ((!\Selector12~8_combout ) # (\Selector12~1_combout )) # (\Selector12~2_combout ) ) ) )

	.dataa(!\Selector12~2_combout ),
	.datab(!\DIN[12]~input_o ),
	.datac(!\Selector12~1_combout ),
	.datad(!\Selector12~8_combout ),
	.datae(!\Equal3~0_combout ),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~9 .extended_lut = "off";
defparam \Selector12~9 .lut_mask = 64'hFF5FFF7FFFFFFFFF;
defparam \Selector12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N48
cyclonev_lcell_comb \BusWires[12]$latch (
// Equation(s):
// \BusWires[12]$latch~combout  = ( \Selector12~9_combout  & ( (\WideNor1~combout ) # (\BusWires[12]$latch~combout ) ) ) # ( !\Selector12~9_combout  & ( (\BusWires[12]$latch~combout  & !\WideNor1~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusWires[12]$latch~combout ),
	.datad(!\WideNor1~combout ),
	.datae(gnd),
	.dataf(!\Selector12~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BusWires[12]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[12]$latch .extended_lut = "off";
defparam \BusWires[12]$latch .lut_mask = 64'h0F000F000FFF0FFF;
defparam \BusWires[12]$latch .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N38
dffeas \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita12~sumout ),
	.asdata(\BusWires[12]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(\Mux23~1_combout ),
	.ena(\reg_0|lpm_counter_component|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N39
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|counter_comb_bita13 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita13~sumout  = SUM(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [13] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita12~COUT  ))
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita13~COUT  = CARRY(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [13] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita12~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita12~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita13~sumout ),
	.cout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita13~COUT ),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita13 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N5
dffeas \reg_2|Q[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[13]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[13] .is_wysiwyg = "true";
defparam \reg_2|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N3
cyclonev_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = ( \reg_2|Q [13] & ( \Mux30~1_combout  & ( (!\Mux32~5_combout  & (\Equal7~0_combout  & (!\Mux31~1_combout  & !\Equal5~0_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Equal7~0_combout ),
	.datac(!\Mux31~1_combout ),
	.datad(!\Equal5~0_combout ),
	.datae(!\reg_2|Q [13]),
	.dataf(!\Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~2 .extended_lut = "off";
defparam \Selector13~2 .lut_mask = 64'h0000000000002000;
defparam \Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \DIN[13]~input (
	.i(DIN[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[13]~input_o ));
// synopsys translate_off
defparam \DIN[13]~input .bus_hold = "false";
defparam \DIN[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y4_N8
dffeas \reg_1|Q[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[13]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[13] .is_wysiwyg = "true";
defparam \reg_1|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \Selector13~5 (
// Equation(s):
// \Selector13~5_combout  = ( \reg_1|Q [13] & ( !\Equal5~0_combout  & ( (!\Mux30~1_combout  & (!\Mux32~5_combout  & (\Equal7~0_combout  & \Mux31~1_combout ))) ) ) )

	.dataa(!\Mux30~1_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Equal7~0_combout ),
	.datad(!\Mux31~1_combout ),
	.datae(!\reg_1|Q [13]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~5 .extended_lut = "off";
defparam \Selector13~5 .lut_mask = 64'h0000000800000000;
defparam \Selector13~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N58
dffeas \reg_5|Q[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[13]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux18~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[13] .is_wysiwyg = "true";
defparam \reg_5|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N15
cyclonev_lcell_comb \Selector13~3 (
// Equation(s):
// \Selector13~3_combout  = ( \Equal9~0_combout  & ( !\Mux25~2_combout  & ( (!\Mux32~5_combout  & (\reg_5|Q [13] & (!\Mux26~1_combout  & \Equal10~0_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\reg_5|Q [13]),
	.datac(!\Mux26~1_combout ),
	.datad(!\Equal10~0_combout ),
	.datae(!\Equal9~0_combout ),
	.dataf(!\Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~3 .extended_lut = "off";
defparam \Selector13~3 .lut_mask = 64'h0000002000000000;
defparam \Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N14
dffeas \reg_7|Q[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[13]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[13] .is_wysiwyg = "true";
defparam \reg_7|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N25
dffeas \reg_A|Q[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[13]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[13] .is_wysiwyg = "true";
defparam \reg_A|Q[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N42
cyclonev_lcell_comb \AS|lpm_add_sub_component|auto_generated|add_sub_cella[13] (
// Equation(s):
// \AS|lpm_add_sub_component|auto_generated|result [13] = SUM(( !\AddSub~1_combout  $ (!\BusWires[13]$latch~combout ) ) + ( \reg_A|Q [13] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[12]~COUT  ))
// \AS|lpm_add_sub_component|auto_generated|add_sub_cella[13]~COUT  = CARRY(( !\AddSub~1_combout  $ (!\BusWires[13]$latch~combout ) ) + ( \reg_A|Q [13] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[12]~COUT  ))

	.dataa(gnd),
	.datab(!\AddSub~1_combout ),
	.datac(!\BusWires[13]$latch~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A|Q [13]),
	.datag(gnd),
	.cin(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[12]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AS|lpm_add_sub_component|auto_generated|result [13]),
	.cout(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[13]~COUT ),
	.shareout());
// synopsys translate_off
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[13] .extended_lut = "off";
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[13] .lut_mask = 64'h0000FF0000003C3C;
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N44
dffeas \reg_G|Q[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\AS|lpm_add_sub_component|auto_generated|result [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[13] .is_wysiwyg = "true";
defparam \reg_G|Q[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N6
cyclonev_lcell_comb \Selector13~6 (
// Equation(s):
// \Selector13~6_combout  = ( \Gout~1_combout  & ( \reg_G|Q [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_G|Q [13]),
	.datae(gnd),
	.dataf(!\Gout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~6 .extended_lut = "off";
defparam \Selector13~6 .lut_mask = 64'h0000000000FF00FF;
defparam \Selector13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \Selector13~7 (
// Equation(s):
// \Selector13~7_combout  = ( \reg_7|Q [13] & ( !\Selector13~6_combout  & ( (!\Mux25~2_combout ) # ((!\Equal9~0_combout ) # ((\Mux32~5_combout ) # (\Equal5~2_combout ))) ) ) ) # ( !\reg_7|Q [13] & ( !\Selector13~6_combout  ) )

	.dataa(!\Mux25~2_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Equal5~2_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_7|Q [13]),
	.dataf(!\Selector13~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~7 .extended_lut = "off";
defparam \Selector13~7 .lut_mask = 64'hFFFFEFFF00000000;
defparam \Selector13~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N47
dffeas \reg_4|Q[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[13]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[13] .is_wysiwyg = "true";
defparam \reg_4|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N45
cyclonev_lcell_comb \Selector13~4 (
// Equation(s):
// \Selector13~4_combout  = ( \reg_4|Q [13] & ( \Equal9~1_combout  & ( (!\Mux25~2_combout  & (\Equal9~0_combout  & (!\Mux32~5_combout  & !\Mux26~1_combout ))) ) ) )

	.dataa(!\Mux25~2_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Mux26~1_combout ),
	.datae(!\reg_4|Q [13]),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~4 .extended_lut = "off";
defparam \Selector13~4 .lut_mask = 64'h0000000000002000;
defparam \Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N42
cyclonev_lcell_comb \Selector13~8 (
// Equation(s):
// \Selector13~8_combout  = ( \Selector13~7_combout  & ( !\Selector13~4_combout  & ( (!\Selector13~5_combout  & (!\Selector13~3_combout  & ((!\Equal5~1_combout ) # (!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [13])))) ) ) )

	.dataa(!\Selector13~5_combout ),
	.datab(!\Equal5~1_combout ),
	.datac(!\Selector13~3_combout ),
	.datad(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [13]),
	.datae(!\Selector13~7_combout ),
	.dataf(!\Selector13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~8 .extended_lut = "off";
defparam \Selector13~8 .lut_mask = 64'h0000A08000000000;
defparam \Selector13~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N2
dffeas \reg_6|Q[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[13]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[13] .is_wysiwyg = "true";
defparam \reg_6|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \reg_6|Q [13] & ( !\Equal11~0_combout  & ( (\Mux26~1_combout  & (\Equal9~0_combout  & (!\Mux32~5_combout  & !\Mux25~2_combout ))) ) ) )

	.dataa(!\Mux26~1_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Mux25~2_combout ),
	.datae(!\reg_6|Q [13]),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h0000100000000000;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N8
dffeas \reg_3|Q[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[13]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[13] .is_wysiwyg = "true";
defparam \reg_3|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N6
cyclonev_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = ( \reg_3|Q [13] & ( \Equal8~0_combout  & ( (!\Mux31~1_combout  & (!\Equal5~0_combout  & (!\Mux32~5_combout  & !\Mux30~1_combout ))) ) ) )

	.dataa(!\Mux31~1_combout ),
	.datab(!\Equal5~0_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Mux30~1_combout ),
	.datae(!\reg_3|Q [13]),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~1 .extended_lut = "off";
defparam \Selector13~1 .lut_mask = 64'h0000000000008000;
defparam \Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N24
cyclonev_lcell_comb \Selector13~9 (
// Equation(s):
// \Selector13~9_combout  = ( \Selector13~0_combout  & ( \Selector13~1_combout  ) ) # ( !\Selector13~0_combout  & ( \Selector13~1_combout  ) ) # ( \Selector13~0_combout  & ( !\Selector13~1_combout  ) ) # ( !\Selector13~0_combout  & ( !\Selector13~1_combout  
// & ( ((!\Selector13~8_combout ) # ((\DIN[13]~input_o  & \Equal3~0_combout ))) # (\Selector13~2_combout ) ) ) )

	.dataa(!\Selector13~2_combout ),
	.datab(!\DIN[13]~input_o ),
	.datac(!\Equal3~0_combout ),
	.datad(!\Selector13~8_combout ),
	.datae(!\Selector13~0_combout ),
	.dataf(!\Selector13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~9 .extended_lut = "off";
defparam \Selector13~9 .lut_mask = 64'hFF57FFFFFFFFFFFF;
defparam \Selector13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N57
cyclonev_lcell_comb \BusWires[13]$latch (
// Equation(s):
// \BusWires[13]$latch~combout  = ( \Selector13~9_combout  & ( (\BusWires[13]$latch~combout ) # (\WideNor1~combout ) ) ) # ( !\Selector13~9_combout  & ( (!\WideNor1~combout  & \BusWires[13]$latch~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideNor1~combout ),
	.datad(!\BusWires[13]$latch~combout ),
	.datae(gnd),
	.dataf(!\Selector13~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BusWires[13]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[13]$latch .extended_lut = "off";
defparam \BusWires[13]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \BusWires[13]$latch .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N41
dffeas \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita13~sumout ),
	.asdata(\BusWires[13]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(\Mux23~1_combout ),
	.ena(\reg_0|lpm_counter_component|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N42
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|counter_comb_bita14 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita14~sumout  = SUM(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [14] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita13~COUT  ))
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita14~COUT  = CARRY(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [14] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita13~COUT  ))

	.dataa(gnd),
	.datab(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita13~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita14~sumout ),
	.cout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita14~COUT ),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita14 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita14 .lut_mask = 64'h0000FFFF00003333;
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita14 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \DIN[14]~input (
	.i(DIN[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[14]~input_o ));
// synopsys translate_off
defparam \DIN[14]~input .bus_hold = "false";
defparam \DIN[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y6_N35
dffeas \reg_6|Q[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[14]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[14] .is_wysiwyg = "true";
defparam \reg_6|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N33
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \reg_6|Q [14] & ( \Mux26~1_combout  & ( (!\Mux32~5_combout  & (!\Equal11~0_combout  & (!\Mux25~2_combout  & \Equal9~0_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Equal11~0_combout ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Equal9~0_combout ),
	.datae(!\reg_6|Q [14]),
	.dataf(!\Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h0000000000000080;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N8
dffeas \reg_2|Q[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[14]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[14] .is_wysiwyg = "true";
defparam \reg_2|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = ( \reg_2|Q [14] & ( !\Equal5~0_combout  & ( (\Mux30~1_combout  & (!\Mux32~5_combout  & (!\Mux31~1_combout  & \Equal7~0_combout ))) ) ) )

	.dataa(!\Mux30~1_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Mux31~1_combout ),
	.datad(!\Equal7~0_combout ),
	.datae(!\reg_2|Q [14]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~2 .extended_lut = "off";
defparam \Selector14~2 .lut_mask = 64'h0000004000000000;
defparam \Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N32
dffeas \reg_4|Q[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[14]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[14] .is_wysiwyg = "true";
defparam \reg_4|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \Selector14~4 (
// Equation(s):
// \Selector14~4_combout  = ( \reg_4|Q [14] & ( \Equal9~1_combout  & ( (!\Mux25~2_combout  & (\Equal9~0_combout  & (!\Mux26~1_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Mux25~2_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux26~1_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_4|Q [14]),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~4 .extended_lut = "off";
defparam \Selector14~4 .lut_mask = 64'h0000000000002000;
defparam \Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N17
dffeas \reg_7|Q[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[14]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[14] .is_wysiwyg = "true";
defparam \reg_7|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N5
dffeas \reg_A|Q[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\BusWires[14]$latch~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[14] .is_wysiwyg = "true";
defparam \reg_A|Q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N45
cyclonev_lcell_comb \AS|lpm_add_sub_component|auto_generated|add_sub_cella[14] (
// Equation(s):
// \AS|lpm_add_sub_component|auto_generated|result [14] = SUM(( \reg_A|Q [14] ) + ( !\BusWires[14]$latch~combout  $ (!\AddSub~1_combout ) ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[13]~COUT  ))
// \AS|lpm_add_sub_component|auto_generated|add_sub_cella[14]~COUT  = CARRY(( \reg_A|Q [14] ) + ( !\BusWires[14]$latch~combout  $ (!\AddSub~1_combout ) ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[13]~COUT  ))

	.dataa(!\BusWires[14]$latch~combout ),
	.datab(!\AddSub~1_combout ),
	.datac(!\reg_A|Q [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[13]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AS|lpm_add_sub_component|auto_generated|result [14]),
	.cout(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[14]~COUT ),
	.shareout());
// synopsys translate_off
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[14] .extended_lut = "off";
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[14] .lut_mask = 64'h0000999900000F0F;
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N47
dffeas \reg_G|Q[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\AS|lpm_add_sub_component|auto_generated|result [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[14] .is_wysiwyg = "true";
defparam \reg_G|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N48
cyclonev_lcell_comb \Selector14~6 (
// Equation(s):
// \Selector14~6_combout  = ( \reg_G|Q [14] & ( \Gout~1_combout  ) )

	.dataa(!\Gout~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_G|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~6 .extended_lut = "off";
defparam \Selector14~6 .lut_mask = 64'h0000000055555555;
defparam \Selector14~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N15
cyclonev_lcell_comb \Selector14~7 (
// Equation(s):
// \Selector14~7_combout  = ( \reg_7|Q [14] & ( !\Selector14~6_combout  & ( (!\Mux25~2_combout ) # ((!\Equal9~0_combout ) # ((\Equal5~2_combout ) # (\Mux32~5_combout ))) ) ) ) # ( !\reg_7|Q [14] & ( !\Selector14~6_combout  ) )

	.dataa(!\Mux25~2_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Equal5~2_combout ),
	.datae(!\reg_7|Q [14]),
	.dataf(!\Selector14~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~7 .extended_lut = "off";
defparam \Selector14~7 .lut_mask = 64'hFFFFEFFF00000000;
defparam \Selector14~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N20
dffeas \reg_5|Q[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[14]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux18~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[14] .is_wysiwyg = "true";
defparam \reg_5|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \Selector14~3 (
// Equation(s):
// \Selector14~3_combout  = ( \reg_5|Q [14] & ( \Equal10~0_combout  & ( (!\Mux32~5_combout  & (!\Mux25~2_combout  & (\Equal9~0_combout  & !\Mux26~1_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Mux25~2_combout ),
	.datac(!\Equal9~0_combout ),
	.datad(!\Mux26~1_combout ),
	.datae(!\reg_5|Q [14]),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~3 .extended_lut = "off";
defparam \Selector14~3 .lut_mask = 64'h0000000000000800;
defparam \Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \reg_1|Q[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[14]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[14] .is_wysiwyg = "true";
defparam \reg_1|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N9
cyclonev_lcell_comb \Selector14~5 (
// Equation(s):
// \Selector14~5_combout  = ( \reg_1|Q [14] & ( !\Equal5~0_combout  & ( (!\Mux30~1_combout  & (!\Mux32~5_combout  & (\Mux31~1_combout  & \Equal7~0_combout ))) ) ) )

	.dataa(!\Mux30~1_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Mux31~1_combout ),
	.datad(!\Equal7~0_combout ),
	.datae(!\reg_1|Q [14]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~5 .extended_lut = "off";
defparam \Selector14~5 .lut_mask = 64'h0000000800000000;
defparam \Selector14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N0
cyclonev_lcell_comb \Selector14~8 (
// Equation(s):
// \Selector14~8_combout  = ( \Equal5~1_combout  & ( !\Selector14~5_combout  & ( (!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [14] & (!\Selector14~4_combout  & (\Selector14~7_combout  & !\Selector14~3_combout ))) ) ) ) # ( !\Equal5~1_combout 
//  & ( !\Selector14~5_combout  & ( (!\Selector14~4_combout  & (\Selector14~7_combout  & !\Selector14~3_combout )) ) ) )

	.dataa(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [14]),
	.datab(!\Selector14~4_combout ),
	.datac(!\Selector14~7_combout ),
	.datad(!\Selector14~3_combout ),
	.datae(!\Equal5~1_combout ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~8 .extended_lut = "off";
defparam \Selector14~8 .lut_mask = 64'h0C00080000000000;
defparam \Selector14~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N35
dffeas \reg_3|Q[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[14]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[14] .is_wysiwyg = "true";
defparam \reg_3|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = ( \reg_3|Q [14] & ( \Equal8~0_combout  & ( (!\Mux30~1_combout  & (!\Mux31~1_combout  & (!\Mux32~5_combout  & !\Equal5~0_combout ))) ) ) )

	.dataa(!\Mux30~1_combout ),
	.datab(!\Mux31~1_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Equal5~0_combout ),
	.datae(!\reg_3|Q [14]),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~1 .extended_lut = "off";
defparam \Selector14~1 .lut_mask = 64'h0000000000008000;
defparam \Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N42
cyclonev_lcell_comb \Selector14~9 (
// Equation(s):
// \Selector14~9_combout  = ( \Equal3~0_combout  & ( \Selector14~1_combout  ) ) # ( !\Equal3~0_combout  & ( \Selector14~1_combout  ) ) # ( \Equal3~0_combout  & ( !\Selector14~1_combout  & ( (((!\Selector14~8_combout ) # (\Selector14~2_combout )) # 
// (\Selector14~0_combout )) # (\DIN[14]~input_o ) ) ) ) # ( !\Equal3~0_combout  & ( !\Selector14~1_combout  & ( ((!\Selector14~8_combout ) # (\Selector14~2_combout )) # (\Selector14~0_combout ) ) ) )

	.dataa(!\DIN[14]~input_o ),
	.datab(!\Selector14~0_combout ),
	.datac(!\Selector14~2_combout ),
	.datad(!\Selector14~8_combout ),
	.datae(!\Equal3~0_combout ),
	.dataf(!\Selector14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~9 .extended_lut = "off";
defparam \Selector14~9 .lut_mask = 64'hFF3FFF7FFFFFFFFF;
defparam \Selector14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N3
cyclonev_lcell_comb \BusWires[14]$latch (
// Equation(s):
// \BusWires[14]$latch~combout  = ( \Selector14~9_combout  & ( (\BusWires[14]$latch~combout ) # (\WideNor1~combout ) ) ) # ( !\Selector14~9_combout  & ( (!\WideNor1~combout  & \BusWires[14]$latch~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideNor1~combout ),
	.datad(!\BusWires[14]$latch~combout ),
	.datae(gnd),
	.dataf(!\Selector14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BusWires[14]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[14]$latch .extended_lut = "off";
defparam \BusWires[14]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \BusWires[14]$latch .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N44
dffeas \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita14~sumout ),
	.asdata(\BusWires[14]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(\Mux23~1_combout ),
	.ena(\reg_0|lpm_counter_component|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[14] .is_wysiwyg = "true";
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N45
cyclonev_lcell_comb \reg_0|lpm_counter_component|auto_generated|counter_comb_bita15 (
// Equation(s):
// \reg_0|lpm_counter_component|auto_generated|counter_comb_bita15~sumout  = SUM(( \reg_0|lpm_counter_component|auto_generated|counter_reg_bit [15] ) + ( GND ) + ( \reg_0|lpm_counter_component|auto_generated|counter_comb_bita14~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita14~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita15~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita15 .extended_lut = "off";
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita15 .lut_mask = 64'h0000FFFF00000F0F;
defparam \reg_0|lpm_counter_component|auto_generated|counter_comb_bita15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N47
dffeas \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|lpm_counter_component|auto_generated|counter_comb_bita15~sumout ),
	.asdata(\BusWires[15]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(\Mux23~1_combout ),
	.ena(\reg_0|lpm_counter_component|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[15] .is_wysiwyg = "true";
defparam \reg_0|lpm_counter_component|auto_generated|counter_reg_bit[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N53
dffeas \reg_4|Q[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[15]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[15] .is_wysiwyg = "true";
defparam \reg_4|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N51
cyclonev_lcell_comb \Selector15~4 (
// Equation(s):
// \Selector15~4_combout  = ( \reg_4|Q [15] & ( \Equal9~1_combout  & ( (!\Mux26~1_combout  & (\Equal9~0_combout  & (!\Mux25~2_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Mux26~1_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_4|Q [15]),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~4 .extended_lut = "off";
defparam \Selector15~4 .lut_mask = 64'h0000000000002000;
defparam \Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \Selector15~8 (
// Equation(s):
// \Selector15~8_combout  = ( \Equal5~1_combout  & ( !\Selector15~4_combout  & ( (!\Selector15~3_combout  & (\Selector15~7_combout  & (!\Selector15~5_combout  & !\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [15]))) ) ) ) # ( !\Equal5~1_combout 
//  & ( !\Selector15~4_combout  & ( (!\Selector15~3_combout  & (\Selector15~7_combout  & !\Selector15~5_combout )) ) ) )

	.dataa(!\Selector15~3_combout ),
	.datab(!\Selector15~7_combout ),
	.datac(!\Selector15~5_combout ),
	.datad(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [15]),
	.datae(!\Equal5~1_combout ),
	.dataf(!\Selector15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~8 .extended_lut = "off";
defparam \Selector15~8 .lut_mask = 64'h2020200000000000;
defparam \Selector15~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \Selector15~9 (
// Equation(s):
// \Selector15~9_combout  = ( \Selector15~1_combout  & ( \Selector15~8_combout  ) ) # ( !\Selector15~1_combout  & ( \Selector15~8_combout  & ( (((\Equal3~0_combout  & \DIN[15]~input_o )) # (\Selector15~0_combout )) # (\Selector15~2_combout ) ) ) ) # ( 
// \Selector15~1_combout  & ( !\Selector15~8_combout  ) ) # ( !\Selector15~1_combout  & ( !\Selector15~8_combout  ) )

	.dataa(!\Selector15~2_combout ),
	.datab(!\Equal3~0_combout ),
	.datac(!\Selector15~0_combout ),
	.datad(!\DIN[15]~input_o ),
	.datae(!\Selector15~1_combout ),
	.dataf(!\Selector15~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~9 .extended_lut = "off";
defparam \Selector15~9 .lut_mask = 64'hFFFFFFFF5F7FFFFF;
defparam \Selector15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N54
cyclonev_lcell_comb \BusWires[15]$latch (
// Equation(s):
// \BusWires[15]$latch~combout  = ( \Selector15~9_combout  & ( (\BusWires[15]$latch~combout ) # (\WideNor1~combout ) ) ) # ( !\Selector15~9_combout  & ( (!\WideNor1~combout  & \BusWires[15]$latch~combout ) ) )

	.dataa(gnd),
	.datab(!\WideNor1~combout ),
	.datac(gnd),
	.datad(!\BusWires[15]$latch~combout ),
	.datae(gnd),
	.dataf(!\Selector15~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BusWires[15]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[15]$latch .extended_lut = "off";
defparam \BusWires[15]$latch .lut_mask = 64'h00CC00CC33FF33FF;
defparam \BusWires[15]$latch .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N56
dffeas \reg_A|Q[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\BusWires[15]$latch~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[15] .is_wysiwyg = "true";
defparam \reg_A|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N48
cyclonev_lcell_comb \AS|lpm_add_sub_component|auto_generated|add_sub_cella[15] (
// Equation(s):
// \AS|lpm_add_sub_component|auto_generated|result [15] = SUM(( !\AddSub~1_combout  $ (!\BusWires[15]$latch~combout ) ) + ( \reg_A|Q [15] ) + ( \AS|lpm_add_sub_component|auto_generated|add_sub_cella[14]~COUT  ))

	.dataa(!\reg_A|Q [15]),
	.datab(!\AddSub~1_combout ),
	.datac(gnd),
	.datad(!\BusWires[15]$latch~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AS|lpm_add_sub_component|auto_generated|add_sub_cella[14]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AS|lpm_add_sub_component|auto_generated|result [15]),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[15] .extended_lut = "off";
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[15] .lut_mask = 64'h0000AAAA000033CC;
defparam \AS|lpm_add_sub_component|auto_generated|add_sub_cella[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N50
dffeas \reg_G|Q[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\AS|lpm_add_sub_component|auto_generated|result [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[15] .is_wysiwyg = "true";
defparam \reg_G|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N42
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !\reg_G|Q [13] & ( (!\reg_G|Q [15] & (!\reg_G|Q [14] & !\reg_G|Q [12])) ) )

	.dataa(gnd),
	.datab(!\reg_G|Q [15]),
	.datac(!\reg_G|Q [14]),
	.datad(!\reg_G|Q [12]),
	.datae(gnd),
	.dataf(!\reg_G|Q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'hC000C00000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N54
cyclonev_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = ( \reg_IR|Q [8] & ( (!\Tstep|Q [0] & ((!\reg_IR|Q [7]) # (\reg_IR|Q [6]))) ) ) # ( !\reg_IR|Q [8] & ( !\Tstep|Q [0] ) )

	.dataa(!\Tstep|Q [0]),
	.datab(gnd),
	.datac(!\reg_IR|Q [6]),
	.datad(!\reg_IR|Q [7]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~0 .extended_lut = "off";
defparam \Mux32~0 .lut_mask = 64'hAAAAAAAAAA0AAA0A;
defparam \Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N5
dffeas \reg_G|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\AS|lpm_add_sub_component|auto_generated|result [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[0] .is_wysiwyg = "true";
defparam \reg_G|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N54
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !\reg_G|Q [3] & ( !\reg_G|Q [4] & ( (!\reg_G|Q [5] & (!\reg_G|Q [1] & (!\reg_G|Q [0] & !\reg_G|Q [2]))) ) ) )

	.dataa(!\reg_G|Q [5]),
	.datab(!\reg_G|Q [1]),
	.datac(!\reg_G|Q [0]),
	.datad(!\reg_G|Q [2]),
	.datae(!\reg_G|Q [3]),
	.dataf(!\reg_G|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N0
cyclonev_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = ( \Mux32~0_combout  & ( \Equal0~1_combout  & ( (\Tstep|Q [2] & !\reg_IR|Q [8]) ) ) ) # ( !\Mux32~0_combout  & ( \Equal0~1_combout  & ( (!\Tstep|Q [2] & ((!\Equal0~2_combout ) # ((!\Equal0~0_combout )))) # (\Tstep|Q [2] & (((!\reg_IR|Q 
// [8])))) ) ) ) # ( \Mux32~0_combout  & ( !\Equal0~1_combout  & ( (\Tstep|Q [2] & !\reg_IR|Q [8]) ) ) ) # ( !\Mux32~0_combout  & ( !\Equal0~1_combout  & ( (!\Tstep|Q [2]) # (!\reg_IR|Q [8]) ) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\Tstep|Q [2]),
	.datac(!\reg_IR|Q [8]),
	.datad(!\Equal0~0_combout ),
	.datae(!\Mux32~0_combout ),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~1 .extended_lut = "off";
defparam \Mux22~1 .lut_mask = 64'hFCFC3030FCB83030;
defparam \Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N45
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( \Mux24~1_combout  & ( \Mux22~0_combout  & ( (\reg_IR|Q [5] & \Mux17~0_combout ) ) ) ) # ( \Mux24~1_combout  & ( !\Mux22~0_combout  & ( (\Mux22~1_combout  & (\Gout~0_combout  & (\reg_IR|Q [5] & \Mux17~0_combout ))) ) ) )

	.dataa(!\Mux22~1_combout ),
	.datab(!\Gout~0_combout ),
	.datac(!\reg_IR|Q [5]),
	.datad(!\Mux17~0_combout ),
	.datae(!\Mux24~1_combout ),
	.dataf(!\Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h000000010000000F;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N26
dffeas \reg_2|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[8]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[8] .is_wysiwyg = "true";
defparam \reg_2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N24
cyclonev_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = ( \reg_2|Q [8] & ( !\Equal5~0_combout  & ( (\Mux30~1_combout  & (!\Mux31~1_combout  & (!\Mux32~5_combout  & \Equal7~0_combout ))) ) ) )

	.dataa(!\Mux30~1_combout ),
	.datab(!\Mux31~1_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Equal7~0_combout ),
	.datae(!\reg_2|Q [8]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~2 .extended_lut = "off";
defparam \Selector3~2 .lut_mask = 64'h0000004000000000;
defparam \Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N23
dffeas \reg_3|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[8]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[8] .is_wysiwyg = "true";
defparam \reg_3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N21
cyclonev_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = ( \reg_3|Q [8] & ( \Equal8~0_combout  & ( (!\Mux30~1_combout  & (!\Mux32~5_combout  & (!\Mux31~1_combout  & !\Equal5~0_combout ))) ) ) )

	.dataa(!\Mux30~1_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Mux31~1_combout ),
	.datad(!\Equal5~0_combout ),
	.datae(!\reg_3|Q [8]),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~1 .extended_lut = "off";
defparam \Selector3~1 .lut_mask = 64'h0000000000008000;
defparam \Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N20
dffeas \reg_6|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[8]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[8] .is_wysiwyg = "true";
defparam \reg_6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N18
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \reg_6|Q [8] & ( \Mux26~1_combout  & ( (!\Mux25~2_combout  & (!\Mux32~5_combout  & (!\Equal11~0_combout  & \Equal9~0_combout ))) ) ) )

	.dataa(!\Mux25~2_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Equal11~0_combout ),
	.datad(!\Equal9~0_combout ),
	.datae(!\reg_6|Q [8]),
	.dataf(!\Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h0000000000000080;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N11
dffeas \reg_7|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[8]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[8] .is_wysiwyg = "true";
defparam \reg_7|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N0
cyclonev_lcell_comb \Selector3~6 (
// Equation(s):
// \Selector3~6_combout  = ( \Gout~1_combout  & ( \reg_G|Q [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_G|Q [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Gout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~6 .extended_lut = "off";
defparam \Selector3~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N9
cyclonev_lcell_comb \Selector3~7 (
// Equation(s):
// \Selector3~7_combout  = ( \reg_7|Q [8] & ( !\Selector3~6_combout  & ( ((!\Mux25~2_combout ) # ((!\Equal9~0_combout ) # (\Mux32~5_combout ))) # (\Equal5~2_combout ) ) ) ) # ( !\reg_7|Q [8] & ( !\Selector3~6_combout  ) )

	.dataa(!\Equal5~2_combout ),
	.datab(!\Mux25~2_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Equal9~0_combout ),
	.datae(!\reg_7|Q [8]),
	.dataf(!\Selector3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~7 .extended_lut = "off";
defparam \Selector3~7 .lut_mask = 64'hFFFFFFDF00000000;
defparam \Selector3~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N56
dffeas \reg_5|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[8]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux18~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[8] .is_wysiwyg = "true";
defparam \reg_5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N33
cyclonev_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = ( \reg_5|Q [8] & ( \Equal10~0_combout  & ( (!\Mux26~1_combout  & (!\Mux32~5_combout  & (\Equal9~0_combout  & !\Mux25~2_combout ))) ) ) )

	.dataa(!\Mux26~1_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Equal9~0_combout ),
	.datad(!\Mux25~2_combout ),
	.datae(!\reg_5|Q [8]),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~3 .extended_lut = "off";
defparam \Selector3~3 .lut_mask = 64'h0000000000000800;
defparam \Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N17
dffeas \reg_4|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[8]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[8] .is_wysiwyg = "true";
defparam \reg_4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N15
cyclonev_lcell_comb \Selector3~4 (
// Equation(s):
// \Selector3~4_combout  = ( \reg_4|Q [8] & ( \Equal9~1_combout  & ( (!\Mux26~1_combout  & (\Equal9~0_combout  & (!\Mux25~2_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Mux26~1_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_4|Q [8]),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~4 .extended_lut = "off";
defparam \Selector3~4 .lut_mask = 64'h0000000000002000;
defparam \Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N41
dffeas \reg_1|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[8]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[8] .is_wysiwyg = "true";
defparam \reg_1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N39
cyclonev_lcell_comb \Selector3~5 (
// Equation(s):
// \Selector3~5_combout  = ( \reg_1|Q [8] & ( !\Equal5~0_combout  & ( (!\Mux32~5_combout  & (!\Mux30~1_combout  & (\Equal7~0_combout  & \Mux31~1_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Mux30~1_combout ),
	.datac(!\Equal7~0_combout ),
	.datad(!\Mux31~1_combout ),
	.datae(!\reg_1|Q [8]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~5 .extended_lut = "off";
defparam \Selector3~5 .lut_mask = 64'h0000000800000000;
defparam \Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N30
cyclonev_lcell_comb \Selector3~8 (
// Equation(s):
// \Selector3~8_combout  = ( !\Selector3~4_combout  & ( !\Selector3~5_combout  & ( (\Selector3~7_combout  & (!\Selector3~3_combout  & ((!\Equal5~1_combout ) # (!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [8])))) ) ) )

	.dataa(!\Selector3~7_combout ),
	.datab(!\Equal5~1_combout ),
	.datac(!\Selector3~3_combout ),
	.datad(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [8]),
	.datae(!\Selector3~4_combout ),
	.dataf(!\Selector3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~8 .extended_lut = "off";
defparam \Selector3~8 .lut_mask = 64'h5040000000000000;
defparam \Selector3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \Selector3~9 (
// Equation(s):
// \Selector3~9_combout  = ( \Equal3~0_combout  & ( \Selector3~8_combout  & ( (((\Selector3~0_combout ) # (\Selector3~1_combout )) # (\Selector3~2_combout )) # (\DIN[8]~input_o ) ) ) ) # ( !\Equal3~0_combout  & ( \Selector3~8_combout  & ( 
// ((\Selector3~0_combout ) # (\Selector3~1_combout )) # (\Selector3~2_combout ) ) ) ) # ( \Equal3~0_combout  & ( !\Selector3~8_combout  ) ) # ( !\Equal3~0_combout  & ( !\Selector3~8_combout  ) )

	.dataa(!\DIN[8]~input_o ),
	.datab(!\Selector3~2_combout ),
	.datac(!\Selector3~1_combout ),
	.datad(!\Selector3~0_combout ),
	.datae(!\Equal3~0_combout ),
	.dataf(!\Selector3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~9 .extended_lut = "off";
defparam \Selector3~9 .lut_mask = 64'hFFFFFFFF3FFF7FFF;
defparam \Selector3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N3
cyclonev_lcell_comb \BusWires[8]$latch (
// Equation(s):
// \BusWires[8]$latch~combout  = ( \Selector3~9_combout  & ( (\BusWires[8]$latch~combout ) # (\WideNor1~combout ) ) ) # ( !\Selector3~9_combout  & ( (!\WideNor1~combout  & \BusWires[8]$latch~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideNor1~combout ),
	.datad(!\BusWires[8]$latch~combout ),
	.datae(gnd),
	.dataf(!\Selector3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BusWires[8]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[8]$latch .extended_lut = "off";
defparam \BusWires[8]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \BusWires[8]$latch .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N29
dffeas \reg_G|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\AS|lpm_add_sub_component|auto_generated|result [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[8] .is_wysiwyg = "true";
defparam \reg_G|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N48
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( !\reg_G|Q [10] & ( !\reg_G|Q [11] & ( (!\reg_G|Q [8] & (!\reg_G|Q [7] & (!\reg_G|Q [9] & !\reg_G|Q [6]))) ) ) )

	.dataa(!\reg_G|Q [8]),
	.datab(!\reg_G|Q [7]),
	.datac(!\reg_G|Q [9]),
	.datad(!\reg_G|Q [6]),
	.datae(!\reg_G|Q [10]),
	.dataf(!\reg_G|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N24
cyclonev_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = ( \reg_IR|Q [8] & ( (!\reg_IR|Q [7] & (!\reg_IR|Q [6] $ (\Tstep|Q [0]))) ) ) # ( !\reg_IR|Q [8] & ( (!\Tstep|Q [0] & (!\reg_IR|Q [6] & !\reg_IR|Q [7])) # (\Tstep|Q [0] & ((\reg_IR|Q [7]))) ) )

	.dataa(!\reg_IR|Q [6]),
	.datab(gnd),
	.datac(!\Tstep|Q [0]),
	.datad(!\reg_IR|Q [7]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~1 .extended_lut = "off";
defparam \Mux32~1 .lut_mask = 64'hA00FA00FA500A500;
defparam \Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N30
cyclonev_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = ( \Mux32~0_combout  & ( !\Mux32~1_combout  ) ) # ( !\Mux32~0_combout  & ( !\Mux32~1_combout  & ( (!\Gout~0_combout ) # ((\Equal0~2_combout  & (\Equal0~1_combout  & \Equal0~0_combout ))) ) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\Gout~0_combout ),
	.datac(!\Equal0~1_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\Mux32~0_combout ),
	.dataf(!\Mux32~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~2 .extended_lut = "off";
defparam \Mux32~2 .lut_mask = 64'hCCCDFFFF00000000;
defparam \Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N6
cyclonev_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = ( \reg_IR|Q [7] & ( \Mux32~2_combout  & ( (!\reg_IR|Q [8] & (!\Tstep|Q [2] & (!\Tstep|Q [0] & \Tstep|Q [1]))) ) ) ) # ( !\reg_IR|Q [7] & ( \Mux32~2_combout  & ( (\reg_IR|Q [8] & (!\Tstep|Q [2] & (!\Tstep|Q [0] & \Tstep|Q [1]))) ) ) ) # 
// ( \reg_IR|Q [7] & ( !\Mux32~2_combout  & ( (!\Tstep|Q [2] & \Tstep|Q [1]) ) ) ) # ( !\reg_IR|Q [7] & ( !\Mux32~2_combout  & ( (!\Tstep|Q [2] & \Tstep|Q [1]) ) ) )

	.dataa(!\reg_IR|Q [8]),
	.datab(!\Tstep|Q [2]),
	.datac(!\Tstep|Q [0]),
	.datad(!\Tstep|Q [1]),
	.datae(!\reg_IR|Q [7]),
	.dataf(!\Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~3 .extended_lut = "off";
defparam \Mux32~3 .lut_mask = 64'h00CC00CC00400080;
defparam \Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N15
cyclonev_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = ( \Mux25~1_combout  & ( \Mux32~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mux32~3_combout ),
	.datae(gnd),
	.dataf(!\Mux25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~2 .extended_lut = "off";
defparam \Mux25~2 .lut_mask = 64'h0000000000FF00FF;
defparam \Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N57
cyclonev_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = ( \Mux32~3_combout  & ( \Mux28~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mux32~3_combout ),
	.dataf(!\Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~1 .extended_lut = "off";
defparam \Mux28~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N24
cyclonev_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = ( \Mux32~3_combout  & ( \Mux27~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mux32~3_combout ),
	.dataf(!\Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~2 .extended_lut = "off";
defparam \Mux27~2 .lut_mask = 64'h000000000000FFFF;
defparam \Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N15
cyclonev_lcell_comb \WideNor1~1 (
// Equation(s):
// \WideNor1~1_combout  = ( !\Mux28~1_combout  & ( \Mux27~2_combout  & ( (!\Mux25~2_combout  & (!\Mux26~1_combout  & (\Equal9~0_combout  & !\Mux32~5_combout ))) ) ) ) # ( \Mux28~1_combout  & ( !\Mux27~2_combout  & ( (!\Mux25~2_combout  & (!\Mux26~1_combout  
// & (\Equal9~0_combout  & !\Mux32~5_combout ))) ) ) ) # ( !\Mux28~1_combout  & ( !\Mux27~2_combout  & ( (\Equal9~0_combout  & (!\Mux32~5_combout  & (!\Mux25~2_combout  $ (!\Mux26~1_combout )))) ) ) )

	.dataa(!\Mux25~2_combout ),
	.datab(!\Mux26~1_combout ),
	.datac(!\Equal9~0_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\Mux28~1_combout ),
	.dataf(!\Mux27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~1 .extended_lut = "off";
defparam \WideNor1~1 .lut_mask = 64'h0600080008000000;
defparam \WideNor1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N0
cyclonev_lcell_comb \WideNor1~0 (
// Equation(s):
// \WideNor1~0_combout  = ( !\Mux30~1_combout  & ( \Mux31~1_combout  & ( (!\Mux29~2_combout  & (!\Mux34~0_combout  & (!\Mux32~5_combout  & !\Equal5~0_combout ))) ) ) ) # ( \Mux30~1_combout  & ( !\Mux31~1_combout  & ( (!\Mux29~2_combout  & (!\Mux34~0_combout  
// & (!\Mux32~5_combout  & !\Equal5~0_combout ))) ) ) ) # ( !\Mux30~1_combout  & ( !\Mux31~1_combout  & ( (!\Equal5~0_combout  & ((!\Mux29~2_combout  & (!\Mux34~0_combout  $ (!\Mux32~5_combout ))) # (\Mux29~2_combout  & (!\Mux34~0_combout  & 
// !\Mux32~5_combout )))) ) ) )

	.dataa(!\Mux29~2_combout ),
	.datab(!\Mux34~0_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Equal5~0_combout ),
	.datae(!\Mux30~1_combout ),
	.dataf(!\Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~0 .extended_lut = "off";
defparam \WideNor1~0 .lut_mask = 64'h6800800080000000;
defparam \WideNor1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N15
cyclonev_lcell_comb WideNor1(
// Equation(s):
// \WideNor1~combout  = ( \WideNor1~0_combout  ) # ( !\WideNor1~0_combout  & ( (\Gout~1_combout ) # (\WideNor1~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideNor1~1_combout ),
	.datad(!\Gout~1_combout ),
	.datae(gnd),
	.dataf(!\WideNor1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor1.extended_lut = "off";
defparam WideNor1.lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam WideNor1.shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N35
dffeas \reg_3|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[0]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[0] .is_wysiwyg = "true";
defparam \reg_3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N33
cyclonev_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = ( \reg_3|Q [0] & ( \Equal8~0_combout  & ( (!\Mux32~5_combout  & (!\Mux31~1_combout  & (!\Mux30~1_combout  & !\Equal5~0_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Mux31~1_combout ),
	.datac(!\Mux30~1_combout ),
	.datad(!\Equal5~0_combout ),
	.datae(!\reg_3|Q [0]),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~1 .extended_lut = "off";
defparam \Selector11~1 .lut_mask = 64'h0000000000008000;
defparam \Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N53
dffeas \reg_2|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[0]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[0] .is_wysiwyg = "true";
defparam \reg_2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N51
cyclonev_lcell_comb \Selector11~2 (
// Equation(s):
// \Selector11~2_combout  = ( \reg_2|Q [0] & ( \Mux30~1_combout  & ( (!\Mux31~1_combout  & (!\Equal5~0_combout  & (\Equal7~0_combout  & !\Mux32~5_combout ))) ) ) )

	.dataa(!\Mux31~1_combout ),
	.datab(!\Equal5~0_combout ),
	.datac(!\Equal7~0_combout ),
	.datad(!\Mux32~5_combout ),
	.datae(!\reg_2|Q [0]),
	.dataf(!\Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~2 .extended_lut = "off";
defparam \Selector11~2 .lut_mask = 64'h0000000000000800;
defparam \Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N24
cyclonev_lcell_comb \Selector11~6 (
// Equation(s):
// \Selector11~6_combout  = ( \Gout~1_combout  & ( \reg_G|Q [0] ) )

	.dataa(!\reg_G|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Gout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~6 .extended_lut = "off";
defparam \Selector11~6 .lut_mask = 64'h0000000055555555;
defparam \Selector11~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N14
dffeas \reg_7|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[0]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[0] .is_wysiwyg = "true";
defparam \reg_7|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N12
cyclonev_lcell_comb \Selector11~7 (
// Equation(s):
// \Selector11~7_combout  = ( \reg_7|Q [0] & ( \Mux25~2_combout  & ( (!\Selector11~6_combout  & (((!\Equal9~0_combout ) # (\Mux32~5_combout )) # (\Equal5~2_combout ))) ) ) ) # ( !\reg_7|Q [0] & ( \Mux25~2_combout  & ( !\Selector11~6_combout  ) ) ) # ( 
// \reg_7|Q [0] & ( !\Mux25~2_combout  & ( !\Selector11~6_combout  ) ) ) # ( !\reg_7|Q [0] & ( !\Mux25~2_combout  & ( !\Selector11~6_combout  ) ) )

	.dataa(!\Selector11~6_combout ),
	.datab(!\Equal5~2_combout ),
	.datac(!\Mux32~5_combout ),
	.datad(!\Equal9~0_combout ),
	.datae(!\reg_7|Q [0]),
	.dataf(!\Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~7 .extended_lut = "off";
defparam \Selector11~7 .lut_mask = 64'hAAAAAAAAAAAAAA2A;
defparam \Selector11~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N26
dffeas \reg_1|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[0]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux22~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[0] .is_wysiwyg = "true";
defparam \reg_1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N24
cyclonev_lcell_comb \Selector11~5 (
// Equation(s):
// \Selector11~5_combout  = ( \reg_1|Q [0] & ( !\Equal5~0_combout  & ( (\Equal7~0_combout  & (!\Mux32~5_combout  & (!\Mux30~1_combout  & \Mux31~1_combout ))) ) ) )

	.dataa(!\Equal7~0_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Mux30~1_combout ),
	.datad(!\Mux31~1_combout ),
	.datae(!\reg_1|Q [0]),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~5 .extended_lut = "off";
defparam \Selector11~5 .lut_mask = 64'h0000004000000000;
defparam \Selector11~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N41
dffeas \reg_4|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[0]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[0] .is_wysiwyg = "true";
defparam \reg_4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N39
cyclonev_lcell_comb \Selector11~4 (
// Equation(s):
// \Selector11~4_combout  = ( \reg_4|Q [0] & ( \Equal9~1_combout  & ( (!\Mux32~5_combout  & (!\Mux25~2_combout  & (\Equal9~0_combout  & !\Mux26~1_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Mux25~2_combout ),
	.datac(!\Equal9~0_combout ),
	.datad(!\Mux26~1_combout ),
	.datae(!\reg_4|Q [0]),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~4 .extended_lut = "off";
defparam \Selector11~4 .lut_mask = 64'h0000000000000800;
defparam \Selector11~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N35
dffeas \reg_5|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[0]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux18~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[0] .is_wysiwyg = "true";
defparam \reg_5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N33
cyclonev_lcell_comb \Selector11~3 (
// Equation(s):
// \Selector11~3_combout  = ( \reg_5|Q [0] & ( \Equal10~0_combout  & ( (!\Mux32~5_combout  & (\Equal9~0_combout  & (!\Mux25~2_combout  & !\Mux26~1_combout ))) ) ) )

	.dataa(!\Mux32~5_combout ),
	.datab(!\Equal9~0_combout ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Mux26~1_combout ),
	.datae(!\reg_5|Q [0]),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~3 .extended_lut = "off";
defparam \Selector11~3 .lut_mask = 64'h0000000000002000;
defparam \Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N54
cyclonev_lcell_comb \Selector11~8 (
// Equation(s):
// \Selector11~8_combout  = ( !\Selector11~4_combout  & ( !\Selector11~3_combout  & ( (\Selector11~7_combout  & (!\Selector11~5_combout  & ((!\Equal5~1_combout ) # (!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [0])))) ) ) )

	.dataa(!\Selector11~7_combout ),
	.datab(!\Equal5~1_combout ),
	.datac(!\Selector11~5_combout ),
	.datad(!\reg_0|lpm_counter_component|auto_generated|counter_reg_bit [0]),
	.datae(!\Selector11~4_combout ),
	.dataf(!\Selector11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~8 .extended_lut = "off";
defparam \Selector11~8 .lut_mask = 64'h5040000000000000;
defparam \Selector11~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N20
dffeas \reg_6|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[0]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[0] .is_wysiwyg = "true";
defparam \reg_6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N18
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( \reg_6|Q [0] & ( \Mux26~1_combout  & ( (\Equal9~0_combout  & (!\Mux32~5_combout  & (!\Mux25~2_combout  & !\Equal11~0_combout ))) ) ) )

	.dataa(!\Equal9~0_combout ),
	.datab(!\Mux32~5_combout ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Equal11~0_combout ),
	.datae(!\reg_6|Q [0]),
	.dataf(!\Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h0000000000004000;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N18
cyclonev_lcell_comb \Selector11~9 (
// Equation(s):
// \Selector11~9_combout  = ( \Selector11~8_combout  & ( \Selector11~0_combout  ) ) # ( !\Selector11~8_combout  & ( \Selector11~0_combout  ) ) # ( \Selector11~8_combout  & ( !\Selector11~0_combout  & ( (((\DIN[0]~input_o  & \Equal3~0_combout )) # 
// (\Selector11~2_combout )) # (\Selector11~1_combout ) ) ) ) # ( !\Selector11~8_combout  & ( !\Selector11~0_combout  ) )

	.dataa(!\Selector11~1_combout ),
	.datab(!\Selector11~2_combout ),
	.datac(!\DIN[0]~input_o ),
	.datad(!\Equal3~0_combout ),
	.datae(!\Selector11~8_combout ),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~9 .extended_lut = "off";
defparam \Selector11~9 .lut_mask = 64'hFFFF777FFFFFFFFF;
defparam \Selector11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N9
cyclonev_lcell_comb \BusWires[0]$latch (
// Equation(s):
// \BusWires[0]$latch~combout  = ( \Selector11~9_combout  & ( (\BusWires[0]$latch~combout ) # (\WideNor1~combout ) ) ) # ( !\Selector11~9_combout  & ( (!\WideNor1~combout  & \BusWires[0]$latch~combout ) ) )

	.dataa(gnd),
	.datab(!\WideNor1~combout ),
	.datac(!\BusWires[0]$latch~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector11~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BusWires[0]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[0]$latch .extended_lut = "off";
defparam \BusWires[0]$latch .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \BusWires[0]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N27
cyclonev_lcell_comb \reg_ADDR|Q[0]~feeder (
// Equation(s):
// \reg_ADDR|Q[0]~feeder_combout  = ( \BusWires[0]$latch~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusWires[0]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[0]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_ADDR|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N54
cyclonev_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = ( \Tstep|Q [1] & ( \reg_IR|Q [8] & ( (!\reg_IR|Q [7] & (!\Tstep|Q [2] & (!\Tstep|Q [0] $ (\reg_IR|Q [6])))) ) ) ) # ( !\Tstep|Q [1] & ( \reg_IR|Q [8] & ( !\Tstep|Q [2] ) ) ) # ( !\Tstep|Q [1] & ( !\reg_IR|Q [8] & ( !\Tstep|Q [2] ) ) )

	.dataa(!\Tstep|Q [0]),
	.datab(!\reg_IR|Q [7]),
	.datac(!\reg_IR|Q [6]),
	.datad(!\Tstep|Q [2]),
	.datae(!\Tstep|Q [1]),
	.dataf(!\reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~0 .extended_lut = "off";
defparam \Mux33~0 .lut_mask = 64'hFF000000FF008400;
defparam \Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N28
dffeas \reg_ADDR|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[0] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N15
cyclonev_lcell_comb \reg_ADDR|Q[1]~feeder (
// Equation(s):
// \reg_ADDR|Q[1]~feeder_combout  = ( \BusWires[1]$latch~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusWires[1]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[1]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_ADDR|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N16
dffeas \reg_ADDR|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[1] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N58
dffeas \reg_ADDR|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[2]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux33~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[2] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N0
cyclonev_lcell_comb \reg_ADDR|Q[3]~feeder (
// Equation(s):
// \reg_ADDR|Q[3]~feeder_combout  = ( \BusWires[3]$latch~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusWires[3]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[3]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_ADDR|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N1
dffeas \reg_ADDR|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[3] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N18
cyclonev_lcell_comb \reg_ADDR|Q[4]~feeder (
// Equation(s):
// \reg_ADDR|Q[4]~feeder_combout  = ( \BusWires[4]$latch~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusWires[4]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[4]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_ADDR|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N19
dffeas \reg_ADDR|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[4] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N24
cyclonev_lcell_comb \reg_ADDR|Q[5]~feeder (
// Equation(s):
// \reg_ADDR|Q[5]~feeder_combout  = ( \BusWires[5]$latch~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusWires[5]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[5]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_ADDR|Q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N25
dffeas \reg_ADDR|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[5] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N15
cyclonev_lcell_comb \reg_ADDR|Q[6]~feeder (
// Equation(s):
// \reg_ADDR|Q[6]~feeder_combout  = \BusWires[6]$latch~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusWires[6]$latch~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[6]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_ADDR|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N16
dffeas \reg_ADDR|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[6] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N51
cyclonev_lcell_comb \reg_ADDR|Q[7]~feeder (
// Equation(s):
// \reg_ADDR|Q[7]~feeder_combout  = ( \BusWires[7]$latch~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusWires[7]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[7]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_ADDR|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N52
dffeas \reg_ADDR|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[7] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N22
dffeas \reg_ADDR|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[8]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux33~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[8] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N57
cyclonev_lcell_comb \reg_ADDR|Q[9]~feeder (
// Equation(s):
// \reg_ADDR|Q[9]~feeder_combout  = ( \BusWires[9]$latch~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusWires[9]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[9]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_ADDR|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N58
dffeas \reg_ADDR|Q[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[9] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N47
dffeas \reg_ADDR|Q[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[10]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux33~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[10] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N36
cyclonev_lcell_comb \reg_ADDR|Q[11]~feeder (
// Equation(s):
// \reg_ADDR|Q[11]~feeder_combout  = ( \BusWires[11]$latch~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusWires[11]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[11]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_ADDR|Q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N37
dffeas \reg_ADDR|Q[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[11] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N53
dffeas \reg_ADDR|Q[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[12]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux33~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[12] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N14
dffeas \reg_ADDR|Q[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[13]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux33~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[13] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N36
cyclonev_lcell_comb \reg_ADDR|Q[14]~feeder (
// Equation(s):
// \reg_ADDR|Q[14]~feeder_combout  = \BusWires[14]$latch~combout 

	.dataa(gnd),
	.datab(!\BusWires[14]$latch~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[14]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_ADDR|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N37
dffeas \reg_ADDR|Q[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[14] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N43
dffeas \reg_ADDR|Q[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[15]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux33~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[15] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N30
cyclonev_lcell_comb \reg_DOUT|Q[0]~feeder (
// Equation(s):
// \reg_DOUT|Q[0]~feeder_combout  = ( \BusWires[0]$latch~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusWires[0]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_DOUT|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_DOUT|Q[0]~feeder .extended_lut = "off";
defparam \reg_DOUT|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_DOUT|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N12
cyclonev_lcell_comb \DOUTin~0 (
// Equation(s):
// \DOUTin~0_combout  = ( !\Tstep|Q [0] & ( \reg_IR|Q [6] & ( (!\Tstep|Q [2] & (!\reg_IR|Q [7] & (\Tstep|Q [1] & \reg_IR|Q [8]))) ) ) )

	.dataa(!\Tstep|Q [2]),
	.datab(!\reg_IR|Q [7]),
	.datac(!\Tstep|Q [1]),
	.datad(!\reg_IR|Q [8]),
	.datae(!\Tstep|Q [0]),
	.dataf(!\reg_IR|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DOUTin~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DOUTin~0 .extended_lut = "off";
defparam \DOUTin~0 .lut_mask = 64'h0000000000080000;
defparam \DOUTin~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N31
dffeas \reg_DOUT|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_DOUT|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DOUTin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[0] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N7
dffeas \reg_DOUT|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[1]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DOUTin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[1] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N6
cyclonev_lcell_comb \reg_DOUT|Q[2]~feeder (
// Equation(s):
// \reg_DOUT|Q[2]~feeder_combout  = ( \BusWires[2]$latch~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusWires[2]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_DOUT|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_DOUT|Q[2]~feeder .extended_lut = "off";
defparam \reg_DOUT|Q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_DOUT|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N7
dffeas \reg_DOUT|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_DOUT|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DOUTin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[2] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N36
cyclonev_lcell_comb \reg_DOUT|Q[3]~feeder (
// Equation(s):
// \reg_DOUT|Q[3]~feeder_combout  = ( \BusWires[3]$latch~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusWires[3]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_DOUT|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_DOUT|Q[3]~feeder .extended_lut = "off";
defparam \reg_DOUT|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_DOUT|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N37
dffeas \reg_DOUT|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_DOUT|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DOUTin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[3] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N6
cyclonev_lcell_comb \reg_DOUT|Q[4]~feeder (
// Equation(s):
// \reg_DOUT|Q[4]~feeder_combout  = ( \BusWires[4]$latch~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusWires[4]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_DOUT|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_DOUT|Q[4]~feeder .extended_lut = "off";
defparam \reg_DOUT|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_DOUT|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N7
dffeas \reg_DOUT|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_DOUT|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DOUTin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[4] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N30
cyclonev_lcell_comb \reg_DOUT|Q[5]~feeder (
// Equation(s):
// \reg_DOUT|Q[5]~feeder_combout  = ( \BusWires[5]$latch~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusWires[5]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_DOUT|Q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_DOUT|Q[5]~feeder .extended_lut = "off";
defparam \reg_DOUT|Q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_DOUT|Q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N31
dffeas \reg_DOUT|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_DOUT|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DOUTin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[5] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N55
dffeas \reg_DOUT|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[6]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DOUTin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[6] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N37
dffeas \reg_DOUT|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[7]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DOUTin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[7] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N13
dffeas \reg_DOUT|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[8]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DOUTin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[8] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N0
cyclonev_lcell_comb \reg_DOUT|Q[9]~feeder (
// Equation(s):
// \reg_DOUT|Q[9]~feeder_combout  = ( \BusWires[9]$latch~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusWires[9]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_DOUT|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_DOUT|Q[9]~feeder .extended_lut = "off";
defparam \reg_DOUT|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_DOUT|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N1
dffeas \reg_DOUT|Q[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_DOUT|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DOUTin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[9] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N45
cyclonev_lcell_comb \reg_DOUT|Q[10]~feeder (
// Equation(s):
// \reg_DOUT|Q[10]~feeder_combout  = ( \BusWires[10]$latch~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusWires[10]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_DOUT|Q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_DOUT|Q[10]~feeder .extended_lut = "off";
defparam \reg_DOUT|Q[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_DOUT|Q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N46
dffeas \reg_DOUT|Q[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_DOUT|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DOUTin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[10] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N18
cyclonev_lcell_comb \reg_DOUT|Q[11]~feeder (
// Equation(s):
// \reg_DOUT|Q[11]~feeder_combout  = ( \BusWires[11]$latch~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusWires[11]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_DOUT|Q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_DOUT|Q[11]~feeder .extended_lut = "off";
defparam \reg_DOUT|Q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_DOUT|Q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N19
dffeas \reg_DOUT|Q[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_DOUT|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DOUTin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[11] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N16
dffeas \reg_DOUT|Q[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusWires[12]$latch~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DOUTin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[12] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N51
cyclonev_lcell_comb \reg_DOUT|Q[13]~feeder (
// Equation(s):
// \reg_DOUT|Q[13]~feeder_combout  = \BusWires[13]$latch~combout 

	.dataa(!\BusWires[13]$latch~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_DOUT|Q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_DOUT|Q[13]~feeder .extended_lut = "off";
defparam \reg_DOUT|Q[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_DOUT|Q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N52
dffeas \reg_DOUT|Q[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_DOUT|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DOUTin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[13] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N51
cyclonev_lcell_comb \reg_DOUT|Q[14]~feeder (
// Equation(s):
// \reg_DOUT|Q[14]~feeder_combout  = \BusWires[14]$latch~combout 

	.dataa(gnd),
	.datab(!\BusWires[14]$latch~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_DOUT|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_DOUT|Q[14]~feeder .extended_lut = "off";
defparam \reg_DOUT|Q[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_DOUT|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N52
dffeas \reg_DOUT|Q[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_DOUT|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DOUTin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[14] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N24
cyclonev_lcell_comb \reg_DOUT|Q[15]~feeder (
// Equation(s):
// \reg_DOUT|Q[15]~feeder_combout  = \BusWires[15]$latch~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusWires[15]$latch~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_DOUT|Q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_DOUT|Q[15]~feeder .extended_lut = "off";
defparam \reg_DOUT|Q[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_DOUT|Q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N25
dffeas \reg_DOUT|Q[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_DOUT|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DOUTin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[15] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N9
cyclonev_lcell_comb \W_D~0 (
// Equation(s):
// \W_D~0_combout  = ( \Tstep|Q [1] & ( \reg_IR|Q [6] & ( (\Tstep|Q [0] & (!\Tstep|Q [2] & (!\reg_IR|Q [7] & \reg_IR|Q [8]))) ) ) )

	.dataa(!\Tstep|Q [0]),
	.datab(!\Tstep|Q [2]),
	.datac(!\reg_IR|Q [7]),
	.datad(!\reg_IR|Q [8]),
	.datae(!\Tstep|Q [1]),
	.dataf(!\reg_IR|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\W_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \W_D~0 .extended_lut = "off";
defparam \W_D~0 .lut_mask = 64'h0000000000000040;
defparam \W_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N11
dffeas \reg_W|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\W_D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_W|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_W|Q[0] .is_wysiwyg = "true";
defparam \reg_W|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N19
cyclonev_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y27_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
