
---------- Begin Simulation Statistics ----------
final_tick                               1646807882500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172273                       # Simulator instruction rate (inst/s)
host_mem_usage                                4596820                       # Number of bytes of host memory used
host_op_rate                                   333277                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11899.71                       # Real time elapsed on the host
host_tick_rate                               32549509                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000005                       # Number of instructions simulated
sim_ops                                    3965900578                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.387330                       # Number of seconds simulated
sim_ticks                                387329830500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   505                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1052138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2103922                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          122                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     11467335                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    217717628                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    101283579                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    124444526                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     23160947                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     243201257                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      12354079                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      7702614                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1018920810                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      588318122                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     11468230                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        186020294                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    126459180                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          778                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    390813313                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1913177502                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    718076876                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.664307                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.980285                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    259820554     36.18%     36.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    104248249     14.52%     50.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     64118699      8.93%     59.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     78619220     10.95%     70.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     32963964      4.59%     75.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     23413453      3.26%     78.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     14797265      2.06%     80.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13636292      1.90%     82.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    126459180     17.61%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    718076876                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        342164187                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9247180                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1644843534                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           234446740                       # Number of loads committed
system.switch_cpus_1.commit.membars               140                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      5783847      0.30%      0.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1346449029     70.38%     70.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1181117      0.06%     70.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      5794698      0.30%     71.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     46866852      2.45%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          112      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     22244818      1.16%     74.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       687450      0.04%     74.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      4362488      0.23%     74.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     12842429      0.67%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     49159879      2.57%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     45731328      2.39%     80.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1922135      0.10%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     22831089      1.19%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    174644765      9.13%     90.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    102526781      5.36%     96.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     59801975      3.13%     99.46% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     10346710      0.54%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1913177502                       # Class of committed instruction
system.switch_cpus_1.commit.refs            347320231                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1913177502                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.774660                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.774660                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    187981871                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2468239428                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      189324915                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       366612495                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11480116                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     18788354                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         260215642                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              967750                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         121880073                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              189088                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         243201257                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       193020597                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           556818659                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      3331738                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          305                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1329648489                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         2015                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        10199                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      22960232                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                6                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.313946                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    205876453                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    113637658                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.716429                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    774187753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.274499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.543465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      360442386     46.56%     46.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       29045783      3.75%     50.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       25742310      3.33%     53.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34056575      4.40%     58.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       20304345      2.62%     60.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       33382290      4.31%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       24116563      3.12%     68.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       17231247      2.23%     70.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      229866254     29.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    774187753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       588512412                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      342225757                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                471908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     14421201                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      201942121                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.755098                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          382663139                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        121827090                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      95965735                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    279434012                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       105641                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       919933                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    132673156                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2304070958                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    260836049                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     29017533                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2134262907                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       720988                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     17226647                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11480116                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     18209708                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       183299                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     28050455                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       158084                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        28463                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        84124                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     44987266                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     19799662                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        28463                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     12801315                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1619886                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2526438239                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2123571145                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.619578                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1565326206                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.741296                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2128456832                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2645324969                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1439956961                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.290889                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.290889                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     10047898      0.46%      0.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1525341080     70.51%     70.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1232648      0.06%     71.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5962627      0.28%     71.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     55212885      2.55%     73.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     73.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          588      0.00%     73.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     73.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     73.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     73.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     73.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     73.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     73.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     25096020      1.16%     75.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       692821      0.03%     75.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      5285926      0.24%     75.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     14787587      0.68%     75.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     54267668      2.51%     78.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     49781090      2.30%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1924984      0.09%     80.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     23645632      1.09%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    195177155      9.02%     90.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    111652740      5.16%     96.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     70276531      3.25%     99.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     12894568      0.60%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2163280448                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     394740022                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    787853323                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    385490843                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    514344861                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          25730153                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011894                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      21835506     84.86%     84.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     84.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     84.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     84.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     84.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            1      0.00%     84.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     84.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     84.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     84.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     84.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     84.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     84.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     84.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu        10353      0.04%     84.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp         1428      0.01%     84.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       171468      0.67%     85.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       134831      0.52%     86.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     86.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     86.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     86.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     86.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     86.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     86.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       343538      1.34%     87.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     87.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     87.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt      1001301      3.89%     91.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult        15588      0.06%     91.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     91.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     91.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     91.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     91.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     91.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     91.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     91.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     91.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     91.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     91.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     91.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     91.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     91.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1406914      5.47%     96.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       213185      0.83%     97.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       212976      0.83%     98.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       383064      1.49%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1784222681                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4342320618                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1738080302                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2180630073                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2303817260                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2163280448                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       253698                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    390893424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      3695147                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       252920                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    543410092                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    774187753                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.794258                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.495345                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    235428516     30.41%     30.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     63374773      8.19%     38.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     84962317     10.97%     49.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     87676604     11.32%     60.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     85466958     11.04%     71.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     75697082      9.78%     81.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     71408786      9.22%     90.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     43236465      5.58%     96.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     26936252      3.48%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    774187753                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.792556                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         193022624                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                2444                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     18460837                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4695581                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    279434012                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    132673156                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     850587797                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           63                       # number of misc regfile writes
system.switch_cpus_1.numCycles              774659661                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     137124110                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2145497260                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8340641                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      199777121                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     11575049                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2408292                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5909257609                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2415634828                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2699174011                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       373488086                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     27226059                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11480116                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     52208868                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      553676700                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    695312788                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3060806955                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles       109450                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts        31572                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        50385903                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts        32554                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2895567236                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4664395760                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 70442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          200                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1921617                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3654298                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4407                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1376967                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        42736                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2586860                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          42736                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             901767                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       304940                       # Transaction distribution
system.membus.trans_dist::CleanEvict           747140                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               56                       # Transaction distribution
system.membus.trans_dist::ReadExReq            150019                       # Transaction distribution
system.membus.trans_dist::ReadExResp           150019                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        901767                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3155708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3155708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3155708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     86830464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     86830464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                86830464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1051842                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1051842    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1051842                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3582861500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5563121750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1646807882500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1646807882500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1521524                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       731043                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       411148                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          966762                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          189081                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         189081                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211086                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1521524                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1233448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4342539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5575987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     52627008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    110182272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              162809280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          376348                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21177984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2298037                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044730                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2293430     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4607      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2298037                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2638436000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2076916624                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         616727498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       408237                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       114431                       # number of demand (read+write) hits
system.l2.demand_hits::total                   522668                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       408237                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       114431                       # number of overall hits
system.l2.overall_hits::total                  522668                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2912                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1207028                       # number of demand (read+write) misses
system.l2.demand_misses::total                1209940                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2912                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1207028                       # number of overall misses
system.l2.overall_misses::total               1209940                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    265432500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 104394210500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     104659643000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    265432500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 104394210500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    104659643000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       411149                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1321459                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1732608                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       411149                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1321459                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1732608                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.007083                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.913406                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.698335                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.007083                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.913406                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.698335                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 91151.270604                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 86488.640280                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86499.861977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 91151.270604                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 86488.640280                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86499.861977                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              330895                       # number of writebacks
system.l2.writebacks::total                    330895                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus_1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1207025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1209937                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1207025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1209937                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    236312500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  92323788000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  92560100500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    236312500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  92323788000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  92560100500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.007083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.913403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.698333                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.007083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.913403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.698333                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 81151.270604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76488.712330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76499.933881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 81151.270604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76488.712330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76499.933881                       # average overall mshr miss latency
system.l2.replacements                         333625                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       400139                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           400139                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       400139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       400139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       411148                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           411148                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       411148                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       411148                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       876285                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        876285                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        22068                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                22068                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data       167013                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             167013                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       189081                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           189081                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.883288                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.883288                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data       167013                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        167013                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   2756877500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2756877500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.883288                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.883288                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16506.963530                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16506.963530                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        47370                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47370                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       163716                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              163716                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  14844638500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14844638500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       211086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            211086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.775589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.775589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 90673.107699                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90673.107699                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       163716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         163716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13207478500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13207478500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.775589                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.775589                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 80673.107699                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80673.107699                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       408237                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        67061                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             475298                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      1043312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1046224                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    265432500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  89549572000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  89815004500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       411149                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      1110373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1521522                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.007083                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.939605                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.687617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 91151.270604                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 85832.015735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85846.821044                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.data            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2912                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      1043309                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1046221                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    236312500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  79116309500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  79352622000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.007083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.939602                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.687615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 81151.270604                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 75832.097202                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75846.902328                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4081.949374                       # Cycle average of tags in use
system.l2.tags.total_refs                     1445135                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    815376                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.772354                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4081.949374                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.996570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996570                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          830                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3133                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30045191                       # Number of tag accesses
system.l2.tags.data_accesses                 30045191                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          347                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       157804                       # number of demand (read+write) hits
system.l3.demand_hits::total                   158151                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          347                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       157804                       # number of overall hits
system.l3.overall_hits::total                  158151                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         2565                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1049221                       # number of demand (read+write) misses
system.l3.demand_misses::total                1051786                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         2565                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1049221                       # number of overall misses
system.l3.overall_misses::total               1051786                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    214353000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  83086479500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      83300832500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    214353000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  83086479500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     83300832500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         2912                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1207025                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1209937                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         2912                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1207025                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1209937                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.880838                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.869262                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.869290                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.880838                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.869262                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.869290                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 83568.421053                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 79188.730973                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 79199.411762                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 83568.421053                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 79188.730973                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 79199.411762                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              304940                       # number of writebacks
system.l3.writebacks::total                    304940                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         2565                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1049221                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1051786                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         2565                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1049221                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1051786                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    188703000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  72594269500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  72782972500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    188703000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  72594269500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  72782972500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.880838                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.869262                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.869290                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.880838                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.869262                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.869290                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 73568.421053                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69188.730973                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 69199.411762                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 73568.421053                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69188.730973                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 69199.411762                       # average overall mshr miss latency
system.l3.replacements                        1091019                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       330895                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           330895                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       330895                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       330895                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         3788                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          3788                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data       166957                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               166957                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           56                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 56                       # number of UpgradeReq misses
system.l3.UpgradeReq_miss_latency::.switch_cpus_1.data        28500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total        28500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_accesses::.switch_cpus_1.data       167013                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total           167013                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000335                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000335                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_1.data   508.928571                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total   508.928571                       # average UpgradeReq miss latency
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           56                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            56                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      1071000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      1071000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000335                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000335                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        19125                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        19125                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        13697                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 13697                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       150019                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              150019                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  12048503500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   12048503500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       163716                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            163716                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.916337                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.916337                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80313.183663                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 80313.183663                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       150019                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         150019                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  10548313500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10548313500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.916337                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.916337                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70313.183663                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 70313.183663                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst          347                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       144107                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             144454                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst         2565                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       899202                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           901767                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst    214353000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  71037976000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  71252329000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst         2912                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      1043309                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        1046221                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.880838                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.861875                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.861928                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 83568.421053                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 79001.132115                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 79014.123382                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2565                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       899202                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       901767                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    188703000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  62045956000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  62234659000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.880838                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.861875                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.861928                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 73568.421053                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 69001.132115                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 69014.123382                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     2904435                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1123787                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.584507                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     602.998023                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         4.194767                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      3263.746395                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1041.096812                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   192.839944                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 27663.124059                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.018402                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000128                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.099602                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.031772                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.005885                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.844212                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          262                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32492                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  42480779                       # Number of tag accesses
system.l3.tags.data_accesses                 42480779                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           1046221                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       635835                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1665094                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq          167013                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp         167013                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           163716                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          163716                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       1046221                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3963810                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     98613248                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1091019                       # Total snoops (count)
system.tol3bus.snoopTraffic                  19516160                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2467969                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.017316                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.130447                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2425233     98.27%     98.27% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  42736      1.73%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2467969                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1624325000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1898412000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       164160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     67150144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           67314304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       164160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        164160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19516160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19516160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1049221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1051786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       304940                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             304940                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       423825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    173366828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             173790653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       423825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           423825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50386411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50386411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50386411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       423825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    173366828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            224177063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    304930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1049095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.038509942750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17906                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17906                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2482252                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             287561                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1051786                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     304940                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1051786                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   304940                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             66276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             66505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             65645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             65506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             65853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            65150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            66328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            65719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18888                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9868996250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5258300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29587621250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9384.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28134.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   861069                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  224847                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1051786                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               304940                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  779856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  209573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   53591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       270651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    320.783178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.172989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.207050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       124627     46.05%     46.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44787     16.55%     62.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17854      6.60%     69.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15895      5.87%     75.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10897      4.03%     79.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4807      1.78%     80.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4581      1.69%     82.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5749      2.12%     84.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41454     15.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       270651                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.731933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.714580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1097.221233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        17894     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            5      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::69632-73727            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17906                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.028203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.997917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.016061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8717     48.68%     48.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              189      1.06%     49.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8824     49.28%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              142      0.79%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17906                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               67306240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19514048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                67314304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19516160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       173.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        50.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    173.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  387307098000                       # Total gap between requests
system.mem_ctrls.avgGap                     285471.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       164160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     67142080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19514048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 423824.831121547148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 173346008.267235696316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 50380958.199913285673                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1049221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       304940                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     83039750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  29504581500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9124867889750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     32374.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     28120.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  29923486.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            953025780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            506545215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3745122780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          793126800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30575266800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      87641722560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      74931098880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       199145908815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.150714                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 193804505000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12933700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 180591625500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            979422360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            520575330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3763729620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          798487740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30575266800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      86891050230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      75563244000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       199091776080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.010955                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 195448466750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12933700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 178947677500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1384118451                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69181843                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    192571398                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1645871692                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1384118451                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69181843                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    192571398                       # number of overall hits
system.cpu.icache.overall_hits::total      1645871692                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4419                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          102                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       449193                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         453714                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4419                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          102                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       449193                       # number of overall misses
system.cpu.icache.overall_misses::total        453714                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1362500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   5874714995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5876077495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1362500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   5874714995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5876077495                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122870                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181945                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    193020591                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1646325406                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122870                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181945                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    193020591                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1646325406                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.002327                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000276                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.002327                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000276                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13357.843137                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 13078.376099                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12951.060569                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13357.843137                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 13078.376099                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12951.060569                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2804                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                68                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.235294                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       415157                       # number of writebacks
system.cpu.icache.writebacks::total            415157                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        38042                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        38042                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        38042                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        38042                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          102                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       411151                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       411253                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          102                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       411151                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       411253                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1260500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   5171008995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5172269495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1260500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   5171008995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5172269495                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.002130                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.002130                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12357.843137                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12576.909688                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12576.855354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12357.843137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12576.909688                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12576.855354                       # average overall mshr miss latency
system.cpu.icache.replacements                 415157                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1384118451                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69181843                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    192571398                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1645871692                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4419                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          102                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       449193                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        453714                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1362500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   5874714995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5876077495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    193020591                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1646325406                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.002327                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13357.843137                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 13078.376099                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12951.060569                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        38042                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        38042                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          102                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       411151                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       411253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1260500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   5171008995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5172269495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.002130                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12357.843137                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12576.909688                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12576.855354                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.989358                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1646287364                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            415672                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3960.544285                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   417.818725                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.167711                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    94.002922                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.816052                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000328                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.183599                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6585717296                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6585717296                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    397985668                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19917207                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    337275747                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        755178622                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    397985668                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19917207                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    337275747                       # number of overall hits
system.cpu.dcache.overall_hits::total       755178622                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       482661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        19326                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6845995                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7347982                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       482661                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        19326                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6845995                       # number of overall misses
system.cpu.dcache.overall_misses::total       7347982                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    829614000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 479741029994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 480570643994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    829614000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 479741029994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 480570643994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468329                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    344121742                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    762526604                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468329                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936533                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    344121742                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    762526604                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000969                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.019894                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009636                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000969                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.019894                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009636                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 42927.351754                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 70076.158395                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65401.717641                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 42927.351754                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 70076.158395                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65401.717641                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8577778                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7669                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            209080                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              72                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.026296                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   106.513889                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       623300                       # number of writebacks
system.cpu.dcache.writebacks::total            623300                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5337155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5337155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5337155                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5337155                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        19326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1508840                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1528166                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        19326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1508840                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1528166                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    810288000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 112504640494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 113314928494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    810288000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 112504640494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 113314928494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000969                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004385                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000969                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004385                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002004                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 41927.351754                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74563.665130                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74150.928953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 41927.351754                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74563.665130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74150.928953                       # average overall mshr miss latency
system.cpu.dcache.replacements                1791731                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222401914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11108457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    224753490                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       458263861                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       267234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        11302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6445828                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6724364                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    309633000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 458771850000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 459081483000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    231199318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    464988225                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.027880                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 27396.301540                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 71173.455140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68271.361128                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5335453                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5335453                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        11302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1110375                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1121677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    298331000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  91935817500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  92234148500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.004803                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002412                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 26396.301540                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 82797.088821                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82228.795366                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175583754                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8808750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    112522257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      296914761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215427                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       400167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       623618                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    519981000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  20969179994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21489160994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799181                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816774                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    112922424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    297538379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001225                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000910                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.003544                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002096                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 64803.215354                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 52401.072537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34458.853006                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         1702                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1702                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         8024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       398465                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       406489                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    511957000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  20568822994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21080779994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000910                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.003529                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 63803.215354                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 51620.149810                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51860.640741                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995544                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           757215271                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1792243                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            422.495873                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   373.157776                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    22.355205                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   116.482564                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.728824                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.043663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.227505                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          168                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3051898659                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3051898659                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1646807882500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538804500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 477269078000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
