PPA Report for and_gate_reset.v (Module: and_gate_reset)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 5
IO Count: 5
Cell Count: 29

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1175.09 MHz
Reg-to-Reg Critical Path Delay: 0.713 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
