# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do {A5_1_testbench.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:19 on May 18,2024
# vlog -reportprogress 300 Z_Register.v 
# -- Compiling module Z_Register
# 
# Top level modules:
# 	Z_Register
# End time: 11:31:19 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:19 on May 18,2024
# vlog -reportprogress 300 Y_Register.v 
# -- Compiling module Y_Register
# 
# Top level modules:
# 	Y_Register
# End time: 11:31:20 on May 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:20 on May 18,2024
# vlog -reportprogress 300 X_Register.v 
# -- Compiling module X_Register
# 
# Top level modules:
# 	X_Register
# End time: 11:31:20 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:20 on May 18,2024
# vlog -reportprogress 300 Majority.v 
# -- Compiling module Majority
# 
# Top level modules:
# 	Majority
# End time: 11:31:20 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:20 on May 18,2024
# vlog -reportprogress 300 main.v 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 11:31:20 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:20 on May 18,2024
# vlog -reportprogress 300 A5_1_testbench.v 
# -- Compiling module A5_1_testbench
# 
# Top level modules:
# 	A5_1_testbench
# End time: 11:31:20 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:20 on May 18,2024
# vlog -reportprogress 300 C:/Xilinx/14.5/ISE_DS/ISE/verilog/src/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:31:20 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work work.A5_1_testbench glbl 
# Start time: 11:31:20 on May 18,2024
# Loading work.A5_1_testbench
# ** Error (suppressible): (vsim-19) Failed to access library 'xilinxcorelib_ver' at "xilinxcorelib_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'unisims_ver' at "unisims_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'unimacro_ver' at "unimacro_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.main
# ** Error (suppressible): (vsim-19) Failed to access library 'xilinxcorelib_ver' at "xilinxcorelib_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'unisims_ver' at "unisims_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'unimacro_ver' at "unimacro_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.X_Register
# ** Error (suppressible): (vsim-19) Failed to access library 'xilinxcorelib_ver' at "xilinxcorelib_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'unisims_ver' at "unisims_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'unimacro_ver' at "unimacro_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.Y_Register
# ** Error (suppressible): (vsim-19) Failed to access library 'xilinxcorelib_ver' at "xilinxcorelib_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'unisims_ver' at "unisims_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'unimacro_ver' at "unimacro_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.Z_Register
# ** Error (suppressible): (vsim-19) Failed to access library 'xilinxcorelib_ver' at "xilinxcorelib_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'unisims_ver' at "unisims_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'unimacro_ver' at "unimacro_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.Majority
# Loading work.glbl
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# input : 01100111  output : 00110010 int :           0
# input : 00101111  output : 00110010 int :           1
# input : 01111000  output : 00110010 int :           2
# input : 11011111  output : 00110010 int :           3
# input : 10000100  output : 00110011 int :           4
# input : 01001000  output : 00110011 int :           5
# input : 11100111  output : 00110011 int :           6
# input : 10100110  output : 00110011 int :           7
# input : 00101101  output : 00110011 int :           8
# input : 01011101  output : 00110011 int :           9
# input : 00110111  output : 00110011 int :          10
# input : 11001011  output : 00110011 int :          11
# End time: 11:33:20 on May 18,2024, Elapsed time: 0:02:00
# Errors: 15, Warnings: 0
