CORE
s_eventually1.sv
--module main --bound 1 --trace
^EXIT=10$
^SIGNAL=0$
^Counterexample:$
--
^  main\.reset = 0$
^warning: ignoring
--
The last state must be identical to the first state on the trace.
In both states reset must be 1.
