;redcode
;assert 1
	SPL 0, 93
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 912, 17
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB #1, <-1
	ADD @-276, 60
	MOV -1, <-20
	JMP 0, <2
	JMP 0, <2
	SLT 27, @11
	JMN 1, @-1
	SUB #1, <-1
	ADD 270, 60
	ADD #32, @-400
	SUB @127, 106
	JMP 12, <10
	SLT #277, <1
	SUB @127, 102
	SLT 121, 90
	MOV -7, <-20
	SLT 121, 90
	MOV -7, <-20
	SLT <277, <1
	SUB @127, @106
	JMZ 0, 90
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SLT 27, @11
	SLT #277, <1
	SLT #277, <1
	SLT #277, <1
	SLT #277, <1
	SUB @-127, 100
	MOV -7, <-20
	SUB @-127, 100
	MOV -1, <-60
	ADD #32, @-400
	JMN 270, 60
	MOV -1, <-60
	MOV -1, <-60
	MOV -1, <-60
	MOV -1, <-60
	MOV -1, <-20
	SLT 27, @11
	MOV -1, <-20
	MOV -7, <-20
