Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Dec 14 11:05:11 2024
| Host         : pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   353         
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (353)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (991)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (353)
--------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gene/clk1_reg/Q (HIGH)

 There are 286 register/latch pins with no clock driven by root clock pin: clk_gene/clk2_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clock_divided/clk_divided_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: controller/enable_load_IR_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (991)
--------------------------------------------------
 There are 991 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1000          inf        0.000                      0                 1000           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1000 Endpoints
Min Delay          1000 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divided/clk_divided_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.019ns  (logic 1.587ns (15.844%)  route 8.432ns (84.156%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=310, routed)         4.382     5.845    controller/reset_IBUF
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124     5.969 f  controller/counter[26]_i_2/O
                         net (fo=30, routed)          4.050    10.019    clock_divided/AR[0]
    SLICE_X52Y46         FDCE                                         f  clock_divided/clk_divided_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divided/counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.019ns  (logic 1.587ns (15.844%)  route 8.432ns (84.156%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=310, routed)         4.382     5.845    controller/reset_IBUF
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124     5.969 f  controller/counter[26]_i_2/O
                         net (fo=30, routed)          4.050    10.019    clock_divided/AR[0]
    SLICE_X52Y46         FDCE                                         f  clock_divided/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divided/counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.019ns  (logic 1.587ns (15.844%)  route 8.432ns (84.156%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=310, routed)         4.382     5.845    controller/reset_IBUF
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124     5.969 f  controller/counter[26]_i_2/O
                         net (fo=30, routed)          4.050    10.019    clock_divided/AR[0]
    SLICE_X52Y46         FDCE                                         f  clock_divided/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divided/counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.019ns  (logic 1.587ns (15.844%)  route 8.432ns (84.156%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=310, routed)         4.382     5.845    controller/reset_IBUF
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124     5.969 f  controller/counter[26]_i_2/O
                         net (fo=30, routed)          4.050    10.019    clock_divided/AR[0]
    SLICE_X52Y46         FDCE                                         f  clock_divided/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divided/counter_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.019ns  (logic 1.587ns (15.844%)  route 8.432ns (84.156%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=310, routed)         4.382     5.845    controller/reset_IBUF
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124     5.969 f  controller/counter[26]_i_2/O
                         net (fo=30, routed)          4.050    10.019    clock_divided/AR[0]
    SLICE_X52Y46         FDCE                                         f  clock_divided/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divided/counter_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.019ns  (logic 1.587ns (15.844%)  route 8.432ns (84.156%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=310, routed)         4.382     5.845    controller/reset_IBUF
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124     5.969 f  controller/counter[26]_i_2/O
                         net (fo=30, routed)          4.050    10.019    clock_divided/AR[0]
    SLICE_X52Y46         FDCE                                         f  clock_divided/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_gene/clk1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.916ns  (logic 1.587ns (16.009%)  route 8.328ns (83.991%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=310, routed)         4.382     5.845    controller/reset_IBUF
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124     5.969 f  controller/counter[26]_i_2/O
                         net (fo=30, routed)          3.947     9.916    clk_gene/AR[0]
    SLICE_X50Y46         FDCE                                         f  clk_gene/clk1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_gene/clk2_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.916ns  (logic 1.587ns (16.009%)  route 8.328ns (83.991%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=310, routed)         4.382     5.845    controller/reset_IBUF
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124     5.969 f  controller/counter[26]_i_2/O
                         net (fo=30, routed)          3.947     9.916    clk_gene/AR[0]
    SLICE_X50Y46         FDCE                                         f  clk_gene/clk2_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divided/counter_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.867ns  (logic 1.587ns (16.088%)  route 8.279ns (83.912%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=310, routed)         4.382     5.845    controller/reset_IBUF
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124     5.969 f  controller/counter[26]_i_2/O
                         net (fo=30, routed)          3.898     9.867    clock_divided/AR[0]
    SLICE_X50Y47         FDCE                                         f  clock_divided/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divided/counter_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.867ns  (logic 1.587ns (16.088%)  route 8.279ns (83.912%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=310, routed)         4.382     5.845    controller/reset_IBUF
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124     5.969 f  controller/counter[26]_i_2/O
                         net (fo=30, routed)          3.898     9.867    clock_divided/AR[0]
    SLICE_X50Y47         FDCE                                         f  clock_divided/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/enable_PC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC/pc_out_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.729%)  route 0.119ns (48.271%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE                         0.000     0.000 r  controller/enable_PC_reg/C
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  controller/enable_PC_reg/Q
                         net (fo=5, routed)           0.119     0.247    PC/E[0]
    SLICE_X110Y96        FDCE                                         r  PC/pc_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/enable_PC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC/pc_out_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.729%)  route 0.119ns (48.271%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE                         0.000     0.000 r  controller/enable_PC_reg/C
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  controller/enable_PC_reg/Q
                         net (fo=5, routed)           0.119     0.247    PC/E[0]
    SLICE_X110Y96        FDCE                                         r  PC/pc_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/enable_PC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC/pc_out_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.729%)  route 0.119ns (48.271%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE                         0.000     0.000 r  controller/enable_PC_reg/C
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  controller/enable_PC_reg/Q
                         net (fo=5, routed)           0.119     0.247    PC/E[0]
    SLICE_X110Y96        FDCE                                         r  PC/pc_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/enable_PC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC/pc_out_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.484%)  route 0.121ns (48.516%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE                         0.000     0.000 r  controller/enable_PC_reg/C
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  controller/enable_PC_reg/Q
                         net (fo=5, routed)           0.121     0.249    PC/E[0]
    SLICE_X110Y97        FDCE                                         r  PC/pc_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/enable_PC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC/pc_out_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.484%)  route 0.121ns (48.516%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE                         0.000     0.000 r  controller/enable_PC_reg/C
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  controller/enable_PC_reg/Q
                         net (fo=5, routed)           0.121     0.249    PC/E[0]
    SLICE_X110Y97        FDCE                                         r  PC/pc_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/Data_Out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Instruction_register/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.145%)  route 0.124ns (46.855%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDCE                         0.000     0.000 r  memory/Data_Out_reg[3]/C
    SLICE_X110Y98        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory/Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.124     0.265    Instruction_register/data_out_reg[7]_0[3]
    SLICE_X111Y96        FDCE                                         r  Instruction_register/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accumulator/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ALU/ALU_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.591%)  route 0.089ns (32.409%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDCE                         0.000     0.000 r  Accumulator/data_out_reg[4]/C
    SLICE_X110Y95        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Accumulator/data_out_reg[4]/Q
                         net (fo=5, routed)           0.089     0.230    Instruction_register/accumulator[4]
    SLICE_X111Y95        LUT5 (Prop_lut5_I2_O)        0.045     0.275 r  Instruction_register/ALU_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.275    ALU/D[4]
    SLICE_X111Y95        FDCE                                         r  ALU/ALU_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Accumulator/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.099%)  route 0.146ns (50.901%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDCE                         0.000     0.000 r  ALU/ALU_out_reg[1]/C
    SLICE_X111Y94        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ALU/ALU_out_reg[1]/Q
                         net (fo=1, routed)           0.146     0.287    Accumulator/data_out_reg[7]_0[1]
    SLICE_X110Y94        FDCE                                         r  Accumulator/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/Data_Out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Instruction_register/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.164ns (56.727%)  route 0.125ns (43.273%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y97        FDCE                         0.000     0.000 r  memory/Data_Out_reg[5]/C
    SLICE_X108Y97        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  memory/Data_Out_reg[5]/Q
                         net (fo=3, routed)           0.125     0.289    Instruction_register/data_out_reg[7]_0[5]
    SLICE_X111Y96        FDCE                                         r  Instruction_register/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Accumulator/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.646%)  route 0.155ns (52.354%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDCE                         0.000     0.000 r  ALU/ALU_out_reg[2]/C
    SLICE_X111Y94        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ALU/ALU_out_reg[2]/Q
                         net (fo=1, routed)           0.155     0.296    Accumulator/data_out_reg[7]_0[2]
    SLICE_X110Y94        FDCE                                         r  Accumulator/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------





