// Seed: 2417154021
module module_0 (
    output supply1 id_0,
    input tri1 id_1
);
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply0 id_3
    , id_8,
    input wire id_4,
    input uwire id_5,
    input wand id_6
);
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
module module_2;
  logic [1 : 1] id_1;
  ;
endmodule
module module_3 #(
    parameter id_1 = 32'd58,
    parameter id_3 = 32'd77,
    parameter id_4 = 32'd40
) (
    input  tri0  id_0,
    output tri   _id_1,
    input  tri0  id_2,
    input  uwire _id_3,
    input  tri   _id_4,
    input  wor   id_5,
    input  uwire id_6,
    input  wor   id_7,
    input  tri1  id_8
);
  logic [-1 : {  id_3  ,  -1  ,  id_1  ,  id_4  }] id_10 = id_3;
  module_2 modCall_1 ();
endmodule
