

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid'
================================================================
* Date:           Fri Dec 21 17:11:10 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  222001|  222001|  222001|  222001|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  222000|  222000|      9250|          -|          -|    24|    no    |
        | + Loop 1.1              |    9248|    9248|       578|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |     576|     576|        36|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      33|      33|        11|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |       9|       9|         3|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond5)
	2  / (exitcond5)
4 --> 
	5  / (!exitcond6)
	3  / (exitcond6)
5 --> 
	9  / (exitcond7)
	6  / (!exitcond7)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_10 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:327
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_4, %.loopexit.loopexit ]

ST_2: co_cast7 (8)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit:1  %co_cast7 = zext i5 %co to i32

ST_2: co_cast7_cast (9)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit:2  %co_cast7_cast = zext i5 %co to i8

ST_2: tmp_99 (10)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit:3  %tmp_99 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl4_cast (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.loopexit:4  %p_shl4_cast = zext i7 %tmp_99 to i8

ST_2: tmp_100 (12)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:333
.loopexit:5  %tmp_100 = sub i8 %p_shl4_cast, %co_cast7_cast

ST_2: tmp_120_cast (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.loopexit:6  %tmp_120_cast = sext i8 %tmp_100 to i9

ST_2: tmp_101 (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit:7  %tmp_101 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl2_cast (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit:8  %p_shl2_cast = zext i9 %tmp_101 to i10

ST_2: tmp_102 (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit:9  %tmp_102 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl3_cast1 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.loopexit:10  %p_shl3_cast1 = zext i6 %tmp_102 to i11

ST_2: p_shl3_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.loopexit:11  %p_shl3_cast = zext i6 %tmp_102 to i10

ST_2: tmp_103 (19)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:337
.loopexit:12  %tmp_103 = add i10 %p_shl3_cast, %p_shl2_cast

ST_2: tmp_104 (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit:13  %tmp_104 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: p_shl_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.loopexit:14  %p_shl_cast = zext i10 %tmp_104 to i11

ST_2: tmp_105 (22)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:333
.loopexit:15  %tmp_105 = add i11 %p_shl3_cast1, %p_shl_cast

ST_2: exitcond4 (23)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit:16  %exitcond4 = icmp eq i5 %co, -8

ST_2: empty (24)  [1/1] 0.00ns
.loopexit:17  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_4 (25)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit:18  %co_4 = add i5 %co, 1

ST_2: StgValue_30 (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit:19  br i1 %exitcond4, label %4, label %.preheader70.preheader

ST_2: bias_V_addr (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader70.preheader:0  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i32 0, i32 %co_cast7

ST_2: StgValue_32 (29)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:328
.preheader70.preheader:1  br label %.preheader70

ST_2: StgValue_33 (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:366
:0  ret void


 <State 3>: 4.67ns
ST_3: h (31)  [1/1] 0.00ns
.preheader70:0  %h = phi i5 [ %h_4, %3 ], [ 1, %.preheader70.preheader ]

ST_3: h_cast6_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader70:1  %h_cast6_cast = zext i5 %h to i10

ST_3: tmp_106 (33)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader70:2  %tmp_106 = add i10 %h_cast6_cast, %tmp_103

ST_3: p_shl5_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader70:3  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_106, i4 0)

ST_3: tmp_83 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader70:4  %tmp_83 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_106, i1 false)

ST_3: p_shl6_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader70:5  %p_shl6_cast = zext i11 %tmp_83 to i14

ST_3: tmp_107 (37)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader70:6  %tmp_107 = add i14 %p_shl5_cast, %p_shl6_cast

ST_3: exitcond5 (38)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:328
.preheader70:7  %exitcond5 = icmp eq i5 %h, -15

ST_3: empty_49 (39)  [1/1] 0.00ns
.preheader70:8  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_43 (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:328
.preheader70:9  br i1 %exitcond5, label %.loopexit.loopexit, label %.preheader69.preheader

ST_3: tmp (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader69.preheader:0  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h, i1 false)

ST_3: StgValue_45 (43)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:329
.preheader69.preheader:1  br label %.preheader69

ST_3: StgValue_46 (114)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (45)  [1/1] 0.00ns
.preheader69:0  %w = phi i5 [ %w_4, %2 ], [ 1, %.preheader69.preheader ]

ST_4: w_cast5_cast (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader69:1  %w_cast5_cast = zext i5 %w to i14

ST_4: tmp_108 (47)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader69:2  %tmp_108 = add i14 %tmp_107, %w_cast5_cast

ST_4: tmp_131_cast (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader69:3  %tmp_131_cast = zext i14 %tmp_108 to i32

ST_4: output_V_addr (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader69:4  %output_V_addr = getelementptr [7776 x i8]* %output_V, i32 0, i32 %tmp_131_cast

ST_4: exitcond6 (50)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:329
.preheader69:5  %exitcond6 = icmp eq i5 %w, -15

ST_4: empty_50 (51)  [1/1] 0.00ns
.preheader69:6  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_54 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:329
.preheader69:7  br i1 %exitcond6, label %3, label %.preheader68.preheader

ST_4: tmp_s (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader68.preheader:0  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %w, i1 false)

ST_4: StgValue_56 (55)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:331
.preheader68.preheader:1  br label %.preheader68

ST_4: h_4 (111)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:328
:0  %h_4 = add i5 %h, 1

ST_4: StgValue_58 (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:328
:1  br label %.preheader70


 <State 5>: 7.03ns
ST_5: p_s (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader68:0  %p_s = phi i8 [ 0, %.preheader68.preheader ], [ %p_09_1, %.preheader68.loopexit ]

ST_5: m (58)  [1/1] 0.00ns
.preheader68:1  %m = phi i2 [ 0, %.preheader68.preheader ], [ %m_4, %.preheader68.loopexit ]

ST_5: m_cast4_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader68:2  %m_cast4_cast = zext i2 %m to i9

ST_5: tmp_109 (60)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader68:3  %tmp_109 = add i9 %m_cast4_cast, %tmp_120_cast

ST_5: tmp_84 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node tmp_110)
.preheader68:4  %tmp_84 = shl i9 %tmp_109, 2

ST_5: tmp_110 (62)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:333 (out node of the LUT)
.preheader68:5  %tmp_110 = sub i9 %tmp_84, %tmp_109

ST_5: exitcond7 (63)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:331
.preheader68:6  %exitcond7 = icmp eq i2 %m, -1

ST_5: empty_51 (64)  [1/1] 0.00ns
.preheader68:7  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_4 (65)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:331
.preheader68:8  %m_4 = add i2 1, %m

ST_5: StgValue_68 (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:331
.preheader68:9  br i1 %exitcond7, label %2, label %.preheader.preheader

ST_5: tmp1 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node tmp_8)
.preheader.preheader:0  %tmp1 = xor i2 %m, -2

ST_5: tmp1_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node tmp_8)
.preheader.preheader:1  %tmp1_cast = sext i2 %tmp1 to i6

ST_5: tmp_8 (70)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:333 (out node of the LUT)
.preheader.preheader:2  %tmp_8 = add i6 %tmp1_cast, %tmp

ST_5: tmp_8_cast_cast (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader.preheader:3  %tmp_8_cast_cast = zext i6 %tmp_8 to i11

ST_5: tmp_111 (72)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader.preheader:4  %tmp_111 = add i11 %tmp_8_cast_cast, %tmp_105

ST_5: p_shl8_cast (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader.preheader:5  %p_shl8_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_111, i5 0)

ST_5: tmp_85 (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader.preheader:6  %tmp_85 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_111, i1 false)

ST_5: p_shl9_cast (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader.preheader:7  %p_shl9_cast = zext i12 %tmp_85 to i16

ST_5: tmp_112 (76)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader.preheader:8  %tmp_112 = add i16 %p_shl8_cast, %p_shl9_cast

ST_5: StgValue_78 (77)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:332
.preheader.preheader:9  br label %.preheader

ST_5: bias_V_load (105)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:336
:0  %bias_V_load = load i8* %bias_V_addr, align 1

ST_5: w_4 (108)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:329
:3  %w_4 = add i5 %w, 1


 <State 6>: 7.96ns
ST_6: p_09_1 (79)  [1/1] 0.00ns
.preheader:0  %p_09_1 = phi i8 [ %sum_V, %1 ], [ %p_s, %.preheader.preheader ]

ST_6: n (80)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_4, %1 ], [ 0, %.preheader.preheader ]

ST_6: n_cast3_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader:2  %n_cast3_cast = zext i2 %n to i9

ST_6: tmp_113 (82)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader:3  %tmp_113 = add i9 %tmp_110, %n_cast3_cast

ST_6: tmp_139_cast (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader:4  %tmp_139_cast = zext i9 %tmp_113 to i32

ST_6: weight_V_addr (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader:5  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i32 0, i32 %tmp_139_cast

ST_6: exitcond (85)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:332
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_6: empty_52 (86)  [1/1] 0.00ns
.preheader:7  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_4 (87)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:332
.preheader:8  %n_4 = add i2 %n, 1

ST_6: StgValue_90 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:332
.preheader:9  br i1 %exitcond, label %.preheader68.loopexit, label %1

ST_6: tmp2 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node tmp_3)
:0  %tmp2 = xor i2 %n, -2

ST_6: tmp2_cast (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node tmp_3)
:1  %tmp2_cast = sext i2 %tmp2 to i6

ST_6: tmp_3 (92)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:333 (out node of the LUT)
:2  %tmp_3 = add i6 %tmp_s, %tmp2_cast

ST_6: tmp_3_cast_cast (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
:3  %tmp_3_cast_cast = zext i6 %tmp_3 to i16

ST_6: tmp_114 (94)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:333
:4  %tmp_114 = add i16 %tmp_112, %tmp_3_cast_cast

ST_6: tmp_140_cast (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
:5  %tmp_140_cast = zext i16 %tmp_114 to i32

ST_6: conv1_output_p_V_add (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
:6  %conv1_output_p_V_add = getelementptr [27744 x i8]* @conv1_output_p_V, i32 0, i32 %tmp_140_cast

ST_6: weight_V_load (97)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:333
:7  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: conv1_output_p_V_loa (98)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:333
:8  %conv1_output_p_V_loa = load i8* %conv1_output_p_V_add, align 1

ST_6: StgValue_100 (103)  [1/1] 0.00ns
.preheader68.loopexit:0  br label %.preheader68


 <State 7>: 3.25ns
ST_7: weight_V_load (97)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:333
:7  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: conv1_output_p_V_loa (98)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:333
:8  %conv1_output_p_V_loa = load i8* %conv1_output_p_V_add, align 1


 <State 8>: 6.38ns
ST_8: tmp_4 (99)  [1/1] 3.36ns  loc: acceleartor_hls_padding/components.cpp:333
:9  %tmp_4 = mul i8 %weight_V_load, %conv1_output_p_V_loa

ST_8: sum_V (100)  [1/1] 3.02ns  loc: acceleartor_hls_padding/components.cpp:333
:10  %sum_V = add i8 %p_09_1, %tmp_4

ST_8: StgValue_105 (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:332
:11  br label %.preheader


 <State 9>: 7.89ns
ST_9: bias_V_load (105)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:336
:0  %bias_V_load = load i8* %bias_V_addr, align 1

ST_9: result_V (106)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:336
:1  %result_V = add i8 %bias_V_load, %p_s

ST_9: StgValue_108 (107)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:337
:2  store i8 %result_V, i8* %output_V_addr, align 1

ST_9: StgValue_109 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:329
:4  br label %.preheader69



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_output_p_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10          (br               ) [ 0111111111]
co                   (phi              ) [ 0010000000]
co_cast7             (zext             ) [ 0000000000]
co_cast7_cast        (zext             ) [ 0000000000]
tmp_99               (bitconcatenate   ) [ 0000000000]
p_shl4_cast          (zext             ) [ 0000000000]
tmp_100              (sub              ) [ 0000000000]
tmp_120_cast         (sext             ) [ 0001111111]
tmp_101              (bitconcatenate   ) [ 0000000000]
p_shl2_cast          (zext             ) [ 0000000000]
tmp_102              (bitconcatenate   ) [ 0000000000]
p_shl3_cast1         (zext             ) [ 0000000000]
p_shl3_cast          (zext             ) [ 0000000000]
tmp_103              (add              ) [ 0001111111]
tmp_104              (bitconcatenate   ) [ 0000000000]
p_shl_cast           (zext             ) [ 0000000000]
tmp_105              (add              ) [ 0001111111]
exitcond4            (icmp             ) [ 0011111111]
empty                (speclooptripcount) [ 0000000000]
co_4                 (add              ) [ 0111111111]
StgValue_30          (br               ) [ 0000000000]
bias_V_addr          (getelementptr    ) [ 0001111111]
StgValue_32          (br               ) [ 0011111111]
StgValue_33          (ret              ) [ 0000000000]
h                    (phi              ) [ 0001111111]
h_cast6_cast         (zext             ) [ 0000000000]
tmp_106              (add              ) [ 0000000000]
p_shl5_cast          (bitconcatenate   ) [ 0000000000]
tmp_83               (bitconcatenate   ) [ 0000000000]
p_shl6_cast          (zext             ) [ 0000000000]
tmp_107              (add              ) [ 0000111111]
exitcond5            (icmp             ) [ 0011111111]
empty_49             (speclooptripcount) [ 0000000000]
StgValue_43          (br               ) [ 0000000000]
tmp                  (bitconcatenate   ) [ 0000111111]
StgValue_45          (br               ) [ 0011111111]
StgValue_46          (br               ) [ 0111111111]
w                    (phi              ) [ 0000111110]
w_cast5_cast         (zext             ) [ 0000000000]
tmp_108              (add              ) [ 0000000000]
tmp_131_cast         (zext             ) [ 0000000000]
output_V_addr        (getelementptr    ) [ 0000011111]
exitcond6            (icmp             ) [ 0011111111]
empty_50             (speclooptripcount) [ 0000000000]
StgValue_54          (br               ) [ 0000000000]
tmp_s                (bitconcatenate   ) [ 0000011110]
StgValue_56          (br               ) [ 0011111111]
h_4                  (add              ) [ 0011111111]
StgValue_58          (br               ) [ 0011111111]
p_s                  (phi              ) [ 0000011111]
m                    (phi              ) [ 0000010000]
m_cast4_cast         (zext             ) [ 0000000000]
tmp_109              (add              ) [ 0000000000]
tmp_84               (shl              ) [ 0000000000]
tmp_110              (sub              ) [ 0000001110]
exitcond7            (icmp             ) [ 0011111111]
empty_51             (speclooptripcount) [ 0000000000]
m_4                  (add              ) [ 0011111111]
StgValue_68          (br               ) [ 0000000000]
tmp1                 (xor              ) [ 0000000000]
tmp1_cast            (sext             ) [ 0000000000]
tmp_8                (add              ) [ 0000000000]
tmp_8_cast_cast      (zext             ) [ 0000000000]
tmp_111              (add              ) [ 0000000000]
p_shl8_cast          (bitconcatenate   ) [ 0000000000]
tmp_85               (bitconcatenate   ) [ 0000000000]
p_shl9_cast          (zext             ) [ 0000000000]
tmp_112              (add              ) [ 0000001110]
StgValue_78          (br               ) [ 0011111111]
w_4                  (add              ) [ 0011100001]
p_09_1               (phi              ) [ 0011111111]
n                    (phi              ) [ 0000001000]
n_cast3_cast         (zext             ) [ 0000000000]
tmp_113              (add              ) [ 0000000000]
tmp_139_cast         (zext             ) [ 0000000000]
weight_V_addr        (getelementptr    ) [ 0000000100]
exitcond             (icmp             ) [ 0011111111]
empty_52             (speclooptripcount) [ 0000000000]
n_4                  (add              ) [ 0011111111]
StgValue_90          (br               ) [ 0000000000]
tmp2                 (xor              ) [ 0000000000]
tmp2_cast            (sext             ) [ 0000000000]
tmp_3                (add              ) [ 0000000000]
tmp_3_cast_cast      (zext             ) [ 0000000000]
tmp_114              (add              ) [ 0000000000]
tmp_140_cast         (zext             ) [ 0000000000]
conv1_output_p_V_add (getelementptr    ) [ 0000000100]
StgValue_100         (br               ) [ 0011111111]
weight_V_load        (load             ) [ 0000000010]
conv1_output_p_V_loa (load             ) [ 0000000010]
tmp_4                (mul              ) [ 0000000000]
sum_V                (add              ) [ 0011111111]
StgValue_105         (br               ) [ 0011111111]
bias_V_load          (load             ) [ 0000000000]
result_V             (add              ) [ 0000000000]
StgValue_108         (store            ) [ 0000000000]
StgValue_109         (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_output_p_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_p_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="bias_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="5" slack="0"/>
<pin id="62" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="output_V_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="14" slack="0"/>
<pin id="69" dir="1" index="3" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="3"/>
<pin id="74" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_V_load/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="weight_V_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="9" slack="0"/>
<pin id="80" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/6 "/>
</bind>
</comp>

<comp id="83" class="1004" name="conv1_output_p_V_add_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="16" slack="0"/>
<pin id="87" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_p_V_add/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="93" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/6 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="15" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="98" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_p_V_loa/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="StgValue_108_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="13" slack="2"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_108/9 "/>
</bind>
</comp>

<comp id="104" class="1005" name="co_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="1"/>
<pin id="106" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="co_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="h_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="1"/>
<pin id="117" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="h_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="127" class="1005" name="w_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="1"/>
<pin id="129" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="w_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="139" class="1005" name="p_s_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="1"/>
<pin id="141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_s_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="8" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/5 "/>
</bind>
</comp>

<comp id="151" class="1005" name="m_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="1"/>
<pin id="153" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="m_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="2" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="162" class="1005" name="p_09_1_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="1"/>
<pin id="164" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_09_1 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_09_1_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="8" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_09_1/6 "/>
</bind>
</comp>

<comp id="174" class="1005" name="n_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="1"/>
<pin id="176" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="n_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="co_cast7_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast7/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="co_cast7_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast7_cast/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_99_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="5" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_99/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_shl4_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_100_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="5" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_100/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_120_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_120_cast/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_101_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="0"/>
<pin id="218" dir="0" index="1" bw="5" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_101/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_shl2_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="9" slack="0"/>
<pin id="226" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_102_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="0" index="1" bw="5" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_102/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_shl3_cast1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_shl3_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_103_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="0" index="1" bw="9" slack="0"/>
<pin id="247" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_103/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_104_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_104/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_shl_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="0"/>
<pin id="260" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_105_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="10" slack="0"/>
<pin id="265" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_105/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="exitcond4_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="co_4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_4/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="h_cast6_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast6_cast/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_106_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="0" index="1" bw="10" slack="1"/>
<pin id="287" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_106/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_shl5_cast_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="14" slack="0"/>
<pin id="291" dir="0" index="1" bw="10" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_83_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="0"/>
<pin id="299" dir="0" index="1" bw="10" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_83/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_shl6_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="0"/>
<pin id="307" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_107_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="14" slack="0"/>
<pin id="311" dir="0" index="1" bw="11" slack="0"/>
<pin id="312" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_107/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="exitcond5_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="0" index="1" bw="5" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="w_cast5_cast_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast5_cast/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_108_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="14" slack="1"/>
<pin id="335" dir="0" index="1" bw="5" slack="0"/>
<pin id="336" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_108/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_131_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="14" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_131_cast/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="exitcond6_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="5" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_s_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="h_4_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="1"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_4/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="m_cast4_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast4_cast/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_109_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="3"/>
<pin id="370" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_109/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_84_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="0"/>
<pin id="374" dir="0" index="1" bw="3" slack="0"/>
<pin id="375" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_84/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_110_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="0"/>
<pin id="380" dir="0" index="1" bw="9" slack="0"/>
<pin id="381" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_110/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="exitcond7_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="m_4_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="2" slack="0"/>
<pin id="393" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_4/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="0" index="1" bw="2" slack="0"/>
<pin id="399" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp1_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_8_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="0" index="1" bw="6" slack="2"/>
<pin id="409" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_8_cast_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="0"/>
<pin id="413" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast_cast/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_111_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="0" index="1" bw="11" slack="3"/>
<pin id="418" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_111/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_shl8_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="11" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_85_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="0" index="1" bw="11" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_85/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_shl9_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="12" slack="0"/>
<pin id="438" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_112_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="0"/>
<pin id="442" dir="0" index="1" bw="12" slack="0"/>
<pin id="443" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="w_4_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="1"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_4/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="n_cast3_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast3_cast/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_113_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="1"/>
<pin id="458" dir="0" index="1" bw="2" slack="0"/>
<pin id="459" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_113/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_139_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="9" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_139_cast/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="exitcond_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="n_4_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_4/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp2_cast_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="6" slack="2"/>
<pin id="490" dir="0" index="1" bw="2" slack="0"/>
<pin id="491" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_3_cast_cast_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="0"/>
<pin id="495" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast_cast/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_114_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="0" index="1" bw="6" slack="0"/>
<pin id="500" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_114/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_140_cast_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_140_cast/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="result_V_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="1"/>
<pin id="510" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/9 "/>
</bind>
</comp>

<comp id="514" class="1007" name="grp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="1"/>
<pin id="516" dir="0" index="1" bw="8" slack="1"/>
<pin id="517" dir="0" index="2" bw="8" slack="2"/>
<pin id="518" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_4/8 sum_V/8 "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_120_cast_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="9" slack="3"/>
<pin id="522" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_120_cast "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_103_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="10" slack="1"/>
<pin id="527" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp_105_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="11" slack="3"/>
<pin id="532" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_105 "/>
</bind>
</comp>

<comp id="538" class="1005" name="co_4_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="0"/>
<pin id="540" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_4 "/>
</bind>
</comp>

<comp id="543" class="1005" name="bias_V_addr_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="3"/>
<pin id="545" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_107_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="14" slack="1"/>
<pin id="550" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="556" class="1005" name="tmp_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="6" slack="2"/>
<pin id="558" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="561" class="1005" name="output_V_addr_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="13" slack="2"/>
<pin id="563" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="569" class="1005" name="tmp_s_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="2"/>
<pin id="571" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="574" class="1005" name="h_4_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="1"/>
<pin id="576" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_4 "/>
</bind>
</comp>

<comp id="579" class="1005" name="tmp_110_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="1"/>
<pin id="581" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_110 "/>
</bind>
</comp>

<comp id="587" class="1005" name="m_4_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="2" slack="0"/>
<pin id="589" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_112_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="1"/>
<pin id="594" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112 "/>
</bind>
</comp>

<comp id="597" class="1005" name="w_4_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="1"/>
<pin id="599" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_4 "/>
</bind>
</comp>

<comp id="602" class="1005" name="weight_V_addr_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="1"/>
<pin id="604" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="610" class="1005" name="n_4_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="2" slack="0"/>
<pin id="612" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_4 "/>
</bind>
</comp>

<comp id="615" class="1005" name="conv1_output_p_V_add_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="15" slack="1"/>
<pin id="617" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_V_add "/>
</bind>
</comp>

<comp id="620" class="1005" name="weight_V_load_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="1"/>
<pin id="622" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="625" class="1005" name="conv1_output_p_V_loa_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="1"/>
<pin id="627" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_V_loa "/>
</bind>
</comp>

<comp id="630" class="1005" name="sum_V_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="1"/>
<pin id="632" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="32" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="76" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="83" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="126"><net_src comp="119" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="162" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="172"><net_src comp="139" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="108" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="193"><net_src comp="108" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="108" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="190" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="108" pin="4"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="108" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="228" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="224" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="22" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="108" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="8" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="236" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="108" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="108" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="119" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="34" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="284" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="16" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="284" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="20" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="289" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="119" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="18" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="119" pin="4"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="20" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="131" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="347"><net_src comp="131" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="18" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="131" pin="4"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="20" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="115" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="30" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="155" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="367" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="155" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="46" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="50" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="155" pin="4"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="155" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="52" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="54" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="415" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="8" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="433"><net_src comp="56" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="415" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="20" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="420" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="127" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="30" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="178" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="456" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="470"><net_src comp="178" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="46" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="178" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="50" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="178" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="52" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="511"><net_src comp="72" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="139" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="513"><net_src comp="507" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="519"><net_src comp="162" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="212" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="528"><net_src comp="244" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="533"><net_src comp="262" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="541"><net_src comp="274" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="546"><net_src comp="58" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="551"><net_src comp="309" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="559"><net_src comp="321" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="564"><net_src comp="65" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="572"><net_src comp="349" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="577"><net_src comp="357" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="582"><net_src comp="378" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="590"><net_src comp="390" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="595"><net_src comp="440" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="600"><net_src comp="446" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="605"><net_src comp="76" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="613"><net_src comp="472" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="618"><net_src comp="83" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="623"><net_src comp="90" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="628"><net_src comp="95" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="633"><net_src comp="514" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="166" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {9 }
 - Input state : 
	Port: subconv_3x3_32_strid : weight_V | {6 7 }
	Port: subconv_3x3_32_strid : bias_V | {5 9 }
	Port: subconv_3x3_32_strid : conv1_output_p_V | {6 7 }
  - Chain level:
	State 1
	State 2
		co_cast7 : 1
		co_cast7_cast : 1
		tmp_99 : 1
		p_shl4_cast : 2
		tmp_100 : 3
		tmp_120_cast : 4
		tmp_101 : 1
		p_shl2_cast : 2
		tmp_102 : 1
		p_shl3_cast1 : 2
		p_shl3_cast : 2
		tmp_103 : 3
		tmp_104 : 1
		p_shl_cast : 2
		tmp_105 : 3
		exitcond4 : 1
		co_4 : 1
		StgValue_30 : 2
		bias_V_addr : 2
	State 3
		h_cast6_cast : 1
		tmp_106 : 2
		p_shl5_cast : 3
		tmp_83 : 3
		p_shl6_cast : 4
		tmp_107 : 5
		exitcond5 : 1
		StgValue_43 : 2
		tmp : 1
	State 4
		w_cast5_cast : 1
		tmp_108 : 2
		tmp_131_cast : 3
		output_V_addr : 4
		exitcond6 : 1
		StgValue_54 : 2
		tmp_s : 1
	State 5
		m_cast4_cast : 1
		tmp_109 : 2
		tmp_84 : 3
		tmp_110 : 3
		exitcond7 : 1
		m_4 : 1
		StgValue_68 : 2
		tmp1 : 1
		tmp1_cast : 1
		tmp_8 : 2
		tmp_8_cast_cast : 3
		tmp_111 : 4
		p_shl8_cast : 5
		tmp_85 : 5
		p_shl9_cast : 6
		tmp_112 : 7
	State 6
		n_cast3_cast : 1
		tmp_113 : 2
		tmp_139_cast : 3
		weight_V_addr : 4
		exitcond : 1
		n_4 : 1
		StgValue_90 : 2
		tmp2 : 1
		tmp2_cast : 1
		tmp_3 : 2
		tmp_3_cast_cast : 3
		tmp_114 : 4
		tmp_140_cast : 5
		conv1_output_p_V_add : 6
		weight_V_load : 5
		conv1_output_p_V_loa : 7
	State 7
	State 8
		sum_V : 1
	State 9
		result_V : 1
		StgValue_108 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     tmp_103_fu_244     |    0    |    32   |    14   |
|          |     tmp_105_fu_262     |    0    |    35   |    15   |
|          |       co_4_fu_274      |    0    |    20   |    10   |
|          |     tmp_106_fu_284     |    0    |    35   |    15   |
|          |     tmp_107_fu_309     |    0    |    47   |    19   |
|          |     tmp_108_fu_333     |    0    |    47   |    19   |
|          |       h_4_fu_357       |    0    |    20   |    10   |
|          |     tmp_109_fu_367     |    0    |    29   |    13   |
|    add   |       m_4_fu_390       |    0    |    11   |    8    |
|          |      tmp_8_fu_406      |    0    |    23   |    11   |
|          |     tmp_111_fu_415     |    0    |    38   |    16   |
|          |     tmp_112_fu_440     |    0    |    53   |    21   |
|          |       w_4_fu_446       |    0    |    20   |    10   |
|          |     tmp_113_fu_456     |    0    |    32   |    14   |
|          |       n_4_fu_472       |    0    |    11   |    8    |
|          |      tmp_3_fu_488      |    0    |    23   |    11   |
|          |     tmp_114_fu_497     |    0    |    53   |    21   |
|          |     result_V_fu_507    |    0    |    29   |    13   |
|----------|------------------------|---------|---------|---------|
|    sub   |     tmp_100_fu_206     |    0    |    26   |    12   |
|          |     tmp_110_fu_378     |    0    |    32   |    14   |
|----------|------------------------|---------|---------|---------|
|          |    exitcond4_fu_268    |    0    |    0    |    2    |
|          |    exitcond5_fu_315    |    0    |    0    |    2    |
|   icmp   |    exitcond6_fu_343    |    0    |    0    |    2    |
|          |    exitcond7_fu_384    |    0    |    0    |    1    |
|          |     exitcond_fu_466    |    0    |    0    |    1    |
|----------|------------------------|---------|---------|---------|
|    xor   |       tmp1_fu_396      |    0    |    0    |    2    |
|          |       tmp2_fu_478      |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_514       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     co_cast7_fu_185    |    0    |    0    |    0    |
|          |  co_cast7_cast_fu_190  |    0    |    0    |    0    |
|          |   p_shl4_cast_fu_202   |    0    |    0    |    0    |
|          |   p_shl2_cast_fu_224   |    0    |    0    |    0    |
|          |   p_shl3_cast1_fu_236  |    0    |    0    |    0    |
|          |   p_shl3_cast_fu_240   |    0    |    0    |    0    |
|          |    p_shl_cast_fu_258   |    0    |    0    |    0    |
|          |   h_cast6_cast_fu_280  |    0    |    0    |    0    |
|   zext   |   p_shl6_cast_fu_305   |    0    |    0    |    0    |
|          |   w_cast5_cast_fu_329  |    0    |    0    |    0    |
|          |   tmp_131_cast_fu_338  |    0    |    0    |    0    |
|          |   m_cast4_cast_fu_363  |    0    |    0    |    0    |
|          | tmp_8_cast_cast_fu_411 |    0    |    0    |    0    |
|          |   p_shl9_cast_fu_436   |    0    |    0    |    0    |
|          |   n_cast3_cast_fu_452  |    0    |    0    |    0    |
|          |   tmp_139_cast_fu_461  |    0    |    0    |    0    |
|          | tmp_3_cast_cast_fu_493 |    0    |    0    |    0    |
|          |   tmp_140_cast_fu_502  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_99_fu_194     |    0    |    0    |    0    |
|          |     tmp_101_fu_216     |    0    |    0    |    0    |
|          |     tmp_102_fu_228     |    0    |    0    |    0    |
|          |     tmp_104_fu_250     |    0    |    0    |    0    |
|bitconcatenate|   p_shl5_cast_fu_289   |    0    |    0    |    0    |
|          |      tmp_83_fu_297     |    0    |    0    |    0    |
|          |       tmp_fu_321       |    0    |    0    |    0    |
|          |      tmp_s_fu_349      |    0    |    0    |    0    |
|          |   p_shl8_cast_fu_420   |    0    |    0    |    0    |
|          |      tmp_85_fu_428     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   tmp_120_cast_fu_212  |    0    |    0    |    0    |
|   sext   |    tmp1_cast_fu_402    |    0    |    0    |    0    |
|          |    tmp2_cast_fu_484    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    shl   |      tmp_84_fu_372     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |   616   |   286   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     bias_V_addr_reg_543    |    5   |
|        co_4_reg_538        |    5   |
|         co_reg_104         |    5   |
|conv1_output_p_V_add_reg_615|   15   |
|conv1_output_p_V_loa_reg_625|    8   |
|         h_4_reg_574        |    5   |
|          h_reg_115         |    5   |
|         m_4_reg_587        |    2   |
|          m_reg_151         |    2   |
|         n_4_reg_610        |    2   |
|          n_reg_174         |    2   |
|    output_V_addr_reg_561   |   13   |
|       p_09_1_reg_162       |    8   |
|         p_s_reg_139        |    8   |
|        sum_V_reg_630       |    8   |
|       tmp_103_reg_525      |   10   |
|       tmp_105_reg_530      |   11   |
|       tmp_107_reg_548      |   14   |
|       tmp_110_reg_579      |    9   |
|       tmp_112_reg_592      |   16   |
|    tmp_120_cast_reg_520    |    9   |
|         tmp_reg_556        |    6   |
|        tmp_s_reg_569       |    6   |
|         w_4_reg_597        |    5   |
|          w_reg_127         |    5   |
|    weight_V_addr_reg_602   |    8   |
|    weight_V_load_reg_620   |    8   |
+----------------------------+--------+
|            Total           |   200  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_90 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_95 |  p0  |   2  |  15  |   30   ||    9    |
|     h_reg_115    |  p0  |   2  |   5  |   10   ||    9    |
|     w_reg_127    |  p0  |   2  |   5  |   10   ||    9    |
|    p_s_reg_139   |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   82   ||   7.94  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   616  |   286  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   200  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   816  |   331  |
+-----------+--------+--------+--------+--------+
