{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 8 -x 3140 -y 1080 -defaultsOSRD
preplace port gpio_rtl_0_MULTI -pg 1 -lvl 8 -x 3140 -y 80 -defaultsOSRD
preplace port spi_rtl_0_CONFIG -pg 1 -lvl 8 -x 3140 -y 570 -defaultsOSRD
preplace port uart_rtl_0_FTDI -pg 1 -lvl 8 -x 3140 -y 420 -defaultsOSRD
preplace port iic_rtl_0_PLL -pg 1 -lvl 8 -x 3140 -y 260 -defaultsOSRD
preplace port spi_rtl_1_TRX -pg 1 -lvl 8 -x 3140 -y 740 -defaultsOSRD
preplace port pll_clk_p -pg 1 -lvl 0 -x -10 -y 1300 -defaultsOSRD
preplace port pll_clk_n -pg 1 -lvl 0 -x -10 -y 1320 -defaultsOSRD
preplace port init_calib_complete -pg 1 -lvl 8 -x 3140 -y 1240 -defaultsOSRD
preplace port sys_rst -pg 1 -lvl 0 -x -10 -y 1340 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -10 -y 1200 -defaultsOSRD
preplace port ufb_trx_rxclk_p -pg 1 -lvl 0 -x -10 -y 1580 -defaultsOSRD
preplace port ufb_trx_rxclk_n -pg 1 -lvl 0 -x -10 -y 1560 -defaultsOSRD
preplace port ufb_trx_txclk_p -pg 1 -lvl 8 -x 3140 -y 1830 -defaultsOSRD
preplace port ufb_trx_txclk_n -pg 1 -lvl 8 -x 3140 -y 1810 -defaultsOSRD
preplace port ufb_fpga_ft_12mhz -pg 1 -lvl 8 -x 3140 -y 1320 -defaultsOSRD
preplace port pwm0_lcd_bl -pg 1 -lvl 8 -x 3140 -y 940 -defaultsOSRD
preplace port mb_axi_clk_100mhz -pg 1 -lvl 8 -x 3140 -y 1120 -defaultsOSRD
preplace portBus ufb_trx_txd_n -pg 1 -lvl 8 -x 3140 -y 1870 -defaultsOSRD
preplace portBus ufb_trx_txd_p -pg 1 -lvl 8 -x 3140 -y 1850 -defaultsOSRD
preplace portBus ufb_trx_rxd09_p -pg 1 -lvl 0 -x -10 -y 1910 -defaultsOSRD
preplace portBus ufb_trx_rxd09_n -pg 1 -lvl 0 -x -10 -y 1930 -defaultsOSRD
preplace portBus ufb_fpga_ft_reset -pg 1 -lvl 8 -x 3140 -y 1480 -defaultsOSRD
preplace portBus TRX_int -pg 1 -lvl 0 -x -10 -y 1050 -defaultsOSRD
preplace inst mb_0_local_memory -pg 1 -lvl 4 -x 1580 -y 950 -defaultsOSRD
preplace inst mb_0_reset -pg 1 -lvl 1 -x 230 -y 1200 -defaultsOSRD
preplace inst axi_gpio_0_MULTI -pg 1 -lvl 5 -x 2040 -y 80 -defaultsOSRD
preplace inst axi_quad_spi_0_CONFIG -pg 1 -lvl 5 -x 2040 -y 590 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 5 -x 2040 -y 930 -defaultsOSRD
preplace inst axi_uart16550_0_FTDI -pg 1 -lvl 5 -x 2040 -y 430 -defaultsOSRD
preplace inst clk_32mhz_locked_inv_sr_ioReset -pg 1 -lvl 5 -x 2040 -y 1800 -defaultsOSRD
preplace inst clk_32mhz_locked_inv_sr_clkReset -pg 1 -lvl 6 -x 2470 -y 1760 -defaultsOSRD
preplace inst clk_32mhz_locked_inv -pg 1 -lvl 4 -x 1580 -y 1640 -defaultsOSRD
preplace inst clk_32mhz_lvds -pg 1 -lvl 3 -x 1090 -y 1570 -defaultsOSRD
preplace inst clk_wiz_ftdi_12mhz -pg 1 -lvl 6 -x 2470 -y 1330 -defaultsOSRD
preplace inst CDC_LVDS_in -pg 1 -lvl 7 -x 2920 -y 1640 -defaultsOSRD
preplace inst CDC_LVDS_out -pg 1 -lvl 6 -x 2470 -y 1560 -defaultsOSRD
preplace inst mb_0_mdm -pg 1 -lvl 2 -x 650 -y 890 -defaultsOSRD
preplace inst mb_0 -pg 1 -lvl 3 -x 1090 -y 880 -defaultsOSRD
preplace inst mb_0_axi_intc -pg 1 -lvl 2 -x 650 -y 1190 -defaultsOSRD
preplace inst mb_0_axi_periph -pg 1 -lvl 4 -x 1580 -y 450 -defaultsOSRD
preplace inst mb_0_intc_concat -pg 1 -lvl 1 -x 230 -y 990 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 5 -x 2040 -y 1160 -defaultsOSRD
preplace inst LVDS_out -pg 1 -lvl 7 -x 2920 -y 1830 -defaultsOSRD
preplace inst LVDS_in -pg 1 -lvl 6 -x 2470 -y 1960 -defaultsOSRD
preplace inst xlconstant_val0 -pg 1 -lvl 5 -x 2040 -y 2010 -defaultsOSRD
preplace inst xlconstant_val1 -pg 1 -lvl 5 -x 2040 -y 1660 -defaultsOSRD
preplace inst xlconstant_val0000 -pg 1 -lvl 5 -x 2040 -y 1560 -defaultsOSRD
preplace inst ftdi_locked_inv -pg 1 -lvl 7 -x 2920 -y 1480 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 5 -x 2040 -y 1410 -defaultsOSRD
preplace inst axi_iic_0_PLL -pg 1 -lvl 5 -x 2040 -y 280 -defaultsOSRD
preplace inst axi_quad_spi_1_TRX -pg 1 -lvl 5 -x 2040 -y 750 -defaultsOSRD
preplace netloc microblaze_0_intr 1 1 1 450 990n
preplace netloc microblaze_0_Clk 1 0 8 50 1300 440 780 820 770 1400 60 1760 1720 2250 1120 2700 1120 N
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 1 2 430 1010 850
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 1 5 410 1070 820 1070 1430 1170 1730J 1320 NJ
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 1 4 420 1000 NJ 1000 1420 840 1810
preplace netloc mdm_1_debug_sys_rst 1 0 3 60 1330 NJ 1330 800
preplace netloc ARESETN_1 1 1 3 400 760 NJ 760 1360
preplace netloc mig_7series_0_mmcm_locked 1 0 6 40 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 2200
preplace netloc mig_7series_0_ui_clk_sync_rst 1 0 6 30 1880 NJ 1880 840J 1890 NJ 1890 NJ 1890 2210
preplace netloc mig_7series_0_ui_addn_clk_0 1 4 2 1840 1300 2190
preplace netloc mig_7series_0_init_calib_complete 1 5 3 NJ 1240 NJ 1240 NJ
preplace netloc pll_clk_p_1 1 0 5 10J 1310 470J 1060 NJ 1060 NJ 1060 1730J
preplace netloc pll_clk_n_1 1 0 5 NJ 1320 460J 1050 NJ 1050 NJ 1050 1740J
preplace netloc sys_rst_0_1 1 0 5 NJ 1340 480J 1080 NJ 1080 1370J 1180 NJ
preplace netloc aux_reset_in_0_1 1 0 1 NJ 1200
preplace netloc ufb_trx_rxclk_p_1 1 0 3 NJ 1580 NJ 1580 NJ
preplace netloc ufb_trx_rxclk_n_1 1 0 3 NJ 1560 NJ 1560 NJ
preplace netloc selectio_wiz_lvds_out_clk_to_pins_p 1 7 1 NJ 1830
preplace netloc selectio_wiz_lvds_out_clk_to_pins_n 1 7 1 NJ 1810
preplace netloc selectio_wiz_lvds_out_data_out_to_pins_p 1 7 1 NJ 1850
preplace netloc selectio_wiz_lvds_out_data_out_to_pins_n 1 7 1 NJ 1870
preplace netloc ufb_trx_rxd09_p_1 1 0 6 NJ 1910 NJ 1910 NJ 1910 NJ 1910 NJ 1910 NJ
preplace netloc ufb_trx_rxd09_n_1 1 0 6 10J 1890 NJ 1890 810J 1930 NJ 1930 NJ 1930 NJ
preplace netloc xlconstant_val0_dout 1 5 1 NJ 2010
preplace netloc clk_wiz_0_clk_32_lvds_out 1 3 4 1400 1560 1750J 1940 2270 1680 2710
preplace netloc xlconstant_val1_dout 1 5 2 2260 1670 NJ
preplace netloc dist_mem_gen_lvds_out_qdpo 1 6 1 2670 1560n
preplace netloc xlconstant_val000_dout 1 5 2 2270 1450 2690
preplace netloc c_counter_binary_0_THRESH0 1 5 2 2240 1850 2650J
preplace netloc clk_wiz_0_32mhz_locked 1 3 1 1340 1590n
preplace netloc clk_32mhz_locked_inv_S 1 4 2 1730 1880 2260
preplace netloc clk_32mhz_LVDS_clk_div_8_lvds 1 3 4 NJ 1570 1740 1920 2280 1840 2700J
preplace netloc clk_32mhz_locked_inv_sr_clkReset_Q 1 6 1 2660 1760n
preplace netloc axi_timer_0_pwm0 1 5 3 NJ 940 NJ 940 NJ
preplace netloc axi_timer_0_interrupt 1 0 6 40 20 NJ 20 NJ 20 NJ 20 1830J 170 2220
preplace netloc axi_uart16550_0_ip2intc_irpt 1 0 6 50 30 NJ 30 NJ 30 NJ 30 1820J 180 2180
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 0 6 20 10 NJ 10 NJ 10 NJ 10 1840J 160 2230
preplace netloc clk_wiz_ftdi_12mhz_clk_12mhz 1 6 2 NJ 1320 NJ
preplace netloc mig_7series_0_ui_addn_clk_1 1 4 2 1830 1310 2180
preplace netloc clk_wiz_ftdi_12mhz_locked 1 6 1 2710 1340n
preplace netloc clk_32mhz_locked_inv1_S 1 7 1 NJ 1480
preplace netloc mb_0_mdm_Interrupt 1 0 3 60 770 NJ 770 800
preplace netloc axi_gpio_1_gpio_io_o 1 5 1 2280 1400n
preplace netloc LVDS_in_data_in_to_device 1 6 1 2680 1610n
preplace netloc sync_LVDS_in_qdpo 1 5 3 2240J 1410 NJ 1410 3110
preplace netloc axi_iic_0_iic2intc_irpt 1 0 6 10 0 NJ 0 NJ 0 NJ 0 NJ 0 2210
preplace netloc mig_7series_0_ui_addn_clk_3 1 4 2 1840 200 2200
preplace netloc axi_quad_spi_1_ip2intc_irpt 1 0 6 20 1480 NJ 1480 NJ 1480 NJ 1480 1730J 1500 2230
preplace netloc In6_0_1 1 0 1 N 1050
preplace netloc microblaze_0_intc_axi 1 1 4 490 50 NJ 50 NJ 50 1730
preplace netloc mb_0_axi_periph_M07_AXI 1 1 4 480 40 NJ 40 NJ 40 1750
preplace netloc microblaze_0_M_AXI_DC 1 3 1 1350 160n
preplace netloc axi_quad_spi_1_SPI_0 1 5 3 NJ 740 NJ 740 NJ
preplace netloc microblaze_0_ilmb_1 1 3 1 1380 860n
preplace netloc microblaze_0_axi_periph_M02_AXI 1 4 1 N 400
preplace netloc microblaze_0_axi_periph_M03_AXI 1 4 1 1770 60n
preplace netloc microblaze_0_axi_periph_M05_AXI 1 4 1 1790 460n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 4 1 1800 380n
preplace netloc microblaze_0_debug 1 2 1 810 870n
preplace netloc microblaze_0_axi_periph_M04_AXI 1 4 1 1770 440n
preplace netloc axi_uart16550_0_UART 1 5 3 NJ 420 NJ 420 NJ
preplace netloc microblaze_0_lmb 1 2 2 830J 780 1390
preplace netloc microblaze_0_M_AXI_IC 1 3 1 1370 180n
preplace netloc axi_quad_spi_0_SPI_0 1 5 3 NJ 570 NJ 570 NJ
preplace netloc axi_iic_0_IIC 1 5 3 NJ 260 NJ 260 NJ
preplace netloc microblaze_0_axi_dp 1 3 1 1340 120n
preplace netloc axi_gpio_0_GPIO 1 5 3 NJ 80 NJ 80 NJ
preplace netloc mb_0_axi_periph_M09_AXI 1 4 1 1780 540n
preplace netloc mb_0_axi_periph_M08_AXI 1 4 1 1750 520n
preplace netloc microblaze_0_interrupt 1 2 1 840 850n
preplace netloc mb_0_axi_periph_M06_AXI 1 4 1 1780 260n
preplace netloc mdm_1_M_AXI 1 2 2 810J 750 1330
preplace netloc microblaze_0_dlmb_1 1 3 1 1410 840n
preplace netloc mig_7series_0_DDR3 1 5 3 NJ 1080 NJ 1080 NJ
levelinfo -pg 1 -10 230 650 1090 1580 2040 2470 2920 3140
pagesize -pg 1 -db -bbox -sgen -190 -10 3330 2070
"
}
{
   "da_axi4_cnt":"12",
   "da_board_cnt":"6",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"1",
   "da_mb_cnt":"1"
}
