#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Mar 06 15:05:28 2017
# Process ID: 6472
# Log file: D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/synth_1/CCLabel.vds
# Journal file: D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CCLabel.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.cache/wt [current_project]
# set_property parent.project_path D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_ip d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/CCLabel_ap_fdiv_14_no_dsp_32.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'd:/Xilinx/Vivado/2014.4/data/ip'.
# set_property is_locked true [get_files d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/CCLabel_ap_fdiv_14_no_dsp_32.xci]
# read_ip d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fpext_0_no_dsp_32/CCLabel_ap_fpext_0_no_dsp_32.xci
# set_property is_locked true [get_files d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fpext_0_no_dsp_32/CCLabel_ap_fpext_0_no_dsp_32.xci]
# read_ip d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_uitofp_4_no_dsp_32/CCLabel_ap_uitofp_4_no_dsp_32.xci
# set_property is_locked true [get_files d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_uitofp_4_no_dsp_32/CCLabel_ap_uitofp_4_no_dsp_32.xci]
# read_verilog -library xil_defaultlib {
#   D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid_mask_table1.v
#   D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid_one_half_table2.v
#   D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_fdiv_32ns_32ns_32_16.v
#   D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_fpext_32ns_64_1.v
#   D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_mul_32s_4ns_32_3.v
#   D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_uitofp_32ns_32_6.v
#   D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid.v
#   D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_CRTLS_s_axi.v
#   D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_firstPass.v
#   D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_lbImage.v
#   D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_preProcess.v
#   D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_set.v
#   D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_status.v
#   D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_totalIntensity.v
#   D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel.v
# }
# read_xdc D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel.xdc
# set_property used_in_implementation false [get_files D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file CCLabel.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top CCLabel -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top CCLabel -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 241.117 ; gain = 78.234
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CCLabel' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel.v:12]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel.v:132]
INFO: [Synth 8-638] synthesizing module 'CCLabel_lbImage' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_lbImage.v:69]
INFO: [Synth 8-638] synthesizing module 'CCLabel_lbImage_ram' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_lbImage.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_lbImage.v:27]
INFO: [Synth 8-3876] $readmem data file './CCLabel_lbImage_ram.dat' is read successfully [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_lbImage.v:30]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_lbImage_ram' (1#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_lbImage.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_lbImage' (2#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_lbImage.v:69]
INFO: [Synth 8-638] synthesizing module 'CCLabel_set' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_set.v:49]
INFO: [Synth 8-638] synthesizing module 'CCLabel_set_ram' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_set.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_set.v:22]
INFO: [Synth 8-3876] $readmem data file './CCLabel_set_ram.dat' is read successfully [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_set.v:25]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_set_ram' (3#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_set.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_set' (4#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_set.v:49]
INFO: [Synth 8-638] synthesizing module 'CCLabel_status' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_status.v:49]
INFO: [Synth 8-638] synthesizing module 'CCLabel_status_ram' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_status.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_status.v:22]
INFO: [Synth 8-3876] $readmem data file './CCLabel_status_ram.dat' is read successfully [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_status.v:25]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_status_ram' (5#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_status.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_status' (6#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_status.v:49]
INFO: [Synth 8-638] synthesizing module 'CCLabel_totalIntensity' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_totalIntensity.v:61]
INFO: [Synth 8-638] synthesizing module 'CCLabel_totalIntensity_ram' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_totalIntensity.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_totalIntensity.v:25]
INFO: [Synth 8-3876] $readmem data file './CCLabel_totalIntensity_ram.dat' is read successfully [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_totalIntensity.v:28]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_totalIntensity_ram' (7#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_totalIntensity.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_totalIntensity' (8#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_totalIntensity.v:61]
INFO: [Synth 8-638] synthesizing module 'CCLabel_CRTLS_s_axi' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_CRTLS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_CRTLS_s_axi.v:208]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_CRTLS_s_axi' (9#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_CRTLS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'CCLabel_calCentroid' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid.v:179]
INFO: [Synth 8-638] synthesizing module 'CCLabel_calCentroid_mask_table1' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid_mask_table1.v:56]
INFO: [Synth 8-638] synthesizing module 'CCLabel_calCentroid_mask_table1_rom' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid_mask_table1.v:9]
INFO: [Synth 8-3876] $readmem data file './CCLabel_calCentroid_mask_table1_rom.dat' is read successfully [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid_mask_table1.v:27]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_calCentroid_mask_table1_rom' (10#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid_mask_table1.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_calCentroid_mask_table1' (11#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid_mask_table1.v:56]
INFO: [Synth 8-638] synthesizing module 'CCLabel_calCentroid_one_half_table2' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid_one_half_table2.v:56]
INFO: [Synth 8-638] synthesizing module 'CCLabel_calCentroid_one_half_table2_rom' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid_one_half_table2.v:9]
INFO: [Synth 8-3876] $readmem data file './CCLabel_calCentroid_one_half_table2_rom.dat' is read successfully [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid_one_half_table2.v:27]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_calCentroid_one_half_table2_rom' (12#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid_one_half_table2.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_calCentroid_one_half_table2' (13#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid_one_half_table2.v:56]
INFO: [Synth 8-638] synthesizing module 'CCLabel_fdiv_32ns_32ns_32_16' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'CCLabel_ap_fdiv_14_no_dsp_32' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/synth/CCLabel_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/synth/CCLabel_ap_fdiv_14_no_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized0' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized0' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (14#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_div' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:44347]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43258]
INFO: [Synth 8-638] synthesizing module 'delay' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (14#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay' (15#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (15#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (15#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (16#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized0' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized0' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (17#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant' (18#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43258]
INFO: [Synth 8-638] synthesizing module 'flt_div_exp' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43645]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (18#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (18#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'special_detect' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (18#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (18#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (18#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (19#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_div_exp' (20#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43645]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34927]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (20#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (20#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (20#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (20#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (20#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (20#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (20#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (20#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (20#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (20#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (21#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (21#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (21#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (21#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (21#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (21#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (21#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (22#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (23#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_div' (24#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:44347]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (24#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (24#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized0' (25#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized0' (26#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_ap_fdiv_14_no_dsp_32' (27#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/synth/CCLabel_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_fdiv_32ns_32ns_32_16' (28#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'CCLabel_uitofp_32ns_32_6' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_uitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'CCLabel_ap_uitofp_4_no_dsp_32' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_uitofp_4_no_dsp_32/synth/CCLabel_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_uitofp_4_no_dsp_32/synth/CCLabel_ap_uitofp_4_no_dsp_32.vhd:191]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized2' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized2' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized52' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized52' (28#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized54' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized54' (28#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (28#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (28#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' (28#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (28#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' (28#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (28#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (28#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'mux4' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'mux4' (29#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (29#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' (29#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (29#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized1' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized1' (29#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized2' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized2' (29#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' (29#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (29#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (30#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'norm_zero_det' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29118]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized37' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' (30#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized37' (30#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized38' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' (30#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized38' (30#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'norm_zero_det' (31#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29118]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-3919] null assignment ignored [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29980]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized39' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized39' (31#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (32#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized0' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized40' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' (32#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized40' (32#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized41' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' (32#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized41' (32#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (32#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (32#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34795]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized0' (32#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv_exp' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized42' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' (32#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized42' (32#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized43' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' (32#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized43' (32#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv_exp' (33#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (34#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv' (35#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized2' (35#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized2' (35#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_ap_uitofp_4_no_dsp_32' (36#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_uitofp_4_no_dsp_32/synth/CCLabel_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_uitofp_32ns_32_6' (37#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_uitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'CCLabel_fpext_32ns_64_1' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_fpext_32ns_64_1.v:11]
INFO: [Synth 8-638] synthesizing module 'CCLabel_ap_fpext_0_no_dsp_32' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fpext_0_no_dsp_32/synth/CCLabel_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fpext_0_no_dsp_32/synth/CCLabel_ap_fpext_0_no_dsp_32.vhd:187]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized4' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized4' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' (37#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:40779]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv_exp' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:40285]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized44' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' (37#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized44' (37#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (37#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (38#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (38#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv_exp' (39#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:40285]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized0' [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized0' (39#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv' (40#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:40779]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized4' (40#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized4' (40#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_ap_fpext_0_no_dsp_32' (41#1) [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fpext_0_no_dsp_32/synth/CCLabel_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_fpext_32ns_64_1' (42#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_fpext_32ns_64_1.v:11]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_x_assign_2_reg_1162_pp1_it26_reg' and it is trimmed from '64' to '63' bits. [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid.v:915]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_x_assign_reg_1126_pp1_it26_reg' and it is trimmed from '64' to '63' bits. [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid.v:916]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_calCentroid' (43#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid.v:10]
INFO: [Synth 8-638] synthesizing module 'CCLabel_firstPass' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_firstPass.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_firstPass.v:181]
INFO: [Synth 8-638] synthesizing module 'CCLabel_mul_32s_4ns_32_3' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_mul_32s_4ns_32_3.v:35]
INFO: [Synth 8-638] synthesizing module 'CCLabel_mul_32s_4ns_32_3_Mul3S_0' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_mul_32s_4ns_32_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_mul_32s_4ns_32_3_Mul3S_0' (44#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_mul_32s_4ns_32_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_mul_32s_4ns_32_3' (45#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_mul_32s_4ns_32_3.v:35]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_firstPass' (46#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_firstPass.v:10]
INFO: [Synth 8-638] synthesizing module 'CCLabel_preProcess' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_preProcess.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_preProcess.v:89]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_preProcess' (47#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_preProcess.v:10]
INFO: [Synth 8-256] done synthesizing module 'CCLabel' (48#1) [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel.v:12]
WARNING: [Synth 8-3917] design CCLabel has port Image_r_WEN_A[3] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_WEN_A[2] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_WEN_A[1] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_WEN_A[0] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[31] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[30] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[29] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[28] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[27] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[26] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[25] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[24] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[23] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[22] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[21] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[20] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[19] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[18] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[17] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[16] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[15] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[14] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[13] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[12] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[11] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[10] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[9] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[8] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[7] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[6] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[5] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[4] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[3] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[2] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[1] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[0] driven by constant 0
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[31]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[30]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[29]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[28]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[27]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[26]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[25]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[24]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[23]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[22]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[21]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[20]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[19]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[18]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[17]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[16]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[15]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[14]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[13]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[12]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[11]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[10]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[9]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[8]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[7]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[6]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[5]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[4]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[3]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[2]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[1]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[0]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[31]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[30]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[29]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[28]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[27]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[26]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[25]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[24]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[23]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[22]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[21]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[20]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[19]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[18]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[17]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[16]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[15]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[14]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[13]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[12]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[11]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[10]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[9]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[8]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[7]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[6]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[5]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[4]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[3]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[2]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[1]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 330.461 ; gain = 167.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 330.461 ; gain = 167.578
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1676 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from d:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from d:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from d:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from d:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from d:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from d:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel.xdc]
Finished Parsing XDC File [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel.xdc]
Parsing XDC File [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  FDE => FDRE: 48 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 660.875 ; gain = 1.891
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 660.875 ; gain = 497.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 660.875 ; gain = 497.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u. (constraint file  D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u. (constraint file  D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for grp_CCLabel_calCentroid_fu_53/CCLabel_fpext_32ns_64_1_U14/CCLabel_ap_fpext_0_no_dsp_32_u. (constraint file  D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for grp_CCLabel_calCentroid_fu_53/CCLabel_fpext_32ns_64_1_U15/CCLabel_ap_fpext_0_no_dsp_32_u. (constraint file  D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for grp_CCLabel_calCentroid_fu_53/CCLabel_uitofp_32ns_32_6_U11/CCLabel_ap_uitofp_4_no_dsp_32_u. (constraint file  D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for grp_CCLabel_calCentroid_fu_53/CCLabel_uitofp_32ns_32_6_U12/CCLabel_ap_uitofp_4_no_dsp_32_u. (constraint file  D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for grp_CCLabel_calCentroid_fu_53/CCLabel_uitofp_32ns_32_6_U13/CCLabel_ap_uitofp_4_no_dsp_32_u. (constraint file  D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 13).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 660.875 ; gain = 497.992
---------------------------------------------------------------------------------
ROM "ram" won't be mapped to RAM because it is too sparse.
ROM "ram" won't be mapped to RAM because it is too sparse.
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18) 
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'x_addr_1_reg_1023_reg[5:0]' into 'totalIntensity_addr_1_reg_1012_reg[5:0]' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid.v:1079]
INFO: [Synth 8-4471] merging register 'y_addr_1_reg_1034_reg[5:0]' into 'totalIntensity_addr_1_reg_1012_reg[5:0]' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid.v:1080]
INFO: [Synth 8-4471] merging register 'tmp_5_reg_1049_reg[63:32]' into 'tmp_s_reg_970_reg[63:32]' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid.v:1748]
INFO: [Synth 8-4471] merging register 'x_assign_2_reg_1162_reg[63:0]' into 't_V_4_reg_1167_reg[63:0]' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid.v:945]
INFO: [Synth 8-4471] merging register 'x_assign_reg_1126_reg[63:0]' into 't_V_1_reg_1131_reg[63:0]' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid.v:946]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_970_reg' and it is trimmed from '32' to '6' bits. [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid.v:1039]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_reg_1049_reg' and it is trimmed from '32' to '6' bits. [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_calCentroid.v:1000]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'x_addr_1_reg_797_reg[5:0]' into 'totalIntensity_addr_1_reg_792_reg[5:0]' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_firstPass.v:514]
INFO: [Synth 8-4471] merging register 'y_addr_1_reg_802_reg[5:0]' into 'totalIntensity_addr_1_reg_792_reg[5:0]' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_firstPass.v:515]
INFO: [Synth 8-4471] merging register 'j2_cast7_reg_710_reg[31:4]' into 'i1_cast9_reg_700_reg[31:4]' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_firstPass.v:1200]
WARNING: [Synth 8-3936] Found unconnected internal register 'max_1_reg_760_reg' and it is trimmed from '32' to '6' bits. [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_firstPass.v:469]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exitcond_flatten_fu_340_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond4_fu_352_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "grp_fu_305_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_13_fu_507_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_14_fu_512_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_20_fu_543_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_7_fu_413_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_6_fu_482_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_12_fu_487_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exitcond1_fu_225_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "exitcond1_fu_225_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "lbImage_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal q0_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal q1_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34795]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 660.875 ; gain = 497.992
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'CCLabel_ap_fdiv_14_no_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized2) to 'CCLabel_ap_fdiv_14_no_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_ap_fdiv_14_no_dsp_32:/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'CCLabel_ap_fdiv_14_no_dsp_32:/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'CCLabel_ap_fdiv_14_no_dsp_32:/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'CCLabel_ap_fdiv_14_no_dsp_32:/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'CCLabel_ap_fdiv_14_no_dsp_32:/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_IN_DEL ' (delay__parameterized26) to 'CCLabel_ap_fdiv_14_no_dsp_32:/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'CCLabel_ap_fdiv_14_no_dsp_32:/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (delay__parameterized26) to 'CCLabel_ap_fdiv_14_no_dsp_32:/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_OFF_RND_DEL '
INFO: [Synth 8-223] decloning instance 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_IN_DEL ' (delay__parameterized26) to 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (delay__parameterized26) to 'CCLabel_ap_uitofp_4_no_dsp_32:/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_OFF_RND_DEL '
INFO: [Synth 8-223] decloning instance 'CCLabel_ap_fpext_0_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'CCLabel_ap_fpext_0_no_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'CCLabel_ap_fpext_0_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'CCLabel_ap_fpext_0_no_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_ap_fpext_0_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'CCLabel_ap_fpext_0_no_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 660.875 ; gain = 497.992
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_firstPass.v:1225]
ROM "exitcond_flatten_fu_340_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond4_fu_352_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_6_fu_482_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_7_fu_413_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "grp_fu_305_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_12_fu_487_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_20_fu_543_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_14_fu_512_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_13_fu_507_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '64' to '26' bits. [d:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.srcs/sources_1/ip/CCLabel_ap_fdiv_14_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'CCLabel_fdiv_32ns_32ns_32_16_U10/din1_buf1_reg[31:0]' into 'CCLabel_fdiv_32ns_32ns_32_16_U9/din1_buf1_reg[31:0]' [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_fdiv_32ns_32ns_32_16.v:54]
INFO: [Synth 8-3969] The signal mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_4ns_32_3_U1/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '15' bits. [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_mul_32s_4ns_32_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_4ns_32_3_U1/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '17' bits. [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_mul_32s_4ns_32_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_4ns_32_3_U2/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '15' bits. [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_mul_32s_4ns_32_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_4ns_32_3_U2/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '17' bits. [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_mul_32s_4ns_32_3.v:23]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel_firstPass.v:1225]
ROM "grp_fu_305_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_12_fu_487_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_20_fu_543_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_14_fu_512_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_13_fu_507_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
WARNING: [Synth 8-3917] design CCLabel has port Image_r_WEN_A[3] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_WEN_A[2] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_WEN_A[1] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_WEN_A[0] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[31] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[30] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[29] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[28] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[27] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[26] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[25] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[24] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[23] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[22] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[21] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[20] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[19] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[18] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[17] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[16] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[15] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[14] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[13] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[12] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[11] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[10] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[9] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[8] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[7] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[6] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[5] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[4] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[3] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[2] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[1] driven by constant 0
WARNING: [Synth 8-3917] design CCLabel has port Image_r_Din_A[0] driven by constant 0
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[31]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[30]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[29]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[28]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[27]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[26]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[25]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[24]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[23]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[22]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[21]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[20]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[19]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[18]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[17]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[16]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[15]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[14]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[13]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[12]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[11]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[10]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[9]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[8]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[7]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[6]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[5]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[4]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[3]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[2]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[1]
WARNING: [Synth 8-3331] design CCLabel has unconnected port X_Dout_A[0]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[31]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[30]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[29]
WARNING: [Synth 8-3331] design CCLabel has unconnected port Y_Dout_A[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 660.875 ; gain = 497.992
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 660.875 ; gain = 497.992

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
 Sort Area is null CCLabel_mul_32s_4ns_32_3_U1/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/tmp_product_0 : 0 0 : 711 1234 : Used 1 time 0
 Sort Area is null CCLabel_mul_32s_4ns_32_3_U1/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/tmp_product_0 : 0 1 : 523 1234 : Used 1 time 0
 Sort Area is null CCLabel_mul_32s_4ns_32_3_U2/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/tmp_product_3 : 0 0 : 711 1234 : Used 1 time 0
 Sort Area is null CCLabel_mul_32s_4ns_32_3_U2/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/tmp_product_3 : 0 1 : 523 1234 : Used 1 time 0
INFO: [Synth 8-3969] The signal lbImage_U/CCLabel_lbImage_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3971] The signal lbImage_U/CCLabel_lbImage_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3969] The signal set_U/CCLabel_set_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal x_r_U/CCLabel_totalIntensity_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal y_r_U/CCLabel_totalIntensity_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_CCLabel_preProcess_fu_94/\tmp_3_3_reg_374_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_CCLabel_preProcess_fu_94/\tmp_3_7_reg_414_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_CCLabel_preProcess_fu_94/\tmp_reg_333_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_CCLabel_firstPass_fu_76/\tmp_s_reg_688_reg[29] )
WARNING: [Synth 8-3332] Sequential element (\t_V_1_reg_1131_reg[63] ) is unused and will be removed from module CCLabel_calCentroid.
WARNING: [Synth 8-3332] Sequential element (\p_Result_s_reg_1142_reg[0] ) is unused and will be removed from module CCLabel_calCentroid.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp_v_i_reg_1198_reg[63] ) is unused and will be removed from module CCLabel_calCentroid.
WARNING: [Synth 8-3332] Sequential element (\t_V_4_reg_1167_reg[63] ) is unused and will be removed from module CCLabel_calCentroid.
WARNING: [Synth 8-3332] Sequential element (\p_Result_14_reg_1178_reg[0] ) is unused and will be removed from module CCLabel_calCentroid.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp_v_i1_reg_1208_reg[63] ) is unused and will be removed from module CCLabel_calCentroid.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg_683_reg[0] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\lbImage_addr_reg_694_reg[0] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\lbImage_addr_reg_694_reg[1] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\lbImage_addr_reg_694_reg[2] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\lbImage_addr_reg_694_reg[3] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\lbImage_addr_reg_694_reg[4] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\lbImage_addr_reg_694_reg[5] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg_683_reg[2] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[30] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[31] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[32] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[33] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[34] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[35] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[36] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[37] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[38] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[39] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[40] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[41] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[42] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[43] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[44] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[45] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[46] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[47] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[48] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[49] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[50] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[51] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[52] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[53] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[54] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[55] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[56] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[57] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[58] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[59] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[60] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[61] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[62] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[63] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg_683_reg[1] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[6] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg_683_reg[3] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg_683_reg[4] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg_683_reg[5] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\j2_mid2_reg_667_reg[2] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\j2_mid2_reg_667_reg[1] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\j2_mid2_reg_667_reg[0] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[7] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[8] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[9] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[10] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[11] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[12] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[13] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[14] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[15] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[16] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[17] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[18] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[19] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[20] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[21] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[22] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[23] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[24] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[25] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[26] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[27] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[28] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_688_reg[29] ) is unused and will be removed from module CCLabel_firstPass.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[63] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[62] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[61] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[60] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[59] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[58] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[57] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[56] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[55] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[54] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[53] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[52] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[51] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[50] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[49] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[48] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[47] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[46] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[45] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[44] ) is unused and will be removed from module CCLabel_preProcess.
WARNING: [Synth 8-3332] Sequential element (\tmp_3_7_reg_414_reg[43] ) is unused and will be removed from module CCLabel_preProcess.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 660.875 ; gain = 497.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 660.875 ; gain = 497.992
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 660.875 ; gain = 497.992

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 660.875 ; gain = 497.992
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:15 ; elapsed = 00:02:22 . Memory (MB): peak = 676.602 ; gain = 513.719
---------------------------------------------------------------------------------
INFO: [Synth 8-3969] The signal x_r_U/CCLabel_totalIntensity_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:24 . Memory (MB): peak = 689.273 ; gain = 526.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \lbImage_U/CCLabel_lbImage_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lbImage_U/CCLabel_lbImage_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \set_U/CCLabel_set_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \set_U/CCLabel_set_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \x_r_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \x_r_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \y_r_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \y_r_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:02:30 . Memory (MB): peak = 724.734 ; gain = 561.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:23 ; elapsed = 00:02:31 . Memory (MB): peak = 724.734 ; gain = 561.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:23 ; elapsed = 00:02:31 . Memory (MB): peak = 724.734 ; gain = 561.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:24 ; elapsed = 00:02:32 . Memory (MB): peak = 724.734 ; gain = 561.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   164|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     2|
|4     |LUT1       |   348|
|5     |LUT2       |   890|
|6     |LUT3       |  1510|
|7     |LUT4       |   448|
|8     |LUT5       |   524|
|9     |LUT6       |  1052|
|10    |MUXCY      |  1831|
|11    |MUXF7      |    39|
|12    |MUXF8      |    12|
|13    |RAM16X1S   |     1|
|14    |RAM32X1S   |     1|
|15    |RAMB18E1   |     1|
|16    |RAMB18E1_1 |     2|
|17    |RAMB18E1_2 |     2|
|18    |RAMB36E1   |     4|
|19    |SRL16E     |    78|
|20    |SRLC32E    |     1|
|21    |XORCY      |  1626|
|22    |FDE        |    48|
|23    |FDRE       |  3884|
|24    |FDSE       |    23|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:24 ; elapsed = 00:02:32 . Memory (MB): peak = 724.734 ; gain = 561.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 688 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:01:15 . Memory (MB): peak = 724.734 ; gain = 205.047
Synthesis Optimization Complete : Time (s): cpu = 00:02:24 ; elapsed = 00:02:32 . Memory (MB): peak = 724.734 ; gain = 561.852
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_0' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_1' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_0' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_1' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'lbImage_U/CCLabel_lbImage_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'set_U/CCLabel_set_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'x_r_U/CCLabel_totalIntensity_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'y_r_U/CCLabel_totalIntensity_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 1853 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 563 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 513 instances
  FDE => FDRE: 48 instances
  RAM16X1S => RAM32X1S (RAMS32): 1 instances
  RAM32X1S => RAM32X1S (RAMS32): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
577 Infos, 306 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:02:35 . Memory (MB): peak = 724.734 ; gain = 535.461
# write_checkpoint -noxdef CCLabel.dcp
# catch { report_utilization -file CCLabel_utilization_synth.rpt -pb CCLabel_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 724.734 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 06 15:08:06 2017...
