// Seed: 1953536834
module module_0;
  logic id_1;
  ;
  assign module_1.id_8 = 0;
  wire id_2, id_3, id_4, id_5, id_6, id_7, id_8;
  assign id_1 = -1'd0;
endmodule
module module_1 #(
    parameter id_1 = 32'd40,
    parameter id_3 = 32'd26,
    parameter id_8 = 32'd72,
    parameter id_9 = 32'd36
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  input wire id_2;
  module_0 modCall_1 ();
  input wire _id_1;
  localparam id_6 = 1, id_7 = -1'd0, id_8 = 1;
  wire [id_3 : 1] _id_9;
  logic id_10 = id_1;
  wire id_11;
  wire id_12;
  wire [1  ==  id_9  *  id_1  -  1 : id_8] id_13;
  wire id_14, id_15;
endmodule
