Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/teramoto_2/Documents/works/FPGA/project/elect_dice/elect_dice_sim_isim_beh.exe -prj C:/Users/teramoto_2/Documents/works/FPGA/project/elect_dice/elect_dice_sim_beh.prj work.elect_dice_sim work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/teramoto_2/Documents/works/FPGA/project/elect_dice/elect_dice.v" into library work
Analyzing Verilog file "C:/Users/teramoto_2/Documents/works/FPGA/project/elect_dice/elect_dice_sim.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/teramoto_2/Documents/works/FPGA/project/elect_dice/elect_dice_sim.v" Line 36: Port pin is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 103564 KB
Fuse CPU Usage: 265 ms
Compiling module elect_dice
Compiling module elect_dice_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/teramoto_2/Documents/works/FPGA/project/elect_dice/elect_dice_sim_isim_beh.exe
Fuse Memory Usage: 108156 KB
Fuse CPU Usage: 327 ms
