
*** Running vivado
    with args -log zcu102_DigitRec_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zcu102_DigitRec_1_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zcu102_DigitRec_1_0.tcl -notrace
Command: synth_design -top zcu102_DigitRec_1_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1820.227 ; gain = 0.000 ; free physical = 58197 ; free virtual = 60527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zcu102_DigitRec_1_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_DigitRec_1_0/synth/zcu102_DigitRec_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:12]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state21 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state24 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state25 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state26 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state69 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state72 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state73 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_state74 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state75 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state76 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 19'b1000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:101]
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec_test_set_V' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_test_set_V.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 2000 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec_test_set_V_ram' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_test_set_V.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_test_set_V.v:22]
INFO: [Synth 8-3876] $readmem data file './a0_DigitRec_test_set_V_ram.dat' is read successfully [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_test_set_V.v:25]
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec_test_set_V_ram' (1#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_test_set_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec_test_set_V' (2#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_test_set_V.v:49]
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec_trainingbkb' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_trainingbkb.v:49]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec_trainingbkb_ram' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_trainingbkb.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_trainingbkb.v:22]
INFO: [Synth 8-3876] $readmem data file './a0_DigitRec_trainingbkb_ram.dat' is read successfully [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_trainingbkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec_trainingbkb_ram' (3#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_trainingbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec_trainingbkb' (4#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_trainingbkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec_results' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_results.v:49]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 2000 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec_results_ram' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_results.v:9]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_results.v:22]
INFO: [Synth 8-3876] $readmem data file './a0_DigitRec_results_ram.dat' is read successfully [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_results.v:25]
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec_results_ram' (5#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_results.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec_results' (6#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_results.v:49]
INFO: [Synth 8-6157] synthesizing module 'a0_popcount' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_popcount.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_popcount' (7#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_popcount.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec_urem_15nPgM' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 19 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec_urem_15nPgM_div' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:70]
	Parameter in0_WIDTH bound to: 15 - type: integer 
	Parameter in1_WIDTH bound to: 10 - type: integer 
	Parameter out_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec_urem_15nPgM_div_u' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:10]
	Parameter in0_WIDTH bound to: 15 - type: integer 
	Parameter in1_WIDTH bound to: 10 - type: integer 
	Parameter out_WIDTH bound to: 15 - type: integer 
	Parameter cal_WIDTH bound to: 15 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[14].divisor_tmp_reg[15] was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:54]
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec_urem_15nPgM_div_u' (8#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec_urem_15nPgM_div' (9#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:70]
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec_urem_15nPgM' (10#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:131]
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec_mux_1207QgW' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_mux_1207QgW.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 32 - type: integer 
	Parameter din33_WIDTH bound to: 32 - type: integer 
	Parameter din34_WIDTH bound to: 32 - type: integer 
	Parameter din35_WIDTH bound to: 32 - type: integer 
	Parameter din36_WIDTH bound to: 32 - type: integer 
	Parameter din37_WIDTH bound to: 32 - type: integer 
	Parameter din38_WIDTH bound to: 32 - type: integer 
	Parameter din39_WIDTH bound to: 32 - type: integer 
	Parameter din40_WIDTH bound to: 32 - type: integer 
	Parameter din41_WIDTH bound to: 32 - type: integer 
	Parameter din42_WIDTH bound to: 32 - type: integer 
	Parameter din43_WIDTH bound to: 32 - type: integer 
	Parameter din44_WIDTH bound to: 32 - type: integer 
	Parameter din45_WIDTH bound to: 32 - type: integer 
	Parameter din46_WIDTH bound to: 32 - type: integer 
	Parameter din47_WIDTH bound to: 32 - type: integer 
	Parameter din48_WIDTH bound to: 32 - type: integer 
	Parameter din49_WIDTH bound to: 32 - type: integer 
	Parameter din50_WIDTH bound to: 32 - type: integer 
	Parameter din51_WIDTH bound to: 32 - type: integer 
	Parameter din52_WIDTH bound to: 32 - type: integer 
	Parameter din53_WIDTH bound to: 32 - type: integer 
	Parameter din54_WIDTH bound to: 32 - type: integer 
	Parameter din55_WIDTH bound to: 32 - type: integer 
	Parameter din56_WIDTH bound to: 32 - type: integer 
	Parameter din57_WIDTH bound to: 32 - type: integer 
	Parameter din58_WIDTH bound to: 32 - type: integer 
	Parameter din59_WIDTH bound to: 32 - type: integer 
	Parameter din60_WIDTH bound to: 32 - type: integer 
	Parameter din61_WIDTH bound to: 32 - type: integer 
	Parameter din62_WIDTH bound to: 32 - type: integer 
	Parameter din63_WIDTH bound to: 32 - type: integer 
	Parameter din64_WIDTH bound to: 32 - type: integer 
	Parameter din65_WIDTH bound to: 32 - type: integer 
	Parameter din66_WIDTH bound to: 32 - type: integer 
	Parameter din67_WIDTH bound to: 32 - type: integer 
	Parameter din68_WIDTH bound to: 32 - type: integer 
	Parameter din69_WIDTH bound to: 32 - type: integer 
	Parameter din70_WIDTH bound to: 32 - type: integer 
	Parameter din71_WIDTH bound to: 32 - type: integer 
	Parameter din72_WIDTH bound to: 32 - type: integer 
	Parameter din73_WIDTH bound to: 32 - type: integer 
	Parameter din74_WIDTH bound to: 32 - type: integer 
	Parameter din75_WIDTH bound to: 32 - type: integer 
	Parameter din76_WIDTH bound to: 32 - type: integer 
	Parameter din77_WIDTH bound to: 32 - type: integer 
	Parameter din78_WIDTH bound to: 32 - type: integer 
	Parameter din79_WIDTH bound to: 32 - type: integer 
	Parameter din80_WIDTH bound to: 32 - type: integer 
	Parameter din81_WIDTH bound to: 32 - type: integer 
	Parameter din82_WIDTH bound to: 32 - type: integer 
	Parameter din83_WIDTH bound to: 32 - type: integer 
	Parameter din84_WIDTH bound to: 32 - type: integer 
	Parameter din85_WIDTH bound to: 32 - type: integer 
	Parameter din86_WIDTH bound to: 32 - type: integer 
	Parameter din87_WIDTH bound to: 32 - type: integer 
	Parameter din88_WIDTH bound to: 32 - type: integer 
	Parameter din89_WIDTH bound to: 32 - type: integer 
	Parameter din90_WIDTH bound to: 32 - type: integer 
	Parameter din91_WIDTH bound to: 32 - type: integer 
	Parameter din92_WIDTH bound to: 32 - type: integer 
	Parameter din93_WIDTH bound to: 32 - type: integer 
	Parameter din94_WIDTH bound to: 32 - type: integer 
	Parameter din95_WIDTH bound to: 32 - type: integer 
	Parameter din96_WIDTH bound to: 32 - type: integer 
	Parameter din97_WIDTH bound to: 32 - type: integer 
	Parameter din98_WIDTH bound to: 32 - type: integer 
	Parameter din99_WIDTH bound to: 32 - type: integer 
	Parameter din100_WIDTH bound to: 32 - type: integer 
	Parameter din101_WIDTH bound to: 32 - type: integer 
	Parameter din102_WIDTH bound to: 32 - type: integer 
	Parameter din103_WIDTH bound to: 32 - type: integer 
	Parameter din104_WIDTH bound to: 32 - type: integer 
	Parameter din105_WIDTH bound to: 32 - type: integer 
	Parameter din106_WIDTH bound to: 32 - type: integer 
	Parameter din107_WIDTH bound to: 32 - type: integer 
	Parameter din108_WIDTH bound to: 32 - type: integer 
	Parameter din109_WIDTH bound to: 32 - type: integer 
	Parameter din110_WIDTH bound to: 32 - type: integer 
	Parameter din111_WIDTH bound to: 32 - type: integer 
	Parameter din112_WIDTH bound to: 32 - type: integer 
	Parameter din113_WIDTH bound to: 32 - type: integer 
	Parameter din114_WIDTH bound to: 32 - type: integer 
	Parameter din115_WIDTH bound to: 32 - type: integer 
	Parameter din116_WIDTH bound to: 32 - type: integer 
	Parameter din117_WIDTH bound to: 32 - type: integer 
	Parameter din118_WIDTH bound to: 32 - type: integer 
	Parameter din119_WIDTH bound to: 32 - type: integer 
	Parameter din120_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec_mux_1207QgW' (11#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_mux_1207QgW.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec_mux_32_3Rg6' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_mux_32_3Rg6.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec_mux_32_3Rg6' (12#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_mux_32_3Rg6.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec_mux_104_Shg' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_mux_104_Shg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec_mux_104_Shg' (13#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_mux_104_Shg.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec_mux_42_3Thq' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_mux_42_3Thq.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec_mux_42_3Thq' (14#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_mux_42_3Thq.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec_mux_83_3UhA' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_mux_83_3UhA.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec_mux_83_3UhA' (15#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_mux_83_3UhA.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec_mux_164_VhK' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_mux_164_VhK.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec_mux_164_VhK' (16#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_mux_164_VhK.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec_mul_mul_WhU' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_mul_mul_WhU.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_DigitRec_mul_mul_WhU_DSP48_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_mul_mul_WhU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec_mul_mul_WhU_DSP48_0' (17#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_mul_mul_WhU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec_mul_mul_WhU' (18#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_mul_mul_WhU.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9816]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9824]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9828]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9830]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9868]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9874]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9876]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9878]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9884]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9888]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9890]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9892]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9894]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9896]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9898]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9906]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9908]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9910]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9912]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9914]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9920]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9922]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9924]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9926]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9930]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'a0_DigitRec' (19#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:12]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_DigitRec_1_0' (20#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_DigitRec_1_0/synth/zcu102_DigitRec_1_0.v:58]
WARNING: [Synth 8-3331] design a0_DigitRec_urem_15nPgM_div_u has unconnected port reset
WARNING: [Synth 8-3331] design a0_DigitRec_results has unconnected port reset
WARNING: [Synth 8-3331] design a0_DigitRec_trainingbkb has unconnected port reset
WARNING: [Synth 8-3331] design a0_DigitRec_test_set_V has unconnected port reset
WARNING: [Synth 8-3331] design a0_DigitRec has unconnected port global_results_Dout_A[7]
WARNING: [Synth 8-3331] design a0_DigitRec has unconnected port global_results_Dout_A[6]
WARNING: [Synth 8-3331] design a0_DigitRec has unconnected port global_results_Dout_A[5]
WARNING: [Synth 8-3331] design a0_DigitRec has unconnected port global_results_Dout_A[4]
WARNING: [Synth 8-3331] design a0_DigitRec has unconnected port global_results_Dout_A[3]
WARNING: [Synth 8-3331] design a0_DigitRec has unconnected port global_results_Dout_A[2]
WARNING: [Synth 8-3331] design a0_DigitRec has unconnected port global_results_Dout_A[1]
WARNING: [Synth 8-3331] design a0_DigitRec has unconnected port global_results_Dout_A[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1820.234 ; gain = 0.008 ; free physical = 58265 ; free virtual = 60551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1820.234 ; gain = 0.008 ; free physical = 58287 ; free virtual = 60573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1820.234 ; gain = 0.008 ; free physical = 58287 ; free virtual = 60573
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_DigitRec_1_0/constraints/a0_DigitRec_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_DigitRec_1_0/constraints/a0_DigitRec_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/zcu102_DigitRec_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/zcu102_DigitRec_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2589.754 ; gain = 0.004 ; free physical = 57188 ; free virtual = 59522
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:01:00 . Memory (MB): peak = 2589.754 ; gain = 769.527 ; free physical = 57348 ; free virtual = 59682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:01:00 . Memory (MB): peak = 2589.754 ; gain = 769.527 ; free physical = 57348 ; free virtual = 59682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/zcu102_DigitRec_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:00 . Memory (MB): peak = 2589.754 ; gain = 769.527 ; free physical = 57348 ; free virtual = 59682
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '15' to '14' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '15' to '14' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '15' to '14' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '15' to '14' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '15' to '14' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '15' to '14' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '15' to '14' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '15' to '14' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '15' to '14' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '15' to '14' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '15' to '14' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '15' to '14' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '15' to '14' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '15' to '14' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:53]
INFO: [Synth 8-4471] merging register 'knn_set_7_18_reg_13283_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10710]
INFO: [Synth 8-4471] merging register 'knn_set_10_18_reg_13333_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9852]
INFO: [Synth 8-4471] merging register 'knn_set_13_18_reg_13383_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9980]
INFO: [Synth 8-4471] merging register 'knn_set_16_18_reg_13433_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10010]
INFO: [Synth 8-4471] merging register 'knn_set_19_18_reg_13483_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10040]
INFO: [Synth 8-4471] merging register 'knn_set_22_18_reg_13533_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10070]
INFO: [Synth 8-4471] merging register 'knn_set_25_18_reg_13583_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10100]
INFO: [Synth 8-4471] merging register 'knn_set_28_18_reg_13633_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10130]
INFO: [Synth 8-4471] merging register 'knn_set_31_18_reg_13683_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10160]
INFO: [Synth 8-4471] merging register 'knn_set_34_18_reg_13733_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10190]
INFO: [Synth 8-4471] merging register 'knn_set_37_18_reg_13783_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10220]
INFO: [Synth 8-4471] merging register 'knn_set_40_18_reg_13833_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10252]
INFO: [Synth 8-4471] merging register 'knn_set_43_18_reg_13883_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10282]
INFO: [Synth 8-4471] merging register 'knn_set_46_18_reg_13933_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10312]
INFO: [Synth 8-4471] merging register 'knn_set_49_18_reg_13983_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10342]
INFO: [Synth 8-4471] merging register 'knn_set_52_18_reg_14033_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10410]
INFO: [Synth 8-4471] merging register 'knn_set_55_18_reg_14083_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10440]
INFO: [Synth 8-4471] merging register 'knn_set_58_18_reg_14133_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10470]
INFO: [Synth 8-4471] merging register 'knn_set_61_18_reg_14183_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10500]
INFO: [Synth 8-4471] merging register 'knn_set_64_18_reg_14233_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10530]
INFO: [Synth 8-4471] merging register 'knn_set_67_18_reg_14283_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10560]
INFO: [Synth 8-4471] merging register 'knn_set_70_18_reg_14333_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10592]
INFO: [Synth 8-4471] merging register 'knn_set_73_18_reg_14383_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10622]
INFO: [Synth 8-4471] merging register 'knn_set_76_18_reg_14433_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10652]
INFO: [Synth 8-4471] merging register 'knn_set_79_18_reg_14483_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10682]
INFO: [Synth 8-4471] merging register 'knn_set_82_18_reg_14533_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10740]
INFO: [Synth 8-4471] merging register 'knn_set_85_18_reg_14583_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10770]
INFO: [Synth 8-4471] merging register 'knn_set_88_18_reg_14633_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10800]
INFO: [Synth 8-4471] merging register 'knn_set_91_18_reg_14683_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10830]
INFO: [Synth 8-4471] merging register 'knn_set_94_18_reg_14733_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10860]
INFO: [Synth 8-4471] merging register 'knn_set_97_18_reg_14818_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:10890]
INFO: [Synth 8-4471] merging register 'knn_set_100_18_reg_14898_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9734]
INFO: [Synth 8-4471] merging register 'knn_set_103_18_reg_14938_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9764]
INFO: [Synth 8-4471] merging register 'knn_set_106_18_reg_14978_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9794]
INFO: [Synth 8-4471] merging register 'knn_set_109_18_reg_15018_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9824]
INFO: [Synth 8-4471] merging register 'knn_set_112_18_reg_15058_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9882]
INFO: [Synth 8-4471] merging register 'knn_set_115_18_reg_15098_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9912]
INFO: [Synth 8-4471] merging register 'knn_set_118_18_reg_15138_reg[31:9]' into 'knn_set_4_25_reg_13233_reg[31:9]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:9942]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec.v:12052]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_7_fu_3680_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond2_fu_3686_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_3760_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_3777_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_3794_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_12038_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_12599_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_12951_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_12973_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond3_i_fu_12050_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp79_fu_11954_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp78_fu_11940_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_38_1_fu_12529_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_42_1_fu_12535_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_42_fu_12480_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_12474_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "vote_list_load_2_3_p_reg_3421" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp65_fu_10546_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp64_fu_10540_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp67_fu_10746_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp66_fu_10740_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp62_fu_10292_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp63_fu_10298_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp69_fu_10946_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp68_fu_10940_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp71_fu_11146_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp70_fu_11140_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp73_fu_11346_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp72_fu_11340_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_4324_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_4318_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_4530_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_4524_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp75_fu_11546_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp74_fu_11540_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp77_fu_11746_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp76_fu_11740_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_4736_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_4730_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp11_fu_4942_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_fu_4936_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp13_fu_5148_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp12_fu_5142_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp15_fu_5354_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp14_fu_5348_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp17_fu_5560_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp16_fu_5554_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp19_fu_5766_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp18_fu_5760_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp21_fu_5972_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp20_fu_5966_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp23_fu_6178_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp22_fu_6172_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp25_fu_6384_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp24_fu_6378_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_3912_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_3906_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp27_fu_6590_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp26_fu_6584_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp29_fu_6796_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp28_fu_6790_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp31_fu_7002_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp30_fu_6996_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp33_fu_7208_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp32_fu_7202_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_4118_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_4112_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp35_fu_7414_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp34_fu_7408_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp37_fu_7620_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp36_fu_7614_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp39_fu_7826_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp38_fu_7820_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp41_fu_8032_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp40_fu_8026_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp43_fu_8238_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp42_fu_8232_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp45_fu_8444_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp44_fu_8438_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp47_fu_8650_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp46_fu_8644_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp49_fu_8856_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp48_fu_8850_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp51_fu_9062_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp50_fu_9056_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp53_fu_9268_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp52_fu_9262_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp55_fu_9474_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp54_fu_9468_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp57_fu_9680_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp56_fu_9674_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp59_fu_9886_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp58_fu_9880_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp61_fu_10092_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp60_fu_10086_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_7_fu_3680_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond2_fu_3686_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_3760_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_3777_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_3794_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_12038_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_12599_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_12951_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_12973_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond3_i_fu_12050_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp79_fu_11954_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp78_fu_11940_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_38_1_fu_12529_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_42_1_fu_12535_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_42_fu_12480_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_12474_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "vote_list_load_2_3_p_reg_3421" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp65_fu_10546_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp64_fu_10540_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp67_fu_10746_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp66_fu_10740_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp62_fu_10292_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp63_fu_10298_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp69_fu_10946_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp68_fu_10940_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp71_fu_11146_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp70_fu_11140_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp73_fu_11346_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp72_fu_11340_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM ram_reg
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:10 . Memory (MB): peak = 2589.762 ; gain = 769.535 ; free physical = 57155 ; free virtual = 59493
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |a0_DigitRec__GB0 |           1|     32755|
|2     |a0_DigitRec__GB1 |           1|      7133|
|3     |a0_DigitRec__GB2 |           1|     10934|
|4     |a0_DigitRec__GB3 |           1|      9611|
|5     |a0_DigitRec__GB4 |           1|     10346|
|6     |a0_DigitRec__GB5 |           1|     14092|
|7     |a0_DigitRec__GB6 |           1|     62393|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 15    
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	 256 Input      9 Bit       Adders := 40    
	   4 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 40    
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	              256 Bit    Registers := 42    
	               53 Bit    Registers := 1     
	               32 Bit    Registers := 255   
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               15 Bit    Registers := 39    
	               14 Bit    Registers := 34    
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 140   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 271   
+---RAMs : 
	             500K Bit         RAMs := 1     
	             112K Bit         RAMs := 40    
	               7K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 1284  
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 30    
	   3 Input     19 Bit        Muxes := 1     
	  20 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 19    
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 33    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 75    
	   2 Input      2 Bit        Muxes := 81    
	   2 Input      1 Bit        Muxes := 271   
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module a0_DigitRec_results_ram 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module a0_DigitRec_urem_15nPgM_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 15    
+---Registers : 
	               15 Bit    Registers := 18    
	               14 Bit    Registers := 14    
	               10 Bit    Registers := 15    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 14    
Module a0_DigitRec_urem_15nPgM_div 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 3     
	               10 Bit    Registers := 1     
Module a0_DigitRec_mux_32_3Rg6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module a0_DigitRec_mux_104_Shg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
Module a0_DigitRec_mux_42_3Thq 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module a0_DigitRec_mux_83_3UhA__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module a0_DigitRec_mux_83_3UhA__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module a0_DigitRec_mux_83_3UhA__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module a0_DigitRec_mux_83_3UhA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module a0_DigitRec_mux_164_VhK 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module a0_DigitRec_mux_1207QgW 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 119   
Module a0_popcount__1 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__2 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__3 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__4 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__5 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__6 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__7 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__8 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__9 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__10 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__11 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__12 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__13 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__14 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__15 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__16 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__17 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__18 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__19 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__20 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__21 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__22 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__23 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__24 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__25 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__26 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__27 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__28 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__29 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__30 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__31 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__32 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__33 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__34 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__35 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__36 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__37 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__38 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount__39 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_popcount 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
Module a0_DigitRec_trainingbkb_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_trainingbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module a0_DigitRec_test_set_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	             500K Bit         RAMs := 1     
Module a0_DigitRec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 40    
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	              256 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               32 Bit    Registers := 255   
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               15 Bit    Registers := 18    
	               14 Bit    Registers := 20    
	               11 Bit    Registers := 7     
	                9 Bit    Registers := 140   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 271   
+---Muxes : 
	   4 Input     32 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 1108  
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 30    
	   3 Input     19 Bit        Muxes := 1     
	  20 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 33    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 75    
	   2 Input      2 Bit        Muxes := 81    
	   2 Input      1 Bit        Muxes := 271   
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 1 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design a0_DigitRec has unconnected port global_results_Dout_A[7]
WARNING: [Synth 8-3331] design a0_DigitRec has unconnected port global_results_Dout_A[6]
WARNING: [Synth 8-3331] design a0_DigitRec has unconnected port global_results_Dout_A[5]
WARNING: [Synth 8-3331] design a0_DigitRec has unconnected port global_results_Dout_A[4]
WARNING: [Synth 8-3331] design a0_DigitRec has unconnected port global_results_Dout_A[3]
WARNING: [Synth 8-3331] design a0_DigitRec has unconnected port global_results_Dout_A[2]
WARNING: [Synth 8-3331] design a0_DigitRec has unconnected port global_results_Dout_A[1]
WARNING: [Synth 8-3331] design a0_DigitRec has unconnected port global_results_Dout_A[0]
WARNING: [Synth 8-6014] Unused sequential element a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[14].dividend_tmp_reg[15] was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:53]
WARNING: [Synth 8-6014] Unused sequential element a0_DigitRec_urem_15nPgM_div_U/quot_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/35c8/hdl/verilog/a0_DigitRec_urem_15nPgM.v:121]
INFO: [Synth 8-5545] ROM "tmp_7_fu_3680_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond2_fu_3686_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_3777_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_12038_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_12951_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_12973_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "tmp_7_fu_3680_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond2_fu_3686_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_3777_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_12038_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_12951_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_12973_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP DigitRec_mul_mul_WhU_U12/a0_DigitRec_mul_mul_WhU_DSP48_0_U/p, operation Mode is: (A:0x91a3)*B.
DSP Report: operator DigitRec_mul_mul_WhU_U12/a0_DigitRec_mul_mul_WhU_DSP48_0_U/p is absorbed into DSP DigitRec_mul_mul_WhU_U12/a0_DigitRec_mul_mul_WhU_DSP48_0_U/p.
WARNING: [Synth 8-3917] design a0_DigitRec__GB0 has port O7[7] driven by constant 0
WARNING: [Synth 8-3331] design a0_DigitRec_urem_15nPgM has unconnected port reset
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/divisor0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_119_reg_1374_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_118_8_reg_1398_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[0].remd_tmp_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[1].remd_tmp_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[2].remd_tmp_reg[3][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[3].remd_tmp_reg[4][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[3].remd_tmp_reg[4][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[4].remd_tmp_reg[5][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[5].remd_tmp_reg[6][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[6].remd_tmp_reg[7][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[7].remd_tmp_reg[8][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[8].remd_tmp_reg[9][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[9].remd_tmp_reg[10][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[10].remd_tmp_reg[11][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[11].remd_tmp_reg[12][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[12].remd_tmp_reg[13][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_urem_15nPgM_U2/\a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[12].remd_tmp_reg[13][13] )
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/remd_tmp_reg[0][13]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[5].dividend_tmp_reg[6][0]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[6].dividend_tmp_reg[7][6]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[6].dividend_tmp_reg[7][5]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[6].dividend_tmp_reg[7][4]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[6].dividend_tmp_reg[7][3]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[6].dividend_tmp_reg[7][2]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[6].dividend_tmp_reg[7][1]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[6].dividend_tmp_reg[7][0]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[7].dividend_tmp_reg[8][7]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[7].dividend_tmp_reg[8][6]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[7].dividend_tmp_reg[8][5]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[7].dividend_tmp_reg[8][4]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[7].dividend_tmp_reg[8][3]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[7].dividend_tmp_reg[8][2]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[7].dividend_tmp_reg[8][1]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[7].dividend_tmp_reg[8][0]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[8].dividend_tmp_reg[9][8]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[8].dividend_tmp_reg[9][7]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[8].dividend_tmp_reg[9][6]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[8].dividend_tmp_reg[9][5]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[8].dividend_tmp_reg[9][4]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[8].dividend_tmp_reg[9][3]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[8].dividend_tmp_reg[9][2]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[8].dividend_tmp_reg[9][1]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[8].dividend_tmp_reg[9][0]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[9].dividend_tmp_reg[10][9]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[9].dividend_tmp_reg[10][8]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[9].dividend_tmp_reg[10][7]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[9].dividend_tmp_reg[10][6]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[9].dividend_tmp_reg[10][5]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[9].dividend_tmp_reg[10][4]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[9].dividend_tmp_reg[10][3]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[9].dividend_tmp_reg[10][2]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[9].dividend_tmp_reg[10][1]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[9].dividend_tmp_reg[10][0]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[10].dividend_tmp_reg[11][10]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[10].dividend_tmp_reg[11][9]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[10].dividend_tmp_reg[11][8]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[10].dividend_tmp_reg[11][7]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[10].dividend_tmp_reg[11][6]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[10].dividend_tmp_reg[11][5]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[10].dividend_tmp_reg[11][4]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[10].dividend_tmp_reg[11][3]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[10].dividend_tmp_reg[11][2]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[10].dividend_tmp_reg[11][1]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[10].dividend_tmp_reg[11][0]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[11].dividend_tmp_reg[12][11]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[11].dividend_tmp_reg[12][10]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[11].dividend_tmp_reg[12][9]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[11].dividend_tmp_reg[12][8]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[11].dividend_tmp_reg[12][7]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[11].dividend_tmp_reg[12][6]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[11].dividend_tmp_reg[12][5]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[11].dividend_tmp_reg[12][4]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[11].dividend_tmp_reg[12][3]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[11].dividend_tmp_reg[12][2]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[11].dividend_tmp_reg[12][1]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[11].dividend_tmp_reg[12][0]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[12].dividend_tmp_reg[13][12]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[12].dividend_tmp_reg[13][11]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[12].dividend_tmp_reg[13][10]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[12].dividend_tmp_reg[13][9]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[12].dividend_tmp_reg[13][8]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[12].dividend_tmp_reg[13][7]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[12].dividend_tmp_reg[13][6]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[12].dividend_tmp_reg[13][5]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[12].dividend_tmp_reg[13][4]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[12].dividend_tmp_reg[13][3]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[12].dividend_tmp_reg[13][2]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[12].dividend_tmp_reg[13][1]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[12].dividend_tmp_reg[13][0]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[13].dividend_tmp_reg[14][13]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[13].dividend_tmp_reg[14][12]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[13].dividend_tmp_reg[14][11]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[13].dividend_tmp_reg[14][10]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[13].dividend_tmp_reg[14][9]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[13].dividend_tmp_reg[14][8]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[13].dividend_tmp_reg[14][7]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
WARNING: [Synth 8-3332] Sequential element (a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[13].dividend_tmp_reg[14][6]) is unused and will be removed from module a0_DigitRec_urem_15nPgM.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\knn_set_4_25_reg_13233_reg[31] )
INFO: [Synth 8-5546] ROM "exitcond6_fu_3794_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_3760_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_reg[14]' (FDE) to 'arrayNo_reg_13075_reg[7]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_reg[13]' (FDE) to 'arrayNo_reg_13075_reg[7]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_reg[11]' (FDE) to 'arrayNo_reg_13075_reg[7]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_reg[12]' (FDE) to 'arrayNo_reg_13075_reg[7]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_reg[7]' (FDE) to 'arrayNo_reg_13075_reg[8]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_reg[8]' (FDE) to 'arrayNo_reg_13075_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_reg[9]' (FDE) to 'arrayNo_reg_13075_reg[10]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter1_reg_reg[14]' (FDE) to 'arrayNo_reg_13075_pp0_iter1_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter1_reg_reg[13]' (FDE) to 'arrayNo_reg_13075_pp0_iter1_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter1_reg_reg[11]' (FDE) to 'arrayNo_reg_13075_pp0_iter1_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter1_reg_reg[12]' (FDE) to 'arrayNo_reg_13075_pp0_iter1_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter1_reg_reg[7]' (FDE) to 'arrayNo_reg_13075_pp0_iter1_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter1_reg_reg[8]' (FDE) to 'arrayNo_reg_13075_pp0_iter1_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter1_reg_reg[9]' (FDE) to 'arrayNo_reg_13075_pp0_iter1_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter2_reg_reg[14]' (FD) to 'arrayNo_reg_13075_pp0_iter2_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter2_reg_reg[13]' (FD) to 'arrayNo_reg_13075_pp0_iter2_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter2_reg_reg[11]' (FD) to 'arrayNo_reg_13075_pp0_iter2_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter2_reg_reg[12]' (FD) to 'arrayNo_reg_13075_pp0_iter2_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter2_reg_reg[7]' (FD) to 'arrayNo_reg_13075_pp0_iter2_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter2_reg_reg[8]' (FD) to 'arrayNo_reg_13075_pp0_iter2_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter2_reg_reg[9]' (FD) to 'arrayNo_reg_13075_pp0_iter2_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter3_reg_reg[14]' (FD) to 'arrayNo_reg_13075_pp0_iter3_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter3_reg_reg[13]' (FD) to 'arrayNo_reg_13075_pp0_iter3_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter3_reg_reg[11]' (FD) to 'arrayNo_reg_13075_pp0_iter3_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter3_reg_reg[12]' (FD) to 'arrayNo_reg_13075_pp0_iter3_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter3_reg_reg[7]' (FD) to 'arrayNo_reg_13075_pp0_iter3_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter3_reg_reg[8]' (FD) to 'arrayNo_reg_13075_pp0_iter3_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter3_reg_reg[9]' (FD) to 'arrayNo_reg_13075_pp0_iter3_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter4_reg_reg[14]' (FD) to 'arrayNo_reg_13075_pp0_iter4_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter4_reg_reg[13]' (FD) to 'arrayNo_reg_13075_pp0_iter4_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter4_reg_reg[11]' (FD) to 'arrayNo_reg_13075_pp0_iter4_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter4_reg_reg[12]' (FD) to 'arrayNo_reg_13075_pp0_iter4_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter4_reg_reg[7]' (FD) to 'arrayNo_reg_13075_pp0_iter4_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter4_reg_reg[8]' (FD) to 'arrayNo_reg_13075_pp0_iter4_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter4_reg_reg[9]' (FD) to 'arrayNo_reg_13075_pp0_iter4_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter5_reg_reg[14]' (FD) to 'arrayNo_reg_13075_pp0_iter5_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter5_reg_reg[13]' (FD) to 'arrayNo_reg_13075_pp0_iter5_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter5_reg_reg[11]' (FD) to 'arrayNo_reg_13075_pp0_iter5_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter5_reg_reg[12]' (FD) to 'arrayNo_reg_13075_pp0_iter5_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter5_reg_reg[7]' (FD) to 'arrayNo_reg_13075_pp0_iter5_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter5_reg_reg[8]' (FD) to 'arrayNo_reg_13075_pp0_iter5_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter5_reg_reg[9]' (FD) to 'arrayNo_reg_13075_pp0_iter5_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter6_reg_reg[14]' (FD) to 'arrayNo_reg_13075_pp0_iter6_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter6_reg_reg[13]' (FD) to 'arrayNo_reg_13075_pp0_iter6_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter6_reg_reg[11]' (FD) to 'arrayNo_reg_13075_pp0_iter6_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter6_reg_reg[12]' (FD) to 'arrayNo_reg_13075_pp0_iter6_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter6_reg_reg[7]' (FD) to 'arrayNo_reg_13075_pp0_iter6_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter6_reg_reg[8]' (FD) to 'arrayNo_reg_13075_pp0_iter6_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter6_reg_reg[9]' (FD) to 'arrayNo_reg_13075_pp0_iter6_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter7_reg_reg[14]' (FD) to 'arrayNo_reg_13075_pp0_iter7_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter7_reg_reg[13]' (FD) to 'arrayNo_reg_13075_pp0_iter7_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter7_reg_reg[11]' (FD) to 'arrayNo_reg_13075_pp0_iter7_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter7_reg_reg[12]' (FD) to 'arrayNo_reg_13075_pp0_iter7_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter7_reg_reg[7]' (FD) to 'arrayNo_reg_13075_pp0_iter7_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter7_reg_reg[8]' (FD) to 'arrayNo_reg_13075_pp0_iter7_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter7_reg_reg[9]' (FD) to 'arrayNo_reg_13075_pp0_iter7_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter8_reg_reg[14]' (FD) to 'arrayNo_reg_13075_pp0_iter8_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter8_reg_reg[13]' (FD) to 'arrayNo_reg_13075_pp0_iter8_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter8_reg_reg[11]' (FD) to 'arrayNo_reg_13075_pp0_iter8_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter8_reg_reg[12]' (FD) to 'arrayNo_reg_13075_pp0_iter8_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter8_reg_reg[7]' (FD) to 'arrayNo_reg_13075_pp0_iter8_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter8_reg_reg[8]' (FD) to 'arrayNo_reg_13075_pp0_iter8_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter8_reg_reg[9]' (FD) to 'arrayNo_reg_13075_pp0_iter8_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter9_reg_reg[14]' (FD) to 'arrayNo_reg_13075_pp0_iter9_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter9_reg_reg[13]' (FD) to 'arrayNo_reg_13075_pp0_iter9_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter9_reg_reg[11]' (FD) to 'arrayNo_reg_13075_pp0_iter9_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter9_reg_reg[12]' (FD) to 'arrayNo_reg_13075_pp0_iter9_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter9_reg_reg[7]' (FD) to 'arrayNo_reg_13075_pp0_iter9_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter9_reg_reg[8]' (FD) to 'arrayNo_reg_13075_pp0_iter9_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter9_reg_reg[9]' (FD) to 'arrayNo_reg_13075_pp0_iter9_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter10_reg_reg[14]' (FD) to 'arrayNo_reg_13075_pp0_iter10_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter10_reg_reg[13]' (FD) to 'arrayNo_reg_13075_pp0_iter10_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter10_reg_reg[11]' (FD) to 'arrayNo_reg_13075_pp0_iter10_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter10_reg_reg[12]' (FD) to 'arrayNo_reg_13075_pp0_iter10_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter10_reg_reg[7]' (FD) to 'arrayNo_reg_13075_pp0_iter10_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter10_reg_reg[8]' (FD) to 'arrayNo_reg_13075_pp0_iter10_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter10_reg_reg[9]' (FD) to 'arrayNo_reg_13075_pp0_iter10_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter11_reg_reg[14]' (FD) to 'arrayNo_reg_13075_pp0_iter11_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter11_reg_reg[13]' (FD) to 'arrayNo_reg_13075_pp0_iter11_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter11_reg_reg[11]' (FD) to 'arrayNo_reg_13075_pp0_iter11_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter11_reg_reg[12]' (FD) to 'arrayNo_reg_13075_pp0_iter11_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter11_reg_reg[7]' (FD) to 'arrayNo_reg_13075_pp0_iter11_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter11_reg_reg[8]' (FD) to 'arrayNo_reg_13075_pp0_iter11_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter11_reg_reg[9]' (FD) to 'arrayNo_reg_13075_pp0_iter11_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter12_reg_reg[14]' (FD) to 'arrayNo_reg_13075_pp0_iter12_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter12_reg_reg[13]' (FD) to 'arrayNo_reg_13075_pp0_iter12_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter12_reg_reg[11]' (FD) to 'arrayNo_reg_13075_pp0_iter12_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter12_reg_reg[12]' (FD) to 'arrayNo_reg_13075_pp0_iter12_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter12_reg_reg[7]' (FD) to 'arrayNo_reg_13075_pp0_iter12_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter12_reg_reg[8]' (FD) to 'arrayNo_reg_13075_pp0_iter12_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter12_reg_reg[9]' (FD) to 'arrayNo_reg_13075_pp0_iter12_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter13_reg_reg[14]' (FD) to 'arrayNo_reg_13075_pp0_iter13_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter13_reg_reg[13]' (FD) to 'arrayNo_reg_13075_pp0_iter13_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter13_reg_reg[11]' (FD) to 'arrayNo_reg_13075_pp0_iter13_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter13_reg_reg[12]' (FD) to 'arrayNo_reg_13075_pp0_iter13_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter13_reg_reg[7]' (FD) to 'arrayNo_reg_13075_pp0_iter13_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter13_reg_reg[8]' (FD) to 'arrayNo_reg_13075_pp0_iter13_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter13_reg_reg[9]' (FD) to 'arrayNo_reg_13075_pp0_iter13_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter14_reg_reg[14]' (FD) to 'arrayNo_reg_13075_pp0_iter14_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'arrayNo_reg_13075_pp0_iter14_reg_reg[13]' (FD) to 'arrayNo_reg_13075_pp0_iter14_reg_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_10_reg_15288_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:03:48 . Memory (MB): peak = 2617.680 ; gain = 797.453 ; free physical = 58143 ; free virtual = 60492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|a0_DigitRec_results_ram:     | ram_reg    | 2 K x 4(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg    | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_test_set_V_ram:  | ram_reg    | 2 K x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 1      | 14     |                 | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+--------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|a0_DigitRec_mul_mul_WhU_DSP48_0 | (A:0x91a3)*B | 15     | 16     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/i_7_1/results_U/a0_DigitRec_results_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_0/training_set_V_39_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_0/training_set_V_39_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_0/training_set_V_39_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_0/training_set_V_39_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_0/training_set_V_39_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_0/training_set_V_39_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_0/training_set_V_39_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_0/training_set_V_39_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_0/training_set_V_39_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_0/training_set_V_39_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_0/training_set_V_39_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_0/training_set_V_39_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_0/training_set_V_39_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_0/training_set_V_39_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_0/training_set_V_39_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_1/training_set_V_38_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_1/training_set_V_38_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_1/training_set_V_38_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_1/training_set_V_38_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_1/training_set_V_38_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_1/training_set_V_38_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_1/training_set_V_38_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_1/training_set_V_38_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_1/training_set_V_38_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_1/training_set_V_38_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_1/training_set_V_38_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_1/training_set_V_38_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_1/training_set_V_38_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_1/training_set_V_38_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_1/training_set_V_38_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_2/training_set_V_37_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_2/training_set_V_37_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_2/training_set_V_37_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_2/training_set_V_37_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_2/training_set_V_37_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_2/training_set_V_37_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_2/training_set_V_37_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_2/training_set_V_37_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_2/training_set_V_37_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_2/training_set_V_37_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_2/training_set_V_37_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_2/training_set_V_37_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_2/training_set_V_37_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_2/training_set_V_37_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_2/training_set_V_37_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_3/training_set_V_36_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_3/training_set_V_36_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_3/training_set_V_36_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_3/training_set_V_36_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_3/training_set_V_36_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_3/training_set_V_36_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_3/training_set_V_36_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_3/training_set_V_36_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_3/training_set_V_36_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_3/training_set_V_36_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_3/training_set_V_36_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_3/training_set_V_36_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_3/training_set_V_36_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_3/training_set_V_36_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_3/training_set_V_36_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_4/training_set_V_35_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_4/training_set_V_35_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_4/training_set_V_35_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_4/training_set_V_35_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_4/training_set_V_35_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_4/training_set_V_35_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_4/training_set_V_35_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_4/training_set_V_35_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_4/training_set_V_35_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_4/training_set_V_35_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_4/training_set_V_35_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_4/training_set_V_35_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_4/training_set_V_35_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_4/training_set_V_35_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_4/training_set_V_35_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_5/training_set_V_34_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_5/training_set_V_34_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_5/training_set_V_34_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_5/training_set_V_34_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_5/training_set_V_34_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_5/training_set_V_34_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_5/training_set_V_34_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_5/training_set_V_34_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_5/training_set_V_34_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_5/training_set_V_34_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_5/training_set_V_34_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_5/training_set_V_34_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_5/training_set_V_34_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_5/training_set_V_34_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_5/training_set_V_34_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_6/training_set_V_33_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_6/training_set_V_33_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_6/training_set_V_33_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_6/training_set_V_33_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_6/training_set_V_33_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_6/training_set_V_33_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_6/training_set_V_33_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_6/training_set_V_33_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_6/i_7_6/training_set_V_33_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |a0_DigitRec__GB0 |           1|     17689|
|2     |a0_DigitRec__GB1 |           1|      3561|
|3     |a0_DigitRec__GB2 |           1|      7195|
|4     |a0_DigitRec__GB3 |           1|      5162|
|5     |a0_DigitRec__GB4 |           1|      5194|
|6     |a0_DigitRec__GB5 |           1|      8049|
|7     |a0_DigitRec__GB6 |           1|     73673|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:32 ; elapsed = 00:05:14 . Memory (MB): peak = 2884.438 ; gain = 1064.211 ; free physical = 57541 ; free virtual = 59928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_pp0_iter1_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_pp0_iter2_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_pp0_iter2_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_pp0_iter2_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_pp0_iter2_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_pp0_iter2_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_pp0_iter2_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_pp0_iter2_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_pp0_iter2_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_pp0_iter2_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_pp0_iter2_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_pp0_iter2_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_pp0_iter2_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_pp0_iter2_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_pp0_iter2_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_pp0_iter2_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_7_6/\arrayNo_reg_13075_pp0_iter2_reg_reg[10] )
INFO: [Synth 8-5556] The block RAM test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:51 ; elapsed = 00:06:37 . Memory (MB): peak = 3251.398 ; gain = 1431.172 ; free physical = 57395 ; free virtual = 59784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                  | RTL Object                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|inst                         | test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg | 2 K x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 1      | 14     |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_trainingbkb_ram: | ram_reg                                           | 512 x 256(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      |                 | 
|a0_DigitRec_results_ram:     | ram_reg                                           | 2 K x 4(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
+-----------------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |a0_DigitRec__GB5 |           1|      8049|
|2     |a0_DigitRec_GT1  |           1|     59697|
|3     |a0_popcount__39  |           1|      1536|
|4     |a0_popcount__38  |           1|      1536|
|5     |a0_popcount__32  |           1|      1536|
|6     |a0_popcount__33  |           1|      1536|
|7     |a0_popcount__34  |           1|      1536|
|8     |a0_popcount__35  |           1|      1536|
|9     |a0_popcount__36  |           1|      1536|
|10    |a0_popcount__37  |           1|      1536|
|11    |a0_popcount      |           1|      1536|
|12    |a0_DigitRec_GT0  |           1|     39121|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:11 ; elapsed = 00:08:40 . Memory (MB): peak = 3263.316 ; gain = 1443.090 ; free physical = 56831 ; free virtual = 59221
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |a0_DigitRec__GB5 |           1|      2268|
|2     |a0_DigitRec_GT1  |           1|     26957|
|3     |a0_popcount__39  |           1|       506|
|4     |a0_popcount__38  |           1|       506|
|5     |a0_popcount__32  |           1|       506|
|6     |a0_popcount__33  |           1|       506|
|7     |a0_popcount__34  |           1|       506|
|8     |a0_popcount__35  |           1|       506|
|9     |a0_popcount__36  |           1|       506|
|10    |a0_popcount__37  |           1|       506|
|11    |a0_popcount      |           1|       506|
|12    |a0_DigitRec_GT0  |           1|     21914|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:22 ; elapsed = 00:08:52 . Memory (MB): peak = 3263.316 ; gain = 1443.090 ; free physical = 56804 ; free virtual = 59234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:23 ; elapsed = 00:08:52 . Memory (MB): peak = 3263.316 ; gain = 1443.090 ; free physical = 56804 ; free virtual = 59234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:26 ; elapsed = 00:08:56 . Memory (MB): peak = 3263.316 ; gain = 1443.090 ; free physical = 56799 ; free virtual = 59229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:26 ; elapsed = 00:08:56 . Memory (MB): peak = 3263.316 ; gain = 1443.090 ; free physical = 56799 ; free virtual = 59229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:29 ; elapsed = 00:08:58 . Memory (MB): peak = 3263.316 ; gain = 1443.090 ; free physical = 56798 ; free virtual = 59229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:29 ; elapsed = 00:08:58 . Memory (MB): peak = 3263.316 ; gain = 1443.090 ; free physical = 56798 ; free virtual = 59229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|a0_DigitRec | DigitRec_urem_15nPgM_U2/a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[7].dividend_tmp_reg[8][14]   | 10     | 9     | NO           | NO                 | YES               | 9      | 0       | 
|a0_DigitRec | DigitRec_urem_15nPgM_U2/a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[8].dividend_tmp_reg[9][14]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|a0_DigitRec | DigitRec_urem_15nPgM_U2/a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[9].dividend_tmp_reg[10][14]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|a0_DigitRec | DigitRec_urem_15nPgM_U2/a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[10].dividend_tmp_reg[11][14] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|a0_DigitRec | DigitRec_urem_15nPgM_U2/a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[11].dividend_tmp_reg[12][14] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|a0_DigitRec | DigitRec_urem_15nPgM_U2/a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[12].dividend_tmp_reg[13][14] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|a0_DigitRec | DigitRec_urem_15nPgM_U2/a0_DigitRec_urem_15nPgM_div_U/a0_DigitRec_urem_15nPgM_div_u_0/loop[13].dividend_tmp_reg[14][14] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|a0_DigitRec | knn_set_108_3_reg_14878_pp2_iter37_reg_reg[8]                                                                           | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|a0_DigitRec | knn_set_111_3_reg_14883_pp2_iter38_reg_reg[8]                                                                           | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|a0_DigitRec | knn_set_117_3_reg_14893_pp2_iter40_reg_reg[8]                                                                           | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|a0_DigitRec | i1_reg_1340_pp0_iter16_reg_reg[13]                                                                                      | 15     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|a0_DigitRec | knn_set_105_3_reg_14873_pp2_iter36_reg_reg[8]                                                                           | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|a0_DigitRec | knn_set_114_3_reg_14888_pp2_iter39_reg_reg[8]                                                                           | 6      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|a0_DigitRec | arrayNo_reg_13075_pp0_iter17_reg_reg[6]                                                                                 | 16     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|a0_DigitRec | ap_enable_reg_pp0_iter17_reg                                                                                            | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   370|
|2     |DSP_ALU         |     1|
|3     |DSP_A_B_DATA    |     1|
|4     |DSP_C_DATA      |     1|
|5     |DSP_MULTIPLIER  |     1|
|6     |DSP_M_DATA      |     1|
|7     |DSP_OUTPUT_1    |     1|
|8     |DSP_PREADD      |     1|
|9     |DSP_PREADD_DATA |     1|
|10    |LUT1            |   111|
|11    |LUT2            | 10200|
|12    |LUT3            |  9417|
|13    |LUT4            |  3834|
|14    |LUT5            |  9321|
|15    |LUT6            | 12314|
|16    |MUXF7           |   137|
|17    |RAMB18E2        |     1|
|18    |RAMB18E2_1      |   320|
|19    |RAMB18E2_3      |     1|
|20    |RAMB36E2_2      |     7|
|21    |RAMB36E2_4      |     7|
|22    |SRL16E          |    82|
|23    |FDRE            |  8786|
|24    |FDSE            |   129|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------------------------------------------------+------+
|      |Instance                                |Module                                                                   |Cells |
+------+----------------------------------------+-------------------------------------------------------------------------+------+
|1     |top                                     |                                                                         | 55045|
|2     |  inst                                  |a0_DigitRec                                                              | 55045|
|3     |    DigitRec_mul_mul_WhU_U12            |a0_DigitRec_mul_mul_WhU                                                  |    24|
|4     |      a0_DigitRec_mul_mul_WhU_DSP48_0_U |a0_DigitRec_mul_mul_WhU_DSP48_0                                          |    24|
|5     |        p                               |\DigitRec_mul_mul_WhU_U12/a0_DigitRec_mul_mul_WhU_DSP48_0_U/p_funnel__1  |     8|
|6     |    DigitRec_mux_104_Shg_U5             |a0_DigitRec_mux_104_Shg                                                  |   128|
|7     |    DigitRec_mux_164_VhK_U11            |a0_DigitRec_mux_164_VhK                                                  |    96|
|8     |    DigitRec_mux_32_3Rg6_U4             |a0_DigitRec_mux_32_3Rg6                                                  |    19|
|9     |    DigitRec_mux_42_3Thq_U6             |a0_DigitRec_mux_42_3Thq                                                  |   142|
|10    |    DigitRec_mux_83_3UhA_U10            |a0_DigitRec_mux_83_3UhA                                                  |    96|
|11    |    DigitRec_mux_83_3UhA_U7             |a0_DigitRec_mux_83_3UhA_0                                                |    48|
|12    |    DigitRec_mux_83_3UhA_U8             |a0_DigitRec_mux_83_3UhA_1                                                |   100|
|13    |    DigitRec_mux_83_3UhA_U9             |a0_DigitRec_mux_83_3UhA_2                                                |   207|
|14    |    DigitRec_urem_15nPgM_U2             |a0_DigitRec_urem_15nPgM                                                  |   411|
|15    |      a0_DigitRec_urem_15nPgM_div_U     |a0_DigitRec_urem_15nPgM_div                                              |   411|
|16    |        a0_DigitRec_urem_15nPgM_div_u_0 |a0_DigitRec_urem_15nPgM_div_u                                            |   276|
|17    |    results_U                           |a0_DigitRec_results                                                      |    13|
|18    |      a0_DigitRec_results_ram_U         |a0_DigitRec_results_ram                                                  |    13|
|19    |    test_set_V_U                        |a0_DigitRec_test_set_V                                                   | 30233|
|20    |      a0_DigitRec_test_set_V_ram_U      |a0_DigitRec_test_set_V_ram                                               | 30233|
|21    |    training_set_V_0_U                  |a0_DigitRec_trainingbkb                                                  |    20|
|22    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_80                                           |    20|
|23    |    training_set_V_10_U                 |a0_DigitRec_trainingbkb_3                                                |    19|
|24    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_79                                           |    19|
|25    |    training_set_V_11_U                 |a0_DigitRec_trainingbkb_4                                                |    19|
|26    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_78                                           |    19|
|27    |    training_set_V_12_U                 |a0_DigitRec_trainingbkb_5                                                |    19|
|28    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_77                                           |    19|
|29    |    training_set_V_13_U                 |a0_DigitRec_trainingbkb_6                                                |    19|
|30    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_76                                           |    19|
|31    |    training_set_V_14_U                 |a0_DigitRec_trainingbkb_7                                                |    19|
|32    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_75                                           |    19|
|33    |    training_set_V_15_U                 |a0_DigitRec_trainingbkb_8                                                |    19|
|34    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_74                                           |    19|
|35    |    training_set_V_16_U                 |a0_DigitRec_trainingbkb_9                                                |    19|
|36    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_73                                           |    19|
|37    |    training_set_V_17_U                 |a0_DigitRec_trainingbkb_10                                               |    19|
|38    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_72                                           |    19|
|39    |    training_set_V_18_U                 |a0_DigitRec_trainingbkb_11                                               |    19|
|40    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_71                                           |    19|
|41    |    training_set_V_19_U                 |a0_DigitRec_trainingbkb_12                                               |    19|
|42    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_70                                           |    19|
|43    |    training_set_V_1_U                  |a0_DigitRec_trainingbkb_13                                               |    19|
|44    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_69                                           |    19|
|45    |    training_set_V_20_U                 |a0_DigitRec_trainingbkb_14                                               |    10|
|46    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_68                                           |    10|
|47    |    training_set_V_21_U                 |a0_DigitRec_trainingbkb_15                                               |    11|
|48    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_67                                           |    11|
|49    |    training_set_V_22_U                 |a0_DigitRec_trainingbkb_16                                               |    10|
|50    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_66                                           |    10|
|51    |    training_set_V_23_U                 |a0_DigitRec_trainingbkb_17                                               |    10|
|52    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_65                                           |    10|
|53    |    training_set_V_24_U                 |a0_DigitRec_trainingbkb_18                                               |    10|
|54    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_64                                           |    10|
|55    |    training_set_V_25_U                 |a0_DigitRec_trainingbkb_19                                               |    11|
|56    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_63                                           |    11|
|57    |    training_set_V_26_U                 |a0_DigitRec_trainingbkb_20                                               |    10|
|58    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_62                                           |    10|
|59    |    training_set_V_27_U                 |a0_DigitRec_trainingbkb_21                                               |    10|
|60    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_61                                           |    10|
|61    |    training_set_V_28_U                 |a0_DigitRec_trainingbkb_22                                               |    10|
|62    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_60                                           |    10|
|63    |    training_set_V_29_U                 |a0_DigitRec_trainingbkb_23                                               |    11|
|64    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_59                                           |    11|
|65    |    training_set_V_2_U                  |a0_DigitRec_trainingbkb_24                                               |    20|
|66    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_58                                           |    20|
|67    |    training_set_V_30_U                 |a0_DigitRec_trainingbkb_25                                               |    10|
|68    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_57                                           |    10|
|69    |    training_set_V_31_U                 |a0_DigitRec_trainingbkb_26                                               |    10|
|70    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_56                                           |    10|
|71    |    training_set_V_32_U                 |a0_DigitRec_trainingbkb_27                                               |    10|
|72    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_55                                           |    10|
|73    |    training_set_V_33_U                 |a0_DigitRec_trainingbkb_28                                               |    11|
|74    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_54                                           |    11|
|75    |    training_set_V_34_U                 |a0_DigitRec_trainingbkb_29                                               |     9|
|76    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_53                                           |     9|
|77    |    training_set_V_35_U                 |a0_DigitRec_trainingbkb_30                                               |     9|
|78    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_52                                           |     9|
|79    |    training_set_V_36_U                 |a0_DigitRec_trainingbkb_31                                               |     9|
|80    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_51                                           |     9|
|81    |    training_set_V_37_U                 |a0_DigitRec_trainingbkb_32                                               |    10|
|82    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_50                                           |    10|
|83    |    training_set_V_38_U                 |a0_DigitRec_trainingbkb_33                                               |     9|
|84    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_49                                           |     9|
|85    |    training_set_V_39_U                 |a0_DigitRec_trainingbkb_34                                               |    12|
|86    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_48                                           |    12|
|87    |    training_set_V_3_U                  |a0_DigitRec_trainingbkb_35                                               |    19|
|88    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_47                                           |    19|
|89    |    training_set_V_4_U                  |a0_DigitRec_trainingbkb_36                                               |    19|
|90    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_46                                           |    19|
|91    |    training_set_V_5_U                  |a0_DigitRec_trainingbkb_37                                               |    19|
|92    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_45                                           |    19|
|93    |    training_set_V_6_U                  |a0_DigitRec_trainingbkb_38                                               |    19|
|94    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_44                                           |    19|
|95    |    training_set_V_7_U                  |a0_DigitRec_trainingbkb_39                                               |    19|
|96    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_43                                           |    19|
|97    |    training_set_V_8_U                  |a0_DigitRec_trainingbkb_40                                               |    19|
|98    |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram_42                                           |    19|
|99    |    training_set_V_9_U                  |a0_DigitRec_trainingbkb_41                                               |    19|
|100   |      a0_DigitRec_trainingbkb_ram_U     |a0_DigitRec_trainingbkb_ram                                              |    19|
+------+----------------------------------------+-------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:29 ; elapsed = 00:08:58 . Memory (MB): peak = 3263.316 ; gain = 1443.090 ; free physical = 56798 ; free virtual = 59229
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 126 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:05 ; elapsed = 00:08:12 . Memory (MB): peak = 3263.316 ; gain = 673.570 ; free physical = 58454 ; free virtual = 60884
Synthesis Optimization Complete : Time (s): cpu = 00:04:30 ; elapsed = 00:09:00 . Memory (MB): peak = 3263.316 ; gain = 1443.090 ; free physical = 58459 ; free virtual = 60885
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 508 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_0_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_0_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_0_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_0_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_0_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_0_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_0_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_0_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_10_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_10_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_10_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_10_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_10_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_10_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_10_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_10_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_11_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_11_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_11_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_11_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_11_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_11_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_11_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_11_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_12_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_12_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_12_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_12_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_12_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_12_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_12_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_12_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_13_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_13_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_13_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_13_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_13_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_13_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_13_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_13_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_14_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_14_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_14_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_14_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_14_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_14_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_14_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_14_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_15_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_15_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_15_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_15_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_15_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_15_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_15_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_15_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_16_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_16_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_16_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_16_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_16_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_16_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_16_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_16_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_17_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_17_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_17_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_17_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_17_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_17_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_17_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_17_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_18_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_18_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_18_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_18_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_18_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_18_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_18_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_18_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_19_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_19_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_19_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_19_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_19_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_19_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_19_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_19_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_1_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_1_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_1_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_1_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_1_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_1_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_1_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_1_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_20_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_20_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_20_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_set_V_20_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
648 Infos, 239 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:43 ; elapsed = 00:09:14 . Memory (MB): peak = 3263.316 ; gain = 1474.125 ; free physical = 58460 ; free virtual = 60887
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/zcu102_DigitRec_1_0_synth_1/zcu102_DigitRec_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 3263.316 ; gain = 0.000 ; free physical = 58451 ; free virtual = 60886
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_DigitRec_1_0/zcu102_DigitRec_1_0.xci
INFO: [Coretcl 2-1174] Renamed 98 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/zcu102_DigitRec_1_0_synth_1/zcu102_DigitRec_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 3263.316 ; gain = 0.000 ; free physical = 58393 ; free virtual = 60885
INFO: [runtcl-4] Executing : report_utilization -file zcu102_DigitRec_1_0_utilization_synth.rpt -pb zcu102_DigitRec_1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3263.316 ; gain = 0.000 ; free physical = 58392 ; free virtual = 60884
INFO: [Common 17-206] Exiting Vivado at Wed Aug 12 23:00:34 2020...
