INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:16:55 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.731ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 2.064ns (31.389%)  route 4.512ns (68.611%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2302, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X53Y134        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=54, routed)          0.523     1.247    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X51Y134        LUT5 (Prop_lut5_I0_O)        0.043     1.290 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.290    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.541 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.541    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.590 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.590    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.639 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.688 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.688    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.792 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[0]
                         net (fo=36, routed)          0.257     2.049    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_7
    SLICE_X50Y138        LUT3 (Prop_lut3_I1_O)        0.120     2.169 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]_i_6/O
                         net (fo=31, routed)          0.533     2.702    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_2
    SLICE_X48Y135        LUT6 (Prop_lut6_I2_O)        0.043     2.745 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_17/O
                         net (fo=1, routed)           0.426     3.171    lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_17_n_0
    SLICE_X48Y140        LUT6 (Prop_lut6_I2_O)        0.043     3.214 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_10/O
                         net (fo=9, routed)           0.545     3.758    lsq1/handshake_lsq_lsq1_core/dataReg_reg[23]
    SLICE_X51Y143        LUT4 (Prop_lut4_I0_O)        0.043     3.801 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__3_i_3/O
                         net (fo=5, routed)           0.321     4.122    lsq1/handshake_lsq_lsq1_core/ltOp_carry__3_i_3_n_0
    SLICE_X53Y144        LUT5 (Prop_lut5_I4_O)        0.043     4.165 f  lsq1/handshake_lsq_lsq1_core/excRt_c4_reg[1]_srl4_i_2/O
                         net (fo=4, routed)           0.224     4.389    lsq1/handshake_lsq_lsq1_core/dataReg_reg[30]
    SLICE_X55Y144        LUT5 (Prop_lut5_I3_O)        0.043     4.432 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.241     4.673    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X50Y144        LUT3 (Prop_lut3_I0_O)        0.043     4.716 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.716    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X50Y144        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.889 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.889    addf0/operator/ltOp_carry__2_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.011 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=83, routed)          0.434     5.445    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X52Y143        LUT2 (Prop_lut2_I0_O)        0.135     5.580 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.580    addf0/operator/ps_c1_reg[3][0]
    SLICE_X52Y143        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     5.807 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.807    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     5.914 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=7, routed)           0.428     6.342    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[2]
    SLICE_X53Y145        LUT5 (Prop_lut5_I1_O)        0.118     6.460 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.225     6.684    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X53Y146        LUT3 (Prop_lut3_I1_O)        0.043     6.727 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.356     7.084    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X52Y146        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=2302, unset)         0.483     4.683    addf0/operator/RightShifterComponent/clk
    SLICE_X52Y146        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X52Y146        FDRE (Setup_fdre_C_R)       -0.295     4.352    addf0/operator/RightShifterComponent/level4_c1_reg[15]
  -------------------------------------------------------------------
                         required time                          4.352    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 -2.731    




