datasheet,question,ground_truth,baseline model_output,few shot model_output,ft model output,ft few_shot model output,baseline cosine_similarity,ft cosine_similarity,few_shot cosine_similarity,ft few_shot cosine_similarity
lpc5410,What is the bit_width of PBYTE field from B18 register from GPIO peripheral for LPC5410x microcontroller?,1,8,1,8,1,0.605199,0.605199,1.0,1.0
lpc5410,What is the bit_width of I2CFILTER field from PIO0_23 register from IOCON peripheral for LPC5410x microcontroller?,1,3,1,3,1,0.790561,0.790561,1.0,1.0
lpc5410,What is the bit_offset of INP field from DMA_ITRIG_INMUX14 register from INPUTMUX peripheral for LPC5410x microcontroller?,0,0x0C0,0x0,0x0C0,0x0,0.59970516,0.59970516,0.7222648,0.7222648
lpc5410,List all the fields of JTAGIDCODE register from SYSCON peripheral for LPC5410x microcontroller.,JTAGID,JTAGIDCODE,-,JTAGIDCODE,-,0.82758176,0.82758176,0.17901325,0.17901325
lpc5410,List all the fields of W35 register from GPIO peripheral for LPC5410x microcontroller.,PWORD,"DIR, IF, MASK, NOT, OVTDIS, ORUN, ORUNH, ORUNL, ORUNP, ORUNN, ORUN0, ORUN1, ORUN2, ORUN3, ORUN4, ORUN5, ORUN6, ORUN7, ORUN8, ORUN9, ORUN10, ORUN11, ORUN12, ORUN13, ORUN14, ORUN15, ORUN16, ORUN17, ORUN18, ORUN19, ORUN20, ORUN21, ORUN22, ORUN23, ORUN24, ORUN25, ORUN26, ORUN27, ORUN28, ORUN29, ORUN30, ORUN31, ORUN32, ORUN33, ORUN34, ORUN35, ORUN36, ORUN37, ORUN38, ORUN39, ORUN40, ORUN41, ORUN42, ORUN43, ORUN44, ORUN45, ORUN46, ORUN47, ORUN48, ORUN49, NOT0, NOT1, NOT2, NOT3, NOT4, NOT5, NOT6, NOT7, NOT8, NOT9, NOT10, NOT11, NOT12, NOT13, NOT14, NOT15, NOT16, NOT17, NOT18, NOT19, NOT20, NOT21, NOT22, NOT23, NOT24, NOT25, NOT26, NOT27, NOT28, NOT29, NOT30, NOT31, NOT32, NOT33, NOT34, NOT35, NOT36, NOT37, NOT38, NOT39, NOT40, NOT41, NOT42, NOT43, NOT44, NOT45, NOT46, NOT47, NOT48, NOT49, NOTP, NOTNP, NOTN, NOTN0, NOTN1, NOTN2, NOTN3, NOTN4, NOTN5, NOTN6, NOTN7, NOTN8, NOTN9, NOTN10, NOTN11, NOTN12, NOTN13, NOTN14, NOTN15, NOTN16, NOTN17, NOTN18, NOTN19, NOTN20, NOTN21, NOTN22, NOTN23, NOTN24, NOTN25, NOTN26, NOTN27, NOTN28, NOTN29, NOTN30, NOTN31, NOTN32, NOTN33, NOTN34, NOTN35, NOTN36, NOTN37, NOTN38, NOTN39, NOTN40, NOTN41, NOTN42, NOTN43, NOTN44, NOTN45, NOTN46, NOTN47, NOTN48, NOTN49, NOTP, NOTNP, NOTN, NOTN0, NOTN1, NOTN2, NOTN3, NOTN4, NOTN5, NOTN6, NOTN7, NOTN8, NOTN9, NOTN10,","PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE,","DIR, IF, MASK, NOT, OVTDIS, ORUN, ORUNH, ORUNL, ORUNP, ORUNN, ORUN0, ORUN1, ORUN2, ORUN3, ORUN4, ORUN5, ORUN6, ORUN7, ORUN8, ORUN9, ORUN10, ORUN11, ORUN12, ORUN13, ORUN14, ORUN15, ORUN16, ORUN17, ORUN18, ORUN19, ORUN20, ORUN21, ORUN22, ORUN23, ORUN24, ORUN25, ORUN26, ORUN27, ORUN28, ORUN29, ORUN30, ORUN31, ORUN32, ORUN33, ORUN34, ORUN35, ORUN36, ORUN37, ORUN38, ORUN39, ORUN40, ORUN41, ORUN42, ORUN43, ORUN44, ORUN45, ORUN46, ORUN47, ORUN48, ORUN49, NOT0, NOT1, NOT2, NOT3, NOT4, NOT5, NOT6, NOT7, NOT8, NOT9, NOT10, NOT11, NOT12, NOT13, NOT14, NOT15, NOT16, NOT17, NOT18, NOT19, NOT20, NOT21, NOT22, NOT23, NOT24, NOT25, NOT26, NOT27, NOT28, NOT29, NOT30, NOT31, NOT32, NOT33, NOT34, NOT35, NOT36, NOT37, NOT38, NOT39, NOT40, NOT41, NOT42, NOT43, NOT44, NOT45, NOT46, NOT47, NOT48, NOT49, NOTP, NOTNP, NOTN, NOTN0, NOTN1, NOTN2, NOTN3, NOTN4, NOTN5, NOTN6, NOTN7, NOTN8, NOTN9, NOTN10, NOTN11, NOTN12, NOTN13, NOTN14, NOTN15, NOTN16, NOTN17, NOTN18, NOTN19, NOTN20, NOTN21, NOTN22, NOTN23, NOTN24, NOTN25, NOTN26, NOTN27, NOTN28, NOTN29, NOTN30, NOTN31, NOTN32, NOTN33, NOTN34, NOTN35, NOTN36, NOTN37, NOTN38, NOTN39, NOTN40, NOTN41, NOTN42, NOTN43, NOTN44, NOTN45, NOTN46, NOTN47, NOTN48, NOTN49, NOTP, NOTNP, NOTN, NOTN0, NOTN1, NOTN2, NOTN3, NOTN4, NOTN5, NOTN6, NOTN7, NOTN8, NOTN9, NOTN10,","PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE,",0.18346718,0.18346718,0.35292816,0.35292816
lpc5410,What is the bit_offset of IOMODE field from CFG register from USART1 peripheral for LPC5410x microcontroller?,16,0x00000004,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x00000004,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.26361662,0.26361662,0.26383922,0.26383922
lpc5410,What is the bit_offset of PBYTE field from B15 register from GPIO peripheral for LPC5410x microcontroller?,0,0x15,0,0x15,0,0.5804988,0.5804988,1.0000001,1.0000001
lpc5410,What is the bit_offset of WIDTH field from XFERCFG7 register from DMA peripheral for LPC5410x microcontroller?,8,0x404,0x40c,0x404,0x40c,0.4328753,0.4328753,0.33733067,0.33733067
lpc5410,What is the address_offset of EV10_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,0x354,0x074,0x4000 0030,0x074,0x4000 0030,0.81791437,0.81791437,0.654343,0.654343
lpc5410,What is the description of ACTIVE0 register from DMA peripheral for LPC5410x microcontroller?,Channel Active status for all DMA channels.,CTRL,RXACTIVE0 Register Access Only,CTRL,RXACTIVE0 Register Access Only,0.065108076,0.065108076,0.16755748,0.16755748
lpc5410,What is the bit_offset of RXSIZE field from FIFOCFGUSART0 register from VFIFO peripheral for LPC5410x microcontroller?,0,0x100 2,0x1000,0x100 2,0x1000,0.57724595,0.57724595,0.57778597,0.57778597
lpc5410,What is the bit_width of SYNCEN field from CFG register from USART1 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the description of SYSPLLSSCTRL0 register from SYSCON peripheral for LPC5410x microcontroller?,PLL spread spectrum control 0,Spread spectrum control register 0,"System PLL spread spectrum control register 0. This is simply a copy of the same field in the STATSPI register, included here so an ISR can read all needed status information in one read.",Spread spectrum control register 0,"System PLL spread spectrum control register 0. This is simply a copy of the same field in the STATSPI register, included here so an ISR can read all needed status information in one read.",0.7738168,0.7738168,0.69313586,0.69313586
lpc5410,What is the bit_width of CH11_THRSEL field from CHAN_THRSEL register from ADC0 peripheral for LPC5410x microcontroller?,1,2,1,2,1,0.80541563,0.80541563,1.0,1.0
lpc5410,What is the bit_offset of TRIG field from CTLSTAT3 register from DMA peripheral for LPC5410x microcontroller?,2,0x404,0x408,0x404,0x408,0.38267624,0.38267624,0.36077344,0.36077344
lpc5410,What is the description of CTLSTAT18 register from DMA peripheral for LPC5410x microcontroller?,Control and status register for DMA channel 0.,CTLSTAT18,CTLSTAT18,CTLSTAT18,CTLSTAT18,0.25164434,0.25164434,0.25164434,0.25164434
lpc5410,What is the description of SLEW field from PIO1_15 register from IOCON peripheral for LPC5410x microcontroller?,Driver slew rate.,Controls output slew rate.,Slew Rate Control Enable. Controls output slew rate.,Controls output slew rate.,Slew Rate Control Enable. Controls output slew rate.,0.6459669,0.6459669,0.6252967,0.6252967
lpc5410,What is the bit_offset of HEVENT field from EV4_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,4,0x10c4,0x1000 0x1004,0x10c4,0x1000 0x1004,0.41999608,0.41999608,0.28779018,0.28779018
lpc5410,What is the bit_offset of ABERR field from STAT register from USART1 peripheral for LPC5410x microcontroller?,16,0x00000004,0x00000004,0x00000004,0x00000004,0.26361662,0.26361662,0.26361662,0.26361662
lpc5410,What is the bit_width of SLVSTATE field from STAT register from I2C1 peripheral for LPC5410x microcontroller?,2,31:6,31:0,31:6,31:0,0.22231732,0.22231732,0.29917467,0.29917467
lpc5410,What is the bit_offset of RXIGNORE field from TXDATSPI1 register from VFIFO peripheral for LPC5410x microcontroller?,22,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.21709119,0.21709119,0.21709119,0.21709119
lpc5410,What is the description of RXRDYEN field from INTENSET register from SPI0 peripheral for LPC5410x microcontroller?,"RX ready interrupt enable. Determines whether an interrupt
								occurs when receiver data is available.",RXRDY Interrupt Enable,RXRDY Interrupt Enable.,RXRDY Interrupt Enable,RXRDY Interrupt Enable.,0.6841248,0.6841248,0.7089436,0.7089436
lpc5410,What is the bit_width of OVERRUNCLR field from INTENCLR register from USART0 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_width of CAPCONn_H field from CAPCTRL5 register from SCT0 peripheral for LPC5410x microcontroller?,16,16,15:0,16,15:0,1.0,1.0,0.4360608,0.4360608
lpc5410,What is the bit_width of RXDATA field from RXDATSTAT register from USART0 peripheral for LPC5410x microcontroller?,9,8,8:0,8,8:0,0.7947761,0.7947761,0.4486407,0.4486407
lpc5410,What is the bit_width of SRCINC field from XFERCFG6 register from DMA peripheral for LPC5410x microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563
lpc5410,What is the bit_offset of CLRTRIG field from XFERCFG19 register from DMA peripheral for LPC5410x microcontroller?,3,0x404,0x40c,0x404,0x40c,0.3430957,0.3430957,0.23572147,0.23572147
lpc5410,List all the fields of PIO1_6 register from IOCON peripheral for LPC5410x microcontroller.,"FUNC, MODE, INVERT, DIGIMODE, FILTEROFF, OD","FUNC, HYS, INV, ODR, ASWTOUT, ASWRSTO, WREN, WR, RDEN, RD, WRPOL, RDPULSE, WRPOLRD, WRPOLRDEN, WRPOLRDPULSE, RDPULSERD, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RD","PULLUP, PULLDOWN, SLEW, DRIVESTRENGTH, SENSE, EDGEDETECT, DIRINV, INEN, DIR, MASK, WRITEPMATX, WRITEPMATXEDGE, WRITEPMATXLEVEL, WRITEPMATXEDGELEVEL, WRITEPMATXLEVELLEVEL, WRITEPMATXEDGELEVELLEVEL, WRITEPMATXLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLE","FUNC, HYS, INV, ODR, ASWTOUT, ASWRSTO, WREN, WR, RDEN, RD, WRPOL, RDPULSE, WRPOLRD, WRPOLRDEN, WRPOLRDPULSE, RDPULSERD, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RDPULSE, RDPULSERDEN, RDPULSERDPULSE, RDPULSERDPULSE, WRPULSE, WRPULSERD, WRPULSERDEN, WRPULSERDPULSE, RD","PULLUP, PULLDOWN, SLEW, DRIVESTRENGTH, SENSE, EDGEDETECT, DIRINV, INEN, DIR, MASK, WRITEPMATX, WRITEPMATXEDGE, WRITEPMATXLEVEL, WRITEPMATXEDGELEVEL, WRITEPMATXLEVELLEVEL, WRITEPMATXEDGELEVELLEVEL, WRITEPMATXLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVELLEVEL, WRITEPMATXEDGELEVELLEVELLEVELLE",0.34540474,0.34540474,0.31762373,0.31762373
lpc5410,What is the bit_width of SETINTB field from XFERCFG9 register from DMA peripheral for LPC5410x microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc5410,What is the bit_offset of RESULT field from DAT10 register from ADC0 peripheral for LPC5410x microcontroller?,4,0x10,0x10,0x10,0x10,0.34322658,0.34322658,0.34322658,0.34322658
lpc5410,What is the bit_offset of PARITYERR field from RXDATSTATUSART2 register from VFIFO peripheral for LPC5410x microcontroller?,14,0x100 2,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100 2,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.22827783,0.22827783,0.28868484,0.28868484
lpc5410,What is the address_offset of FIFOCFGSPI0 register from VFIFO peripheral for LPC5410x microcontroller?,0x210,0x1c038000,0x1c00,0x1c038000,0x1c00,0.7630053,0.7630053,0.7886921,0.7886921
lpc5410,What is the size of DAT8 register from ADC0 peripheral for LPC5410x microcontroller?,None,16,16,16,16,0.4124743,0.4124743,0.4124743,0.4124743
lpc5410,What is the description of RXRDYEN field from INTENSET register from USART1 peripheral for LPC5410x microcontroller?,"When 1, enables an interrupt when there is a received
								character available to be read from the RXDAT
								register.",RXRDY Interrupt Enable,RXRDY Interrupt Enable.,RXRDY Interrupt Enable,RXRDY Interrupt Enable.,0.6260912,0.6260912,0.6702086,0.6702086
lpc5410,What is the size of INTENSET register from SPI1 peripheral for LPC5410x microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc5410,What is the size of B40 register from GPIO peripheral for LPC5410x microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
lpc5410,What is the description of PIO0_0 register from IOCON peripheral for LPC5410x microcontroller?,"Digital I/O control for port 0 pins PIO0_0 to
						PIO0_15.",PIO0_0 I/O Control Register Description,PIO0_0 I/O Control Register.,PIO0_0 I/O Control Register Description,PIO0_0 I/O Control Register.,0.6388892,0.6388892,0.6615043,0.6615043
lpc5410,What is the bit_offset of SRAM2 field from AHBCLKCTRL0 register from SYSCON peripheral for LPC5410x microcontroller?,4,0x2300,0x20000000,0x2300,0x20000000,0.36715713,0.36715713,0.30277228,0.30277228
lpc5410,List all the fields of CR3 register from CT32B0 peripheral for LPC5410x microcontroller.,CAP,"PINCFG0, PINCFG1, PINCFG2, PINCFG3, PINCFG4, PINCFG5, PINCFG6, PINCFG7, PINCFG8, PINCFG9, PINCFG10, PINCFG11, PINCFG12, PINCFG13, PINCFG14, PINCFG15, PINCFG16, PINCFG17, PINCFG18, PINCFG19, PINCFG20, PINCFG21, PINCFG22, PINCFG23, PINCFG24, PINCFG25, PINCFG26, PINCFG27, PINCFG28, PINCFG29, PINCFG30, PINCFG31, PINCFG32, PINCFG33, PINCFG34, PINCFG35, PINCFG36, PINCFG37, PINCFG38, PINCFG39, PINCFG40, PINCFG41, PINCFG42, PINCFG43, PINCFG44, PINCFG45, PINCFG46, PINCFG47, PINCFG48, PINCFG49, PINCFG50, PINCFG51, PINCFG52, PINCFG53, PINCFG54, PINCFG55, PINCFG56, PINCFG57, PINCFG58, PINCFG59, PINCFG60, PINCFG61, PINCFG62, PINCFG63, PINCFG64, PINCFG65, PINCFG66, PINCFG67, PINCFG68, PINCFG69, PINCFG70, PINCFG71, PINCFG72, PINCFG73, PINCFG74, PINCFG75, PINCFG76, PINCFG77, PINCFG78, PINCFG79, PINCFG80, PINCFG81, PINCFG82, PINCFG83, PINCFG84, PINCFG85, PINCFG86, PINCFG87, PINCFG88, PINCFG89, PINCFG90, PINCFG91, PINCFG92, PINCFG93, PINCFG94, PINCFG95, PINCFG96, PINCFG97, PINCFG98, PINCFG99, PINCFG100, PINCFG101, PINCFG102, PINCFG103, PINCFG104, PINCFG105, PINCFG106, PINCFG107, PINCFG108, PINCFG10","RXEN, TXEN, RXINV, TXINV, RXCLKINV, TXCLKINV, RXCLKPOL, TXCLKPOL, RXCLKSEL, TXCLKSEL, RXCLKEN, TXCLKEN, RXCLKENPOL, TXCLKENPOL, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV,","PINCFG0, PINCFG1, PINCFG2, PINCFG3, PINCFG4, PINCFG5, PINCFG6, PINCFG7, PINCFG8, PINCFG9, PINCFG10, PINCFG11, PINCFG12, PINCFG13, PINCFG14, PINCFG15, PINCFG16, PINCFG17, PINCFG18, PINCFG19, PINCFG20, PINCFG21, PINCFG22, PINCFG23, PINCFG24, PINCFG25, PINCFG26, PINCFG27, PINCFG28, PINCFG29, PINCFG30, PINCFG31, PINCFG32, PINCFG33, PINCFG34, PINCFG35, PINCFG36, PINCFG37, PINCFG38, PINCFG39, PINCFG40, PINCFG41, PINCFG42, PINCFG43, PINCFG44, PINCFG45, PINCFG46, PINCFG47, PINCFG48, PINCFG49, PINCFG50, PINCFG51, PINCFG52, PINCFG53, PINCFG54, PINCFG55, PINCFG56, PINCFG57, PINCFG58, PINCFG59, PINCFG60, PINCFG61, PINCFG62, PINCFG63, PINCFG64, PINCFG65, PINCFG66, PINCFG67, PINCFG68, PINCFG69, PINCFG70, PINCFG71, PINCFG72, PINCFG73, PINCFG74, PINCFG75, PINCFG76, PINCFG77, PINCFG78, PINCFG79, PINCFG80, PINCFG81, PINCFG82, PINCFG83, PINCFG84, PINCFG85, PINCFG86, PINCFG87, PINCFG88, PINCFG89, PINCFG90, PINCFG91, PINCFG92, PINCFG93, PINCFG94, PINCFG95, PINCFG96, PINCFG97, PINCFG98, PINCFG99, PINCFG100, PINCFG101, PINCFG102, PINCFG103, PINCFG104, PINCFG105, PINCFG106, PINCFG107, PINCFG108, PINCFG10","RXEN, TXEN, RXINV, TXINV, RXCLKINV, TXCLKINV, RXCLKPOL, TXCLKPOL, RXCLKSEL, TXCLKSEL, RXCLKEN, TXCLKEN, RXCLKENPOL, TXCLKENPOL, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV, RXCLKENPOLINV, TXCLKENPOLINV,",0.13363291,0.13363291,0.07486462,0.07486462
lpc5410,What is the bit_offset of THCMPCROSS field from DAT3 register from ADC0 peripheral for LPC5410x microcontroller?,18,0x10,0x10,0x10,0x10,0.25272816,0.25272816,0.25272816,0.25272816
lpc5410,What is the description of START field from STAT register from USART1 peripheral for LPC5410x microcontroller?,"This bit is set when a start is detected on the receiver
								input. Its purpose is primarily to allow wake-up from Deep-sleep or
								Power-down mode immediately when a start is detected. Cleared by
								software.",Start enable set register 1,Start bit.,Start enable set register 1,Start bit.,0.3241764,0.3241764,0.33281517,0.33281517
lpc5410,What is the description of SEED register from CRC peripheral for LPC5410x microcontroller?,CRC seed register,0x0000 FFFF,CRC seed register,0x0000 FFFF,CRC seed register,0.09114152,0.09114152,1.0,1.0
lpc5410,What is the description of OSRVAL field from OSR register from USART3 peripheral for LPC5410x microcontroller?,"Oversample Selection Value. 0 to 3 = not supported 0x4 = 5
								peripheral clocks are used to transmit and receive each data bit.
								0x5 = 6 peripheral clocks are used to transmit and receive each data
								bit. ... 0xF= 16 peripheral clocks are used to transmit and receive
								each data bit.",Oversampling ratio for USART3.,Oversampling Rate Value.,Oversampling ratio for USART3.,Oversampling Rate Value.,0.4913176,0.4913176,0.496044,0.496044
lpc5410,What is the bit_offset of MR1I field from MCR register from CT32B4 peripheral for LPC5410x microcontroller?,3,0x00000005,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x00000005,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.28751117,0.28751117,0.37409192,0.37409192
lpc5410,What is the description of HWTRIGEN field from CFG9 register from DMA peripheral for LPC5410x microcontroller?,Hardware Triggering Enable for this channel.,Enable Hardware Triggering of DMA Requests.,HWTRIGEN,Enable Hardware Triggering of DMA Requests.,HWTRIGEN,0.45748335,0.45748335,0.085334316,0.085334316
lpc5410,What is the bit_offset of SETINTA field from XFERCFG0 register from DMA peripheral for LPC5410x microcontroller?,4,0x404,0x400,0x404,0x400,0.49251777,0.49251777,0.36501896,0.36501896
lpc5410,What is the address_offset of PIO0_27 register from IOCON peripheral for LPC5410x microcontroller?,0x6c,0x080,0x080,0x080,0x080,0.63132197,0.63132197,0.63132197,0.63132197
lpc5410,List all the fields of DMA_OTRIG_INMUX1 register from INPUTMUX peripheral for LPC5410x microcontroller.,INP,PINTSEL1,"PINTSEL0, PINTSEL1, PINTSEL2, PINTSEL3, PINTSEL4, PINTSEL5, PINTSEL6, PINTSEL7, PINTSEL8, PINTSEL9, PINTSEL10, PINTSEL11, PINTSEL12, PINTSEL13, PINTSEL14, PINTSEL15, PINTSEL16, PINTSEL17, PINTSEL18, PINTSEL19, PBYTE, CLRTRIG, DMA_ITRIG_INMUX0, DMA_ITRIG_INMUX1, DMA_ITRIG_INMUX2, DMA_ITRIG_INMUX3, DMA_ITRIG_INMUX4, DMA_ITRIG_INMUX5, DMA_ITRIG_INMUX6, DMA_ITRIG_INMUX7, DMA_ITRIG_INMUX8, DMA_ITRIG_INMUX9, DMA_ITRIG_INMUX10, DMA_ITRIG_INMUX11, DMA_ITRIG_INMUX12, DMA_ITRIG_INMUX13, DMA_ITRIG_INMUX14, DMA_ITRIG_INMUX15, DMA_ITRIG_INMUX16, DMA_ITRIG_INMUX17, DMA_ITRIG_INMUX18, DMA_ITRIG_INMUX19, PBYTE, CLRTRIG, DMA_OTRIG_INMUX0, DMA_OTRIG_INMUX1, DMA_OTRIG_INMUX2, DMA_OTRIG_INMUX3, DMA_OTRIG_INMUX4, DMA_OTRIG_INMUX5, DMA_OTRIG_INMUX6, DMA_OTRIG_INMUX7, DMA_OTRIG_INMUX8, DMA_OTRIG_INMUX9, DMA_OTRIG_INMUX10, DMA_OTRIG_INMUX11, DMA_OTRIG_INMUX12, DMA_OTRIG_INMUX13, DMA_OTRIG_INMUX14, DMA_OTRIG_INMUX15, DMA_OTRIG_INMUX16, DMA_OTRIG_INMUX17, DMA_OTRIG_INMUX18, DMA_OTRIG_INMUX19, PBYTE, CLRTRIG, DMA_ITRIG_INMUX0, DMA_ITRIG_INMUX1, DMA_ITRIG_INMUX2, DMA_ITRIG_INMUX3, DMA_ITRIG_INMUX4, DMA_ITRIG_INMUX5, DMA_ITRIG_INMUX6, DMA_ITRIG_INMUX7, DMA_ITRIG_INMUX8, DMA_ITRIG_",PINTSEL1,"PINTSEL0, PINTSEL1, PINTSEL2, PINTSEL3, PINTSEL4, PINTSEL5, PINTSEL6, PINTSEL7, PINTSEL8, PINTSEL9, PINTSEL10, PINTSEL11, PINTSEL12, PINTSEL13, PINTSEL14, PINTSEL15, PINTSEL16, PINTSEL17, PINTSEL18, PINTSEL19, PBYTE, CLRTRIG, DMA_ITRIG_INMUX0, DMA_ITRIG_INMUX1, DMA_ITRIG_INMUX2, DMA_ITRIG_INMUX3, DMA_ITRIG_INMUX4, DMA_ITRIG_INMUX5, DMA_ITRIG_INMUX6, DMA_ITRIG_INMUX7, DMA_ITRIG_INMUX8, DMA_ITRIG_INMUX9, DMA_ITRIG_INMUX10, DMA_ITRIG_INMUX11, DMA_ITRIG_INMUX12, DMA_ITRIG_INMUX13, DMA_ITRIG_INMUX14, DMA_ITRIG_INMUX15, DMA_ITRIG_INMUX16, DMA_ITRIG_INMUX17, DMA_ITRIG_INMUX18, DMA_ITRIG_INMUX19, PBYTE, CLRTRIG, DMA_OTRIG_INMUX0, DMA_OTRIG_INMUX1, DMA_OTRIG_INMUX2, DMA_OTRIG_INMUX3, DMA_OTRIG_INMUX4, DMA_OTRIG_INMUX5, DMA_OTRIG_INMUX6, DMA_OTRIG_INMUX7, DMA_OTRIG_INMUX8, DMA_OTRIG_INMUX9, DMA_OTRIG_INMUX10, DMA_OTRIG_INMUX11, DMA_OTRIG_INMUX12, DMA_OTRIG_INMUX13, DMA_OTRIG_INMUX14, DMA_OTRIG_INMUX15, DMA_OTRIG_INMUX16, DMA_OTRIG_INMUX17, DMA_OTRIG_INMUX18, DMA_OTRIG_INMUX19, PBYTE, CLRTRIG, DMA_ITRIG_INMUX0, DMA_ITRIG_INMUX1, DMA_ITRIG_INMUX2, DMA_ITRIG_INMUX3, DMA_ITRIG_INMUX4, DMA_ITRIG_INMUX5, DMA_ITRIG_INMUX6, DMA_ITRIG_INMUX7, DMA_ITRIG_INMUX8, DMA_ITRIG_",0.2699479,0.2699479,0.19675973,0.19675973
lpc5410,What is the bit_width of SPI0 field from AYSNCPRESETCTRL register from ASYNCSYSCON peripheral for LPC5410x microcontroller?,1,56,32,56,32,0.46578348,0.46578348,0.49268645,0.49268645
lpc5410,What is the description of PWORD field from W45 register from GPIO peripheral for LPC5410x microcontroller?,"Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read
								0xFFFF FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to
								0xFFFF FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.
								Writing any value other than 0 will set the output bit. One register
								for each port pin. Supported pins depends on the specific device and
								package.",PIN0-PIN31 Word Value Write Access to PIN0-PIN31. Writing a byte to this register loads the corresponding bits of PIN0-PIN31. Writing a halfword to this register loads the corresponding bits of PIN0-PIN31. Writing a word to this register loads the corresponding bits of PIN0-PIN31.,"PDATA Word. This is simply a copy of the same field in the PDATA register, included here so an ISR can read all needed status information in one read.",PIN0-PIN31 Word Value Write Access to PIN0-PIN31. Writing a byte to this register loads the corresponding bits of PIN0-PIN31. Writing a halfword to this register loads the corresponding bits of PIN0-PIN31. Writing a word to this register loads the corresponding bits of PIN0-PIN31.,"PDATA Word. This is simply a copy of the same field in the PDATA register, included here so an ISR can read all needed status information in one read.",0.41628152,0.41628152,0.17794359,0.17794359
lpc5410,What is the description of TXTH field from INTSTATSPI1 register from VFIFO peripheral for LPC5410x microcontroller?,"Transmit FIFO Threshold. When 1, the transmit FIFO
								threshold has been reached, and the related interrupt is
								enabled.","Transmit FIFO Threshold. When 1, the transmit FIFO threshold has been reached. This is a 0 read-only bit.","Transmit FIFO Threshold. When 1, the transmit FIFO threshold has been reached. This is a 0 read-only bit.","Transmit FIFO Threshold. When 1, the transmit FIFO threshold has been reached. This is a 0 read-only bit.","Transmit FIFO Threshold. When 1, the transmit FIFO threshold has been reached. This is a 0 read-only bit.",0.7613218,0.7613218,0.7613218,0.7613218
lpc5410,What is the description of BUSERR field from INTSTATSPI0 register from VFIFO peripheral for LPC5410x microcontroller?,"Bus Error. This is simply a copy of the same bit in the
								STATSPI register. The bus error interrupt is always
								enabled.","BUS error flag is provided for each peripheral FIFO. This flag simply reflects any internal bus error during a System FIFO data transfer. It is very unlikely that a bus error will occur in practice, but potentially problematic if not reported at all.",Bus Error. This bit is set when a bus error occurs during a transfer. It is cleared by writing a one to this bit.,"BUS error flag is provided for each peripheral FIFO. This flag simply reflects any internal bus error during a System FIFO data transfer. It is very unlikely that a bus error will occur in practice, but potentially problematic if not reported at all.",Bus Error. This bit is set when a bus error occurs during a transfer. It is cleared by writing a one to this bit.,0.53095055,0.53095055,0.603461,0.603461
lpc5410,What is the description of CAPn_H field from CAP1 register from SCT0 peripheral for LPC5410x microcontroller?,"When UNIFY = 0, read the 16-bit counter value at which this
								register was last captured. When UNIFY = 1, read the upper 16 bits
								of the 32-bit value at which this register was last
								captured.","CAPn_H If bit m is one, event m causes the CAPn_H (UNIFY = 0) register to be loaded (event 0 = bit 16, event 1 = bit 17, etc. The number of bits = number of events in this SCT.","CAPn_H When UNIFY = 0, read the 16-bit counter value at which this register was last captured. 0 When UNIFY = 1, read the upper 16 bits of the 32-bit value at which this register was last captured.","CAPn_H If bit m is one, event m causes the CAPn_H (UNIFY = 0) register to be loaded (event 0 = bit 16, event 1 = bit 17, etc. The number of bits = number of events in this SCT.","CAPn_H When UNIFY = 0, read the 16-bit counter value at which this register was last captured. 0 When UNIFY = 1, read the upper 16 bits of the 32-bit value at which this register was last captured.",0.56446385,0.56446385,0.85907596,0.85907596
lpc5410,What is the description of INTSTATSPI0 register from VFIFO peripheral for LPC5410x microcontroller?,SPI0 interrupt status,SPI0 interrupt status,INTSTATSPI0,SPI0 interrupt status,INTSTATSPI0,1.0,1.0,0.30169627,0.30169627
lpc5410,What is the address_offset of MSTCTL register from I2C0 peripheral for LPC5410x microcontroller?,0x20,0x020,0x020,0x020,0x020,0.9524064,0.9524064,0.9524064,0.9524064
lpc5410,What is the description of SYNCEN field from CFG register from USART2 peripheral for LPC5410x microcontroller?,"Selects synchronous or asynchronous
								operation.",SYNCEN Selects the clocking mode for the USART.,SYNCEN Synchronize FIFOs.,SYNCEN Selects the clocking mode for the USART.,SYNCEN Synchronize FIFOs.,0.4457742,0.4457742,0.45988834,0.45988834
lpc5410,What is the description of RXIDLE field from STAT register from USART1 peripheral for LPC5410x microcontroller?,"Receiver Idle. When 0, indicates that the receiver is
								currently in the process of receiving data. When 1, indicates that
								the receiver is not currently in the process of receiving
								data.",RX Idle Status,Receive Idle. This bit is set when the receive FIFO is empty and the receiver is idle.,RX Idle Status,Receive Idle. This bit is set when the receive FIFO is empty and the receiver is idle.,0.45662937,0.45662937,0.77798235,0.77798235
lpc5410,What is the description of SIN4 field from INPUT register from SCT0 peripheral for LPC5410x microcontroller?,Input 4 state.,SCT input signal 4.,SIN4 Pin Select. Selects SIN4 Pin.,SCT input signal 4.,SIN4 Pin Select. Selects SIN4 Pin.,0.45926905,0.45926905,0.32594103,0.32594103
lpc5410,What is the bit_width of RUN field from STAT1 register from MRT peripheral for LPC5410x microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
lpc5410,What is the bit_offset of RXIDLE field from STAT register from USART3 peripheral for LPC5410x microcontroller?,1,0x00000005,0x00000002,0x00000005,0x00000002,0.35764104,0.35764104,0.37086767,0.37086767
lpc5410,What is the bit_width of THCMP4 field from FLAGS register from ADC0 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the description of VALUE field from TIMER1 register from MRT peripheral for LPC5410x microcontroller?,"Holds the current timer value of the down-counter. The
								initial value of the TIMERn register is loaded as IVALUE - 1 from
								the INTVALn register either at the end of the time interval or
								immediately in the following cases: INTVALn register is updated in
								the idle state. INTVALn register is updated with LOAD = 1. When the
								timer is in idle state, reading this bit fields returns -1 (0x00FF
								FFFF).","0x0 M R""O Time interval value register. This value is loaded into the 0 Tab e 281","0x0 M R""O Time interval value register. This value is loaded into the 0 Tab e 281","0x0 M R""O Time interval value register. This value is loaded into the 0 Tab e 281","0x0 M R""O Time interval value register. This value is loaded into the 0 Tab e 281",0.5538585,0.5538585,0.5538585,0.5538585
lpc5410,What is the bit_offset of SRCBURSTWRAP field from CFG5 register from DMA peripheral for LPC5410x microcontroller?,14,0x404,0x408,0x404,0x408,0.30263573,0.30263573,0.33029753,0.33029753
lpc5410,What is the bit_width of INUSE field from STAT2 register from MRT peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the description of CFGSPI1 register from VFIFO peripheral for LPC5410x microcontroller?,SPI0 configuration,CFGSPI1,CFGSPI1,CFGSPI1,CFGSPI1,0.13059083,0.13059083,0.13059083,0.13059083
lpc5410,List all the fields of PIO1_12 register from IOCON peripheral for LPC5410x microcontroller.,"FUNC, MODE, INVERT, DIGIMODE, FILTEROFF, SLEW, OD","DIR, DIRINV, INEN, INMODE, I2CASYNC, I2CSRC, I2CSRCINV, I2CSRCSEL, I2CSRCSELINV, I2CSRCSELUP, I2CSRCUPINV, I2CSRCUPSEL, I2CSRCUPSELINV, I2CSRCUPSELUP, I2CSRCUPSELUPINV, I2CSRCUPSELUPUP, I2CSRCUPSELUPUPINV, I2CSRCUPSELUPUPUP, I2CSRCUPSELUPUPUPINV, I2CSRCUPSELUPUPUPUP, I2CSRCUPSELUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUP","DIR, IFDIS, INEN, ODR, OE, OEBDIS, OEBINV, OEINV, OENBDIS, OENBINV, OENBINV, OENB, OEN, PULLEN, SCHMITT, SLEW, SMODE, SMODE0, SMODE1, SMODE2, SMODE3, SMODE4, SMODE5, SMODE6, SMODE7, SMODE8, SMODE9, SMODE10, SMODE11, SMODE12, SMODE13, SMODE14, SMODE15, SMODE16, SMODE17, SMODE18, SMODE19, SMODE20, SMODE21, SMODE22, SMODE23, SMODE24, SMODE25, SMODE26, SMODE27, SMODE28, SMODE29, SMODE30, SMODE31, SMODE32, SMODE33, SMODE34, SMODE35, SMODE36, SMODE37, SMODE38, SMODE39, SMODE40, SMODE41, SMODE42, SMODE43, SMODE44, SMODE45, SMODE46, SMODE47, SMODE48, SMODE49, SMODE50, SMODE51, SMODE52, SMODE53, SMODE54, SMODE55, SMODE56, SMODE57, SMODE58, SMODE59, SMODE60, SMODE61, SMODE62, SMODE63, SMODE64, SMODE65, SMODE66, SMODE67, SMODE68, SMODE69, SMODE70, SMODE71, SMODE72, SMODE73, SMODE74, SMODE75, SMODE76, SMODE77, SMODE78, SMODE79, SMODE80, SMODE81, SMODE82, SMODE83, SMODE84, SMODE85, SMODE86, SMODE87, SMODE88, SMODE89, SMODE90, SMODE91, SMODE92, SMODE93, SMODE94, SMODE95, SMODE96, SMODE97, SMODE98, SMODE99, SMODE100, SMODE101, SMODE102, SMODE103, SMODE104, SMODE105, SMODE106, SMODE107, SMODE108, SMODE109, SMODE110, SMODE111, SMODE112, SMODE113, SMODE114, SMODE115, SMODE116, SMODE117, SMODE118, SMODE119, SMODE120, SMODE121, SMODE122, SMODE123, SMODE124, SMODE125, SMODE126, SMODE127, SMODE128, SMODE129, SMODE130, SMODE131, SMODE132, SMODE133, SMODE13","DIR, DIRINV, INEN, INMODE, I2CASYNC, I2CSRC, I2CSRCINV, I2CSRCSEL, I2CSRCSELINV, I2CSRCSELUP, I2CSRCUPINV, I2CSRCUPSEL, I2CSRCUPSELINV, I2CSRCUPSELUP, I2CSRCUPSELUPINV, I2CSRCUPSELUPUP, I2CSRCUPSELUPUPINV, I2CSRCUPSELUPUPUP, I2CSRCUPSELUPUPUPINV, I2CSRCUPSELUPUPUPUP, I2CSRCUPSELUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPINV, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUPSELUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPUPUP, I2CSRCUP","DIR, IFDIS, INEN, ODR, OE, OEBDIS, OEBINV, OEINV, OENBDIS, OENBINV, OENBINV, OENB, OEN, PULLEN, SCHMITT, SLEW, SMODE, SMODE0, SMODE1, SMODE2, SMODE3, SMODE4, SMODE5, SMODE6, SMODE7, SMODE8, SMODE9, SMODE10, SMODE11, SMODE12, SMODE13, SMODE14, SMODE15, SMODE16, SMODE17, SMODE18, SMODE19, SMODE20, SMODE21, SMODE22, SMODE23, SMODE24, SMODE25, SMODE26, SMODE27, SMODE28, SMODE29, SMODE30, SMODE31, SMODE32, SMODE33, SMODE34, SMODE35, SMODE36, SMODE37, SMODE38, SMODE39, SMODE40, SMODE41, SMODE42, SMODE43, SMODE44, SMODE45, SMODE46, SMODE47, SMODE48, SMODE49, SMODE50, SMODE51, SMODE52, SMODE53, SMODE54, SMODE55, SMODE56, SMODE57, SMODE58, SMODE59, SMODE60, SMODE61, SMODE62, SMODE63, SMODE64, SMODE65, SMODE66, SMODE67, SMODE68, SMODE69, SMODE70, SMODE71, SMODE72, SMODE73, SMODE74, SMODE75, SMODE76, SMODE77, SMODE78, SMODE79, SMODE80, SMODE81, SMODE82, SMODE83, SMODE84, SMODE85, SMODE86, SMODE87, SMODE88, SMODE89, SMODE90, SMODE91, SMODE92, SMODE93, SMODE94, SMODE95, SMODE96, SMODE97, SMODE98, SMODE99, SMODE100, SMODE101, SMODE102, SMODE103, SMODE104, SMODE105, SMODE106, SMODE107, SMODE108, SMODE109, SMODE110, SMODE111, SMODE112, SMODE113, SMODE114, SMODE115, SMODE116, SMODE117, SMODE118, SMODE119, SMODE120, SMODE121, SMODE122, SMODE123, SMODE124, SMODE125, SMODE126, SMODE127, SMODE128, SMODE129, SMODE130, SMODE131, SMODE132, SMODE133, SMODE13",0.28885007,0.28885007,0.27680558,0.27680558
lpc5410,What is the bit_width of WIDTH field from XFERCFG21 register from DMA peripheral for LPC5410x microcontroller?,2,16,16,16,16,0.5123863,0.5123863,0.5123863,0.5123863
lpc5410,What is the bit_width of LOAD field from INTVAL0 register from MRT peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the description of JTAGIDCODE register from SYSCON peripheral for LPC5410x microcontroller?,JTAG ID code register,JTAG ID Code Register,JTAG ID Code Register.,JTAG ID Code Register,JTAG ID Code Register.,1.0,1.0,0.97571117,0.97571117
lpc5410,What is the description of TXSSEL3_n field from TXCTL register from SPI1 peripheral for LPC5410x microcontroller?,Transmit Slave Select 3.,Transmit Slave Select. This field asserts SSEL3 in master mode. The output on the 0 pin is active LOW by default. Remark: The active state of the SSEL3 pin is configured by bits in the CFG register. 0 SSEL3 asserted. 1 SSEL3 not asserted.,TXSSEL3_N Transmit Slave Select. This field asserts SSEL3 in master mode. The output on the 0 pin is active LOW by default. Remark: The active state of the SSEL3 pin is configured by bits in the CFG register. 0 SSEL3 asserted. 1 SSEL3 not asserted.,Transmit Slave Select. This field asserts SSEL3 in master mode. The output on the 0 pin is active LOW by default. Remark: The active state of the SSEL3 pin is configured by bits in the CFG register. 0 SSEL3 asserted. 1 SSEL3 not asserted.,TXSSEL3_N Transmit Slave Select. This field asserts SSEL3 in master mode. The output on the 0 pin is active LOW by default. Remark: The active state of the SSEL3 pin is configured by bits in the CFG register. 0 SSEL3 asserted. 1 SSEL3 not asserted.,0.6865869,0.6865869,0.6009872,0.6009872
lpc5410,What is the bit_offset of RST_SET1 field from PRESETCTRLSET1 register from SYSCON peripheral for LPC5410x microcontroller?,0,0,16,0,16,1.0000001,1.0000001,0.3899445,0.3899445
lpc5410,What is the bit_width of MATVAL field from MATCH register from RTC peripheral for LPC5410x microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
lpc5410,What is the bit_offset of OVR_INTEN field from INTEN register from ADC0 peripheral for LPC5410x microcontroller?,2,0x00000004 0x4,0x0,0x00000004 0x4,0x0,0.29525298,0.29525298,0.29626992,0.29626992
lpc5410,List all the fields of W19 register from GPIO peripheral for LPC5410x microcontroller.,PWORD,"DIR, IF, MASK, NOT, OD, ORUN, ASYNC, EDGE, FILTER, DBEN, DRIVESTRENGTH, SLEWRATE, DRIVESTRENGTHALT, SLEWRATEALT, DRIVESTRENGTHB, SLEWRATEB, DRIVESTRENGTHC, SLEWRATEC, DRIVESTRENGTHD, SLEWRATED, DRIVESTRENGTHE, SLEWRATEE, DRIVESTRENGTHF, SLEWRATEF, DRIVESTRENGTHG, SLEWRATEG, DRIVESTRENGTHH, SLEWRATEH, DRIVESTRENGTHI, SLEWRATEI, DRIVESTRENGTHJ, SLEWRATEJ, DRIVESTRENGTHK, SLEWRATEK, DRIVESTRENGTHL, SLEWRATEL, DRIVESTRENGTHM, SLEWRATEM, DRIVESTRENGTHN, SLEWRATEN, DRIVESTRENGTHO, SLEWRATEO, DRIVESTRENGTHP, SLEWRATEP, DRIVESTRENGTHQ, SLEWRATEQ, DRIVESTRENGTHR, SLEWRATER, DRIVESTRENGTHS, SLEWRATES, DRIVESTRENGTHT, SLEWRATET, DRIVESTRENGTHU, SLEWRATEU, DRIVESTRENGTHV, SLEWRATEV, DRIVESTRENGTHW, SLEWRATEW, DRIVESTRENGTHX, SLEWRATEX, DRIVESTRENGTHY, SLEWRATEY, DRIVESTRENGTHZ, SLEWRATEZ, NOTP, NOTQ, NOTR, NOTS, NOTT, NOTU, NOTV, NOTW, NOT, ORUNP, ORUNQ, ORUNR, ORUNS, ORUNT, ORUNU, ORUNV, ORUNW, ORUN, ASYNCP, ASYNCQ, ASYNCR, ASYNCS, ASYNCT, ASYNCU, ASYNCV, ASYNCW, ASYNC, EDGEP, EDGEQ, EDGER, EDGES, EDGET, EDGEU, EDGEV, EDGEW, EDGE, FILTERP, FILTERQ, FILTERR, FILTERS, FILTERT, FILTERU, FILTERV, FILTERW, FILTER, DBENP, DBENQ, DBENR, DBENS, DBENT, DBENU, DBENV, DBENW, DBEN, DRIVESTRENGTHAP, DRIVESTRENGTHAQ, DRIVESTRENGTHAR, DRIVESTRENGTHAS, DRIVESTRENGTHAT, DRIVESTRENGTHAU, DRIVESTRENGTHAV, DRIVESTRENGTHAW, DRIVESTRENGTHAX, DRIVESTRENGTHAY, DRIVESTRENGTHAZ, DRIVESTRENGTHA, SLEWRATEAP, S","W19, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE,","DIR, IF, MASK, NOT, OD, ORUN, ASYNC, EDGE, FILTER, DBEN, DRIVESTRENGTH, SLEWRATE, DRIVESTRENGTHALT, SLEWRATEALT, DRIVESTRENGTHB, SLEWRATEB, DRIVESTRENGTHC, SLEWRATEC, DRIVESTRENGTHD, SLEWRATED, DRIVESTRENGTHE, SLEWRATEE, DRIVESTRENGTHF, SLEWRATEF, DRIVESTRENGTHG, SLEWRATEG, DRIVESTRENGTHH, SLEWRATEH, DRIVESTRENGTHI, SLEWRATEI, DRIVESTRENGTHJ, SLEWRATEJ, DRIVESTRENGTHK, SLEWRATEK, DRIVESTRENGTHL, SLEWRATEL, DRIVESTRENGTHM, SLEWRATEM, DRIVESTRENGTHN, SLEWRATEN, DRIVESTRENGTHO, SLEWRATEO, DRIVESTRENGTHP, SLEWRATEP, DRIVESTRENGTHQ, SLEWRATEQ, DRIVESTRENGTHR, SLEWRATER, DRIVESTRENGTHS, SLEWRATES, DRIVESTRENGTHT, SLEWRATET, DRIVESTRENGTHU, SLEWRATEU, DRIVESTRENGTHV, SLEWRATEV, DRIVESTRENGTHW, SLEWRATEW, DRIVESTRENGTHX, SLEWRATEX, DRIVESTRENGTHY, SLEWRATEY, DRIVESTRENGTHZ, SLEWRATEZ, NOTP, NOTQ, NOTR, NOTS, NOTT, NOTU, NOTV, NOTW, NOT, ORUNP, ORUNQ, ORUNR, ORUNS, ORUNT, ORUNU, ORUNV, ORUNW, ORUN, ASYNCP, ASYNCQ, ASYNCR, ASYNCS, ASYNCT, ASYNCU, ASYNCV, ASYNCW, ASYNC, EDGEP, EDGEQ, EDGER, EDGES, EDGET, EDGEU, EDGEV, EDGEW, EDGE, FILTERP, FILTERQ, FILTERR, FILTERS, FILTERT, FILTERU, FILTERV, FILTERW, FILTER, DBENP, DBENQ, DBENR, DBENS, DBENT, DBENU, DBENV, DBENW, DBEN, DRIVESTRENGTHAP, DRIVESTRENGTHAQ, DRIVESTRENGTHAR, DRIVESTRENGTHAS, DRIVESTRENGTHAT, DRIVESTRENGTHAU, DRIVESTRENGTHAV, DRIVESTRENGTHAW, DRIVESTRENGTHAX, DRIVESTRENGTHAY, DRIVESTRENGTHAZ, DRIVESTRENGTHA, SLEWRATEAP, S","W19, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE, PBYTE,",0.27330238,0.27330238,0.3226065,0.3226065
lpc5410,What is the bit_width of REPEAT field from CTRL register from UTICK peripheral for LPC5410x microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0
lpc5410,What is the description of MATCHn_H field from MATCH7 register from SCT0 peripheral for LPC5410x microcontroller?,"When UNIFY = 0, read or write the 16-bit value to be
								compared to the H counter. When UNIFY = 1, read or write the upper
								16 bits of the 32-bit value to be compared to the unified
								counter.","MATCHn_H When UNIFY = 0, read or write the 16-bit value to be compared to the H counter. When 0 UNIFY = 1, read or write the upper 16 bits of the 32-bit value to be compared to the unified counter.","MATCHn_H When UNIFY = 0, read or write the 16-bit value to be compared to the H counter. When 0 UNIFY = 1, read or write the upper 16 bits of the 32-bit value to be compared to the unified counter.","MATCHn_H When UNIFY = 0, read or write the 16-bit value to be compared to the H counter. When 0 UNIFY = 1, read or write the upper 16 bits of the 32-bit value to be compared to the unified counter.","MATCHn_H When UNIFY = 0, read or write the 16-bit value to be compared to the H counter. When 0 UNIFY = 1, read or write the upper 16 bits of the 32-bit value to be compared to the unified counter.",0.84824896,0.84824896,0.84824896,0.84824896
lpc5410,What is the description of XFERCFG0 register from DMA peripheral for LPC5410x microcontroller?,Transfer configuration register for DMA channel 0.,XFERCFG0,Transfer configuration register for DMA channel 0.,XFERCFG0,Transfer configuration register for DMA channel 0.,0.22490564,0.22490564,1.0000001,1.0000001
lpc5410,What is the bit_width of TRIGPOL field from CFG10 register from DMA peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the address_offset of OSR register from USART3 peripheral for LPC5410x microcontroller?,0x28,0x074,0x00000008,0x074,0x00000008,0.7693067,0.7693067,0.74680877,0.74680877
lpc5410,What is the bit_width of SCLTIMEOUTEN field from INTENSET register from I2C1 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_width of CAPCONn_L field from CAPCTRL9 register from SCT0 peripheral for LPC5410x microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
lpc5410,List all the registers of GINT1 peripheral for LPC5410x microcontroller.,"CTRL, PORT_POL0, PORT_POL1, PORT_POL2, PORT_ENA0, PORT_ENA1, PORT_ENA2, PORT_POL0, PORT_POL1, PORT_POL2, PORT_ENA0, PORT_ENA1, PORT_ENA2","GINT1, GINT0, GPIO, IOCON, PIO0, PIO1, PIO2, PIO3, PIO4, PIO5, PIO6, PIO7, PIO8, PIO9, PIO10, PIO11, PIO12, PIO13, PIO14, PIO15, PIO16, PIO17, PIO18, PIO19, PIO20, PIO21, PIO22, PIO23, PIO24, PIO25, PIO26, PIO27, PIO28, PIO29, PIO30, PIO31, PIO32, PIO33, PIO34, PIO35, PIO36, PIO37, PIO38, PIO39, PIO40, PIO41, PIO42, PIO43, PIO44, PIO45, PIO46, PIO47, PIO48, PIO49, PIO50, PIO51, PIO52, PIO53, PIO54, PIO55, PIO56, PIO57, PIO58, PIO59, PIO60, PIO61, PIO62, PIO63, PIO64, PIO65, PIO66, PIO67, PIO68, PIO69, PIO70, PIO71, PIO72, PIO73, PIO74, PIO75, PIO76, PIO77, PIO78, PIO79, PIO80, PIO81, PIO82, PIO83, PIO84, PIO85, PIO86, PIO87, PIO88, PIO89, PIO90, PIO91, PIO92, PIO93, PIO94, PIO95, PIO96, PIO97, PIO98, PIO99, PIO100, PIO101, PIO102, PIO103, PIO104, PIO105, PIO106, PIO107, PIO108, PIO109, PIO110, PIO111, PIO112, PIO113, PIO114, PIO115, PIO116, PIO117, PIO118, PIO119, PIO120, PIO121, PIO122, PIO123, PIO124, PIO125, PIO126, PIO127, PIO128, PIO129, PIO130, PIO131, PIO132, PIO133, PIO134, PIO135, PIO136, PIO137, PIO138, PIO139, PIO140, PIO141, PIO142, PIO143","INTENCLR, INTENSET, INTEN, INTFLAGB, INTFLAGA, ROUTEPEN, ROUTELOC0, ROUTELOC1, ROUTEPEN0, ROUTEPEN1, ROUTEPEN2, ROUTEPEN3, ROUTEPEN4, ROUTEPEN5, ROUTEPEN6, ROUTEPEN7, ROUTEPEN8, ROUTEPEN9, ROUTEPEN10, ROUTEPEN11, ROUTEPEN12, ROUTEPEN13, ROUTEPEN14, ROUTEPEN15, ROUTEPEN16, ROUTEPEN17, RXCOUNT, TXCOUNT, TXNEXT, TXNEXTSET, TXNEXTCLR, TXNEXTTRIG, TXNEXTTRIGSET, TXNEXTTRIGCLR, TXNEXTTRIGSTAT, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXT","GINT1, GINT0, GPIO, IOCON, PIO0, PIO1, PIO2, PIO3, PIO4, PIO5, PIO6, PIO7, PIO8, PIO9, PIO10, PIO11, PIO12, PIO13, PIO14, PIO15, PIO16, PIO17, PIO18, PIO19, PIO20, PIO21, PIO22, PIO23, PIO24, PIO25, PIO26, PIO27, PIO28, PIO29, PIO30, PIO31, PIO32, PIO33, PIO34, PIO35, PIO36, PIO37, PIO38, PIO39, PIO40, PIO41, PIO42, PIO43, PIO44, PIO45, PIO46, PIO47, PIO48, PIO49, PIO50, PIO51, PIO52, PIO53, PIO54, PIO55, PIO56, PIO57, PIO58, PIO59, PIO60, PIO61, PIO62, PIO63, PIO64, PIO65, PIO66, PIO67, PIO68, PIO69, PIO70, PIO71, PIO72, PIO73, PIO74, PIO75, PIO76, PIO77, PIO78, PIO79, PIO80, PIO81, PIO82, PIO83, PIO84, PIO85, PIO86, PIO87, PIO88, PIO89, PIO90, PIO91, PIO92, PIO93, PIO94, PIO95, PIO96, PIO97, PIO98, PIO99, PIO100, PIO101, PIO102, PIO103, PIO104, PIO105, PIO106, PIO107, PIO108, PIO109, PIO110, PIO111, PIO112, PIO113, PIO114, PIO115, PIO116, PIO117, PIO118, PIO119, PIO120, PIO121, PIO122, PIO123, PIO124, PIO125, PIO126, PIO127, PIO128, PIO129, PIO130, PIO131, PIO132, PIO133, PIO134, PIO135, PIO136, PIO137, PIO138, PIO139, PIO140, PIO141, PIO142, PIO143","INTENCLR, INTENSET, INTEN, INTFLAGB, INTFLAGA, ROUTEPEN, ROUTELOC0, ROUTELOC1, ROUTEPEN0, ROUTEPEN1, ROUTEPEN2, ROUTEPEN3, ROUTEPEN4, ROUTEPEN5, ROUTEPEN6, ROUTEPEN7, ROUTEPEN8, ROUTEPEN9, ROUTEPEN10, ROUTEPEN11, ROUTEPEN12, ROUTEPEN13, ROUTEPEN14, ROUTEPEN15, ROUTEPEN16, ROUTEPEN17, RXCOUNT, TXCOUNT, TXNEXT, TXNEXTSET, TXNEXTCLR, TXNEXTTRIG, TXNEXTTRIGSET, TXNEXTTRIGCLR, TXNEXTTRIGSTAT, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXTTRIGSTATCLR, TXNEXTTRIGSTATSET, TXNEXT",0.3444746,0.3444746,0.44989115,0.44989115
lpc5410,What is the bit_offset of OESEL field from CFG register from USART1 peripheral for LPC5410x microcontroller?,20,0x008,0x008,0x008,0x008,0.34727,0.34727,0.34727,0.34727
lpc5410,What is the description of THCMP7 field from FLAGS register from ADC0 peripheral for LPC5410x microcontroller?,"Threshold comparison event on Channel 7. See description
								for channel 0.",Threshold Comparison 7 Flag,Threshold Comparison 7 Flag. This bit is set by hardware when a threshold comparison event occurs for channel 7. It is cleared by writing a 1 to this bit. This bit is always read as 0.,Threshold Comparison 7 Flag,Threshold Comparison 7 Flag. This bit is set by hardware when a threshold comparison event occurs for channel 7. It is cleared by writing a 1 to this bit. This bit is always read as 0.,0.5858338,0.5858338,0.71570575,0.71570575
lpc5410,What is the bit_offset of MODE field from PIO0_29 register from IOCON peripheral for LPC5410x microcontroller?,3,0x0,0x10,0x0,0x10,0.27272382,0.27272382,0.30045903,0.30045903
lpc5410,What is the bit_offset of RXBRK field from STAT register from USART1 peripheral for LPC5410x microcontroller?,10,0x00000001,0x00000004,0x00000001,0x00000004,0.31831104,0.31831104,0.3141791,0.3141791
lpc5410,What is the description of SRC4 field from PMSRC register from PINT peripheral for LPC5410x microcontroller?,Selects the input source for bit slice 4,Selects the pin selected in the PINTSEL7 register as the source to bit slice 4.,Input 7. Selects the pin selected in the PINTSEL7 register as the source to bit slice 4.,Selects the pin selected in the PINTSEL7 register as the source to bit slice 4.,Input 7. Selects the pin selected in the PINTSEL7 register as the source to bit slice 4.,0.75218725,0.75218725,0.81389916,0.81389916
lpc5410,What is the bit_offset of MSTARBLOSSEN field from INTENSET register from I2C0 peripheral for LPC5410x microcontroller?,4,0x00000002,0x00000002,0x00000002,0x00000002,0.30642456,0.30642456,0.30642456,0.30642456
lpc5410,What is the description of CFG6 field from PMCFG register from PINT peripheral for LPC5410x microcontroller?,"Specifies the match contribution condition for bit slice
								6.",High level on the selected input (input 5) for bit slice 6,CFG6,High level on the selected input (input 5) for bit slice 6,CFG6,0.4121254,0.4121254,0.181041,0.181041
lpc5410,List all the fields of SLVDAT register from I2C0 peripheral for LPC5410x microcontroller.,DATA,"SLVDAT, SCL_HIGH, SCL_LOW, SDA_HIGH, SDA_LOW, SCL_STRETCH, SDA_FILTER, SDA_OUT, SDA_IN, SCL_OUT, SCL_IN, SDA_HOLD, SCL_HOLD, SDA_PULLUP, SCL_PULLUP, SDA_PULLDOWN, SCL_PULLDOWN, SDA_DRIVESTRENGTH, SCL_DRIVESTRENGTH, SDA_SLEWCTRL, SCL_SLEWCTRL, SDA_DSLEW, SCL_DSLEW, SDA_DSLEW_EN, SCL_DSLEW_EN, SDA_DSLEW_MAX, SCL_DSLEW_MAX, SDA_DSLEW_MAX_EN, SCL_DSLEW_MAX_EN, SDA_DSLEW_MAX_MAX, SCL_DSLEW_MAX_MAX, SDA_DSLEW_MAX_MAX_EN, SCL_DSLEW_MAX_MAX_EN, SDA_DSLEW_MAX_MAX_MAX, SCL_DSLEW_MAX_MAX_MAX, SDA_DSLEW_MAX_MAX_MAX_EN, SCL_DSLEW_MAX_MAX_MAX_EN, SDA_DSLEW_MAX_MAX_MAX_MAX, SCL_DSLEW_MAX_MAX_MAX_MAX, SDA_DSLEW_MAX_MAX_MAX_MAX_EN, SCL_DSLEW_MAX_MAX_MAX_MAX_EN, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX_EN, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX_EN, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_EN, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_EN, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX_EN, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX_EN, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX_MAX, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX_MAX, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX_MAX_EN, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX_MAX_EN, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX_MAX_MAX, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX","RXDATA, RXCOUNT, PBYTE, PBYTE2, PBYTE3, PBYTE4, PBYTE5, PBYTE6, PBYTE7, PBYTE8, PBYTE9, PBYTE10, PBYTE11, PBYTE12, PBYTE13, PBYTE14, PBYTE15, PBYTE16, PBYTE17, PBYTE18, PBYTE19, PBYTE20, PBYTE21, PBYTE22, PBYTE23, PBYTE24, PBYTE25, PBYTE26, PBYTE27, PBYTE28, PBYTE29, PBYTE30, PBYTE31, PBYTE32, PBYTE33, PBYTE34, PBYTE35, PBYTE36, PBYTE37, PBYTE38, PBYTE39, PBYTE40, PBYTE41, PBYTE42, PBYTE43, PBYTE44, PBYTE45, PBYTE46, PBYTE47, PBYTE48, PBYTE49, PBYTE50, PBYTE51, PBYTE52, PBYTE53, PBYTE54, PBYTE55, PBYTE56, PBYTE57, PBYTE58, PBYTE59, PBYTE60, PBYTE61, PBYTE62, PBYTE63, PBYTE64, PBYTE65, PBYTE66, PBYTE67, PBYTE68, PBYTE69, PBYTE70, PBYTE71, PBYTE72, PBYTE73, PBYTE74, PBYTE75, PBYTE76, PBYTE77, PBYTE78, PBYTE79, PBYTE80, PBYTE81, PBYTE82, PBYTE83, PBYTE84, PBYTE85, PBYTE86, PBYTE87, PBYTE88, PBYTE89, PBYTE90, PBYTE91, PBYTE92, PBYTE93, PBYTE94, PBYTE95, PBYTE96, PBYTE97, PBYTE98, PBYTE99, PBYTE100, PBYTE101, PBYTE102, PBYTE103, PBYTE104, PBYTE105, PBYTE106, PBYTE107, PBYTE108, PBYTE109, PBYTE110, PBYTE111, PBYTE112, PBYTE113, PBYTE114, PBYTE115, PBYTE116, PBYTE117, PBYTE118, PBYTE119, PBYTE120, PBYTE121, PBYTE122, PBYTE123, PBYTE124, P","SLVDAT, SCL_HIGH, SCL_LOW, SDA_HIGH, SDA_LOW, SCL_STRETCH, SDA_FILTER, SDA_OUT, SDA_IN, SCL_OUT, SCL_IN, SDA_HOLD, SCL_HOLD, SDA_PULLUP, SCL_PULLUP, SDA_PULLDOWN, SCL_PULLDOWN, SDA_DRIVESTRENGTH, SCL_DRIVESTRENGTH, SDA_SLEWCTRL, SCL_SLEWCTRL, SDA_DSLEW, SCL_DSLEW, SDA_DSLEW_EN, SCL_DSLEW_EN, SDA_DSLEW_MAX, SCL_DSLEW_MAX, SDA_DSLEW_MAX_EN, SCL_DSLEW_MAX_EN, SDA_DSLEW_MAX_MAX, SCL_DSLEW_MAX_MAX, SDA_DSLEW_MAX_MAX_EN, SCL_DSLEW_MAX_MAX_EN, SDA_DSLEW_MAX_MAX_MAX, SCL_DSLEW_MAX_MAX_MAX, SDA_DSLEW_MAX_MAX_MAX_EN, SCL_DSLEW_MAX_MAX_MAX_EN, SDA_DSLEW_MAX_MAX_MAX_MAX, SCL_DSLEW_MAX_MAX_MAX_MAX, SDA_DSLEW_MAX_MAX_MAX_MAX_EN, SCL_DSLEW_MAX_MAX_MAX_MAX_EN, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX_EN, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX_EN, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_EN, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_EN, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX_EN, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX_EN, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX_MAX, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX_MAX, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX_MAX_EN, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX_MAX_EN, SDA_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX_MAX_MAX, SCL_DSLEW_MAX_MAX_MAX_MAX_MAX_MAX_MAX","RXDATA, RXCOUNT, PBYTE, PBYTE2, PBYTE3, PBYTE4, PBYTE5, PBYTE6, PBYTE7, PBYTE8, PBYTE9, PBYTE10, PBYTE11, PBYTE12, PBYTE13, PBYTE14, PBYTE15, PBYTE16, PBYTE17, PBYTE18, PBYTE19, PBYTE20, PBYTE21, PBYTE22, PBYTE23, PBYTE24, PBYTE25, PBYTE26, PBYTE27, PBYTE28, PBYTE29, PBYTE30, PBYTE31, PBYTE32, PBYTE33, PBYTE34, PBYTE35, PBYTE36, PBYTE37, PBYTE38, PBYTE39, PBYTE40, PBYTE41, PBYTE42, PBYTE43, PBYTE44, PBYTE45, PBYTE46, PBYTE47, PBYTE48, PBYTE49, PBYTE50, PBYTE51, PBYTE52, PBYTE53, PBYTE54, PBYTE55, PBYTE56, PBYTE57, PBYTE58, PBYTE59, PBYTE60, PBYTE61, PBYTE62, PBYTE63, PBYTE64, PBYTE65, PBYTE66, PBYTE67, PBYTE68, PBYTE69, PBYTE70, PBYTE71, PBYTE72, PBYTE73, PBYTE74, PBYTE75, PBYTE76, PBYTE77, PBYTE78, PBYTE79, PBYTE80, PBYTE81, PBYTE82, PBYTE83, PBYTE84, PBYTE85, PBYTE86, PBYTE87, PBYTE88, PBYTE89, PBYTE90, PBYTE91, PBYTE92, PBYTE93, PBYTE94, PBYTE95, PBYTE96, PBYTE97, PBYTE98, PBYTE99, PBYTE100, PBYTE101, PBYTE102, PBYTE103, PBYTE104, PBYTE105, PBYTE106, PBYTE107, PBYTE108, PBYTE109, PBYTE110, PBYTE111, PBYTE112, PBYTE113, PBYTE114, PBYTE115, PBYTE116, PBYTE117, PBYTE118, PBYTE119, PBYTE120, PBYTE121, PBYTE122, PBYTE123, PBYTE124, P",0.17831765,0.17831765,0.12872525,0.12872525
lpc5410,What is the bit_offset of DSTBURSTWRAP field from CFG0 register from DMA peripheral for LPC5410x microcontroller?,15,0x404,0x408,0x404,0x408,0.31906134,0.31906134,0.33833784,0.33833784
lpc5410,What is the description of IOSEL field from EV5_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,"Selects the input or output signal associated with this
								event (if any). Do not select an input in this register, if CLKMODE
								is 1x. In this case the clock input is an implicit ingredient of
								every event.",I/O PIO0_5Generalpurpose digitalinput/oumutpin.,I/O Select. Selects the I/O pin associated with this event.,I/O PIO0_5Generalpurpose digitalinput/oumutpin.,I/O Select. Selects the I/O pin associated with this event.,0.18810372,0.18810372,0.41026497,0.41026497
lpc5410,What is the size of CR2 register from CT32B0 peripheral for LPC5410x microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc5410,What is the bit_width of SLVSEL field from STAT register from I2C1 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,List all the fields of DLY register from SPI1 peripheral for LPC5410x microcontroller.,"PRE_DELAY, POST_DELAY, FRAME_DELAY, TRANSFER_DELAY",DLY,DLY,DLY,DLY,0.12442398,0.12442398,0.12442398,0.12442398
lpc5410,What is the bit_width of RXCOUNT field from INTSTATUSART3 register from VFIFO peripheral for LPC5410x microcontroller?,8,16,16,16,16,0.70901346,0.70901346,0.70901346,0.70901346
lpc5410,What is the description of PWORD field from W24 register from GPIO peripheral for LPC5410x microcontroller?,"Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read
								0xFFFF FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to
								0xFFFF FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.
								Writing any value other than 0 will set the output bit. One register
								for each port pin. Supported pins depends on the specific device and
								package.",PWORD Read 0: pin PIOm_n is LOW.,PWORD Read 0: pin PIOm_n is LOW.,PWORD Read 0: pin PIOm_n is LOW.,PWORD Read 0: pin PIOm_n is LOW.,0.56435704,0.56435704,0.56435704,0.56435704
lpc5410,What is the bit_width of NMIENM0 field from NMISRC register from SYSCON peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_offset of SWTRIG field from XFERCFG10 register from DMA peripheral for LPC5410x microcontroller?,2,0x404,0x40c,0x404,0x40c,0.38267624,0.38267624,0.26818117,0.26818117
lpc5410,What is the description of MATCHSEL field from EV10_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,"Selects the Match register associated with this event (if
								any). A match can occur only when the counter selected by the HEVENT
								bit is running.",MATCHSEL Selects the Match Registers 0 to 12 (REGMODEn bit=0) for SCT0.,MATCHSEL Select. Selects the match register to be used for match event generation.,MATCHSEL Selects the Match Registers 0 to 12 (REGMODEn bit=0) for SCT0.,MATCHSEL Select. Selects the match register to be used for match event generation.,0.5649744,0.5649744,0.6966485,0.6966485
lpc5410,What is the description of CLRTRIG field from XFERCFG7 register from DMA peripheral for LPC5410x microcontroller?,Clear Trigger.,Clear Trigger,"Clear Trigger. This is simply a copy of the same field in the STATSPI register, included here so an ISR can read all needed status information in one read.",Clear Trigger,"Clear Trigger. This is simply a copy of the same field in the STATSPI register, included here so an ISR can read all needed status information in one read.",0.93149257,0.93149257,0.6134813,0.6134813
lpc5410,What is the description of FUNC field from PIO0_12 register from IOCON peripheral for LPC5410x microcontroller?,Selects pin function.,SPI1_SCK PIO0_12 PIO0_12 U1_RTS CT32B1_CAP0 PIO0_13 PIO0_13 U1_TXD CT32B1_MAT0 PIO0_14 PIO0_14 U2_RXD CT32B0_MAT0 PIO0_15 PIO0_15 SCT0_OUT5 CT32B0_CAP3 SPI1_SSELN0 PIO0_16 PIO0_16 CT32B0_MAT0 CT32B0_CAP0 SPI1_SSELN1 PIO0_17 PIO0_17 CT32B0_CAP2 CT32B1_CAP0 PIO0_23 PIO0_23 I2C0_SCL CT32B0_CAP0 PIO0_24 PIO0_24 I2C0_SDA CT32B0_CAP1 CT32B0_MAT0 PIO0_25 PIO0_25 I2C1_SCL U1_CTS CT32B0_CAP2 CT32B1_CAP1 PIO0_26 PIO0_26 I2C1_SDA CT32B2_CAP0 PIO0_27 PIO0_27 I2C2_SCL CT32B2_MAT0,SPI1_MOSI,SPI1_SCK PIO0_12 PIO0_12 U1_RTS CT32B1_CAP0 PIO0_13 PIO0_13 U1_TXD CT32B1_MAT0 PIO0_14 PIO0_14 U2_RXD CT32B0_MAT0 PIO0_15 PIO0_15 SCT0_OUT5 CT32B0_CAP3 SPI1_SSELN0 PIO0_16 PIO0_16 CT32B0_MAT0 CT32B0_CAP0 SPI1_SSELN1 PIO0_17 PIO0_17 CT32B0_CAP2 CT32B1_CAP0 PIO0_23 PIO0_23 I2C0_SCL CT32B0_CAP0 PIO0_24 PIO0_24 I2C0_SDA CT32B0_CAP1 CT32B0_MAT0 PIO0_25 PIO0_25 I2C1_SCL U1_CTS CT32B0_CAP2 CT32B1_CAP1 PIO0_26 PIO0_26 I2C1_SDA CT32B2_CAP0 PIO0_27 PIO0_27 I2C2_SCL CT32B2_MAT0,SPI1_MOSI,0.20729968,0.20729968,0.14106372,0.14106372
lpc5410,What is the bit_width of OD field from PIO1_3 register from IOCON peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the description of COMPVAL_H register from RIT peripheral for LPC5410x microcontroller?,"Compare value MSB register. Holds the 16 MSBs of the compare
						value.",COMPVAL_H register for RIT peripheral,COMPVAL_H Register.,COMPVAL_H register for RIT peripheral,COMPVAL_H Register.,0.22187899,0.22187899,0.34102464,0.34102464
lpc5410,What is the bit_width of HEVENT field from EV10_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,1,3,1,3,1,0.790561,0.790561,1.0,1.0
lpc5410,List all the fields of B16 register from GPIO peripheral for LPC5410x microcontroller.,PBYTE,"NOTP, UM10850, PINTSEL, EDGESEL, DIR, MASK, MOD, DIN, DOUT, SET, CLR, NOT, PINCFG0, PINCFG1, PINCFG2, PINCFG3, PINCFG4, PINCFG5, PINCFG6, PINCFG7, PINCFG8, PINCFG9, PINCFG10, PINCFG11, PINCFG12, PINCFG13, PINCFG14, PINCFG15, PINCFG16, PINCFG17, PINCFG18, PINCFG19, PINCFG20, PINCFG21, PINCFG22, PINCFG23, PINCFG24, PINCFG25, PINCFG26, PINCFG27, PINCFG28, PINCFG29, PINCFG30, PINCFG31, PINCFG32, PINCFG33, PINCFG34, PINCFG35, PINCFG36, PINCFG37, PINCFG38, PINCFG39, PINCFG40, PINCFG41, PINCFG42, PINCFG43, PINCFG44, PINCFG45, PINCFG46, PINCFG47, PINCFG48, PINCFG49, PINCFG50, PINCFG51, PINCFG52, PINCFG53, PINCFG54, PINCFG55, PINCFG56, PINCFG57, PINCFG58, PINCFG59, PINCFG60, PINCFG61, PINCFG62, PINCFG63, PINCFG64, PINCFG65, PINCFG66, PINCFG67, PINCFG68, PINCFG69, PINCFG70, PINCFG71, PINCFG72, PINCFG73, PINCFG74, PINCFG75, PINCFG76, PINCFG77, PINCFG78, PINCFG79, PINCFG80, PINCFG81, PINCFG82, PINCFG83, PINCFG84, PINCFG85, PINCFG86, PINCFG87, PINCFG88, PINCFG89, PINCFG90, PINCFG91, PINCFG92, PINCFG93, PINCFG94, PINCFG95, PINCFG96, PINCFG97, PINCFG98, PINCFG99, PINCFG100, PINCFG101, PINCFG102, PINCFG103, PIN","PBYTE, PEN0, PEN1, PEN2, PEN3, PEN4, PEN5, PEN6, PEN7, PEN8, PEN9, PEN10, PEN11, PEN12, PEN13, PEN14, PEN15, PEN16, PEN17, PEN18, PEN19, PEN20, PEN21, PEN22, PEN23, PEN24, PEN25, PEN26, PEN27, PEN28, PEN29, PEN30, PEN31, PEN32, PEN33, PEN34, PEN35, PEN36, PEN37, PEN38, PEN39, PEN40, PEN41, PEN42, PEN43, PEN44, PEN45, PEN46, PEN47, PEN48, PEN49, PEN50, PEN51, PEN52, PEN53, PEN54, PEN55, PEN56, PEN57, PEN58, PEN59, PEN60, PEN61, PEN62, PEN63, PEN64, PEN65, PEN66, PEN67, PEN68, PEN69, PEN70, PEN71, PEN72, PEN73, PEN74, PEN75, PEN76, PEN77, PEN78, PEN79, PEN80, PEN81, PEN82, PEN83, PEN84, PEN85, PEN86, PEN87, PEN88, PEN89, PEN90, PEN91, PEN92, PEN93, PEN94, PEN95, PEN96, PEN97, PEN98, PEN99, PEN100, PEN101, PEN102, PEN103, PEN104, PEN105, PEN106, PEN107, PEN108, PEN109, PEN110, PEN111, PEN112, PEN113, PEN114, PEN115, PEN116, PEN117, PEN118, PEN119, PEN120, PEN121, PEN122, PEN123, PEN124, PEN125, PEN126, PEN127, PEN128, PEN129, PEN130, PEN131, PEN132, PEN133, PEN134, PEN135, PEN136, PEN137, PEN138, PEN139, PEN140, PEN141, PEN142, PEN143, PEN144, PEN14","NOTP, UM10850, PINTSEL, EDGESEL, DIR, MASK, MOD, DIN, DOUT, SET, CLR, NOT, PINCFG0, PINCFG1, PINCFG2, PINCFG3, PINCFG4, PINCFG5, PINCFG6, PINCFG7, PINCFG8, PINCFG9, PINCFG10, PINCFG11, PINCFG12, PINCFG13, PINCFG14, PINCFG15, PINCFG16, PINCFG17, PINCFG18, PINCFG19, PINCFG20, PINCFG21, PINCFG22, PINCFG23, PINCFG24, PINCFG25, PINCFG26, PINCFG27, PINCFG28, PINCFG29, PINCFG30, PINCFG31, PINCFG32, PINCFG33, PINCFG34, PINCFG35, PINCFG36, PINCFG37, PINCFG38, PINCFG39, PINCFG40, PINCFG41, PINCFG42, PINCFG43, PINCFG44, PINCFG45, PINCFG46, PINCFG47, PINCFG48, PINCFG49, PINCFG50, PINCFG51, PINCFG52, PINCFG53, PINCFG54, PINCFG55, PINCFG56, PINCFG57, PINCFG58, PINCFG59, PINCFG60, PINCFG61, PINCFG62, PINCFG63, PINCFG64, PINCFG65, PINCFG66, PINCFG67, PINCFG68, PINCFG69, PINCFG70, PINCFG71, PINCFG72, PINCFG73, PINCFG74, PINCFG75, PINCFG76, PINCFG77, PINCFG78, PINCFG79, PINCFG80, PINCFG81, PINCFG82, PINCFG83, PINCFG84, PINCFG85, PINCFG86, PINCFG87, PINCFG88, PINCFG89, PINCFG90, PINCFG91, PINCFG92, PINCFG93, PINCFG94, PINCFG95, PINCFG96, PINCFG97, PINCFG98, PINCFG99, PINCFG100, PINCFG101, PINCFG102, PINCFG103, PIN","PBYTE, PEN0, PEN1, PEN2, PEN3, PEN4, PEN5, PEN6, PEN7, PEN8, PEN9, PEN10, PEN11, PEN12, PEN13, PEN14, PEN15, PEN16, PEN17, PEN18, PEN19, PEN20, PEN21, PEN22, PEN23, PEN24, PEN25, PEN26, PEN27, PEN28, PEN29, PEN30, PEN31, PEN32, PEN33, PEN34, PEN35, PEN36, PEN37, PEN38, PEN39, PEN40, PEN41, PEN42, PEN43, PEN44, PEN45, PEN46, PEN47, PEN48, PEN49, PEN50, PEN51, PEN52, PEN53, PEN54, PEN55, PEN56, PEN57, PEN58, PEN59, PEN60, PEN61, PEN62, PEN63, PEN64, PEN65, PEN66, PEN67, PEN68, PEN69, PEN70, PEN71, PEN72, PEN73, PEN74, PEN75, PEN76, PEN77, PEN78, PEN79, PEN80, PEN81, PEN82, PEN83, PEN84, PEN85, PEN86, PEN87, PEN88, PEN89, PEN90, PEN91, PEN92, PEN93, PEN94, PEN95, PEN96, PEN97, PEN98, PEN99, PEN100, PEN101, PEN102, PEN103, PEN104, PEN105, PEN106, PEN107, PEN108, PEN109, PEN110, PEN111, PEN112, PEN113, PEN114, PEN115, PEN116, PEN117, PEN118, PEN119, PEN120, PEN121, PEN122, PEN123, PEN124, PEN125, PEN126, PEN127, PEN128, PEN129, PEN130, PEN131, PEN132, PEN133, PEN134, PEN135, PEN136, PEN137, PEN138, PEN139, PEN140, PEN141, PEN142, PEN143, PEN144, PEN14",0.19225803,0.19225803,0.37819728,0.37819728
lpc5410,What is the bit_offset of MATCHMEM field from EV6_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,20,0x2280,0x1000,0x2280,0x1000,0.393013,0.393013,0.2679019,0.2679019
lpc5410,List all the fields of OUT2_SET register from SCT0 peripheral for LPC5410x microcontroller.,SET,"OUT2_SET, OUT3_SET, OUT4_SET, OUT5_SET, OUT6_SET, OUT7_SET, OUT8_SET, OUT9_SET, OUT10_SET, OUT11_SET, OUT12_SET, OUT13_SET, OUT14_SET, OUT15_SET, OUT16_SET, OUT17_SET, OUT18_SET, OUT19_SET, OUT20_SET, OUT21_SET, OUT22_SET, OUT23_SET, OUT24_SET, OUT25_SET, OUT26_SET, OUT27_SET, OUT28_SET, OUT29_SET, OUT30_SET, OUT31_SET, OUT32_SET, OUT33_SET, OUT34_SET, OUT35_SET, OUT36_SET, OUT37_SET, OUT38_SET, OUT39_SET, OUT40_SET, OUT41_SET, OUT42_SET, OUT43_SET, OUT44_SET, OUT45_SET, OUT46_SET, OUT47_SET, OUT48_SET, OUT49_SET, OUT50_SET, OUT51_SET, OUT52_SET, OUT53_SET, OUT54_SET, OUT55_SET, OUT56_SET, OUT57_SET, OUT58_SET, OUT59_SET, OUT60_SET, OUT61_SET, OUT62_SET, OUT63_SET, OUT64_SET, OUT65_SET, OUT66_SET, OUT67_SET, OUT68_SET, OUT69_SET, OUT70_SET, OUT71_SET, OUT72_SET, OUT73_SET, OUT74_SET, OUT75_SET, OUT76_SET, OUT77_SET, OUT78_SET, OUT79_SET, OUT80_SET, OUT81_SET, OUT82_SET, OUT83_SET, OUT84_SET, OUT85_SET, OUT86_SET, OUT87_SET, OUT88_SET, OUT89_SET, OUT90_SET, OUT91_SET, OUT92_SET, OUT93_SET, OUT94_SET, OUT95_SET, OUT96_SET, OUT97_SET, OUT98_SET, OUT99_SET, OUT100_SET, OUT101_SET, OUT102_SET, OUT103_SET, OUT104_SET, OUT105_SET, OUT106_SET, OUT107_SET, OUT108_SET, OUT109_SET, OUT110_SET, OUT111_SET, OUT112_SET, OUT113_SET, OUT114_SET, OUT115_SET, OUT116_SET, OUT117_SET, OUT118_SET, OUT119_SET, OUT120_SET, OUT121_SET, OUT122_SET, OUT123_SET, OUT124_SET, OUT125_SET, OUT126_SET","OUT2_SET, PBYTE, CLRTRIG, PULSE, PULSESTR, PULSEMODE, PULSEEDGE, PULSEDELAY, PULSEDELAYMODE, PULSEDELAYEDGE, PULSEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYMODE, PULSEDELAYEDGEDELAYEDGE, PULSEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYMODE, PULSEDELAYEDGEDELAYEDGEDELAYEDGE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSE","OUT2_SET, OUT3_SET, OUT4_SET, OUT5_SET, OUT6_SET, OUT7_SET, OUT8_SET, OUT9_SET, OUT10_SET, OUT11_SET, OUT12_SET, OUT13_SET, OUT14_SET, OUT15_SET, OUT16_SET, OUT17_SET, OUT18_SET, OUT19_SET, OUT20_SET, OUT21_SET, OUT22_SET, OUT23_SET, OUT24_SET, OUT25_SET, OUT26_SET, OUT27_SET, OUT28_SET, OUT29_SET, OUT30_SET, OUT31_SET, OUT32_SET, OUT33_SET, OUT34_SET, OUT35_SET, OUT36_SET, OUT37_SET, OUT38_SET, OUT39_SET, OUT40_SET, OUT41_SET, OUT42_SET, OUT43_SET, OUT44_SET, OUT45_SET, OUT46_SET, OUT47_SET, OUT48_SET, OUT49_SET, OUT50_SET, OUT51_SET, OUT52_SET, OUT53_SET, OUT54_SET, OUT55_SET, OUT56_SET, OUT57_SET, OUT58_SET, OUT59_SET, OUT60_SET, OUT61_SET, OUT62_SET, OUT63_SET, OUT64_SET, OUT65_SET, OUT66_SET, OUT67_SET, OUT68_SET, OUT69_SET, OUT70_SET, OUT71_SET, OUT72_SET, OUT73_SET, OUT74_SET, OUT75_SET, OUT76_SET, OUT77_SET, OUT78_SET, OUT79_SET, OUT80_SET, OUT81_SET, OUT82_SET, OUT83_SET, OUT84_SET, OUT85_SET, OUT86_SET, OUT87_SET, OUT88_SET, OUT89_SET, OUT90_SET, OUT91_SET, OUT92_SET, OUT93_SET, OUT94_SET, OUT95_SET, OUT96_SET, OUT97_SET, OUT98_SET, OUT99_SET, OUT100_SET, OUT101_SET, OUT102_SET, OUT103_SET, OUT104_SET, OUT105_SET, OUT106_SET, OUT107_SET, OUT108_SET, OUT109_SET, OUT110_SET, OUT111_SET, OUT112_SET, OUT113_SET, OUT114_SET, OUT115_SET, OUT116_SET, OUT117_SET, OUT118_SET, OUT119_SET, OUT120_SET, OUT121_SET, OUT122_SET, OUT123_SET, OUT124_SET, OUT125_SET, OUT126_SET","OUT2_SET, PBYTE, CLRTRIG, PULSE, PULSESTR, PULSEMODE, PULSEEDGE, PULSEDELAY, PULSEDELAYMODE, PULSEDELAYEDGE, PULSEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYMODE, PULSEDELAYEDGEDELAYEDGE, PULSEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYMODE, PULSEDELAYEDGEDELAYEDGEDELAYEDGE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGE, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, PULSE",0.28123954,0.28123954,0.098014474,0.098014474
lpc5410,What is the bit_width of CR0INT field from IR register from CT32B4 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_offset of ROM field from AHBCLKCTRL0 register from SYSCON peripheral for LPC5410x microcontroller?,1,0x05c,0x0,0x05c,0x0,0.33462596,0.33462596,0.39521977,0.39521977
lpc5410,What is the bit_width of WIDTH field from XFERCFG6 register from DMA peripheral for LPC5410x microcontroller?,2,16,16,16,16,0.5123863,0.5123863,0.5123863,0.5123863
lpc5410,What is the bit_offset of DIRECTION field from EV2_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,21,0x10c0,0x10000000,0x10c0,0x10000000,0.12704077,0.12704077,0.10088846,0.10088846
lpc5410,What is the bit_width of HEVENT field from EV9_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,1,3,3,3,3,0.790561,0.790561,0.790561,0.790561
lpc5410,List all the fields of CR3 register from CT32B4 peripheral for LPC5410x microcontroller.,CAP,10,"PINSEL, PINCFG, PINSEL0, PINSEL1, PINSEL2, PINSEL3, PINSEL4, PINSEL5, PINSEL6, PINSEL7, PINSEL8, PINSEL9, PINSEL10, PINSEL11, PINSEL12, PINSEL13, PINSEL14, PINSEL15, PINSEL16, PINSEL17, PINSEL18, PINSEL19, PINSEL20, PINSEL21, PINSEL22, PINSEL23, PINSEL24, PINSEL25, PINSEL26, PINSEL27, PINSEL28, PINSEL29, PINSEL30, PINSEL31, PINSEL32, PINCFG0, PINCFG1, PINCFG2, PINCFG3, PINCFG4, PINCFG5, PINCFG6, PINCFG7, PINCFG8, PINCFG9, PINCFG10, PINCFG11, PINCFG12, PINCFG13, PINCFG14, PINCFG15, PINCFG16, PINCFG17, PINCFG18, PINCFG19, PINCFG20, PINCFG21, PINCFG22, PINCFG23, PINCFG24, PINCFG25, PINCFG26, PINCFG27, PINCFG28, PINCFG29, PINCFG30, PINCFG31, PINCFG32, PINCFG33, PINCFG34, PINCFG35, PINCFG36, PINCFG37, PINCFG38, PINCFG39, PINCFG40, PINCFG41, PINCFG42, PINCFG43, PINCFG44, PINCFG45, PINCFG46, PINCFG47, PINCFG48, PINCFG49, PINCFG50, PINCFG51, PINCFG52, PINCFG53, PINCFG54, PINCFG55, PINCFG56, PINCFG57, PINCFG58, PINCFG59, PINCFG60, PINCFG61, PINCFG62, PINCFG63, PINCFG64, PINCFG65, PINCFG66, PINCFG67, PINCFG68, PINCFG69, PINCFG70, PINCFG71, PINCFG72, PINCFG73, PINCFG74, PINCFG75, PINCFG76, PINCFG77, P",10,"PINSEL, PINCFG, PINSEL0, PINSEL1, PINSEL2, PINSEL3, PINSEL4, PINSEL5, PINSEL6, PINSEL7, PINSEL8, PINSEL9, PINSEL10, PINSEL11, PINSEL12, PINSEL13, PINSEL14, PINSEL15, PINSEL16, PINSEL17, PINSEL18, PINSEL19, PINSEL20, PINSEL21, PINSEL22, PINSEL23, PINSEL24, PINSEL25, PINSEL26, PINSEL27, PINSEL28, PINSEL29, PINSEL30, PINSEL31, PINSEL32, PINCFG0, PINCFG1, PINCFG2, PINCFG3, PINCFG4, PINCFG5, PINCFG6, PINCFG7, PINCFG8, PINCFG9, PINCFG10, PINCFG11, PINCFG12, PINCFG13, PINCFG14, PINCFG15, PINCFG16, PINCFG17, PINCFG18, PINCFG19, PINCFG20, PINCFG21, PINCFG22, PINCFG23, PINCFG24, PINCFG25, PINCFG26, PINCFG27, PINCFG28, PINCFG29, PINCFG30, PINCFG31, PINCFG32, PINCFG33, PINCFG34, PINCFG35, PINCFG36, PINCFG37, PINCFG38, PINCFG39, PINCFG40, PINCFG41, PINCFG42, PINCFG43, PINCFG44, PINCFG45, PINCFG46, PINCFG47, PINCFG48, PINCFG49, PINCFG50, PINCFG51, PINCFG52, PINCFG53, PINCFG54, PINCFG55, PINCFG56, PINCFG57, PINCFG58, PINCFG59, PINCFG60, PINCFG61, PINCFG62, PINCFG63, PINCFG64, PINCFG65, PINCFG66, PINCFG67, PINCFG68, PINCFG69, PINCFG70, PINCFG71, PINCFG72, PINCFG73, PINCFG74, PINCFG75, PINCFG76, PINCFG77, P",0.27233678,0.27233678,0.13203225,0.13203225
lpc5410,What is the description of DSTBURSTWRAP field from CFG5 register from DMA peripheral for LPC5410x microcontroller?,"Destination Burst Wrap. When enabled, the destination data
								address for the DMA is wrapped, meaning that the destination address
								range for each burst will be the same. As an example, this could be
								used to write several sequential registers to a peripheral for each
								DMA burst, writing the same registers again for each
								burst.",DSTBURSTWRAP,DST Burst Wrap. This bit is used to enable burst wrap for the destination address.,DSTBURSTWRAP,DST Burst Wrap. This bit is used to enable burst wrap for the destination address.,0.30203596,0.30203596,0.6818802,0.6818802
lpc5410,What is the bit_width of PWMEN2 field from PWMC register from CT32B3 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,List all the fields of DMA_OTRIG_INMUX2 register from INPUTMUX peripheral for LPC5410x microcontroller.,INP,PINTSEL2,"PINTSEL2, PBYTE2, CLRTRIG2, PINTSEL3, PBYTE3, CLRTRIG3, PINTSEL4, PBYTE4, CLRTRIG4, PINTSEL5, PBYTE5, CLRTRIG5, PINTSEL6, PBYTE6, CLRTRIG6, PINTSEL7, PBYTE7, CLRTRIG7, PINTSEL8, PBYTE8, CLRTRIG8, PINTSEL9, PBYTE9, CLRTRIG9, PINTSEL10, PBYTE10, CLRTRIG10, PINTSEL11, PBYTE11, CLRTRIG11, PINTSEL12, PBYTE12, CLRTRIG12, PINTSEL13, PBYTE13, CLRTRIG13, PINTSEL14, PBYTE14, CLRTRIG14, PINTSEL15, PBYTE15, CLRTRIG15, PINTSEL16, PBYTE16, CLRTRIG16, PINTSEL17, PBYTE17, CLRTRIG17, PINTSEL18, PBYTE18, CLRTRIG18, PINTSEL19, PBYTE19, CLRTRIG19",PINTSEL2,"PINTSEL2, PBYTE2, CLRTRIG2, PINTSEL3, PBYTE3, CLRTRIG3, PINTSEL4, PBYTE4, CLRTRIG4, PINTSEL5, PBYTE5, CLRTRIG5, PINTSEL6, PBYTE6, CLRTRIG6, PINTSEL7, PBYTE7, CLRTRIG7, PINTSEL8, PBYTE8, CLRTRIG8, PINTSEL9, PBYTE9, CLRTRIG9, PINTSEL10, PBYTE10, CLRTRIG10, PINTSEL11, PBYTE11, CLRTRIG11, PINTSEL12, PBYTE12, CLRTRIG12, PINTSEL13, PBYTE13, CLRTRIG13, PINTSEL14, PBYTE14, CLRTRIG14, PINTSEL15, PBYTE15, CLRTRIG15, PINTSEL16, PBYTE16, CLRTRIG16, PINTSEL17, PBYTE17, CLRTRIG17, PINTSEL18, PBYTE18, CLRTRIG18, PINTSEL19, PBYTE19, CLRTRIG19",0.25795668,0.25795668,0.08660245,0.08660245
lpc5410,List all the fields of INTENCLR register from I2C2 peripheral for LPC5410x microcontroller.,"MSTPENDINGCLR, MSTARBLOSSCLR, MSTSTSTPERRCLR, SLVPENDINGCLR, SLVNOTSTRCLR, SLVDESELCLR, MONRDYCLR, MONOVCLR, MONIDLECLR, EVENTTIMEOUTCLR, SCLTIMEOUTCLR","MST, SLV, ERR, RXDATAV, TXDATAV, MONRXDATAV, MONTXDATAV, MONRXDATAVRIGHT, MONTXDATAVRIGHT, MONRXDATAVLEFT, MONTXDATAVLEFT, MONRXDATAVSET, MONTXDATAVSET, MONRXDATAVCLEAR, MONTXDATAVCLEAR, MONRXDATAVTOGGLE, MONTXDATAVTOGGLE, MONRXDATAVPULSE, MONTXDATAVPULSE, MONRXDATAVPULSELEFT, MONTXDATAVPULSELEFT, MONRXDATAVPULSERIGHT, MONTXDATAVPULSERIGHT, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGGLE, MONRXDATAVPULSECLEAR, MONTXDATAVPULSECLEAR, MONRXDATAVPULSESET, MONTXDATAVPULSESET, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGGLE, MONRXDATAVPULSECLEAR, MONTXDATAVPULSECLEAR, MONRXDATAVPULSESET, MONTXDATAVPULSESET, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGGLE, MONRXDATAVPULSECLEAR, MONTXDATAVPULSECLEAR, MONRXDATAVPULSESET, MONTXDATAVPULSESET, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGGLE, MONRXDATAVPULSECLEAR, MONTXDATAVPULSECLEAR, MONRXDATAVPULSESET, MONTXDATAVPULSESET, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGGLE, MONRXDATAVPULSECLEAR, MONTXDATAVPULSECLEAR, MONRXDATAVPULSESET, MONTXDATAVPULSESET, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGGLE, MONRXDATAVPULSECLEAR, MONTXDATAVPULSECLEAR, MONRXDATAVPULSESET, MONTXDATAVPULSESET, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGGLE, MONRXDATAVPULSECLEAR, MONTXDATAVPULSECLEAR, MONRXDATAVPULSESET, MONTXDATAVPULSESET, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGGLE, MONRXDATAVPULSECLEAR, MONTXDATAVPULSECLEAR, MONRXDATAVPULSESET, MONTXDATAVPULSESET, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGG","RXDATAVIEN, TXDATAVIEN, MSTPENDINGIEN, SLVNOTFINDEN, STOVIEN, MONRXDATAVIEN, MONTXDATAVIEN, MONRXFULLIEN, MONTXFULLIEN, MONACTIVITYIEN, MONRXOFFIEN, MONTXOFFIEN, MONRXUFFIEN, MONTXUFFIEN, MONRXFULLF, MONTXFULLF, MONRXEMPTYF, MONTXEMPTYF, MONACTIVITYF, MONRXOFFF, MONTXOFFF, MONRXUFFF, MONTXUFFF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF","MST, SLV, ERR, RXDATAV, TXDATAV, MONRXDATAV, MONTXDATAV, MONRXDATAVRIGHT, MONTXDATAVRIGHT, MONRXDATAVLEFT, MONTXDATAVLEFT, MONRXDATAVSET, MONTXDATAVSET, MONRXDATAVCLEAR, MONTXDATAVCLEAR, MONRXDATAVTOGGLE, MONTXDATAVTOGGLE, MONRXDATAVPULSE, MONTXDATAVPULSE, MONRXDATAVPULSELEFT, MONTXDATAVPULSELEFT, MONRXDATAVPULSERIGHT, MONTXDATAVPULSERIGHT, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGGLE, MONRXDATAVPULSECLEAR, MONTXDATAVPULSECLEAR, MONRXDATAVPULSESET, MONTXDATAVPULSESET, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGGLE, MONRXDATAVPULSECLEAR, MONTXDATAVPULSECLEAR, MONRXDATAVPULSESET, MONTXDATAVPULSESET, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGGLE, MONRXDATAVPULSECLEAR, MONTXDATAVPULSECLEAR, MONRXDATAVPULSESET, MONTXDATAVPULSESET, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGGLE, MONRXDATAVPULSECLEAR, MONTXDATAVPULSECLEAR, MONRXDATAVPULSESET, MONTXDATAVPULSESET, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGGLE, MONRXDATAVPULSECLEAR, MONTXDATAVPULSECLEAR, MONRXDATAVPULSESET, MONTXDATAVPULSESET, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGGLE, MONRXDATAVPULSECLEAR, MONTXDATAVPULSECLEAR, MONRXDATAVPULSESET, MONTXDATAVPULSESET, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGGLE, MONRXDATAVPULSECLEAR, MONTXDATAVPULSECLEAR, MONRXDATAVPULSESET, MONTXDATAVPULSESET, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGGLE, MONRXDATAVPULSECLEAR, MONTXDATAVPULSECLEAR, MONRXDATAVPULSESET, MONTXDATAVPULSESET, MONRXDATAVPULSETOGGLE, MONTXDATAVPULSETOGG","RXDATAVIEN, TXDATAVIEN, MSTPENDINGIEN, SLVNOTFINDEN, STOVIEN, MONRXDATAVIEN, MONTXDATAVIEN, MONRXFULLIEN, MONTXFULLIEN, MONACTIVITYIEN, MONRXOFFIEN, MONTXOFFIEN, MONRXUFFIEN, MONTXUFFIEN, MONRXFULLF, MONTXFULLF, MONRXEMPTYF, MONTXEMPTYF, MONACTIVITYF, MONRXOFFF, MONTXOFFF, MONRXUFFF, MONTXUFFF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF, MONTXUF, MONRXFULL, MONTXFULL, MONRXEMPTY, MONTXEMPTY, MONACTIVITY, MONRXOVF, MONTXOVF, MONRXUF",0.5392901,0.5392901,0.494039,0.494039
lpc5410,What is the address_offset of CTLSETUSART1 register from VFIFO peripheral for LPC5410x microcontroller?,0x110c,0x1c038000,0x1000,0x1c038000,0x1000,0.7915958,0.7915958,0.8224333,0.8224333
lpc5410,What is the address_offset of XFERCFG1 register from DMA peripheral for LPC5410x microcontroller?,0x418,0x404,0x400,0x404,0x400,0.80792654,0.80792654,0.7060384,0.7060384
lpc5410,What is the bit_width of RELOAD field from XFERCFG8 register from DMA peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_width of U1RXFIFOEN field from FIFOCTRL register from SYSCON peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the size of CFGSPI1 register from VFIFO peripheral for LPC5410x microcontroller?,None,0x2100,0x2104,0x2100,0x2104,0.3417219,0.3417219,0.31149673,0.31149673
lpc5410,What is the description of TO field from TIMEOUT register from I2C1 peripheral for LPC5410x microcontroller?,"Time-out time value. Specifies the time-out interval value
								in increments of 16 I2C function clocks, as defined by the CLKDIV
								register. To change this value while I 2C is in operation, disable
								all time-outs, write a new value to TIMEOUT, then re-enable
								time-outs. 0x000 = A time-out will occur after 16 counts of the I2C
								function clock. 0x001 = A time-out will occur after 32 counts of the
								I2C function clock. ... 0xFFF = A time-out will occur after 65,536
								counts of the I2C function clock.",30 MHz / 19 / (2 + 2) = 394.7 kHz,"Timeout period. This is simply a copy of the same field in the STATUS register, included here so an ISR can read all needed status information in one read.",30 MHz / 19 / (2 + 2) = 394.7 kHz,"Timeout period. This is simply a copy of the same field in the STATUS register, included here so an ISR can read all needed status information in one read.",0.21404928,0.21404928,0.47675183,0.47675183
lpc5410,What is the description of GPIO1_RST field from PRESETCTRL0 register from SYSCON peripheral for LPC5410x microcontroller?,"GPIO1 reset control. 0 = Clear reset to this function. 1 =
								Assert reset to this function.",GPIO1 reset control.,"GPIO1 Reset. This is simply a copy of the same field in the PRESETCTRL1 register, included here so an ISR can read all needed status information in one read.",GPIO1 reset control.,"GPIO1 Reset. This is simply a copy of the same field in the PRESETCTRL1 register, included here so an ISR can read all needed status information in one read.",0.81540114,0.81540114,0.69622016,0.69622016
lpc5410,What is the bit_width of TRIG field from CTLSTAT17 register from DMA peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the description of RXOV field from STAT register from SPI0 peripheral for LPC5410x microcontroller?,"Receiver Overrun interrupt flag. This flag applies only to
								slave mode (Master = 0). This flag is set when the beginning of a
								received character is detected while the receiver buffer is still in
								use. If this occurs, the receiver buffer contents are preserved, and
								the incoming data is lost. Data received by the SPI should be
								considered undefined if RxOv is set.","RXOV Receive FIFO Overflow. When 1, the receive FIFO has overflowed. This is a 0 read-only bit.","RX Overrun. When 1, the receive FIFO has overflowed. This is a 0 read-only bit.","RXOV Receive FIFO Overflow. When 1, the receive FIFO has overflowed. This is a 0 read-only bit.","RX Overrun. When 1, the receive FIFO has overflowed. This is a 0 read-only bit.",0.63634515,0.63634515,0.63990116,0.63990116
lpc5410,What is the bit_width of MATCH field from MR2 register from CT32B3 peripheral for LPC5410x microcontroller?,32,16,1,16,1,0.69824684,0.69824684,0.49268645,0.49268645
lpc5410,What is the bit_width of INTREQ field from IRQ1 register from MAILBOX peripheral for LPC5410x microcontroller?,32,31:0,1,31:0,1,0.5794739,0.5794739,0.49268645,0.49268645
lpc5410,What is the bit_offset of PWORD field from W21 register from GPIO peripheral for LPC5410x microcontroller?,0,0x2304,0x2304,0x2304,0x2304,0.5319768,0.5319768,0.5319768,0.5319768
lpc5410,What is the bit_offset of MR3R field from MCR register from CT32B1 peripheral for LPC5410x microcontroller?,10,0x074,0x00000004,0x074,0x00000004,0.37973487,0.37973487,0.3141791,0.3141791
lpc5410,What is the bit_offset of DIGIMODE field from PIO0_26 register from IOCON peripheral for LPC5410x microcontroller?,7,28,24,28,24,0.6345928,0.6345928,0.66127783,0.66127783
lpc5410,What is the description of CLR field from OUT3_CLR register from SCT0 peripheral for LPC5410x microcontroller?,"A 1 in bit m selects event m to clear output n (or set it
								if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The
								number of bits = number of events in this SCT.",Asynchronous peripheral reset control clear register,"Clear Trigger. This is simply a copy of the same field in the SCTCTRL register, included here so an ISR can read all needed status information in one read.",Asynchronous peripheral reset control clear register,"Clear Trigger. This is simply a copy of the same field in the SCTCTRL register, included here so an ISR can read all needed status information in one read.",0.26828796,0.26828796,0.39435485,0.39435485
lpc5410,What is the bit_width of RXSSEL1_N field from RXDAT register from SPI1 peripheral for LPC5410x microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
lpc5410,What is the bit_offset of MR0INT field from IR register from CT32B4 peripheral for LPC5410x microcontroller?,0,0x048,0x00000004,0x048,0x00000004,0.61475885,0.61475885,0.57949173,0.57949173
lpc5410,What is the bit_width of OEPOL field from CFG register from USART2 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_width of FUNC field from PIO0_20 register from IOCON peripheral for LPC5410x microcontroller?,3,3,3,3,3,1.0000001,1.0000001,1.0000001,1.0000001
lpc5410,What is the bit_width of FUNC field from PIO0_3 register from IOCON peripheral for LPC5410x microcontroller?,3,3,3,3,3,1.0000001,1.0000001,1.0000001,1.0000001
lpc5410,What is the bit_width of DIGIMODE field from PIO1_6 register from IOCON peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the address_offset of W43 register from GPIO peripheral for LPC5410x microcontroller?,0x10ac,0x2304,0x2004,0x2304,0x2004,0.6086691,0.6086691,0.64994466,0.64994466
lpc5410,What is the address_offset of SYSTCKCAL register from SYSCON peripheral for LPC5410x microcontroller?,0x14,0x074,0x40000000,0x074,0x40000000,0.74487054,0.74487054,0.64521074,0.64521074
lpc5410,What is the bit_width of DATA field from TXDAT register from SPI0 peripheral for LPC5410x microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
lpc5410,What is the bit_width of EM0 field from EMR register from CT32B0 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_width of CAPCONn_H field from CAPCTRL0 register from SCT0 peripheral for LPC5410x microcontroller?,16,15:0,15:0,15:0,15:0,0.4360608,0.4360608,0.4360608,0.4360608
lpc5410,What is the description of TXDATCTL register from SPI1 peripheral for LPC5410x microcontroller?,SPI Transmit Data with Control,"TXDATCTL register provides a location where both transmit data and control information can be written simultaneously. This allows detailed control of the SPI without a separate write of control information for each piece of data, which can be especially useful when the SPI is used with DMA (see Section 22.7.5).","TXDATCTL register provides a location where both transmit data and control information can be written simultaneously. This allows detailed control of the SPI without a separate write of control information for each piece of data, which can be especially useful when the SPI is used with DMA (see Section 22.7.5).","TXDATCTL register provides a location where both transmit data and control information can be written simultaneously. This allows detailed control of the SPI without a separate write of control information for each piece of data, which can be especially useful when the SPI is used with DMA (see Section 22.7.5).","TXDATCTL register provides a location where both transmit data and control information can be written simultaneously. This allows detailed control of the SPI without a separate write of control information for each piece of data, which can be especially useful when the SPI is used with DMA (see Section 22.7.5).",0.6051433,0.6051433,0.6051433,0.6051433
lpc5410,What is the bit_width of MR0S field from MCR register from CT32B1 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_width of CAP2RE field from CCR register from CT32B0 peripheral for LPC5410x microcontroller?,1,3,1,3,1,0.790561,0.790561,1.0,1.0
lpc5410,What is the bit_width of HWTRIGEN field from CFG6 register from DMA peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,List all the fields of AHBCLKCTRL0 register from SYSCON peripheral for LPC5410x microcontroller.,"ROM, SRAM1, SRAM2, FLASH, FMC, INPUTMUX, IOCON, GPIO0, GPIO1, PINT, GINT, DMA, CRC, WWDT, RTC, MAILBOX, ADC0","IOCON, SCT, FLEXCOMM0, FLEXCOMM1, FLEXCOMM2, FLEXCOMM3, FLEXCOMM4, FLEXCOMM5, FLEXCOMM6, FLEXCOMM7, FLEXCOMM8, FLEXCOMM9, FLEXCOMM10, FLEXCOMM11, FLEXCOMM12, FLEXCOMM13, FLEXCOMM14, FLEXCOMM15, FLEXCOMM16, FLEXCOMM17, FLEXCOMM18, FLEXCOMM19, FLEXCOMM20, FLEXCOMM21, FLEXCOMM22, FLEXCOMM23, FLEXCOMM24, FLEXCOMM25, FLEXCOMM26, FLEXCOMM27, FLEXCOMM28, FLEXCOMM29, FLEXCOMM30, FLEXCOMM31, FLEXCOMM32, FLEXCOMM33, FLEXCOMM34, FLEXCOMM35, FLEXCOMM36, FLEXCOMM37, FLEXCOMM38, FLEXCOMM39, FLEXCOMM40, FLEXCOMM41, FLEXCOMM42, FLEXCOMM43, FLEXCOMM44, FLEXCOMM45, FLEXCOMM46, FLEXCOMM47, FLEXCOMM48, FLEXCOMM49, FLEXCOMM50, FLEXCOMM51, FLEXCOMM52, FLEXCOMM53, FLEXCOMM54, FLEXCOMM55, FLEXCOMM56, FLEXCOMM57, FLEXCOMM58, FLEXCOMM59, FLEXCOMM60, FLEXCOMM61, FLEXCOMM62, FLEXCOMM63, FLEXCOMM64, FLEXCOMM65, FLEXCOMM66, FLEXCOMM67, FLEXCOMM68, FLEXCOMM69, FLEXCOMM70, FLEXCOMM71, FLEXCOMM72, FLEXCOMM73, FLEXCOMM74, FLEXCOMM75, FLEXCOMM76, FLEXCOMM77, FLEXCOMM78, FLEXCOMM79, FLEXCOMM80, FLEXCOMM81, FLEXCOMM82, FLEXCOMM83, FLEXCOMM84, FLEXCOMM85, FLEXCOMM86, FLEXCOMM87, FLEXCOMM88, FLEXCOMM89, FLEXCOMM90, FLEXCOMM91, FLEXCOMM92, FLEXCOMM93, FLEXCOMM94, FLEXCOMM95, FLEXCO","DMA, FLEXCOMM0, FLEXCOMM1, FLEXCOMM2, FLEXCOMM3, FLEXCOMM4, FLEXCOMM5, FLEXCOMM6, FLEXCOMM7, FLEXCOMM8, FLEXCOMM9, FLEXCOMM10, FLEXCOMM11, FLEXCOMM12, FLEXCOMM13, FLEXCOMM14, FLEXCOMM15, FLEXCOMM16, FLEXCOMM17, FLEXCOMM18, FLEXCOMM19, FLEXCOMM20, FLEXCOMM21, FLEXCOMM22, FLEXCOMM23, FLEXCOMM24, FLEXCOMM25, FLEXCOMM26, FLEXCOMM27, FLEXCOMM28, FLEXCOMM29, FLEXCOMM30, FLEXCOMM31, FLEXCOMM32, FLEXCOMM33, FLEXCOMM34, FLEXCOMM35, FLEXCOMM36, FLEXCOMM37, FLEXCOMM38, FLEXCOMM39, FLEXCOMM40, FLEXCOMM41, FLEXCOMM42, FLEXCOMM43, FLEXCOMM44, FLEXCOMM45, FLEXCOMM46, FLEXCOMM47, FLEXCOMM48, FLEXCOMM49, FLEXCOMM50, FLEXCOMM51, FLEXCOMM52, FLEXCOMM53, FLEXCOMM54, FLEXCOMM55, FLEXCOMM56, FLEXCOMM57, FLEXCOMM58, FLEXCOMM59, FLEXCOMM60, FLEXCOMM61, FLEXCOMM62, FLEXCOMM63, FLEXCOMM64, FLEXCOMM65, FLEXCOMM66, FLEXCOMM67, FLEXCOMM68, FLEXCOMM69, FLEXCOMM70, FLEXCOMM71, FLEXCOMM72, FLEXCOMM73, FLEXCOMM74, FLEXCOMM75, FLEXCOMM76, FLEXCOMM77, FLEXCOMM78, FLEXCOMM79, FLEXCOMM80, FLEXCOMM81, FLEXCOMM82, FLEXCOMM83, FLEXCOMM84, FLEXCOMM85, FLEXCOMM86, FLEXCOMM87, FLEXCOMM88, FLEXCOMM89, FLEXCOMM90, FLEXCOMM91, FLEXCOMM92, FLEXCOMM93, FLEXCOMM94, FLEXCOMM95, FLEXCOMM96","IOCON, SCT, FLEXCOMM0, FLEXCOMM1, FLEXCOMM2, FLEXCOMM3, FLEXCOMM4, FLEXCOMM5, FLEXCOMM6, FLEXCOMM7, FLEXCOMM8, FLEXCOMM9, FLEXCOMM10, FLEXCOMM11, FLEXCOMM12, FLEXCOMM13, FLEXCOMM14, FLEXCOMM15, FLEXCOMM16, FLEXCOMM17, FLEXCOMM18, FLEXCOMM19, FLEXCOMM20, FLEXCOMM21, FLEXCOMM22, FLEXCOMM23, FLEXCOMM24, FLEXCOMM25, FLEXCOMM26, FLEXCOMM27, FLEXCOMM28, FLEXCOMM29, FLEXCOMM30, FLEXCOMM31, FLEXCOMM32, FLEXCOMM33, FLEXCOMM34, FLEXCOMM35, FLEXCOMM36, FLEXCOMM37, FLEXCOMM38, FLEXCOMM39, FLEXCOMM40, FLEXCOMM41, FLEXCOMM42, FLEXCOMM43, FLEXCOMM44, FLEXCOMM45, FLEXCOMM46, FLEXCOMM47, FLEXCOMM48, FLEXCOMM49, FLEXCOMM50, FLEXCOMM51, FLEXCOMM52, FLEXCOMM53, FLEXCOMM54, FLEXCOMM55, FLEXCOMM56, FLEXCOMM57, FLEXCOMM58, FLEXCOMM59, FLEXCOMM60, FLEXCOMM61, FLEXCOMM62, FLEXCOMM63, FLEXCOMM64, FLEXCOMM65, FLEXCOMM66, FLEXCOMM67, FLEXCOMM68, FLEXCOMM69, FLEXCOMM70, FLEXCOMM71, FLEXCOMM72, FLEXCOMM73, FLEXCOMM74, FLEXCOMM75, FLEXCOMM76, FLEXCOMM77, FLEXCOMM78, FLEXCOMM79, FLEXCOMM80, FLEXCOMM81, FLEXCOMM82, FLEXCOMM83, FLEXCOMM84, FLEXCOMM85, FLEXCOMM86, FLEXCOMM87, FLEXCOMM88, FLEXCOMM89, FLEXCOMM90, FLEXCOMM91, FLEXCOMM92, FLEXCOMM93, FLEXCOMM94, FLEXCOMM95, FLEXCO","DMA, FLEXCOMM0, FLEXCOMM1, FLEXCOMM2, FLEXCOMM3, FLEXCOMM4, FLEXCOMM5, FLEXCOMM6, FLEXCOMM7, FLEXCOMM8, FLEXCOMM9, FLEXCOMM10, FLEXCOMM11, FLEXCOMM12, FLEXCOMM13, FLEXCOMM14, FLEXCOMM15, FLEXCOMM16, FLEXCOMM17, FLEXCOMM18, FLEXCOMM19, FLEXCOMM20, FLEXCOMM21, FLEXCOMM22, FLEXCOMM23, FLEXCOMM24, FLEXCOMM25, FLEXCOMM26, FLEXCOMM27, FLEXCOMM28, FLEXCOMM29, FLEXCOMM30, FLEXCOMM31, FLEXCOMM32, FLEXCOMM33, FLEXCOMM34, FLEXCOMM35, FLEXCOMM36, FLEXCOMM37, FLEXCOMM38, FLEXCOMM39, FLEXCOMM40, FLEXCOMM41, FLEXCOMM42, FLEXCOMM43, FLEXCOMM44, FLEXCOMM45, FLEXCOMM46, FLEXCOMM47, FLEXCOMM48, FLEXCOMM49, FLEXCOMM50, FLEXCOMM51, FLEXCOMM52, FLEXCOMM53, FLEXCOMM54, FLEXCOMM55, FLEXCOMM56, FLEXCOMM57, FLEXCOMM58, FLEXCOMM59, FLEXCOMM60, FLEXCOMM61, FLEXCOMM62, FLEXCOMM63, FLEXCOMM64, FLEXCOMM65, FLEXCOMM66, FLEXCOMM67, FLEXCOMM68, FLEXCOMM69, FLEXCOMM70, FLEXCOMM71, FLEXCOMM72, FLEXCOMM73, FLEXCOMM74, FLEXCOMM75, FLEXCOMM76, FLEXCOMM77, FLEXCOMM78, FLEXCOMM79, FLEXCOMM80, FLEXCOMM81, FLEXCOMM82, FLEXCOMM83, FLEXCOMM84, FLEXCOMM85, FLEXCOMM86, FLEXCOMM87, FLEXCOMM88, FLEXCOMM89, FLEXCOMM90, FLEXCOMM91, FLEXCOMM92, FLEXCOMM93, FLEXCOMM94, FLEXCOMM95, FLEXCOMM96",0.4296639,0.4296639,0.3616833,0.3616833
lpc5410,What is the description of OVERRUN10 field from FLAGS register from ADC0 peripheral for LPC5410x microcontroller?,"Mirrors the OVERRRUN status flag from the result register
								for ADC channel 10",Overrun Interrupt ag.,Overrun 10,Overrun Interrupt ag.,Overrun 10,0.22361907,0.22361907,0.17107445,0.17107445
lpc5410,What is the description of LOAD field from INTVAL0 register from MRT peripheral for LPC5410x microcontroller?,"Determines how the timer interval value IVALUE -1 is loaded
								into the TIMERn register. This bit is write-only. Reading this bit
								always returns 0.",Load ITVAL0 register from MRT peripheral with value from ITCVAL0 register from MRT peripheral.,"Load Interval Value. This is simply a copy of the same field in the INTSTAT register, included here so an ISR can read all needed status information in one read.",Load ITVAL0 register from MRT peripheral with value from ITCVAL0 register from MRT peripheral.,"Load Interval Value. This is simply a copy of the same field in the INTSTAT register, included here so an ISR can read all needed status information in one read.",0.2781157,0.2781157,0.52028584,0.52028584
lpc5410,What is the bit_width of CLK_SET1 field from AHBCLKCTRLSET1 register from SYSCON peripheral for LPC5410x microcontroller?,32,1,1,1,1,0.49268645,0.49268645,0.49268645,0.49268645
lpc5410,What is the bit_offset of ENAF field from IENF register from PINT peripheral for LPC5410x microcontroller?,0,0x040,0x0,0x040,0x0,0.59206593,0.59206593,0.7222648,0.7222648
lpc5410,What is the bit_offset of MR0S field from MCR register from CT32B3 peripheral for LPC5410x microcontroller?,2,0x00000004,0x00000004,0x00000004,0x00000004,0.34060758,0.34060758,0.34060758,0.34060758
lpc5410,What is the description of THCMP6 field from FLAGS register from ADC0 peripheral for LPC5410x microcontroller?,"Threshold comparison event on Channel 6. See description
								for channel 0.",Threshold Comparison 6 Interrupt.,Threshold Comparison 6 Interrupt Flag.,Threshold Comparison 6 Interrupt.,Threshold Comparison 6 Interrupt Flag.,0.5948384,0.5948384,0.5905802,0.5905802
lpc5410,What is the bit_offset of INVERT field from PIO1_16 register from IOCON peripheral for LPC5410x microcontroller?,6,6,16,6,16,1.0000001,1.0000001,0.59995115,0.59995115
lpc5410,What is the bit_offset of MR3S field from MCR register from CT32B3 peripheral for LPC5410x microcontroller?,11,0x0c4,0x00000004,0x0c4,0x00000004,0.24246636,0.24246636,0.23518214,0.23518214
lpc5410,What is the bit_offset of OD field from PIO0_7 register from IOCON peripheral for LPC5410x microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0
lpc5410,What is the size of TCR register from CT32B0 peripheral for LPC5410x microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc5410,What is the bit_width of CAPn_L field from CAP4 register from SCT0 peripheral for LPC5410x microcontroller?,16,16,15:0,16,15:0,1.0,1.0,0.4360608,0.4360608
lpc5410,What is the size of MASK1 register from GPIO peripheral for LPC5410x microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc5410,What is the bit_offset of CKSEL field from CONFIG register from SCT0 peripheral for LPC5410x microcontroller?,3,0x00,0x104,0x00,0x104,0.310094,0.310094,0.35547513,0.35547513
lpc5410,What is the size of PIOPORCAP0 register from SYSCON peripheral for LPC5410x microcontroller?,32,0x40080000,16,0x40080000,16,0.21995197,0.21995197,0.69824684,0.69824684
lpc5410,What is the bit_offset of MONRDY field from INTSTAT register from I2C1 peripheral for LPC5410x microcontroller?,16,0x00000001,0x00000001,0x00000001,0x00000001,0.18847227,0.18847227,0.18847227,0.18847227
lpc5410,What is the bit_width of CAPVAL field from FREQMECTRL register from SYSCON peripheral for LPC5410x microcontroller?,14,13:0,13:0,13:0,13:0,0.45059168,0.45059168,0.45059168,0.45059168
lpc5410,What is the description of DATA field from MSTDAT register from I2C0 peripheral for LPC5410x microcontroller?,"Master function data register. Read: read the most recently
								received data for the Master function. Write: transmit data using
								the Master function.",8-bit I2C data field from MSTDAT register from I2C0 peripheral for LPC5410x microcontroller.,"Master Data. This is simply a copy of the same field in the SLVDAT register, included here so an ISR can read all needed status information in one read.",8-bit I2C data field from MSTDAT register from I2C0 peripheral for LPC5410x microcontroller.,"Master Data. This is simply a copy of the same field in the SLVDAT register, included here so an ISR can read all needed status information in one read.",0.36393404,0.36393404,0.5751139,0.5751139
lpc5410,What is the size of W17 register from GPIO peripheral for LPC5410x microcontroller?,None,32,16,32,16,0.43902802,0.43902802,0.4124743,0.4124743
lpc5410,What is the description of MONSTART field from MONRXDAT register from I2C2 peripheral for LPC5410x microcontroller?,Monitor Received Start.,Start event.,Start Event. This bit is set when a Start condition is detected on the I2C bus.,Start event.,Start Event. This bit is set when a Start condition is detected on the I2C bus.,0.33126175,0.33126175,0.28189957,0.28189957
lpc5410,What is the address_offset of EV11_STATE register from SCT0 peripheral for LPC5410x microcontroller?,0x358,0x10c4,0x10000000,0x10c4,0x10000000,0.7030492,0.7030492,0.6387571,0.6387571
lpc5410,What is the bit_offset of SLVADR field from SLVADR1 register from I2C2 peripheral for LPC5410x microcontroller?,1,0x00000004,0x00000004,0x00000004,0x00000004,0.37917084,0.37917084,0.37917084,0.37917084
lpc5410,What is the bit_width of MSTSCLLOW field from MSTTIME register from I2C0 peripheral for LPC5410x microcontroller?,3,16,16,16,16,0.54234654,0.54234654,0.54234654,0.54234654
lpc5410,What is the description of CR3INT field from IR register from CT32B1 peripheral for LPC5410x microcontroller?,Interrupt flag for capture channel 3 event.,10,10,10,10,0.036575638,0.036575638,0.036575638,0.036575638
lpc5410,What is the description of FILTEROFF field from PIO0_21 register from IOCON peripheral for LPC5410x microcontroller?,Controls input glitch filter.,10,"FILTEROFF. This is simply a copy of the same field in the STATSPI register, included here so an ISR can read all needed status information in one read.",10,"FILTEROFF. This is simply a copy of the same field in the STATSPI register, included here so an ISR can read all needed status information in one read.",0.10325228,0.10325228,0.23013897,0.23013897
lpc5410,What is the bit_offset of LOOP field from CFG register from USART1 peripheral for LPC5410x microcontroller?,15,0x10c4,0x1004,0x10c4,0x1004,0.19158791,0.19158791,0.21525687,0.21525687
lpc5410,What is the bit_width of THCMPRANGE field from DAT3 register from ADC0 peripheral for LPC5410x microcontroller?,2,16,16,16,16,0.5123863,0.5123863,0.5123863,0.5123863
lpc5410,What is the description of STATEMSKn field from EV4_STATE register from SCT0 peripheral for LPC5410x microcontroller?,"If bit m is one, event n happens in state m of the counter
								selected by the HEVENT bit (m = state number; state 0 = bit 0, state
								1= bit 1, etc. The number of bits = number of events in this
								SCT.",State mask for EV4.,State Mask n. This bit is used to mask the corresponding bit in the STATE register. The bit is cleared by writing a 1 to it. The bit is set by writing a 0 to it. 0: State Mask 0. 1: State Mask 1. 2: State Mask 2. 3: State Mask 3. 4: State Mask 4. 5: State Mask 5. 6: State Mask 6. 7: State Mask 7. 8: State Mask 8. 9: State Mask 9. 10: State Mask 10. 11: State Mask 11. 12: State Mask 12. 13: State Mask 13. 14: State Mask 14. 15: State Mask 15. 16: State Mask 16. 17: State Mask 17. 18: State Mask 18. 19: State Mask 19. 20: State Mask 20. 21: State Mask 21. 22: State Mask 22. 23: State Mask 23. 24: State Mask 24. 25: State Mask 25. 26: State Mask 26. 27: State Mask 27. 28: State Mask 28. 29: State Mask 29. 30: State Mask 30. 31: State Mask 31. 32: State Mask 32. 33: State Mask 33. 34: State Mask 34. 35: State Mask 35. 36: State Mask 36. 37: State Mask 37. 38: State Mask 38. 39: State Mask 39. 40: State Mask 40. 41: State Mask 41. 42: State Mask 42. 43: State Mask 43. 44: State Mask 44. 45: State Mask 45. 46: State Mask 46. 47: State Mask 47. 48: State Mask 48. 49: State Mask 49. 50: State Mask 50. 51: State Mask 51. 52: State Mask 52. 53: State Mask 53. 54: State Mask 54. 55: State Mask 55. 56: State Mask 56. 57: State Mask 57. 58: State Mask 58. 59: State Mask 59. 60: State Mask 60. 61: State Mask 61. 62: State Mask 62. 63: State Mask 63. 64: State Mask 64. 65: State Mask 65. 66: State Mask 66. 67: State Mask,State mask for EV4.,State Mask n. This bit is used to mask the corresponding bit in the STATE register. The bit is cleared by writing a 1 to it. The bit is set by writing a 0 to it. 0: State Mask 0. 1: State Mask 1. 2: State Mask 2. 3: State Mask 3. 4: State Mask 4. 5: State Mask 5. 6: State Mask 6. 7: State Mask 7. 8: State Mask 8. 9: State Mask 9. 10: State Mask 10. 11: State Mask 11. 12: State Mask 12. 13: State Mask 13. 14: State Mask 14. 15: State Mask 15. 16: State Mask 16. 17: State Mask 17. 18: State Mask 18. 19: State Mask 19. 20: State Mask 20. 21: State Mask 21. 22: State Mask 22. 23: State Mask 23. 24: State Mask 24. 25: State Mask 25. 26: State Mask 26. 27: State Mask 27. 28: State Mask 28. 29: State Mask 29. 30: State Mask 30. 31: State Mask 31. 32: State Mask 32. 33: State Mask 33. 34: State Mask 34. 35: State Mask 35. 36: State Mask 36. 37: State Mask 37. 38: State Mask 38. 39: State Mask 39. 40: State Mask 40. 41: State Mask 41. 42: State Mask 42. 43: State Mask 43. 44: State Mask 44. 45: State Mask 45. 46: State Mask 46. 47: State Mask 47. 48: State Mask 48. 49: State Mask 49. 50: State Mask 50. 51: State Mask 51. 52: State Mask 52. 53: State Mask 53. 54: State Mask 54. 55: State Mask 55. 56: State Mask 56. 57: State Mask 57. 58: State Mask 58. 59: State Mask 59. 60: State Mask 60. 61: State Mask 61. 62: State Mask 62. 63: State Mask 63. 64: State Mask 64. 65: State Mask 65. 66: State Mask 66. 67: State Mask,0.16241035,0.16241035,0.41598377,0.41598377
lpc5410,What is the bit_offset of TRIGBURST field from CFG9 register from DMA peripheral for LPC5410x microcontroller?,6,0x404,0x408,0x404,0x408,0.3469711,0.3469711,0.34917027,0.34917027
lpc5410,What is the size of CTCR register from CT32B1 peripheral for LPC5410x microcontroller?,32,0x070,0x070,0x070,0x070,0.22135681,0.22135681,0.22135681,0.22135681
lpc5410,What is the description of CR0 register from CT32B2 peripheral for LPC5410x microcontroller?,"Capture Register 0. CR0 is loaded with the value of TC when there
						is an event on the CAPn.0 input.",Control Register 0,Control Register 0,Control Register 0,Control Register 0,0.5002963,0.5002963,0.5002963,0.5002963
lpc5410,What is the bit_width of PWORD field from W46 register from GPIO peripheral for LPC5410x microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc5410,List all the fields of CTLSTAT13 register from DMA peripheral for LPC5410x microcontroller.,"VALIDPENDING, TRIG","CAP0, CAP1, CAP2, CAP3, CAP4, CAP5, CAP6, CAP7, CAP8, CAP9, CAP10, CAP11, CAP12, CAP13, CAP14, CAP15, CAP16, CAP17, CAP18, CAP19, CAP20, CAP21, CAP22, CAP23, CAP24, CAP25, CAP26, CAP27, CAP28, CAP29, CAP30, CAP31, CAP32, MAT0, MAT1, MAT2, MAT3, MAT4, MAT5, MAT6, MAT7, MAT8, MAT9, MAT10, MAT11, MAT12, MAT13, MAT14, MAT15, MAT16, MAT17, MAT18, MAT19, MAT20, MAT21, MAT22, MAT23, MAT24, MAT25, MAT26, MAT27, MAT28, MAT29, MAT30, MAT31, MAT32, DIR, FILT, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE,","RESEN, RESDIS, RESCLR, RESSET, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, R","CAP0, CAP1, CAP2, CAP3, CAP4, CAP5, CAP6, CAP7, CAP8, CAP9, CAP10, CAP11, CAP12, CAP13, CAP14, CAP15, CAP16, CAP17, CAP18, CAP19, CAP20, CAP21, CAP22, CAP23, CAP24, CAP25, CAP26, CAP27, CAP28, CAP29, CAP30, CAP31, CAP32, MAT0, MAT1, MAT2, MAT3, MAT4, MAT5, MAT6, MAT7, MAT8, MAT9, MAT10, MAT11, MAT12, MAT13, MAT14, MAT15, MAT16, MAT17, MAT18, MAT19, MAT20, MAT21, MAT22, MAT23, MAT24, MAT25, MAT26, MAT27, MAT28, MAT29, MAT30, MAT31, MAT32, DIR, FILT, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE, FILTE,","RESEN, RESDIS, RESCLR, RESSET, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, RESPCLR, RESPE, RESPEN, RESPDIS, R",0.09195638,0.09195638,0.17839739,0.17839739
lpc5410,What is the description of DELTACTS field from INTSTAT register from USART0 peripheral for LPC5410x microcontroller?,"This bit is set when a change in the state of the CTS input
								is detected.",CTS Delta Interrupt Status,Delta CTS Interrupt Generation.,CTS Delta Interrupt Status,Delta CTS Interrupt Generation.,0.46140856,0.46140856,0.4366601,0.4366601
lpc5410,What is the bit_offset of SLEW field from PIO0_17 register from IOCON peripheral for LPC5410x microcontroller?,9,0x08,0x10,0x08,0x10,0.3725387,0.3725387,0.46050814,0.46050814
lpc5410,What is the description of RXDATSTATUSART2 register from VFIFO peripheral for LPC5410x microcontroller?,USART0 received data with status,RXDATSTATUSART2 register reads receive FIFO data that is an image of the USARTs RXDATSTAT register. Each USART has a dedicated RXDATSTATUSART register.,RXDATSTATUSART2 register reads receive FIFO data that is an image of the USART2s RXDATSTAT register.,RXDATSTATUSART2 register reads receive FIFO data that is an image of the USARTs RXDATSTAT register. Each USART has a dedicated RXDATSTATUSART register.,RXDATSTATUSART2 register reads receive FIFO data that is an image of the USART2s RXDATSTAT register.,0.59110117,0.59110117,0.5916684,0.5916684
lpc5410,What is the size of PIO0_26 register from IOCON peripheral for LPC5410x microcontroller?,None,0x10,32,0x10,32,0.3279391,0.3279391,0.43902802,0.43902802
lpc5410,What is the description of TXFIFOTOTAL field from FIFOCTLUSART register from VFIFO peripheral for LPC5410x microcontroller?,"Reports the transmit FIFO space available for USARTs on
								this FIFO. The reset value is device specific.",31:24 TXFIFOTOTAL Reports the transmit FIFO space available for USARTs on this FIFO. The reset RO - value is device specific.,TXFIFOTOTAL Reports the transmit FIFO space available for USARTs on this FIFO. The reset RO - value is device specific.,31:24 TXFIFOTOTAL Reports the transmit FIFO space available for USARTs on this FIFO. The reset RO - value is device specific.,TXFIFOTOTAL Reports the transmit FIFO space available for USARTs on this FIFO. The reset RO - value is device specific.,0.9035175,0.9035175,0.8976239,0.8976239
lpc5410,What is the bit_offset of USART0TXUPDATESIZE field from FIFOUPDATEUSART register from VFIFO peripheral for LPC5410x microcontroller?,16,0x1000 2,0x1000,0x1000 2,0x1000,0.1863317,0.1863317,0.16538301,0.16538301
lpc5410,What is the bit_width of FRAMERR field from RXDATSTAT register from USART2 peripheral for LPC5410x microcontroller?,1,1,13,1,13,1.0,1.0,0.46641022,0.46641022
lpc5410,What is the description of MATCH field from MR2 register from CT32B3 peripheral for LPC5410x microcontroller?,Timer counter match value.,MATCH Timer counter match value.,MATCH Timer counter match value.,MATCH Timer counter match value.,MATCH Timer counter match value.,0.9688115,0.9688115,0.9688115,0.9688115
lpc5410,What is the bit_width of MR3S field from MCR register from CT32B1 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_offset of CINSEL field from CTCR register from CT32B3 peripheral for LPC5410x microcontroller?,2,0x004,0x070,0x004,0x070,0.395653,0.395653,0.26800606,0.26800606
lpc5410,What is the description of DSTINC field from XFERCFG15 register from DMA peripheral for LPC5410x microcontroller?,"Determines whether the destination address is incremented
								for each DMA transfer.",Destination address increment size,Destination Address Increment. This bit is used to select the address increment for the destination address.,Destination address increment size,Destination Address Increment. This bit is used to select the address increment for the destination address.,0.5680764,0.5680764,0.49824595,0.49824595
lpc5410,What is the bit_offset of THCMP5 field from FLAGS register from ADC0 peripheral for LPC5410x microcontroller?,5,30,29,30,29,0.59692043,0.59692043,0.41659403,0.41659403
lpc5410,What is the address_offset of MR3 register from CT32B4 peripheral for LPC5410x microcontroller?,0x24,0x074,0x074,0x074,0x074,0.64442694,0.64442694,0.64442694,0.64442694
lpc5410,What is the description of VALIDPENDING field from CTLSTAT13 register from DMA peripheral for LPC5410x microcontroller?,"Valid pending flag for this channel. This bit is set when a
								1 is written to the corresponding bit in the related SETVALID
								register when CFGVALID = 1 for the same channel.","Valid pending flag for this channel. This bit is set when a 1 is written to the 0 corresponding bit in the related SETVALID register when CFGVALID = 1 for the same channel. 0 No effect. No effect on DMA operation. 1 Valid pending. 1 - Reserved. Read value is undefined, only zero should be written. NA 2 TRIG Trigger flag. Indicates that the trigger for this channel is currently set. This bit is 0 cleared at the end of an entire transfer or upon reload when CLRTRIG = 1. 0 Not triggered. The trigger for this DMA channel is not set. DMA operations will not be carried out. 1 Triggered. The trigger for this DMA channel is set. DMA operations will be carried out. 31:3 - Reserved. Read value is undefined, only zero should be written. NA","Valid Pending. This bit is set when a 1 is written to the 0 corresponding bit in the related SETVALID register when CFGVALID = 1 for the same channel. 0 No effect. No effect on DMA operation. 1 Valid pending. 1 - Reserved. Read value is undefined, only zero should be written. NA","Valid pending flag for this channel. This bit is set when a 1 is written to the 0 corresponding bit in the related SETVALID register when CFGVALID = 1 for the same channel. 0 No effect. No effect on DMA operation. 1 Valid pending. 1 - Reserved. Read value is undefined, only zero should be written. NA 2 TRIG Trigger flag. Indicates that the trigger for this channel is currently set. This bit is 0 cleared at the end of an entire transfer or upon reload when CLRTRIG = 1. 0 Not triggered. The trigger for this DMA channel is not set. DMA operations will not be carried out. 1 Triggered. The trigger for this DMA channel is set. DMA operations will be carried out. 31:3 - Reserved. Read value is undefined, only zero should be written. NA","Valid Pending. This bit is set when a 1 is written to the 0 corresponding bit in the related SETVALID register when CFGVALID = 1 for the same channel. 0 No effect. No effect on DMA operation. 1 Valid pending. 1 - Reserved. Read value is undefined, only zero should be written. NA",0.7111601,0.7111601,0.7391937,0.7391937
lpc5410,What is the bit_width of CLR field from OUT4_CLR register from SCT0 peripheral for LPC5410x microcontroller?,16,10,1,10,1,0.5112148,0.5112148,0.4854614,0.4854614
lpc5410,What is the bit_offset of MATCHn_H field from MATCH5 register from SCT0 peripheral for LPC5410x microcontroller?,16,0x200,0x24,0x200,0x24,0.23057923,0.23057923,0.40544078,0.40544078
lpc5410,What is the description of THR1_HIGH register from ADC0 peripheral for LPC5410x microcontroller?,"ADC High Compare Threshold Register 1: Contains the upper threshold
						level for automatic threshold comparison for any channels linked to
						threshold pair 1.",THR1_HIGH R/W,THR1_HIGH,THR1_HIGH R/W,THR1_HIGH,0.19797832,0.19797832,0.27128652,0.27128652
lpc5410,What is the description of SWTRIG field from XFERCFG21 register from DMA peripheral for LPC5410x microcontroller?,Software Trigger.,Ping-Pong,Set Trigger.,Ping-Pong,Set Trigger.,0.19728652,0.19728652,0.6771619,0.6771619
lpc5410,What is the address_offset of INTSTAT register from USART3 peripheral for LPC5410x microcontroller?,0x24,0x4009 0000,0x4009 0000,0x4009 0000,0x4009 0000,0.59486616,0.59486616,0.59486616,0.59486616
lpc5410,What is the description of DIRECTION field from EV7_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,"Direction qualifier for event generation. This field only
								applies when the counters are operating in BIDIR mode. If BIDIR = 0,
								the SCT ignores this field. Value 0x3 is reserved.",Selects pin direction (on-chip pull-up/pull-down resistor control).,Direction of Event 7. This bit is ignored if EV7_STATE is 0.,Selects pin direction (on-chip pull-up/pull-down resistor control).,Direction of Event 7. This bit is ignored if EV7_STATE is 0.,0.20064223,0.20064223,0.57554924,0.57554924
lpc5410,What is the bit_width of TOMIN field from TIMEOUT register from I2C2 peripheral for LPC5410x microcontroller?,4,16,16,16,16,0.63828933,0.63828933,0.63828933,0.63828933
lpc5410,List all the fields of CTLSTAT21 register from DMA peripheral for LPC5410x microcontroller.,"VALIDPENDING, TRIG","FETCH, SRCINC, DSTINC, SRCSIZE, DSTSIZE, IEN, SIZE, NEXTUSEDBYSET, DONEIFS, SRCUSEDBYSET, DSTUSEDBYSET, SRCBURST, DSTBURST, SRCINCDLY, DSTINCDLY, SRCSIZEDLY, DSTSIZEDLY, IENSET, IENCLR, ENGINE, ENGINESEL, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET","0x4C4, 0x4C8, 0x4D0, 0x4D4, 0x4D8, 0x4E0, 0x4E4, 0x4E8, 0x4F0, 0x4F4, 0x4F8, 0x500, 0x504, 0x508, 0x50C, 0x510, 0x514, 0x518, 0x51C, 0x520, 0x524, 0x528, 0x52C, 0x530, 0x534, 0x538, 0x53C, 0x540, 0x544, 0x548, 0x54C, 0x550, 0x554, 0x558, 0x55C, 0x560, 0x564, 0x568, 0x56C, 0x570, 0x574, 0x578, 0x57C, 0x580, 0x584, 0x588, 0x58C, 0x590, 0x594, 0x598, 0x59C, 0x5A0, 0x5A4, 0x5A8, 0x5AC, 0x5B0, 0x5B4, 0x5B8, 0x5BC, 0x5C0, 0x5C4, 0x5C8, 0x5CC, 0x5D0, 0x5D4, 0x5D8, 0x5DC, 0x5E0, 0x5E4, 0x5E8, 0x5EC, 0x5F0, 0x5F4, 0x5F8, 0x5FC, 0x600, 0x604, 0x608, 0x60C, 0x610, 0x614, 0x618, 0x61C, 0x620, 0x624, 0x628, 0x62C, 0x630, 0x634, 0x638, 0x63C, 0x640, 0x644, 0x648, 0x64C, 0x650, 0x654, 0x658, 0x65C, 0x660, 0x664, 0x668, 0x66C, 0x670, 0x674, 0x678, 0x67C, 0x680, 0x684, 0x688, 0x6","FETCH, SRCINC, DSTINC, SRCSIZE, DSTSIZE, IEN, SIZE, NEXTUSEDBYSET, DONEIFS, SRCUSEDBYSET, DSTUSEDBYSET, SRCBURST, DSTBURST, SRCINCDLY, DSTINCDLY, SRCSIZEDLY, DSTSIZEDLY, IENSET, IENCLR, ENGINE, ENGINESEL, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET, ENGINESELCLR, ENGINESELSET","0x4C4, 0x4C8, 0x4D0, 0x4D4, 0x4D8, 0x4E0, 0x4E4, 0x4E8, 0x4F0, 0x4F4, 0x4F8, 0x500, 0x504, 0x508, 0x50C, 0x510, 0x514, 0x518, 0x51C, 0x520, 0x524, 0x528, 0x52C, 0x530, 0x534, 0x538, 0x53C, 0x540, 0x544, 0x548, 0x54C, 0x550, 0x554, 0x558, 0x55C, 0x560, 0x564, 0x568, 0x56C, 0x570, 0x574, 0x578, 0x57C, 0x580, 0x584, 0x588, 0x58C, 0x590, 0x594, 0x598, 0x59C, 0x5A0, 0x5A4, 0x5A8, 0x5AC, 0x5B0, 0x5B4, 0x5B8, 0x5BC, 0x5C0, 0x5C4, 0x5C8, 0x5CC, 0x5D0, 0x5D4, 0x5D8, 0x5DC, 0x5E0, 0x5E4, 0x5E8, 0x5EC, 0x5F0, 0x5F4, 0x5F8, 0x5FC, 0x600, 0x604, 0x608, 0x60C, 0x610, 0x614, 0x618, 0x61C, 0x620, 0x624, 0x628, 0x62C, 0x630, 0x634, 0x638, 0x63C, 0x640, 0x644, 0x648, 0x64C, 0x650, 0x654, 0x658, 0x65C, 0x660, 0x664, 0x668, 0x66C, 0x670, 0x674, 0x678, 0x67C, 0x680, 0x684, 0x688, 0x6",0.024177177,0.024177177,0.090752825,0.090752825
lpc5410,What is the bit_offset of DATA field from RXDAT register from USART1 peripheral for LPC5410x microcontroller?,0,0x1018,0x0,0x1018,0x0,0.61276555,0.61276555,0.7222648,0.7222648
lpc5410,What is the bit_width of TRIG field from CTLSTAT0 register from DMA peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the size of B2 register from GPIO peripheral for LPC5410x microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
lpc5410,What is the description of RXPAUSE field from FIFOCTLUSART register from VFIFO peripheral for LPC5410x microcontroller?,"Pause all USARTs receive FIFO operations. This can be used
								to prepare the System FIFO to reconfigure FIFO allocations among the
								USART receivers.",Pause aII USARTs receive FIFO operations. This can be used to prepare the System FIFO to reconfigure FIFO allocations among the USART receivers. All USART receive FIFOs are paused.,Pause a USART receive FIFO operation. This can be used to prepare the System FIFO to reconfigure FIFO allocations among the USART receiver.,Pause aII USARTs receive FIFO operations. This can be used to prepare the System FIFO to reconfigure FIFO allocations among the USART receivers. All USART receive FIFOs are paused.,Pause a USART receive FIFO operation. This can be used to prepare the System FIFO to reconfigure FIFO allocations among the USART receiver.,0.8868075,0.8868075,0.95716155,0.95716155
lpc5410,What is the description of MSTARBLOSS field from INTSTAT register from I2C2 peripheral for LPC5410x microcontroller?,Master Arbitration Loss flag.,Master arbitration lost interrupt status.,"Master Arbitration Loss. This is simply a copy of the same field in the STATUS register, included here so an ISR can read all needed status information in one read.",Master arbitration lost interrupt status.,"Master Arbitration Loss. This is simply a copy of the same field in the STATUS register, included here so an ISR can read all needed status information in one read.",0.5712546,0.5712546,0.7445889,0.7445889
lpc5410,What is the description of SETINTB field from XFERCFG21 register from DMA peripheral for LPC5410x microcontroller?,"Set Interrupt flag B for this channel. There is no hardware
								distinction between interrupt A and B. They can be used by software
								to assist with more complex descriptor usage. By convention,
								interrupt A may be used when only one interrupt flag is
								needed.",Set Interrupt Bit. Set interrupt bit. 0: Disable. 1: Enable. 0x1: Enable. 0x0: Disable. NA,Set Interrupt Bit. This bit is set by the peripheral to request an interrupt.,Set Interrupt Bit. Set interrupt bit. 0: Disable. 1: Enable. 0x1: Enable. 0x0: Disable. NA,Set Interrupt Bit. This bit is set by the peripheral to request an interrupt.,0.43538147,0.43538147,0.60820436,0.60820436
lpc5410,What is the bit_offset of PARITYERRINT field from STAT register from USART1 peripheral for LPC5410x microcontroller?,14,0x2004,0x20000000,0x2004,0x20000000,0.25072384,0.25072384,0.20471239,0.20471239
lpc5410,What is the description of TXDATSPI1 register from VFIFO peripheral for LPC5410x microcontroller?,"SPI0 transmit data. These registers are half word
						addressable.",TXDATCTLSPI1,TXDATSPI1,TXDATCTLSPI1,TXDATSPI1,0.37173355,0.37173355,0.3724154,0.3724154
lpc5410,What is the description of INVERT field from PIO1_12 register from IOCON peripheral for LPC5410x microcontroller?,Input polarity.,INVERT,Input polarity.,INVERT,Input polarity.,0.42943212,0.42943212,1.0,1.0
lpc5410,What is the bit_width of FILTEROFF field from PIO0_27 register from IOCON peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_width of I2C1 field from ASYNCAPBCLKCTRL register from ASYNCSYSCON peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_offset of RXSSEL3_N field from RXDAT register from SPI1 peripheral for LPC5410x microcontroller?,19,20,20,20,20,0.8037876,0.8037876,0.8037876,0.8037876
lpc5410,What is the bit_width of FUNC field from PIO0_12 register from IOCON peripheral for LPC5410x microcontroller?,3,3,3,3,3,1.0000001,1.0000001,1.0000001,1.0000001
lpc5410,What is the bit_width of CTMODE field from CTCR register from CT32B0 peripheral for LPC5410x microcontroller?,2,2,1,2,1,1.0000002,1.0000002,0.80541563,0.80541563
lpc5410,What is the description of BYPASSCCODIV2 field from SYSPLLCTRL register from SYSCON peripheral for LPC5410x microcontroller?,Bypass feedback clock divide by 2.,CCODIV2,BYPASSCCODIV2,CCODIV2,BYPASSCCODIV2,0.19642237,0.19642237,0.2786331,0.2786331
lpc5410,What is the description of HEVENT field from EV7_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,"Select L/H counter. Do not set this bit if UNIFY =
								1.",Select L/H counter. Do not set this bit if UNIFY = 1.,L/H counter. Selects the L state and the L match register selected by MATCHSEL.,Select L/H counter. Do not set this bit if UNIFY = 1.,L/H counter. Selects the L state and the L match register selected by MATCHSEL.,1.0000002,1.0000002,0.52520776,0.52520776
lpc5410,What is the description of INTREQSET field from IRQ0SET register from MAILBOX peripheral for LPC5410x microcontroller?,"Writing 1 sets the corresponding bit in the IRQ0
								register.","INTREQ If any bit is set, an interrupt request is sent to the Cortex-M0+ 0 interrupt controller.","INTREQ Set. This is simply a copy of the same field in the STATSPI register, included here so an ISR can read all needed status information in one read.","INTREQ If any bit is set, an interrupt request is sent to the Cortex-M0+ 0 interrupt controller.","INTREQ Set. This is simply a copy of the same field in the STATSPI register, included here so an ISR can read all needed status information in one read.",0.4703101,0.4703101,0.5055171,0.5055171
lpc5410,What is the bit_offset of TRIGTYPE field from CFG16 register from DMA peripheral for LPC5410x microcontroller?,5,0x2000,0x404,0x2000,0x404,0.31949547,0.31949547,0.42306557,0.42306557
lpc5410,List all the fields of CFG register from I2C0 peripheral for LPC5410x microcontroller.,"MSTEN, SLVEN, MONEN, TIMEOUTEN, MONCLKSTR, HSCAPABLE","MONEN, MONPINSEL, MONCLKSEL, MONRXDAT, MONRXDATREADY, MONRXDATDONE, MONRXDATERR, MONRXDATFIFOFULL, MONRXDATFIFOEMPTY, MONRXDATFIFOCNT, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDAT","MONEN, MONCLKDIV, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, M","MONEN, MONPINSEL, MONCLKSEL, MONRXDAT, MONRXDATREADY, MONRXDATDONE, MONRXDATERR, MONRXDATFIFOFULL, MONRXDATFIFOEMPTY, MONRXDATFIFOCNT, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDATFIFOCNTREAD, MONRXDATFIFOCNTREADY, MONRXDATFIFOCNTDONE, MONRXDATFIFOCNTERR, MONRXDATFIFOCNTFILL, MONRXDAT","MONEN, MONCLKDIV, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, MONRXDAT, M",0.45869106,0.45869106,0.401421,0.401421
lpc5410,What is the bit_width of USART2 field from STARTERP0 register from SYSCON peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the address_offset of PWMC register from CT32B1 peripheral for LPC5410x microcontroller?,0x74,0x074,0x00000004,0x074,0x00000004,0.9522813,0.9522813,0.7358949,0.7358949
lpc5410,What is the size of CFGSPI0 register from VFIFO peripheral for LPC5410x microcontroller?,None,0x2100,0x2100,0x2100,0x2100,0.3417219,0.3417219,0.3417219,0.3417219
lpc5410,What is the bit_offset of COMBMODE field from EV3_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,12,0x1040 0x1000 0x1000 0x1000,0x1004,0x1040 0x1000 0x1000 0x1000,0x1004,0.09370729,0.09370729,0.2601052,0.2601052
lpc5410,What is the bit_width of OEPOL field from CFG register from USART0 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the description of CFG5 field from PMCFG register from PINT peripheral for LPC5410x microcontroller?,"Specifies the match contribution condition for bit slice
								5.",19:17 CFG5,0x5,19:17 CFG5,0x5,0.05085792,0.05085792,0.3023088,0.3023088
lpc5410,What is the bit_offset of CAP0FE field from CCR register from CT32B4 peripheral for LPC5410x microcontroller?,1,0x10c4,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x10c4,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.36328283,0.36328283,0.37273112,0.37273112
lpc5410,What is the description of HALTMSK_H field from HALT register from SCT0 peripheral for LPC5410x microcontroller?,"If bit n is one, event n sets the HALT_H bit in the CTRL
								register (event 0 = bit 16, event 1 = bit 17, etc. The number of
								bits = number of events in this SCT.",Halt Mask High Register.,Halt Mask High. This bit is used to mask the HALT condition for the corresponding bit in the STATUS register.,Halt Mask High Register.,Halt Mask High. This bit is used to mask the HALT condition for the corresponding bit in the STATUS register.,0.44077876,0.44077876,0.5011222,0.5011222
lpc5410,What is the bit_offset of SETENRL field from SIENR register from PINT peripheral for LPC5410x microcontroller?,0,0x00000004,0x00000004,0x00000004,0x00000004,0.57949173,0.57949173,0.57949173,0.57949173
lpc5410,What is the bit_width of OVERRUN3 field from FLAGS register from ADC0 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the description of MSTARBLOSSEN field from INTENSET register from I2C2 peripheral for LPC5410x microcontroller?,Master Arbitration Loss interrupt Enable.,Master arbitration loss interrupt enable.,Master arbitration lost interrupt enable.,Master arbitration loss interrupt enable.,Master arbitration lost interrupt enable.,1.0000002,1.0000002,0.9127171,0.9127171
lpc5410,What is the description of CAP field from CR2 register from CT32B1 peripheral for LPC5410x microcontroller?,Timer counter capture value.,CAP3:0,"CAP3:0 Input Capture Signals- A transition on a capture pin can be configured to load one of the Capture CT32B1_CAP3:0 Registers with the value in the Timer Counter and optionally generate an interrupt. Capture CT32B2_CAP3:0 functionality can be selected from a number of pins. When more than one pin is selected for CT32B3_CAP3:0 a Capture input on a single TIMER0/1 channel, the pin with the lowest Port number is used Timer/Counter block can select a capture signal as a clock source instead of the PCLK derived clock. For more details see Section 14.7.11. CT32B0_MAT1:0 Output External Match Output - When a match register (MR3:0) equals the timer counter (TC) this CT32B1_MAT1:0 output can either toggle, go low, go high, or do nothing. The External Match Register (EMR) CT32B2_MAT3:0 controls the functionality of this output. Match Output functionality can be selected on a CT32B3_MAT1:0 number of pins in parallel.",CAP3:0,"CAP3:0 Input Capture Signals- A transition on a capture pin can be configured to load one of the Capture CT32B1_CAP3:0 Registers with the value in the Timer Counter and optionally generate an interrupt. Capture CT32B2_CAP3:0 functionality can be selected from a number of pins. When more than one pin is selected for CT32B3_CAP3:0 a Capture input on a single TIMER0/1 channel, the pin with the lowest Port number is used Timer/Counter block can select a capture signal as a clock source instead of the PCLK derived clock. For more details see Section 14.7.11. CT32B0_MAT1:0 Output External Match Output - When a match register (MR3:0) equals the timer counter (TC) this CT32B1_MAT1:0 output can either toggle, go low, go high, or do nothing. The External Match Register (EMR) CT32B2_MAT3:0 controls the functionality of this output. Match Output functionality can be selected on a CT32B3_MAT1:0 number of pins in parallel.",0.1357719,0.1357719,0.47401613,0.47401613
lpc5410,What is the bit_offset of XFERCOUNT field from XFERCFG12 register from DMA peripheral for LPC5410x microcontroller?,16,0x404,0x40c,0x404,0x40c,0.392981,0.392981,0.28296357,0.28296357
lpc5410,What is the description of TXCTL register from SPI1 peripheral for LPC5410x microcontroller?,SPI Transmit Control,TXCTL,TXCTL,TXCTL,TXCTL,0.22563365,0.22563365,0.22563365,0.22563365
lpc5410,What is the description of EVENTTIMEOUTEN field from INTENSET register from I2C2 peripheral for LPC5410x microcontroller?,Event time-out interrupt Enable.,Enable Interrupt for Event Timeout Status Flag.,Enable Interrupt on Event Timeout.,Enable Interrupt for Event Timeout Status Flag.,Enable Interrupt on Event Timeout.,0.88359076,0.88359076,0.9279876,0.9279876
lpc5410,What is the address_offset of STARTERPSET0 register from SYSCON peripheral for LPC5410x microcontroller?,0x248,0x074,0x00000000,0x074,0x00000000,0.7158046,0.7158046,0.58510584,0.58510584
lpc5410,What is the description of INUSE field from STAT3 register from MRT peripheral for LPC5410x microcontroller?,"Channel In Use flag. Operating details depend on the
								MULTITASK bit in the MODCFG register, and affects the use of
								IDLE_CH. ",INUSE(n) Flag for Channel n.,INUSE(n) Flag. This bit is set when the MRT is in use.,INUSE(n) Flag for Channel n.,INUSE(n) Flag. This bit is set when the MRT is in use.,0.49161527,0.49161527,0.44819844,0.44819844
lpc5410,What is the bit_offset of SPOL1 field from CFG register from SPI0 peripheral for LPC5410x microcontroller?,9,0x10,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x10,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.46050814,0.46050814,0.25703305,0.25703305
lpc5410,What is the description of RELOAD field from XFERCFG14 register from DMA peripheral for LPC5410x microcontroller?,"Indicates whether the channel's control structure will be
								reloaded when the current descriptor is exhausted. Reloading allows
								ping-pong and linked transfers.",Reload descriptors.,Reload Trigger. This bit is used to select the reload source for the channel.,Reload descriptors.,Reload Trigger. This bit is used to select the reload source for the channel.,0.40518862,0.40518862,0.6549853,0.6549853
lpc5410,What is the description of CR0INT field from IR register from CT32B1 peripheral for LPC5410x microcontroller?,Interrupt flag for capture channel 0 event.,M4 interrupt register,Cortex-M0+ interrupt request.,M4 interrupt register,Cortex-M0+ interrupt request.,0.4620517,0.4620517,0.5458039,0.5458039
lpc5410,What is the size of INTENCLR register from USART2 peripheral for LPC5410x microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc5410,What is the bit_offset of SSDEN field from INTENSET register from SPI0 peripheral for LPC5410x microcontroller?,5,0x00000001,0x00000004,0x00000001,0x00000004,0.18453883,0.18453883,0.25530466,0.25530466
lpc5410,What is the description of CAPCONn_L field from CAPCTRL3 register from SCT0 peripheral for LPC5410x microcontroller?,"If bit m is one, event m causes the CAPn_L (UNIFY = 0) or
								the CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1
								= bit 1, etc. The number of bits = number of events in this
								SCT.","CAPCONn_L If bit m is one, event m causes the CAPn_L (UNIFY = 0) or the CAPn (UNIFY = 1) register 0 to be loaded (event 0 = bit 0, event 1 = bit 1, etc. The number of bits = number of events in this SCT.","CAPCONn_L If bit m is one, event m causes the CAPn_L (UNIFY = 0) or the CAPn (UNIFY = 1) register 0 to be loaded (event 0 = bit 0, event 1 = bit 1, etc. The number of bits = number of events in this SCT.","CAPCONn_L If bit m is one, event m causes the CAPn_L (UNIFY = 0) or the CAPn (UNIFY = 1) register 0 to be loaded (event 0 = bit 0, event 1 = bit 1, etc. The number of bits = number of events in this SCT.","CAPCONn_L If bit m is one, event m causes the CAPn_L (UNIFY = 0) or the CAPn (UNIFY = 1) register 0 to be loaded (event 0 = bit 0, event 1 = bit 1, etc. The number of bits = number of events in this SCT.",0.9768909,0.9768909,0.9768909,0.9768909
lpc5410,What is the description of CRC field from AHBCLKCTRL0 register from SYSCON peripheral for LPC5410x microcontroller?,"Enables the clock for the CRC engine. 0 = Disable; 1 =
								Enable.",0x4000 00C4,CRC,0x4000 00C4,CRC,0.15788116,0.15788116,0.4267947,0.4267947
lpc5410,What is the description of DIVVAL field from CLKDIV register from I2C1 peripheral for LPC5410x microcontroller?,"This field controls how the clock (PCLK) is used by the I2C
								functions that need an internal clock in order to operate. 0x0000 =
								PCLK is used directly by the I2C. 0x0001 = PCLK is divided by 2
								before use. 0x0002 = PCLK is divided by 3 before use. ... 0xFFFF =
								PCLK is divided by 65,536 before use.",DIVVAL This field controls how the clock (PCLK) is used by the I2C functions that need an internal 0 clock in order to operate.,DIVVAL Rate divider value. Specifies how the PCLK for the I2C is divided to produce the I2C clock rate in 0 master mode.,DIVVAL This field controls how the clock (PCLK) is used by the I2C functions that need an internal 0 clock in order to operate.,DIVVAL Rate divider value. Specifies how the PCLK for the I2C is divided to produce the I2C clock rate in 0 master mode.,0.72571325,0.72571325,0.6202617,0.6202617
lpc5410,What is the bit_offset of RXNOISEEN field from INTENSET register from USART1 peripheral for LPC5410x microcontroller?,15,0x058,0x058,0x058,0x058,0.20983082,0.20983082,0.20983082,0.20983082
lpc5410,What is the description of MODE field from SEQB_CTRL register from ADC0 peripheral for LPC5410x microcontroller?,"Indicates whether the primary method for retrieving
								conversion results for this sequence will be accomplished via
								reading the global data register (SEQB_GDAT) at the end of each
								conversion, or the individual channel result registers at the end of
								the entire sequence. Impacts when conversion-complete interrupt/DMA
								trigger for sequence-B will be generated and which overrun
								conditions contribute to an overrun interrupt as described
								below.",MODE,MODE,MODE,MODE,0.02868955,0.02868955,0.02868955,0.02868955
lpc5410,What is the address_offset of STAT register from I2C0 peripheral for LPC5410x microcontroller?,0x4,0x004,0x004,0x004,0x004,0.9276035,0.9276035,0.9276035,0.9276035
lpc5410,What is the bit_width of RXFLUSH field from CTLSETSPI1 register from VFIFO peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_width of SLVPENDINGEN field from INTENSET register from I2C1 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_width of OD field from PIO0_19 register from IOCON peripheral for LPC5410x microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0
lpc5410,What is the description of CTRL register from RIT peripheral for LPC5410x microcontroller?,Control register.,Control register for DMA channel 21.,Control register,Control register for DMA channel 21.,Control register,0.5374625,0.5374625,0.9200436,0.9200436
lpc5410,What is the description of GPIO0_RST field from PRESETCTRL0 register from SYSCON peripheral for LPC5410x microcontroller?,"GPIO0 reset control. 0 = Clear reset to this function. 1 =
								Assert reset to this function.",GPIO0 Reset Control Bit 0 of PRESETCTRL0 Register.,"GPIO0 Reset. This is simply a copy of the same field in the STATSPI register, included here so an ISR can read all needed status information in one read.",GPIO0 Reset Control Bit 0 of PRESETCTRL0 Register.,"GPIO0 Reset. This is simply a copy of the same field in the STATSPI register, included here so an ISR can read all needed status information in one read.",0.6855627,0.6855627,0.6431794,0.6431794
lpc5410,What is the description of MONRDYEN field from INTENSET register from I2C0 peripheral for LPC5410x microcontroller?,Monitor data Ready interrupt Enable.,MONRDY Interrupt Enable,Monitor Ready Enable. This bit is used to enable the generation of the MONRDY interrupt.,MONRDY Interrupt Enable,Monitor Ready Enable. This bit is used to enable the generation of the MONRDY interrupt.,0.54828054,0.54828054,0.684358,0.684358
lpc5410,What is the bit_width of RXSSEL1_N field from RXDAT register from SPI0 peripheral for LPC5410x microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
lpc5410,What is the bit_width of CINSEL field from CTCR register from CT32B1 peripheral for LPC5410x microcontroller?,2,10,1,10,1,0.6143246,0.6143246,0.80541563,0.80541563
lpc5410,List all the fields of MR0 register from CT32B1 peripheral for LPC5410x microcontroller.,MATCH,"0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",MR0,"0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",MR0,0.1440916,0.1440916,0.24630141,0.24630141
lpc5410,What is the description of CLKOUTSELA register from SYSCON peripheral for LPC5410x microcontroller?,CLKOUT clock source select A,CLKOUTSELA register,CLKOUTSELA register,CLKOUTSELA register,CLKOUTSELA register,0.33728674,0.33728674,0.33728674,0.33728674
lpc5410,What is the size of PIN0 register from GPIO peripheral for LPC5410x microcontroller?,None,32,16,32,16,0.43902802,0.43902802,0.4124743,0.4124743
lpc5410,What is the description of CEN field from TCR register from CT32B4 peripheral for LPC5410x microcontroller?,Counter enable.,Counter/Timer Enable,Counter Enable. This bit is used to enable/disable the counter.,Counter/Timer Enable,Counter Enable. This bit is used to enable/disable the counter.,0.79331374,0.79331374,0.8009192,0.8009192
lpc5410,What is the description of SLVADR2 register from I2C0 peripheral for LPC5410x microcontroller?,Slave address 0.,SLVADR2 Register (I2C0),SLV Address 2 Register.,SLVADR2 Register (I2C0),SLV Address 2 Register.,0.23648071,0.23648071,0.43627295,0.43627295
lpc5410,What is the address_offset of PWMC register from CT32B3 peripheral for LPC5410x microcontroller?,0x74,0x074,0x00000004,0x074,0x00000004,0.9522813,0.9522813,0.7358949,0.7358949
lpc5410,What is the description of TIMEOUTCONTONWRITE field from CFGUSART3 register from VFIFO peripheral for LPC5410x microcontroller?,"Timeout Continue On Write. When 0, the timeout for the
								related peripheral is reset every time data is transferred from the
								peripheral into the receive FIFO. When 1, the timeout for the
								related peripheral is not reset every time data is transferred into
								the receive FIFO. This allows the timeout to be applied to
								accumulated data, perhaps related to the FIFO
								threshold.","0x1008 4 TIMEOUT Continue On Write. When 0, the timeout for the related peripheral is reset 0 CONT every time data is transferred from the peripheral into the receive FIFO. ONWRITE When 1, the timeout for the related peripheral is not reset every time data is transferred into the receive FIFO. This allows the timeout to be applied to accumulated data, perhaps related to the FIFO threshold.","0x1004 8000 TIMEOUT CONTINUE ON WRITE. When 0, the timeout for the related peripheral is reset 0 every time data is transferred from the peripheral into the receive FIFO. ONWRITE When 1, the timeout for the related peripheral is not reset every time data is transferred into the receive FIFO. This allows the timeout to be applied to accumulated data, perhaps related to the FIFO threshold.","0x1008 4 TIMEOUT Continue On Write. When 0, the timeout for the related peripheral is reset 0 CONT every time data is transferred from the peripheral into the receive FIFO. ONWRITE When 1, the timeout for the related peripheral is not reset every time data is transferred into the receive FIFO. This allows the timeout to be applied to accumulated data, perhaps related to the FIFO threshold.","0x1004 8000 TIMEOUT CONTINUE ON WRITE. When 0, the timeout for the related peripheral is reset 0 every time data is transferred from the peripheral into the receive FIFO. ONWRITE When 1, the timeout for the related peripheral is not reset every time data is transferred into the receive FIFO. This allows the timeout to be applied to accumulated data, perhaps related to the FIFO threshold.",0.8964313,0.8964313,0.9017514,0.9017514
lpc5410,What is the description of ACTIVEINT field from INTSTAT register from DMA peripheral for LPC5410x microcontroller?,"Summarizes whether any enabled interrupts (other than error
								interrupts) are pending.",Interrupt status for enabled interrupts.,Active Interrupts. This is a bit vector of all enabled interrupts.,Interrupt status for enabled interrupts.,Active Interrupts. This is a bit vector of all enabled interrupts.,0.80334425,0.80334425,0.6236629,0.6236629
lpc5410,What is the bit_width of FILTEROFF field from PIO0_12 register from IOCON peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the size of FIFOCTLSPI register from VFIFO peripheral for LPC5410x microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc5410,List all the fields of SYSPLLNDEC register from SYSCON peripheral for LPC5410x microcontroller.,"NDEC, NREQ","NDIV, DIVSEL, BYPASS, AUTODIV, AUTODIVTOG, AUTODIVTOGTOG, AUTODIVTOGTOGTOG, AUTODIVTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTO","NDIV, NDIVADD, NDIVSUB, NDIVADDEN, NDIVSUBEN, NDIVADDVAL, NDIVSUBVAL, NDIVADDVALS, NDIVSUBVALS, NDIVADDVALSS, NDIVSUBVALSS, NDIVADDVALSSS, NDIVSUBVALSSSS, NDIVADDVALSSSSS, NDIVSUBVALSSSSSS, NDIVADDVALSSSSSSS, NDIVSUBVALSSSSSSSS, NDIVADDVALSSSSSSSSS, NDIVSUBVALSSSSSSSSSS, NDIVADDVALSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSS","NDIV, DIVSEL, BYPASS, AUTODIV, AUTODIVTOG, AUTODIVTOGTOG, AUTODIVTOGTOGTOG, AUTODIVTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, AUTODIVTOGTOGTOGTOGTOGTO","NDIV, NDIVADD, NDIVSUB, NDIVADDEN, NDIVSUBEN, NDIVADDVAL, NDIVSUBVAL, NDIVADDVALS, NDIVSUBVALS, NDIVADDVALSS, NDIVSUBVALSS, NDIVADDVALSSS, NDIVSUBVALSSSS, NDIVADDVALSSSSS, NDIVSUBVALSSSSSS, NDIVADDVALSSSSSSS, NDIVSUBVALSSSSSSSS, NDIVADDVALSSSSSSSSS, NDIVSUBVALSSSSSSSSSS, NDIVADDVALSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVSUBVALSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS, NDIVADDVALSSSSSSSSSSSSSSSSSSSSSSSS",0.22631401,0.22631401,0.3208934,0.3208934
lpc5410,What is the description of ABERRINT field from INTSTAT register from USART3 peripheral for LPC5410x microcontroller?,Auto baud Error Interrupt flag.,Break generation and detection.,Automatic Baud Rate Generation Error Interrupt.,Break generation and detection.,Automatic Baud Rate Generation Error Interrupt.,0.26437986,0.26437986,0.78666925,0.78666925
lpc5410,List all the fields of W27 register from GPIO peripheral for LPC5410x microcontroller.,PWORD,"PINSEL, EDGESEL, EDGEDET, SENSE, DIR, MASK, PMUX0, PMUX1, PMUX2, PMUX3, PMUX4, PMUX5, PMUX6, PMUX7, PMUX8, PMUX9, PMUX10, PMUX11, PMUX12, PMUX13, PMUX14, PMUX15, PMUX16, PMUX17, PMUX18, PMUX19, PMUX20, PMUX21, PMUX22, PMUX23, PMUX24, PMUX25, PMUX26, PMUX27, PMUX28, PMUX29, PMUX30, PMUX31, PMUX32, PMUX33, PMUX34, PMUX35, PMUX36, PMUX37, PMUX38, PMUX39, PMUX40, PMUX41, PMUX42, PMUX43, PMUX44, PMUX45, PMUX46, PMUX47, PMUX48, PMUX49, PMUX50, PMUX51, PMUX52, PMUX53, PMUX54, PMUX55, PMUX56, PMUX57, PMUX58, PMUX59, PMUX60, PMUX61, PMUX62, PMUX63, PMUX64, PMUX65, PMUX66, PMUX67, PMUX68, PMUX69, PMUX70, PMUX71, PMUX72, PMUX73, PMUX74, PMUX75, PMUX76, PMUX77, PMUX78, PMUX79, PMUX80, PMUX81, PMUX82, PMUX83, PMUX84, PMUX85, PMUX86, PMUX87, PMUX88, PMUX89, PMUX90, PMUX91, PMUX92, PMUX93, PMUX94, PMUX95, PMUX96, PMUX97, PMUX98, PMUX99, PMUX100, PMUX101, PMUX102, PMUX103, PMUX104, PMUX105, PMUX106, PMUX107, PMUX108, PMUX109, PMUX110, PMUX111, PMUX112, PMUX113, PMUX114, PMUX115, PMUX116, PMUX117, PMUX118, PMUX119, PMUX120, PMUX12","RXFULL, TXFULL, RXEMPTY, TXEMPTY, RXDATAV, TXDATAV, RXFULLI, TXFULLI, RXEMPTYI, TXEMPTYI, RXDATAVI, TXDATAVI, RXFULLF, TXFULLF, RXEMPTYF, TXEMPTYF, RXDATAVF, TXDATAVF, RXFULLFI, TXFULLFI, RXEMPTYFI, TXEMPTYFI, RXDATAVFI, TXDATAVFI, RXFULLFO, TXFULLFO, RXEMPTYFO, TXEMPTYFO, RXDATAVFO, TXDATAVFO, RXFULLF0, TXFULLF0, RXEMPTYF0, TXEMPTYF0, RXDATAVF0, TXDATAVF0, RXFULLFI0, TXFULLFI0, RXEMPTYFI0, TXEMPTYFI0, RXDATAVFI0, TXDATAVFI0, RXFULLFO0, TXFULLFO0, RXEMPTYFO0, TXEMPTYFO0, RXDATAVFO0, TXDATAVFO0, RXFULLF1, TXFULLF1, RXEMPTYF1, TXEMPTYF1, RXDATAVF1, TXDATAVF1, RXFULLFI1, TXFULLFI1, RXEMPTYFI1, TXEMPTYFI1, RXDATAVFI1, TXDATAVFI1, RXFULLFO1, TXFULLFO1, RXEMPTYFO1, TXEMPTYFO1, RXDATAVFO1, TXDATAVFO1, RXFULLF2, TXFULLF2, RXEMPTYF2, TXEMPTYF2, RXDATAVF2, TXDATAVF2, RXFULLFI2, TXFULLFI2, RXEMPTYFI2, TXEMPTYFI2, RXDATAVFI2, TXDATAVFI2, RXFULLFO2, TXFULLFO2, RXEMPTYFO2, TXEMPTYFO2, RXDATAVFO2, TXDATAVFO2, RXFULLF3, TXFULLF3, RXEMPTYF3, TXEMPTYF3, RXDATAVF3, TXDATAVF3, RXFULLFI3, TXFULLFI3, RXEMPTYFI3, TXEMPTYFI3, RXDATAVFI3, TXDATAVFI3, RXFULLFO3, TXFULLFO3, RXEMPTYFO3, TXEMPTYFO3, RXDATAVFO3, TXDATAVFO3, RXFULLF4, TXFULLF4, RXEMPTYF4, TXEMPTYF4, RXDATAVF4, TXDATAVF4, RXFULLFI4, TXFULLFI","PINSEL, EDGESEL, EDGEDET, SENSE, DIR, MASK, PMUX0, PMUX1, PMUX2, PMUX3, PMUX4, PMUX5, PMUX6, PMUX7, PMUX8, PMUX9, PMUX10, PMUX11, PMUX12, PMUX13, PMUX14, PMUX15, PMUX16, PMUX17, PMUX18, PMUX19, PMUX20, PMUX21, PMUX22, PMUX23, PMUX24, PMUX25, PMUX26, PMUX27, PMUX28, PMUX29, PMUX30, PMUX31, PMUX32, PMUX33, PMUX34, PMUX35, PMUX36, PMUX37, PMUX38, PMUX39, PMUX40, PMUX41, PMUX42, PMUX43, PMUX44, PMUX45, PMUX46, PMUX47, PMUX48, PMUX49, PMUX50, PMUX51, PMUX52, PMUX53, PMUX54, PMUX55, PMUX56, PMUX57, PMUX58, PMUX59, PMUX60, PMUX61, PMUX62, PMUX63, PMUX64, PMUX65, PMUX66, PMUX67, PMUX68, PMUX69, PMUX70, PMUX71, PMUX72, PMUX73, PMUX74, PMUX75, PMUX76, PMUX77, PMUX78, PMUX79, PMUX80, PMUX81, PMUX82, PMUX83, PMUX84, PMUX85, PMUX86, PMUX87, PMUX88, PMUX89, PMUX90, PMUX91, PMUX92, PMUX93, PMUX94, PMUX95, PMUX96, PMUX97, PMUX98, PMUX99, PMUX100, PMUX101, PMUX102, PMUX103, PMUX104, PMUX105, PMUX106, PMUX107, PMUX108, PMUX109, PMUX110, PMUX111, PMUX112, PMUX113, PMUX114, PMUX115, PMUX116, PMUX117, PMUX118, PMUX119, PMUX120, PMUX12","RXFULL, TXFULL, RXEMPTY, TXEMPTY, RXDATAV, TXDATAV, RXFULLI, TXFULLI, RXEMPTYI, TXEMPTYI, RXDATAVI, TXDATAVI, RXFULLF, TXFULLF, RXEMPTYF, TXEMPTYF, RXDATAVF, TXDATAVF, RXFULLFI, TXFULLFI, RXEMPTYFI, TXEMPTYFI, RXDATAVFI, TXDATAVFI, RXFULLFO, TXFULLFO, RXEMPTYFO, TXEMPTYFO, RXDATAVFO, TXDATAVFO, RXFULLF0, TXFULLF0, RXEMPTYF0, TXEMPTYF0, RXDATAVF0, TXDATAVF0, RXFULLFI0, TXFULLFI0, RXEMPTYFI0, TXEMPTYFI0, RXDATAVFI0, TXDATAVFI0, RXFULLFO0, TXFULLFO0, RXEMPTYFO0, TXEMPTYFO0, RXDATAVFO0, TXDATAVFO0, RXFULLF1, TXFULLF1, RXEMPTYF1, TXEMPTYF1, RXDATAVF1, TXDATAVF1, RXFULLFI1, TXFULLFI1, RXEMPTYFI1, TXEMPTYFI1, RXDATAVFI1, TXDATAVFI1, RXFULLFO1, TXFULLFO1, RXEMPTYFO1, TXEMPTYFO1, RXDATAVFO1, TXDATAVFO1, RXFULLF2, TXFULLF2, RXEMPTYF2, TXEMPTYF2, RXDATAVF2, TXDATAVF2, RXFULLFI2, TXFULLFI2, RXEMPTYFI2, TXEMPTYFI2, RXDATAVFI2, TXDATAVFI2, RXFULLFO2, TXFULLFO2, RXEMPTYFO2, TXEMPTYFO2, RXDATAVFO2, TXDATAVFO2, RXFULLF3, TXFULLF3, RXEMPTYF3, TXEMPTYF3, RXDATAVF3, TXDATAVF3, RXFULLFI3, TXFULLFI3, RXEMPTYFI3, TXEMPTYFI3, RXDATAVFI3, TXDATAVFI3, RXFULLFO3, TXFULLFO3, RXEMPTYFO3, TXEMPTYFO3, RXDATAVFO3, TXDATAVFO3, RXFULLF4, TXFULLF4, RXEMPTYF4, TXEMPTYF4, RXDATAVF4, TXDATAVF4, RXFULLFI4, TXFULLFI",0.1591663,0.1591663,0.20501772,0.20501772
lpc5410,What is the bit_offset of VALUE field from TIMER1 register from MRT peripheral for LPC5410x microcontroller?,0,0x4007 4010,0x4007 4010,0x4007 4010,0x4007 4010,0.36603022,0.36603022,0.36603022,0.36603022
lpc5410,What is the bit_width of TIMEOUTVALUE field from CFGSPI1 register from VFIFO peripheral for LPC5410x microcontroller?,4,15,15,15,15,0.58196014,0.58196014,0.58196014,0.58196014
lpc5410,What is the bit_offset of OUTSEL field from EV8_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,5,0x10c4,0x1000 0x1004,0x10c4,0x1000 0x1004,0.331823,0.331823,0.16252516,0.16252516
lpc5410,What is the description of INP field from DMA_ITRIG_INMUX2 register from INPUTMUX peripheral for LPC5410x microcontroller?,"Trigger input number (decimal value) for DMA channel n (n =
								0 to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B
								interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0
								Match 0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0
								8 = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =
								Timer 4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin
								interrupt 2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =
								DMA output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA
								output trigger mux 3","PIO0_20, PIO0_24, PIO1_4, PIO1_20, PIO1_24, PIO1_28, PIO1_32, PIO1_36, PIO1_40, PIO1_44, PIO1_48, PIO1_52, PIO1_56, PIO1_60, PIO1_64, PIO1_68, PIO1_72, PIO1_76, PIO1_80, PIO1_84, PIO1_88, PIO1_92, PIO1_96, PIO1_100, PIO1_104, PIO1_108, PIO1_112, PIO1_116, PIO1_120, PIO1_124, PIO1_128, PIO1_132, PIO1_136, PIO1_140, PIO1_144, PIO1_148, PIO1_152, PIO1_156, PIO1_160, PIO1_164, PIO1_168, PIO1_172, PIO1_176, PIO1_180, PIO1_184, PIO1_188, PIO1_192, PIO1_196, PIO1_200, PIO1_204, PIO1_208, PIO1_212, PIO1_216, PIO1_220, PIO1_224, PIO1_228, PIO1_232, PIO1_236, PIO1_240, PIO1_244, PIO1_248, PIO1_252, PIO1_256, PIO1_260, PIO1_264, PIO1_268, PIO1_272, PIO1_276, PIO1_280, PIO1_284, PIO1_288, PIO1_292, PIO1_296, PIO1_300, PIO1_304, PIO1_308, PIO1_312, PIO1_316, PIO1_320, PIO1_324, PIO1_328, PIO1_332, PIO1_336, PIO1_340, PIO1_344, PIO1_348, PIO1_352, PIO1_356, PIO1_360, PIO1_364, PIO1_368, PIO1_372, PIO1_376, PIO1_380, PIO1_384, PIO1_388, PIO1_392, PIO1_396, PIO1_400,","PIO0_20, PIO0_24, PIO1_4, PIO1_20, PIO1_24, PIO1_28, PIO1_32, PIO1_36, PIO1_40, PIO1_44, PIO1_48, PIO1_52, PIO1_56, PIO1_60, PIO1_64, PIO1_68, PIO1_72, PIO1_76, PIO1_80, PIO1_84, PIO1_88, PIO1_92, PIO1_96, PIO1_100, PIO1_104, PIO1_108, PIO1_112, PIO1_116, PIO1_120, PIO1_124, PIO1_128, PIO1_132, PIO1_136, PIO1_140, PIO1_144, PIO1_148, PIO1_152, PIO1_156, PIO1_160, PIO1_164, PIO1_168, PIO1_172, PIO1_176, PIO1_180, PIO1_184, PIO1_188, PIO1_192, PIO1_196, PIO1_200, PIO1_204, PIO1_208, PIO1_212, PIO1_216, PIO1_220, PIO1_224, PIO1_228, PIO1_232, PIO1_236, PIO1_240, PIO1_244, PIO1_248, PIO1_252, PIO1_256, PIO1_260, PIO1_264, PIO1_268, PIO1_272, PIO1_276, PIO1_280, PIO1_284, PIO1_288, PIO1_292, PIO1_296, PIO1_300, PIO1_304, PIO1_308, PIO1_312, PIO1_316, PIO1_320, PIO1_324, PIO1_328, PIO1_332, PIO1_336, PIO1_340, PIO1_344, PIO1_348, PIO1_352, PIO1_356, PIO1_360, PIO1_364, PIO1_368, PIO1_372, PIO1_376, PIO1_380, PIO1_384, PIO1_388, PIO1_392, PIO1_396, PIO1_400,","PIO0_20, PIO0_24, PIO1_4, PIO1_20, PIO1_24, PIO1_28, PIO1_32, PIO1_36, PIO1_40, PIO1_44, PIO1_48, PIO1_52, PIO1_56, PIO1_60, PIO1_64, PIO1_68, PIO1_72, PIO1_76, PIO1_80, PIO1_84, PIO1_88, PIO1_92, PIO1_96, PIO1_100, PIO1_104, PIO1_108, PIO1_112, PIO1_116, PIO1_120, PIO1_124, PIO1_128, PIO1_132, PIO1_136, PIO1_140, PIO1_144, PIO1_148, PIO1_152, PIO1_156, PIO1_160, PIO1_164, PIO1_168, PIO1_172, PIO1_176, PIO1_180, PIO1_184, PIO1_188, PIO1_192, PIO1_196, PIO1_200, PIO1_204, PIO1_208, PIO1_212, PIO1_216, PIO1_220, PIO1_224, PIO1_228, PIO1_232, PIO1_236, PIO1_240, PIO1_244, PIO1_248, PIO1_252, PIO1_256, PIO1_260, PIO1_264, PIO1_268, PIO1_272, PIO1_276, PIO1_280, PIO1_284, PIO1_288, PIO1_292, PIO1_296, PIO1_300, PIO1_304, PIO1_308, PIO1_312, PIO1_316, PIO1_320, PIO1_324, PIO1_328, PIO1_332, PIO1_336, PIO1_340, PIO1_344, PIO1_348, PIO1_352, PIO1_356, PIO1_360, PIO1_364, PIO1_368, PIO1_372, PIO1_376, PIO1_380, PIO1_384, PIO1_388, PIO1_392, PIO1_396, PIO1_400,","PIO0_20, PIO0_24, PIO1_4, PIO1_20, PIO1_24, PIO1_28, PIO1_32, PIO1_36, PIO1_40, PIO1_44, PIO1_48, PIO1_52, PIO1_56, PIO1_60, PIO1_64, PIO1_68, PIO1_72, PIO1_76, PIO1_80, PIO1_84, PIO1_88, PIO1_92, PIO1_96, PIO1_100, PIO1_104, PIO1_108, PIO1_112, PIO1_116, PIO1_120, PIO1_124, PIO1_128, PIO1_132, PIO1_136, PIO1_140, PIO1_144, PIO1_148, PIO1_152, PIO1_156, PIO1_160, PIO1_164, PIO1_168, PIO1_172, PIO1_176, PIO1_180, PIO1_184, PIO1_188, PIO1_192, PIO1_196, PIO1_200, PIO1_204, PIO1_208, PIO1_212, PIO1_216, PIO1_220, PIO1_224, PIO1_228, PIO1_232, PIO1_236, PIO1_240, PIO1_244, PIO1_248, PIO1_252, PIO1_256, PIO1_260, PIO1_264, PIO1_268, PIO1_272, PIO1_276, PIO1_280, PIO1_284, PIO1_288, PIO1_292, PIO1_296, PIO1_300, PIO1_304, PIO1_308, PIO1_312, PIO1_316, PIO1_320, PIO1_324, PIO1_328, PIO1_332, PIO1_336, PIO1_340, PIO1_344, PIO1_348, PIO1_352, PIO1_356, PIO1_360, PIO1_364, PIO1_368, PIO1_372, PIO1_376, PIO1_380, PIO1_384, PIO1_388, PIO1_392, PIO1_396, PIO1_400,",0.24771848,0.24771848,0.24771848,0.24771848
lpc5410,What is the bit_width of CHPRIORITY field from CFG20 register from DMA peripheral for LPC5410x microcontroller?,3,1,1,1,1,0.790561,0.790561,0.790561,0.790561
lpc5410,What is the bit_offset of FILTEROFF field from PIO0_31 register from IOCON peripheral for LPC5410x microcontroller?,8,0x80,0x2,0x80,0x2,0.40067545,0.40067545,0.37226224,0.37226224
lpc5410,What is the description of CFG0 register from DMA peripheral for LPC5410x microcontroller?,Configuration register for DMA channel 0.,CFG0,Configuration register for DMA channel 0.,CFG0,Configuration register for DMA channel 0.,0.20422114,0.20422114,1.0,1.0
lpc5410,What is the description of SET field from OUT7_SET register from SCT0 peripheral for LPC5410x microcontroller?,"A 1 in bit m selects event m to set output n (or clear it
								if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The
								number of bits = number of events in this SCT.",SCT0 output 7 set. I/O SPI1_MISO  Master In Slave Out for SPI1.,"Set Output 7. This is simply a copy of the same field in the STATUS register, included here so an ISR can write all needed status information in one go.",SCT0 output 7 set. I/O SPI1_MISO  Master In Slave Out for SPI1.,"Set Output 7. This is simply a copy of the same field in the STATUS register, included here so an ISR can write all needed status information in one go.",0.38163334,0.38163334,0.28612942,0.28612942
lpc5410,What is the description of CAPn_H field from CAP11 register from SCT0 peripheral for LPC5410x microcontroller?,"When UNIFY = 0, read the 16-bit counter value at which this
								register was last captured. When UNIFY = 1, read the upper 16 bits
								of the 32-bit value at which this register was last
								captured.","CAPn_H If bit m is one, event m causes the CAPn_H (UNIFY = 0) register to be loaded (event 0 = bit 16, event 1 = bit 17, etc. The number of bits = number of events in this SCT.","CAPn_H When UNIFY = 0, read the 16-bit counter value at which this register was last captured. 0 When UNIFY = 1, read the upper 16 bits of the 32-bit value at which this register was last captured.","CAPn_H If bit m is one, event m causes the CAPn_H (UNIFY = 0) register to be loaded (event 0 = bit 16, event 1 = bit 17, etc. The number of bits = number of events in this SCT.","CAPn_H When UNIFY = 0, read the 16-bit counter value at which this register was last captured. 0 When UNIFY = 1, read the upper 16 bits of the 32-bit value at which this register was last captured.",0.56446385,0.56446385,0.85907596,0.85907596
lpc5410,What is the size of RXDATSPI1 register from VFIFO peripheral for LPC5410x microcontroller?,None,16,16,16,16,0.4124743,0.4124743,0.4124743,0.4124743
lpc5410,What is the bit_offset of PWORD field from W15 register from GPIO peripheral for LPC5410x microcontroller?,0,0x2300,0x230c,0x2300,0x230c,0.5410253,0.5410253,0.5112729,0.5112729
lpc5410,What is the bit_offset of CHANNEL field from DAT2 register from ADC0 peripheral for LPC5410x microcontroller?,26,0,0,0,0,0.3620183,0.3620183,0.3620183,0.3620183
lpc5410,What is the description of CR1 register from CT32B0 peripheral for LPC5410x microcontroller?,"Capture Register 0. CR0 is loaded with the value of TC when there
						is an event on the CAPn.0 input.",Control Register 1,Control Register 1,Control Register 1,Control Register 1,0.4442306,0.4442306,0.4442306,0.4442306
lpc5410,What is the description of HWTRIGEN field from CFG7 register from DMA peripheral for LPC5410x microcontroller?,Hardware Triggering Enable for this channel.,Enable Hardware Triggering of DMA Requests.,HWTRIGEN,Enable Hardware Triggering of DMA Requests.,HWTRIGEN,0.45748335,0.45748335,0.085334316,0.085334316
lpc5410,What is the bit_offset of SET field from OUT2_SET register from SCT0 peripheral for LPC5410x microcontroller?,0,0x004,0x1004,0x004,0x1004,0.66013825,0.66013825,0.6117849,0.6117849
lpc5410,What is the bit_width of PARITYERREN field from INTENSET register from USART1 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the address_offset of W17 register from GPIO peripheral for LPC5410x microcontroller?,0x1044,0x10c4,0x101c0000,0x10c4,0x101c0000,0.76269436,0.76269436,0.7326344,0.7326344
lpc5410,List all the fields of PIO1_16 register from IOCON peripheral for LPC5410x microcontroller.,"FUNC, MODE, INVERT, DIGIMODE, FILTEROFF, SLEW, OD","DIR, IF, IFIF, OSF, OSFIF, OST, OSTIF, OSTO, PID, PUPD, SID, SMODE, T, TXEN, TXINV, TXMSB, TXMSK, TXMODE, WR, WREN, WRINV, WRMSK, WRMODE, WRPOL, WRPOLMSK, WRPOLPOL, WRPOLTGL, WRPOLTGLMSK, WRPOLTGLPOL, WRPOLTGLTGL, WRPOLTGLTGLMSK, WRPOLTGLTGLPOL, WRPOLTGLTGLTGL, WRPOLTGLTGLTGLMSK, WRPOLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLMSK, WRPOLTGLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLTGLMSK, WRPOLTGLTGLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLTGLTGLMSK, WRPOLTGLTGLTGLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLTGLTGLTGLMSK, WRPOLTGLTGLTGLTGLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLMSK, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLMSK, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLMSK, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLMSK, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLMS","PIOTYPE, FILTER, INOVER, INSEL, SLEW, HYST, OPD, FUNC, SCAN, DRIVESTRENGTH, DRIVESTRENGTHVAL, PULLMODE, PULLSEL, SENSE, SENSEHOLD, SENSEMODE, SENSEDELAY, SENSEDELAYVAL, SENSEDELAYMODE, SENSEDELAYHOLD, SENSEDELAYMODEHOLD, SENSEDELAYSENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYS","DIR, IF, IFIF, OSF, OSFIF, OST, OSTIF, OSTO, PID, PUPD, SID, SMODE, T, TXEN, TXINV, TXMSB, TXMSK, TXMODE, WR, WREN, WRINV, WRMSK, WRMODE, WRPOL, WRPOLMSK, WRPOLPOL, WRPOLTGL, WRPOLTGLMSK, WRPOLTGLPOL, WRPOLTGLTGL, WRPOLTGLTGLMSK, WRPOLTGLTGLPOL, WRPOLTGLTGLTGL, WRPOLTGLTGLTGLMSK, WRPOLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLMSK, WRPOLTGLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLTGLMSK, WRPOLTGLTGLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLTGLTGLMSK, WRPOLTGLTGLTGLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLTGLTGLTGLMSK, WRPOLTGLTGLTGLTGLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLMSK, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLMSK, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLMSK, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLMSK, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLPOL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGL, WRPOLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLTGLMS","PIOTYPE, FILTER, INOVER, INSEL, SLEW, HYST, OPD, FUNC, SCAN, DRIVESTRENGTH, DRIVESTRENGTHVAL, PULLMODE, PULLSEL, SENSE, SENSEHOLD, SENSEMODE, SENSEDELAY, SENSEDELAYVAL, SENSEDELAYMODE, SENSEDELAYHOLD, SENSEDELAYMODEHOLD, SENSEDELAYSENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYSENSEMODE, SENSEDELAYSENSEHOLD, SENSEDELAYSENSEMODEHOLD, SENSEDELAYSENSESENSE, SENSEDELAYSENSEVAL, SENSEDELAYS",0.31752425,0.31752425,0.44766778,0.44766778
lpc5410,What is the description of W8 register from GPIO peripheral for LPC5410x microcontroller?,Word pin registers port 0/1; pins PIO0_0 to PIO1_8,0x2308,Wakeup 8 Pin Enable Register,0x2308,Wakeup 8 Pin Enable Register,0.20787275,0.20787275,0.4498585,0.4498585
lpc5410,What is the bit_offset of PERIPHREQEN field from CFG8 register from DMA peripheral for LPC5410x microcontroller?,0,0x408,0x408,0x408,0x408,0.5810828,0.5810828,0.5810828,0.5810828
lpc5410,What is the bit_width of MONOV field from INTSTAT register from I2C1 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the description of EMC3 field from EMR register from CT32B2 peripheral for LPC5410x microcontroller?,"External Match Control 3. Determines the functionality of
								External Match 3.",EMC3 Enable.,EMC3 Enable. This bit enables the EMC3 pin as an output.,EMC3 Enable.,EMC3 Enable. This bit enables the EMC3 pin as an output.,0.31175607,0.31175607,0.25322413,0.25322413
lpc5410,What is the description of EVENTTIMEOUTCLR field from INTENCLR register from I2C1 peripheral for LPC5410x microcontroller?,Event time-out interrupt clear.,Event Time-out Interrupt Flag Clear,Event Timeout Clear.,Event Time-out Interrupt Flag Clear,Event Timeout Clear.,0.8958748,0.8958748,0.82639444,0.82639444
lpc5410,What is the bit_width of WIDTH field from XFERCFG7 register from DMA peripheral for LPC5410x microcontroller?,2,16,1,16,1,0.5123863,0.5123863,0.80541563,0.80541563
lpc5410,What is the bit_offset of SWTRIG field from XFERCFG11 register from DMA peripheral for LPC5410x microcontroller?,2,0x404,0x40c,0x404,0x40c,0.38267624,0.38267624,0.26818117,0.26818117
lpc5410,What is the bit_offset of CLRTRIG field from XFERCFG5 register from DMA peripheral for LPC5410x microcontroller?,3,0x404,0x404,0x404,0x404,0.3430957,0.3430957,0.3430957,0.3430957
lpc5410,What is the description of PBYTE field from B11 register from GPIO peripheral for LPC5410x microcontroller?,"Read: state of the pin PIOm_n, regardless of direction,
								masking, or alternate function, except that pins configured as
								analog I/O always read as 0. One register for each port pin.
								Supported pins depends on the specific device and package. Write:
								loads the pins output bit. One register for each port pin. Supported
								pins depends on the specific device and package.","PBYTE Read: state of the pin PIOm_n, regardless of direction, masking, or alternate ext R/W function, except that pins configured as analog I/O always read as 0. One register for each port pin. Supported pins depends on the specific device and package. Write: loads the pins output bit.","PBYTE Read: state of the pin PIOm_n, regardless of direction, masking, or alternate ext R/W function, except that pins configured as analog I/O always read as 0. One register for each port pin. Supported pins depends on the specific device and package. Write: loads the pins output bit.","PBYTE Read: state of the pin PIOm_n, regardless of direction, masking, or alternate ext R/W function, except that pins configured as analog I/O always read as 0. One register for each port pin. Supported pins depends on the specific device and package. Write: loads the pins output bit.","PBYTE Read: state of the pin PIOm_n, regardless of direction, masking, or alternate ext R/W function, except that pins configured as analog I/O always read as 0. One register for each port pin. Supported pins depends on the specific device and package. Write: loads the pins output bit.",0.810666,0.810666,0.810666,0.810666
lpc5410,What is the description of OD field from PIO0_9 register from IOCON peripheral for LPC5410x microcontroller?,Controls open-drain mode.,OD,Open Drain Enable. This bit is used to enable the open drain output driver for the pin.,OD,Open Drain Enable. This bit is used to enable the open drain output driver for the pin.,0.13531093,0.13531093,0.6297225,0.6297225
lpc5410,What is the description of ADCMPINTEN4 field from INTEN register from ADC0 peripheral for LPC5410x microcontroller?,"Channel 4 threshold comparison interrupt enable. See
								description for channel 0.",0x0,Threshold Comparison Interrupt Enable for Channel 4.,0x0,Threshold Comparison Interrupt Enable for Channel 4.,0.22276893,0.22276893,0.9373312,0.9373312
lpc5410,What is the size of EV6_STATE register from SCT0 peripheral for LPC5410x microcontroller?,None,32,16,32,16,0.43902802,0.43902802,0.4124743,0.4124743
lpc5410,What is the description of THCMPRANGE field from DAT4 register from ADC0 peripheral for LPC5410x microcontroller?,"Threshold Range Comparison result. 0x0 = In Range: The last
								completed conversion was greater than or equal to the value
								programmed into the designated LOW threshold register (THRn_LOW) but
								less than or equal to the value programmed into the designated HIGH
								threshold register (THRn_HIGH). 0x1 = Below Range: The last
								completed conversion on was less than the value programmed into the
								designated LOW threshold register (THRn_LOW). 0x2 = Above Range: The
								last completed conversion was greater than the value programmed into
								the designated HIGH threshold register (THRn_HIGH). 0x3 =
								Reserved.",Threshold Crossing Comparison result. NA,Threshold Crossing Range. This field is hard-coded to contain the range of the threshold value established by the designated LOW threshold register (THRn_LOW) for this channel.,Threshold Crossing Comparison result. NA,Threshold Crossing Range. This field is hard-coded to contain the range of the threshold value established by the designated LOW threshold register (THRn_LOW) for this channel.,0.514816,0.514816,0.67108965,0.67108965
lpc5410,What is the description of PIO0_6 register from IOCON peripheral for LPC5410x microcontroller?,"Digital I/O control for port 0 pins PIO0_0 to
						PIO0_15.",PIO0_6 I/O Control Register Description,PIO0_6 I/O Control Register.,PIO0_6 I/O Control Register Description,PIO0_6 I/O Control Register.,0.5734382,0.5734382,0.60765326,0.60765326
lpc5410,What is the description of PBYTE field from B35 register from GPIO peripheral for LPC5410x microcontroller?,"Read: state of the pin PIOm_n, regardless of direction,
								masking, or alternate function, except that pins configured as
								analog I/O always read as 0. One register for each port pin.
								Supported pins depends on the specific device and package. Write:
								loads the pins output bit. One register for each port pin. Supported
								pins depends on the specific device and package.","PBYTE Read: state of the pin PIOm_n, regardless of direction, masking, or alternate ext R/W function, except that pins configured as analog I/O always read as 0. One register for each port pin. Supported pins depends on the specific device and package. Write: loads the pins output bit.","PBYTE Read: state of the pin PIOm_n, regardless of direction, masking, or alternate ext R/W function, except that pins configured as analog I/O always read as 0. One register for each port pin. Supported pins depends on the specific device and package. Write: loads the pins output bit.","PBYTE Read: state of the pin PIOm_n, regardless of direction, masking, or alternate ext R/W function, except that pins configured as analog I/O always read as 0. One register for each port pin. Supported pins depends on the specific device and package. Write: loads the pins output bit.","PBYTE Read: state of the pin PIOm_n, regardless of direction, masking, or alternate ext R/W function, except that pins configured as analog I/O always read as 0. One register for each port pin. Supported pins depends on the specific device and package. Write: loads the pins output bit.",0.810666,0.810666,0.810666,0.810666
lpc5410,What is the description of WDEN field from MOD register from WWDT peripheral for LPC5410x microcontroller?,"Watchdog enable bit. Once this bit is set to one and a
								watchdog feed is performed, the watchdog timer will run
								permanently.",0x0,WDT Enable. This bit is used to enable/disable the WDT.,0x0,WDT Enable. This bit is used to enable/disable the WDT.,0.007457368,0.007457368,0.3337288,0.3337288
lpc5410,What is the bit_offset of MONIDLE field from STAT register from I2C0 peripheral for LPC5410x microcontroller?,19,0x00000001,0x100,0x00000001,0x100,0.1974375,0.1974375,0.23880674,0.23880674
lpc5410,What is the bit_offset of DATA field from TXDAT register from SPI0 peripheral for LPC5410x microcontroller?,0,0x00000004,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x00000004,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.57949173,0.57949173,0.3871085,0.3871085
lpc5410,What is the size of W35 register from GPIO peripheral for LPC5410x microcontroller?,None,32,16,32,16,0.43902802,0.43902802,0.4124743,0.4124743
lpc5410,What is the description of FREQMECTRL register from SYSCON peripheral for LPC5410x microcontroller?,Frequency measure register,FREQMECTRL,FREQMEASURE CONTROL REGISTER,FREQMECTRL,FREQMEASURE CONTROL REGISTER,0.20876834,0.20876834,0.5551791,0.5551791
lpc5410,What is the description of TXFLUSHCLR field from CTLCLRUSART2 register from VFIFO peripheral for LPC5410x microcontroller?,Transmit FIFO flush clear.,TXFLUSHCLR Transmit FIFO flush clear. Allows the Tx FIFO to operate if it is being flushed via 0,Transmit FIFO flush clear. Allows the Tx FIFO to operate if it is being flushed via 0 the TXFLUSH bit in CTLCLRUSART2.,TXFLUSHCLR Transmit FIFO flush clear. Allows the Tx FIFO to operate if it is being flushed via 0,Transmit FIFO flush clear. Allows the Tx FIFO to operate if it is being flushed via 0 the TXFLUSH bit in CTLCLRUSART2.,0.77160895,0.77160895,0.82464623,0.82464623
lpc5410,What is the description of CAPCTRL9 register from SCT0 peripheral for LPC5410x microcontroller?,"SCT capture control register 0 to 12; REGMOD0 = 1 to REGMODE12 =
						1",SCT Capacitor Control Register 9,CAPCTRL9 Register Description,SCT Capacitor Control Register 9,CAPCTRL9 Register Description,0.6105596,0.6105596,0.43577367,0.43577367
lpc5410,What is the size of XFERCFG4 register from DMA peripheral for LPC5410x microcontroller?,None,0x408,32,0x408,32,0.34792978,0.34792978,0.43902802,0.43902802
lpc5410,What is the description of RXFLUSH field from CTLSETUSART3 register from VFIFO peripheral for LPC5410x microcontroller?,"Receive FIFO flush. Writing a 1 to this bit forces the
								receive FIFO to be empty.",RXFLUSH Transmit FIFO flush clear. Allows the Tx FIFO to operate if it is being flushed via 0,RXFLUSH,RXFLUSH Transmit FIFO flush clear. Allows the Tx FIFO to operate if it is being flushed via 0,RXFLUSH,0.70241964,0.70241964,0.22008954,0.22008954
lpc5410,What is the bit_width of DIGIMODE field from PIO0_6 register from IOCON peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the description of W24 register from GPIO peripheral for LPC5410x microcontroller?,Word pin registers port 0/1; pins PIO0_0 to PIO1_8,W24 register accesses the state of pin 24.,Byte Pin 24 Register.,W24 register accesses the state of pin 24.,Byte Pin 24 Register.,0.309749,0.309749,0.42756057,0.42756057
lpc5410,What is the bit_offset of SLVNOTSTR field from INTSTAT register from I2C2 peripheral for LPC5410x microcontroller?,11,15,12,15,12,0.666786,0.666786,0.83577025,0.83577025
lpc5410,What is the size of MR0 register from CT32B4 peripheral for LPC5410x microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc5410,What is the description of MONIDLE field from STAT register from I2C0 peripheral for LPC5410x microcontroller?,"Monitor Idle flag. This flag is set when the Monitor
								function sees the I2C bus change from active to inactive. This can
								be used by software to decide when to process data accumulated by
								the Monitor function. This flag will cause an interrupt when set if
								enabled via the INTENSET register. The flag can be cleared by
								writing a 1 to this bit.",MONIDLE,Monitor Idle. This bit is set when the monitor is idle.,MONIDLE,Monitor Idle. This bit is set when the monitor is idle.,0.0069316253,0.0069316253,0.6242969,0.6242969
lpc5410,What is the base address of CT32B4 peripheral for LPC5410x microcontroller?,0x4000c000,0x40008000,0x40008000,0x40008000,0x40008000,0.9363196,0.9363196,0.9363196,0.9363196
lpc5410,What is the bit_offset of TRIGTYPE field from CFG7 register from DMA peripheral for LPC5410x microcontroller?,5,0x0,12,0x0,12,0.26967847,0.26967847,0.6980264,0.6980264
lpc5410,What is the size of MCR register from CT32B1 peripheral for LPC5410x microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc5410,What is the description of TRIGTYPE field from CFG8 register from DMA peripheral for LPC5410x microcontroller?,"Trigger Type. Selects hardware trigger as edge triggered or
								level triggered.","Trigger type. Selects the trigger type for this channel. 0 - Reserved. Read value is undefined, only zero should be written. 1 - Reserved. Read value is undefined, only zero should be written. 2 - Reserved. Read value is undefined, only zero should be written. 3 - Reserved. Read value is undefined, only zero should be written. 4 - Reserved. Read value is undefined, only zero should be written. 5 - Reserved. Read value is undefined, only zero should be written. 6 - Reserved. Read value is undefined, only zero should be written. 7 - Reserved. Read value is undefined, only zero should be written. 8 - Reserved. Read value is undefined, only zero should be written. 9 - Reserved. Read value is undefined, only zero should be written. 10 - Reserved. Read value is undefined, only zero should be written. 11 - Reserved. Read value is undefined, only zero should be written. 12 - Reserved. Read value is undefined, only zero should be written. 13 - Reserved. Read value is undefined, only zero should be written. 14 - Reserved. Read value is undefined, only zero should be written. 15 - Reserved. Read value is undefined, only zero should be written. 16 - Reserved. Read value is undefined, only zero should be written. 17 - Reserved. Read value is undefined, only zero should be written. 18 - Reserved. Read value is undefined, only zero should be written. 19 - Reserved. Read value is undefined, only zero should be written. 20 - Reserved. Read value is undefined, only zero should be written. 21 - Reserved. Read value is undefined, only zero should be written. 22 - Reserved. Read value is undefined, only zero should be written. 23 - Reserved. Read value is undefined, only zero should be written. 24 - Reserved. Read value is undefined, only zero should be written. 25 - Reserved. Read value is undefined, only zero should be written. 26 - Reserved. Read value is undefined, only zero should be written. 27 - Reserved. Read value is undefined, only zero should be written. 28 - Reserved. Read value is undefined, only zero should be written. 29 - Reserved. Read value is undefined, only zero should be written. 30 - Reserved. Read value is undefined, only zero should be written. 31 - Reserved. Read value is undefined, only zero should be written. NA 32 - Reserved. Read value is undefined, only zero should be written. 33 - Reserved. Read value is undefined, only zero should be written. 34 - Reserved. Read value is undefined, only zero should be written. 35 - Reserved. Read value is undefined, only zero should be written. 36 - Reserved. Read value is undefined, only zero should be written. 37 - Reserved. Read value is undefined, only zero should be written. 38 - Reserved. Read value is undefined, only zero should be written. 39 - Reserved. Read value is undefined, only zero should be written. 40 - Reserved. Read value is undefined, only zero should be written. 41 - Reserved. Read value is undefined, only zero should be written. 42 - Reserved. Read","Trigger Type. This bit is used to select the trigger type for channel 8. 0 - Reserved. Read value is undefined, only zero should be written. 1 - Reserved. Read value is undefined, only zero should be written. 2 - Reserved. Read value is undefined, only zero should be written. 3 - Reserved. Read value is undefined, only zero should be written. 4 - Reserved. Read value is undefined, only zero should be written. 5 - Reserved. Read value is undefined, only zero should be written. 6 - Reserved. Read value is undefined, only zero should be written. 7 - Reserved. Read value is undefined, only zero should be written. 8 - Reserved. Read value is undefined, only zero should be written. 9 - Reserved. Read value is undefined, only zero should be written. 10 - Reserved. Read value is undefined, only zero should be written. 11 - Reserved. Read value is undefined, only zero should be written. 12 - Reserved. Read value is undefined, only zero should be written. 13 - Reserved. Read value is undefined, only zero should be written. 14 - Reserved. Read value is undefined, only zero should be written. 15 - Reserved. Read value is undefined, only zero should be written. 16 - Reserved. Read value is undefined, only zero should be written. 17 - Reserved. Read value is undefined, only zero should be written. 18 - Reserved. Read value is undefined, only zero should be written. 19 - Reserved. Read value is undefined, only zero should be written. 20 - Reserved. Read value is undefined, only zero should be written. 21 - Reserved. Read value is undefined, only zero should be written. 22 - Reserved. Read value is undefined, only zero should be written. 23 - Reserved. Read value is undefined, only zero should be written. 24 - Reserved. Read value is undefined, only zero should be written. 25 - Reserved. Read value is undefined, only zero should be written. 26 - Reserved. Read value is undefined, only zero should be written. 27 - Reserved. Read value is undefined, only zero should be written. 28 - Reserved. Read value is undefined, only zero should be written. 29 - Reserved. Read value is undefined, only zero should be written. 30 - Reserved. Read value is undefined, only zero should be written. 31 - Reserved. Read value is undefined, only zero should be written.","Trigger type. Selects the trigger type for this channel. 0 - Reserved. Read value is undefined, only zero should be written. 1 - Reserved. Read value is undefined, only zero should be written. 2 - Reserved. Read value is undefined, only zero should be written. 3 - Reserved. Read value is undefined, only zero should be written. 4 - Reserved. Read value is undefined, only zero should be written. 5 - Reserved. Read value is undefined, only zero should be written. 6 - Reserved. Read value is undefined, only zero should be written. 7 - Reserved. Read value is undefined, only zero should be written. 8 - Reserved. Read value is undefined, only zero should be written. 9 - Reserved. Read value is undefined, only zero should be written. 10 - Reserved. Read value is undefined, only zero should be written. 11 - Reserved. Read value is undefined, only zero should be written. 12 - Reserved. Read value is undefined, only zero should be written. 13 - Reserved. Read value is undefined, only zero should be written. 14 - Reserved. Read value is undefined, only zero should be written. 15 - Reserved. Read value is undefined, only zero should be written. 16 - Reserved. Read value is undefined, only zero should be written. 17 - Reserved. Read value is undefined, only zero should be written. 18 - Reserved. Read value is undefined, only zero should be written. 19 - Reserved. Read value is undefined, only zero should be written. 20 - Reserved. Read value is undefined, only zero should be written. 21 - Reserved. Read value is undefined, only zero should be written. 22 - Reserved. Read value is undefined, only zero should be written. 23 - Reserved. Read value is undefined, only zero should be written. 24 - Reserved. Read value is undefined, only zero should be written. 25 - Reserved. Read value is undefined, only zero should be written. 26 - Reserved. Read value is undefined, only zero should be written. 27 - Reserved. Read value is undefined, only zero should be written. 28 - Reserved. Read value is undefined, only zero should be written. 29 - Reserved. Read value is undefined, only zero should be written. 30 - Reserved. Read value is undefined, only zero should be written. 31 - Reserved. Read value is undefined, only zero should be written. NA 32 - Reserved. Read value is undefined, only zero should be written. 33 - Reserved. Read value is undefined, only zero should be written. 34 - Reserved. Read value is undefined, only zero should be written. 35 - Reserved. Read value is undefined, only zero should be written. 36 - Reserved. Read value is undefined, only zero should be written. 37 - Reserved. Read value is undefined, only zero should be written. 38 - Reserved. Read value is undefined, only zero should be written. 39 - Reserved. Read value is undefined, only zero should be written. 40 - Reserved. Read value is undefined, only zero should be written. 41 - Reserved. Read value is undefined, only zero should be written. 42 - Reserved. Read","Trigger Type. This bit is used to select the trigger type for channel 8. 0 - Reserved. Read value is undefined, only zero should be written. 1 - Reserved. Read value is undefined, only zero should be written. 2 - Reserved. Read value is undefined, only zero should be written. 3 - Reserved. Read value is undefined, only zero should be written. 4 - Reserved. Read value is undefined, only zero should be written. 5 - Reserved. Read value is undefined, only zero should be written. 6 - Reserved. Read value is undefined, only zero should be written. 7 - Reserved. Read value is undefined, only zero should be written. 8 - Reserved. Read value is undefined, only zero should be written. 9 - Reserved. Read value is undefined, only zero should be written. 10 - Reserved. Read value is undefined, only zero should be written. 11 - Reserved. Read value is undefined, only zero should be written. 12 - Reserved. Read value is undefined, only zero should be written. 13 - Reserved. Read value is undefined, only zero should be written. 14 - Reserved. Read value is undefined, only zero should be written. 15 - Reserved. Read value is undefined, only zero should be written. 16 - Reserved. Read value is undefined, only zero should be written. 17 - Reserved. Read value is undefined, only zero should be written. 18 - Reserved. Read value is undefined, only zero should be written. 19 - Reserved. Read value is undefined, only zero should be written. 20 - Reserved. Read value is undefined, only zero should be written. 21 - Reserved. Read value is undefined, only zero should be written. 22 - Reserved. Read value is undefined, only zero should be written. 23 - Reserved. Read value is undefined, only zero should be written. 24 - Reserved. Read value is undefined, only zero should be written. 25 - Reserved. Read value is undefined, only zero should be written. 26 - Reserved. Read value is undefined, only zero should be written. 27 - Reserved. Read value is undefined, only zero should be written. 28 - Reserved. Read value is undefined, only zero should be written. 29 - Reserved. Read value is undefined, only zero should be written. 30 - Reserved. Read value is undefined, only zero should be written. 31 - Reserved. Read value is undefined, only zero should be written.",0.3277074,0.3277074,0.3525241,0.3525241
lpc5410,What is the bit_offset of TIMER4 field from STARTERP0 register from SYSCON peripheral for LPC5410x microcontroller?,15,0x074,0x004,0x074,0x004,0.24711573,0.24711573,0.2504385,0.2504385
lpc5410,What is the bit_offset of RXCOUNT field from STATSPI1 register from VFIFO peripheral for LPC5410x microcontroller?,16,0x100,0x100,0x100,0x100,0.21441258,0.21441258,0.21441258,0.21441258
lpc5410,What is the bit_offset of MATCHSEL field from EV6_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,0,0x0,0,0x0,0,0.7222648,0.7222648,1.0000001,1.0000001
lpc5410,What is the bit_width of SRCBURSTWRAP field from CFG3 register from DMA peripheral for LPC5410x microcontroller?,1,2,1,2,1,0.80541563,0.80541563,1.0,1.0
lpc5410,What is the description of TIMEOUT register from I2C1 peripheral for LPC5410x microcontroller?,Time-out value register.,"352 I2C Timeout register (TIMEOUT, address offset 0x010) bit description",I2C1 Time-out value register,"352 I2C Timeout register (TIMEOUT, address offset 0x010) bit description",I2C1 Time-out value register,0.5381504,0.5381504,0.70431507,0.70431507
lpc5410,What is the bit_width of IRQM0 field from NMISRC register from SYSCON peripheral for LPC5410x microcontroller?,6,1,1,1,1,0.65244377,0.65244377,0.65244377,0.65244377
lpc5410,What is the address_offset of EV2_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,0x314,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x1c000000 + 0x1000 * 0 + 0x2280 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x1c000000 + 0x1000 * 0 + 0x2280 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00000000 + 0x00,0.22129345,0.22129345,0.34018308,0.34018308
lpc5410,What is the bit_width of RTC field from AHBCLKCTRL0 register from SYSCON peripheral for LPC5410x microcontroller?,1,12,1,12,1,0.58160675,0.58160675,1.0,1.0
lpc5410,What is the bit_width of CLRTRIG field from XFERCFG12 register from DMA peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_width of SCLTIMEOUT field from STAT register from I2C2 peripheral for LPC5410x microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385
lpc5410,What is the bit_width of CAP field from CR2 register from CT32B1 peripheral for LPC5410x microcontroller?,32,32,10,32,10,0.9999999,0.9999999,0.47099528,0.47099528
lpc5410,What is the description of ASYNCAPBCLKCTRL register from ASYNCSYSCON peripheral for LPC5410x microcontroller?,Async peripheral clock control,0x4008 0004 Asynchronous peripheral clock control set register,Asynchronous APB Clock Control Register,0x4008 0004 Asynchronous peripheral clock control set register,Asynchronous APB Clock Control Register,0.6706408,0.6706408,0.70312774,0.70312774
lpc5410,What is the description of EV11_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,SCT event control register 0,SCT event control register 11,EV11 Control Register.,SCT event control register 11,EV11 Control Register.,0.921113,0.921113,0.38710427,0.38710427
lpc5410,What is the bit_width of I2CDRIVE field from PIO0_23 register from IOCON peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_width of OVERRUN field from DAT7 register from ADC0 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_offset of PARITYERR field from RXDATSTATUSART0 register from VFIFO peripheral for LPC5410x microcontroller?,14,0x100 2,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100 2,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.22827783,0.22827783,0.28868484,0.28868484
lpc5410,What is the bit_offset of PBYTE field from B27 register from GPIO peripheral for LPC5410x microcontroller?,0,0x1000,0,0x1000,0,0.57778597,0.57778597,1.0000001,1.0000001
lpc5410,What is the description of MSTSTSTPERRCLR field from INTENCLR register from I2C0 peripheral for LPC5410x microcontroller?,Master Start/Stop Error interrupt clear.,Master Stop Error Clear register,Master Stop Error Clear,Master Stop Error Clear register,Master Stop Error Clear,0.74583673,0.74583673,0.79422325,0.79422325
lpc5410,What is the bit_offset of TXEMPTY field from INTSTATUSART1 register from VFIFO peripheral for LPC5410x microcontroller?,9,0x100,24,0x100,24,0.321946,0.321946,0.6268993,0.6268993
lpc5410,What is the bit_width of THCMPCROSS field from DAT1 register from ADC0 peripheral for LPC5410x microcontroller?,2,16,1,16,1,0.5123863,0.5123863,0.80541563,0.80541563
lpc5410,What is the description of SADISABLE field from SLVADR3 register from I2C2 peripheral for LPC5410x microcontroller?,Slave Address n Disable.,"Slave Address n Disable. 1 0 Enabled. Slave Address n is enabled. 1 Ignored Slave Address n is ignored. SLVADR Slave Address. Seven bit slave address that is compared to received 0 addresses if enabled. - Reserved. Read value is undefined, only zero should be written. NA","Slave Address n Disable. 1 0 Enabled. Slave Address n is enabled. 1 Ignored Slave Address n is ignored. SLVADR Slave Address. Seven bit slave address that is compared to received 0 addresses if enabled. - Reserved. Read value is undefined, only zero should be written. NA","Slave Address n Disable. 1 0 Enabled. Slave Address n is enabled. 1 Ignored Slave Address n is ignored. SLVADR Slave Address. Seven bit slave address that is compared to received 0 addresses if enabled. - Reserved. Read value is undefined, only zero should be written. NA","Slave Address n Disable. 1 0 Enabled. Slave Address n is enabled. 1 Ignored Slave Address n is ignored. SLVADR Slave Address. Seven bit slave address that is compared to received 0 addresses if enabled. - Reserved. Read value is undefined, only zero should be written. NA",0.609364,0.609364,0.609364,0.609364
lpc5410,What is the address_offset of RXDATSTATUSART0 register from VFIFO peripheral for LPC5410x microcontroller?,0x1018,0x2010,0x10000000,0x2010,0x10000000,0.8761734,0.8761734,0.7662221,0.7662221
lpc5410,What is the description of HEVENT field from EV11_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,"Select L/H counter. Do not set this bit if UNIFY =
								1.",Select L/H counter. Do not set this bit if UNIFY = 1.,SCT0 Event Select. Selects the L/H counter. Do not set this bit if UNIFY = 1.,Select L/H counter. Do not set this bit if UNIFY = 1.,SCT0 Event Select. Selects the L/H counter. Do not set this bit if UNIFY = 1.,1.0000002,1.0000002,0.70559794,0.70559794
lpc5410,What is the address_offset of DAT2 register from ADC0 peripheral for LPC5410x microcontroller?,0x28,0x4c,0x1C03,0x4c,0x1C03,0.6976433,0.6976433,0.68485624,0.68485624
lpc5410,What is the bit_width of IOCON field from AHBCLKCTRL0 register from SYSCON peripheral for LPC5410x microcontroller?,1,0x4,32,0x4,32,0.45946762,0.45946762,0.49268645,0.49268645
lpc5410,What is the description of CLR field from OUT6_CLR register from SCT0 peripheral for LPC5410x microcontroller?,"A 1 in bit m selects event m to clear output n (or set it
								if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The
								number of bits = number of events in this SCT.",CLR,"Clear Output. This is simply a copy of the same field in the OUTCLR register, included here so an ISR can read all needed status information in one read.",CLR,"Clear Output. This is simply a copy of the same field in the OUTCLR register, included here so an ISR can read all needed status information in one read.",0.14956665,0.14956665,0.31128228,0.31128228
lpc5410,What is the description of FILTEROFF field from PIO0_8 register from IOCON peripheral for LPC5410x microcontroller?,Controls input glitch filter.,"Generally set to 1. Not used, set to 0.",10,"Generally set to 1. Not used, set to 0.",10,0.094852485,0.094852485,0.10325228,0.10325228
lpc5410,What is the description of SRCINC field from XFERCFG11 register from DMA peripheral for LPC5410x microcontroller?,"Determines whether the source address is incremented for
								each DMA transfer.",SRCINC,Source Address Increment Size. This field determines the size of the source address increment.,SRCINC,Source Address Increment Size. This field determines the size of the source address increment.,-0.0024088342,-0.0024088342,0.5359987,0.5359987
lpc5410,What is the address_offset of CFG6 register from DMA peripheral for LPC5410x microcontroller?,0x460,0x404,0x408,0x404,0x408,0.7838942,0.7838942,0.8109261,0.8109261
lpc5410,What is the address_offset of PIO0_13 register from IOCON peripheral for LPC5410x microcontroller?,0x34,0x084,0x084,0x084,0x084,0.6833673,0.6833673,0.6833673,0.6833673
lpc5410,What is the bit_width of FUNC field from PIO0_26 register from IOCON peripheral for LPC5410x microcontroller?,3,3,3,3,3,1.0000001,1.0000001,1.0000001,1.0000001
lpc5410,What is the bit_width of EXTRST field from SYSRSTSTAT register from SYSCON peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_offset of START field from INTSTAT register from USART1 peripheral for LPC5410x microcontroller?,12,0x08,0x00000002,0x08,0x00000002,0.27103773,0.27103773,0.23882094,0.23882094
lpc5410,What is the bit_offset of FRAMERREN field from INTENSET register from USART1 peripheral for LPC5410x microcontroller?,13,0x058,0x060,0x058,0x060,0.15540245,0.15540245,0.18262723,0.18262723
lpc5410,What is the description of PCVAL field from PC register from CT32B4 peripheral for LPC5410x microcontroller?,Prescale counter value.,PC Current State Value,PC Value. This is the current value of the PC pin.,PC Current State Value,PC Value. This is the current value of the PC pin.,0.17965606,0.17965606,0.2359497,0.2359497
lpc5410,What is the address_offset of STATUSART3 register from VFIFO peripheral for LPC5410x microcontroller?,0x1304,0x1c030000,0x1c03,0x1c030000,0x1c03,0.6760801,0.6760801,0.7367557,0.7367557
lpc5410,What is the bit_offset of FILTEROFF field from PIO1_4 register from IOCON peripheral for LPC5410x microcontroller?,8,0x08,0x8,0x08,0x8,0.51874405,0.51874405,0.6186247,0.6186247
lpc5410,What is the bit_width of STARTCLR field from INTENCLR register from USART3 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_width of CLR field from OUT0_CLR register from SCT0 peripheral for LPC5410x microcontroller?,16,31:0,1,31:0,1,0.3084554,0.3084554,0.4854614,0.4854614
lpc5410,What is the description of SYSCON peripheral for LPC5410x microcontroller?,System configuration,System Control and Configuration Registers,System Control Block,System Control and Configuration Registers,System Control Block,0.62011564,0.62011564,0.4746461,0.4746461
lpc5410,List all the fields of OUT5_SET register from SCT0 peripheral for LPC5410x microcontroller.,SET,"PINSEL, EDGEDETECT, EDGEDETECTEN, SCTOP0, SCTOP1, SCTOP2, SCTOP3, SCTOP4, SCTOP5, SCTOP6, SCTOP7, SCTOP8, SCTOP9, SCTOP10, SCTOP11, SCTOP12, SCTOP13, SCTOP14, SCTOP15, SCTOP16, SCTOP17, SCTOP18, SCTOP19, SCTOP20, SCTOP21, SCTOP22, SCTOP23, SCTOP24, SCTOP25, SCTOP26, SCTOP27, SCTOP28, SCTOP29, SCTOP30, SCTOP31, SCTOP32, SCTOP33, SCTOP34, SCTOP35, SCTOP36, SCTOP37, SCTOP38, SCTOP39, SCTOP40, SCTOP41, SCTOP42, SCTOP43, SCTOP44, SCTOP45, SCTOP46, SCTOP47, SCTOP48, SCTOP49, SCTOP50, SCTOP51, SCTOP52, SCTOP53, SCTOP54, SCTOP55, SCTOP56, SCTOP57, SCTOP58, SCTOP59, SCTOP60, SCTOP61, SCTOP62, SCTOP63, SCTOP64, SCTOP65, SCTOP66, SCTOP67, SCTOP68, SCTOP69, SCTOP70, SCTOP71, SCTOP72, SCTOP73, SCTOP74, SCTOP75, SCTOP76, SCTOP77, SCTOP78, SCTOP79, SCTOP80, SCTOP81, SCTOP82, SCTOP83, SCTOP84, SCTOP85, SCTOP86, SCTOP87, SCTOP88, SCTOP89, SCTOP90, SCTOP91, SCTOP92, SCTOP93, SCTOP94, SCTOP95, SCTOP96, SCTOP97, SCTOP98, SCTOP99, SCTOP100, SCTOP101, SCTOP102, SCTOP103, SCTOP104, SCTOP105, SCTOP106, SCTOP107, SCTOP108, SCTOP109, SCTOP110, SCTOP111, SCTOP112, SCTOP113, SCTOP114, SCTOP115, SCTOP116, SCTOP117, SCTOP118, SCTOP119, SCTOP120, SCTOP121, SCTOP122","PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSE","PINSEL, EDGEDETECT, EDGEDETECTEN, SCTOP0, SCTOP1, SCTOP2, SCTOP3, SCTOP4, SCTOP5, SCTOP6, SCTOP7, SCTOP8, SCTOP9, SCTOP10, SCTOP11, SCTOP12, SCTOP13, SCTOP14, SCTOP15, SCTOP16, SCTOP17, SCTOP18, SCTOP19, SCTOP20, SCTOP21, SCTOP22, SCTOP23, SCTOP24, SCTOP25, SCTOP26, SCTOP27, SCTOP28, SCTOP29, SCTOP30, SCTOP31, SCTOP32, SCTOP33, SCTOP34, SCTOP35, SCTOP36, SCTOP37, SCTOP38, SCTOP39, SCTOP40, SCTOP41, SCTOP42, SCTOP43, SCTOP44, SCTOP45, SCTOP46, SCTOP47, SCTOP48, SCTOP49, SCTOP50, SCTOP51, SCTOP52, SCTOP53, SCTOP54, SCTOP55, SCTOP56, SCTOP57, SCTOP58, SCTOP59, SCTOP60, SCTOP61, SCTOP62, SCTOP63, SCTOP64, SCTOP65, SCTOP66, SCTOP67, SCTOP68, SCTOP69, SCTOP70, SCTOP71, SCTOP72, SCTOP73, SCTOP74, SCTOP75, SCTOP76, SCTOP77, SCTOP78, SCTOP79, SCTOP80, SCTOP81, SCTOP82, SCTOP83, SCTOP84, SCTOP85, SCTOP86, SCTOP87, SCTOP88, SCTOP89, SCTOP90, SCTOP91, SCTOP92, SCTOP93, SCTOP94, SCTOP95, SCTOP96, SCTOP97, SCTOP98, SCTOP99, SCTOP100, SCTOP101, SCTOP102, SCTOP103, SCTOP104, SCTOP105, SCTOP106, SCTOP107, SCTOP108, SCTOP109, SCTOP110, SCTOP111, SCTOP112, SCTOP113, SCTOP114, SCTOP115, SCTOP116, SCTOP117, SCTOP118, SCTOP119, SCTOP120, SCTOP121, SCTOP122","PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSEL, PINSE",0.13277687,0.13277687,0.14781725,0.14781725
lpc5410,What is the description of GINT_RST field from PRESETCTRL0 register from SYSCON peripheral for LPC5410x microcontroller?,"Grouped interrupt (GINT) reset control. 0 = Clear reset to
								this function. 1 = Assert reset to this function.",GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control,"GINT Reset. This is simply a copy of the same field in the STATUS register, included here so an ISR can read all needed status information in one read.",GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control for GINT_RST Pin. 0:0 GINT_RST Reset Control,"GINT Reset. This is simply a copy of the same field in the STATUS register, included here so an ISR can read all needed status information in one read.",0.48968166,0.48968166,0.6075052,0.6075052
lpc5410,What is the description of TXDISSTAT field from STAT register from USART0 peripheral for LPC5410x microcontroller?,"Transmitter Disabled Status flag. When 1, this bit
								indicates that the USART transmitter is fully idle after being
								disabled via the TXDIS bit in the CFG register (TXDIS =
								1).","Transmitter Holding Register Baud Rate and Clock Generation, Oversample control, Autobaud Interrupt generation, Status, Address detection, Flow Control, Break & Parity generation & detection, RS485 support Receiver Receiver Buffer Regi ster USART block Transmitter Shi Register TXD & SCLK > CTS RTS > Receiver Shi Register ","TXDIS Status. This is simply a copy of the same field in the STATUS register, included here so an ISR can read all needed status information in one read.","Transmitter Holding Register Baud Rate and Clock Generation, Oversample control, Autobaud Interrupt generation, Status, Address detection, Flow Control, Break & Parity generation & detection, RS485 support Receiver Receiver Buffer Regi ster USART block Transmitter Shi Register TXD & SCLK > CTS RTS > Receiver Shi Register ","TXDIS Status. This is simply a copy of the same field in the STATUS register, included here so an ISR can read all needed status information in one read.",0.5018783,0.5018783,0.48567683,0.48567683
lpc5410,What is the bit_offset of DIGIMODE field from PIO1_16 register from IOCON peripheral for LPC5410x microcontroller?,7,0x10,10,0x10,10,0.3751033,0.3751033,0.73856735,0.73856735
lpc5410,What is the bit_offset of SOT field from RXDATSPI1 register from VFIFO peripheral for LPC5410x microcontroller?,20,0x1004,0x0,0x1004,0x0,0.30496076,0.30496076,0.3106036,0.3106036
lpc5410,What is the description of TXDIS field from CTL register from USART2 peripheral for LPC5410x microcontroller?,Transmit Disable.,Transmitter Disable,Transmit Disable.,Transmitter Disable,Transmit Disable.,0.7734662,0.7734662,1.0,1.0
lpc5410,What is the bit_width of CM0CLKEN field from CPUCTRL register from SYSCON peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the description of PERIPHREQEN field from CFG17 register from DMA peripheral for LPC5410x microcontroller?,"Peripheral request Enable. If a DMA channel is used to
								perform a memory-to-memory move, any peripheral DMA request
								associated with that channel can be disabled to prevent any
								interaction between the peripheral and the DMA
								controller.",Enable DMA request for peripheral.,Enable Peripheral Request.,Enable DMA request for peripheral.,Enable Peripheral Request.,0.71172744,0.71172744,0.50353193,0.50353193
lpc5410,What is the bit_offset of WWDT field from AHBCLKCTRL0 register from SYSCON peripheral for LPC5410x microcontroller?,22,0x048,0x048,0x048,0x048,0.35250765,0.35250765,0.35250765,0.35250765
lpc5410,What is the description of WDINT field from MOD register from WWDT peripheral for LPC5410x microcontroller?,"Warning interrupt flag. Set when the timer reaches the
								value in WDWARNINT. Cleared by software.",WDINT,WDINT,WDINT,WDINT,0.26154473,0.26154473,0.26154473,0.26154473
lpc5410,What is the bit_offset of MSTSTATE field from STAT register from I2C1 peripheral for LPC5410x microcontroller?,1,0,0,0,0,0.6215927,0.6215927,0.6215927,0.6215927
lpc5410,What is the description of DATALEN field from CFG register from USART1 peripheral for LPC5410x microcontroller?,Selects the data size for the USART.,DATALEN,DATA LENGTH,DATALEN,DATA LENGTH,0.22775626,0.22775626,0.46351948,0.46351948
lpc5410,List all the fields of W2 register from GPIO peripheral for LPC5410x microcontroller.,PWORD,"DIR, IF, MASK, OVTDIS, ORUN, ASYNC, EDGESEL, EDGEDET, ISEDGE, ISEFALL, ISERISE, ISEF, ISFALL, ISRISE, ISF, IS, OD, PUP, PULLEN, SLEW, SENSEHALF, SENSE, DRIVESTRENGTH, DRIVESTRENGTHHALF, DRIVESTRENGTHQUARTER, DRIVESTRENGTHEIGHTH, DRIVESTRENGTHSIXTEENTH, DRIVESTRENGTHTHIRTEENTH, DRIVESTRENGTHTWELFTH, DRIVESTRENGTHFOURTEENTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIX","DIR, IF, OVTDIS, OVTDISSET, OVTDISCLR, OVTDISTOG, OVTDISINV, OVTDISNOT, OVTDISPEN, OVTDISPENSET, OVTDISPENCLR, OVTDISPENTOG, OVTDISPENINV, OVTDISPENNOT, OVTDISPENPEN, OVTDISPENPENSET, OVTDISPENPENCLR, OVTDISPENPENTOG, OVTDISPENPENINV, OVTDISPENPENNOT, OVTDISPENPENPEN, OVTDISPENPENPENSET, OVTDISPENPENPENCLR, OVTDISPENPENPENTOG, OVTDISPENPENPENINV, OVTDISPENPENPENNOT, OVTDISPENPENPENPEN, OVTDISPENPENPENPENSET, OVTDISPENPENPENPENCLR, OVTDISPENPENPENPENTOG, OVTDISPENPENPENPENINV, OVTDISPENPENPENPENNOT, OVTDISPENPENPENPENPEN, OVTDISPENPENPENPENPENSET, OVTDISPENPENPENPENPENCLR, OVTDISPENPENPENPENTOG, OVTDISPENPENPENPENINV, OVTDISPENPENPENPENNOT, OVTDISPENPENPENPENPEN, OVTDISPENPENPENPENPENSET, OVTDISPENPENPENPENPENCLR, OVTDISPENPENPENPENTOG, OVTDISPENPENPENPENINV, OVTDISPENPENPENPENNOT, OVTDISPENPENPENPENPEN, OVTDISPENPENPENPENPENSET, OVTDISPENPENPENPENPENCLR, OVTDISPENPENPENPENTOG, OVTDISPENPENPENPENINV, OVTDISPENPENPENPENNOT, OVTDISPENPENPENPENPEN, OVTDISPENPENPENPENPENSET, OVTDISPENPENPENPENPENCLR, OVTDISPENPENPENPENTOG, OVTDISPENPENPENPENINV, OVTDISPENPENPENPENNOT, OVTDISPENPENPENPENPEN, OVTDISPENPENPENPENPENSET, OVTDISPENPENPENPENPENCLR, OVTDISPENPENPENPENTOG, OVTDISPENPENPENPENINV, OVTDISPENP","DIR, IF, MASK, OVTDIS, ORUN, ASYNC, EDGESEL, EDGEDET, ISEDGE, ISEFALL, ISERISE, ISEF, ISFALL, ISRISE, ISF, IS, OD, PUP, PULLEN, SLEW, SENSEHALF, SENSE, DRIVESTRENGTH, DRIVESTRENGTHHALF, DRIVESTRENGTHQUARTER, DRIVESTRENGTHEIGHTH, DRIVESTRENGTHSIXTEENTH, DRIVESTRENGTHTHIRTEENTH, DRIVESTRENGTHTWELFTH, DRIVESTRENGTHFOURTEENTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIXTEENTHTWELFTH, DRIVESTRENGTHTHIRTEENTHTWELFTH, DRIVESTRENGTHSIX","DIR, IF, OVTDIS, OVTDISSET, OVTDISCLR, OVTDISTOG, OVTDISINV, OVTDISNOT, OVTDISPEN, OVTDISPENSET, OVTDISPENCLR, OVTDISPENTOG, OVTDISPENINV, OVTDISPENNOT, OVTDISPENPEN, OVTDISPENPENSET, OVTDISPENPENCLR, OVTDISPENPENTOG, OVTDISPENPENINV, OVTDISPENPENNOT, OVTDISPENPENPEN, OVTDISPENPENPENSET, OVTDISPENPENPENCLR, OVTDISPENPENPENTOG, OVTDISPENPENPENINV, OVTDISPENPENPENNOT, OVTDISPENPENPENPEN, OVTDISPENPENPENPENSET, OVTDISPENPENPENPENCLR, OVTDISPENPENPENPENTOG, OVTDISPENPENPENPENINV, OVTDISPENPENPENPENNOT, OVTDISPENPENPENPENPEN, OVTDISPENPENPENPENPENSET, OVTDISPENPENPENPENPENCLR, OVTDISPENPENPENPENTOG, OVTDISPENPENPENPENINV, OVTDISPENPENPENPENNOT, OVTDISPENPENPENPENPEN, OVTDISPENPENPENPENPENSET, OVTDISPENPENPENPENPENCLR, OVTDISPENPENPENPENTOG, OVTDISPENPENPENPENINV, OVTDISPENPENPENPENNOT, OVTDISPENPENPENPENPEN, OVTDISPENPENPENPENPENSET, OVTDISPENPENPENPENPENCLR, OVTDISPENPENPENPENTOG, OVTDISPENPENPENPENINV, OVTDISPENPENPENPENNOT, OVTDISPENPENPENPENPEN, OVTDISPENPENPENPENPENSET, OVTDISPENPENPENPENPENCLR, OVTDISPENPENPENPENTOG, OVTDISPENPENPENPENINV, OVTDISPENPENPENPENNOT, OVTDISPENPENPENPENPEN, OVTDISPENPENPENPENPENSET, OVTDISPENPENPENPENPENCLR, OVTDISPENPENPENPENTOG, OVTDISPENPENPENPENINV, OVTDISPENP",0.35232002,0.35232002,0.20587972,0.20587972
lpc5410,What is the description of MODE field from CTRL3 register from MRT peripheral for LPC5410x microcontroller?,Selects timer mode.,"0x0 M R""O Timerregister.This registerreads the value ofthe OxFF FFFF Tabe 282","MULTITASK Selects the operating mode for the INUSE flags and the IDLE_CH register. 0 0 Hardware status mode. In this mode, the INUSE(n) flags for all channels are reset.","0x0 M R""O Timerregister.This registerreads the value ofthe OxFF FFFF Tabe 282","MULTITASK Selects the operating mode for the INUSE flags and the IDLE_CH register. 0 0 Hardware status mode. In this mode, the INUSE(n) flags for all channels are reset.",0.4664021,0.4664021,0.40363842,0.40363842
lpc5410,What is the size of CR3 register from CT32B2 peripheral for LPC5410x microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc5410,What is the description of TXSIZE field from FIFOCFGUSART1 register from VFIFO peripheral for LPC5410x microcontroller?,"Configures the USART transmit FIFO size. A zero values
								provides no System FIFO service for the related USART
								transmitter.",15:8 TXSIZE Configures the SPI transmit FIFO size. A zero values provides no System FIFO service for 0 the related SPI transmitter.,TXSIZE Configures the SPI transmit FIFO size. A zero values provides no System FIFO service for 0 the related SPI transmitter.,15:8 TXSIZE Configures the SPI transmit FIFO size. A zero values provides no System FIFO service for 0 the related SPI transmitter.,TXSIZE Configures the SPI transmit FIFO size. A zero values provides no System FIFO service for 0 the related SPI transmitter.,0.70331234,0.70331234,0.72960836,0.72960836
lpc5410,What is the bit_offset of INVERT field from PIO1_5 register from IOCON peripheral for LPC5410x microcontroller?,6,6,6,6,6,1.0000001,1.0000001,1.0000001,1.0000001
lpc5410,What is the size of MAINCLKSELA register from SYSCON peripheral for LPC5410x microcontroller?,32,32,4,32,4,0.9999999,0.9999999,0.6150483,0.6150483
lpc5410,What is the bit_width of TXIDLECLR field from INTENCLR register from USART2 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_width of I2CSLEW field from PIO0_24 register from IOCON peripheral for LPC5410x microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0
lpc5410,What is the bit_width of DSTBURSTWRAP field from CFG12 register from DMA peripheral for LPC5410x microcontroller?,1,10,15,10,15,0.61559385,0.61559385,0.48225844,0.48225844
lpc5410,What is the description of PROD_ENDPTS2 field from PMCFG register from PINT peripheral for LPC5410x microcontroller?,Determines whether slice 2 is an endpoint.,000 - select input 2 for bit slice 2,2nd Product Term Endpoint Select,000 - select input 2 for bit slice 2,2nd Product Term Endpoint Select,0.399988,0.399988,0.35783863,0.35783863
lpc5410,What is the bit_offset of DSTINC field from XFERCFG19 register from DMA peripheral for LPC5410x microcontroller?,14,0x404,0x400,0x404,0x400,0.30263573,0.30263573,0.22664984,0.22664984
lpc5410,What is the description of STATUSART1 register from VFIFO peripheral for LPC5410x microcontroller?,USART0 status,Status of USART1 peripheral.,"USART1 Status. This is simply a copy of the same field in the STATUS register, included here so an ISR can read all needed status information in one read.",Status of USART1 peripheral.,"USART1 Status. This is simply a copy of the same field in the STATUS register, included here so an ISR can read all needed status information in one read.",0.7292309,0.7292309,0.7285607,0.7285607
lpc5410,What is the bit_width of OVERRUNEN field from INTENSET register from USART3 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the address_offset of CFG register from I2C2 peripheral for LPC5410x microcontroller?,0x0,0x058,0x058,0x058,0x058,0.8146223,0.8146223,0.8146223,0.8146223
lpc5410,What is the bit_offset of CLK_CLR0 field from AHBCLKCTRLCLR0 register from SYSCON peripheral for LPC5410x microcontroller?,0,0x4000 0x0004 0x0008 0x000c 0x0010 0x0014 0x0018 0x001c 0x0020 0x0024 0x0028 0x002c 0x0030 0x0034 0x0038 0x003c 0x0040 0x0044 0x0048 0x004c 0x0050 0x0054 0x0058 0x005c 0x0060 0x0064 0x0068 0x006c 0x0070 0x0074 0x0078 0x007c 0x0080 0x0084 0x0088 0x008c 0x0090 0x0094 0x0098 0x009c 0x00a0 0x00a4 0x00a8 0x00ac 0x00b0 0x00b4 0x00b8 0x00bc 0x00c0 0x00c4 0x00cc 0x00d0 0x00d4 0x00dc 0x00e0 0x00e4 0x00ec 0x00f0 0x00f4 0x00fc 0x0100 0x0104 0x0108 0x010c 0x0110 0x0114 0x0118 0x011c 0x0120 0x0124 0x0128 0x012c 0x0130 0x0134 0x0138 0x013c 0x0140 0x0144 0x0148 0x014c 0x0150 0x0154 0x0158 0x015c 0x0160 0x0164 0x0168 0x016c 0x0170 0x0174 0x0178 0x017c 0x0180 0x0184 0x0188 0x018c 0x0190 0x0194 0x0198 0x019c 0x01a0 0x01a4 0x01a8 0x01ac 0x01b0 0x01b4 0x01b8 0x01bc 0x01c0 0x01c4 0x01cc,0x40000000,0x4000 0x0004 0x0008 0x000c 0x0010 0x0014 0x0018 0x001c 0x0020 0x0024 0x0028 0x002c 0x0030 0x0034 0x0038 0x003c 0x0040 0x0044 0x0048 0x004c 0x0050 0x0054 0x0058 0x005c 0x0060 0x0064 0x0068 0x006c 0x0070 0x0074 0x0078 0x007c 0x0080 0x0084 0x0088 0x008c 0x0090 0x0094 0x0098 0x009c 0x00a0 0x00a4 0x00a8 0x00ac 0x00b0 0x00b4 0x00b8 0x00bc 0x00c0 0x00c4 0x00cc 0x00d0 0x00d4 0x00dc 0x00e0 0x00e4 0x00ec 0x00f0 0x00f4 0x00fc 0x0100 0x0104 0x0108 0x010c 0x0110 0x0114 0x0118 0x011c 0x0120 0x0124 0x0128 0x012c 0x0130 0x0134 0x0138 0x013c 0x0140 0x0144 0x0148 0x014c 0x0150 0x0154 0x0158 0x015c 0x0160 0x0164 0x0168 0x016c 0x0170 0x0174 0x0178 0x017c 0x0180 0x0184 0x0188 0x018c 0x0190 0x0194 0x0198 0x019c 0x01a0 0x01a4 0x01a8 0x01ac 0x01b0 0x01b4 0x01b8 0x01bc 0x01c0 0x01c4 0x01cc,0x40000000,0.31560707,0.31560707,0.48357317,0.48357317
lpc5410,What is the bit_offset of TOMIN field from TIMEOUT register from I2C2 peripheral for LPC5410x microcontroller?,0,0x10,0x008,0x10,0x008,0.6226061,0.6226061,0.6513553,0.6513553
lpc5410,What is the address_offset of PDRUNCFGSET register from SYSCON peripheral for LPC5410x microcontroller?,0x214,0x074,0x10000000,0x074,0x10000000,0.85463,0.85463,0.6666143,0.6666143
lpc5410,What is the bit_offset of TXRDYCLR field from INTENCLR register from USART2 peripheral for LPC5410x microcontroller?,2,0x0c,0x08,0x0c,0x08,0.23915508,0.23915508,0.33388492,0.33388492
lpc5410,What is the bit_width of TIMER2 field from STARTERP0 register from SYSCON peripheral for LPC5410x microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
lpc5410,What is the bit_width of TXDATA field from TXDAT register from USART3 peripheral for LPC5410x microcontroller?,9,8,32,8,32,0.7947761,0.7947761,0.54127705,0.54127705
lpc5410,List all the fields of RXDAT register from SPI1 peripheral for LPC5410x microcontroller.,"RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, SOT","RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSE","RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXCOUNT, PBYTE, PARITY, SSEL0, SSEL1, SSEL2, SSEL3, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL","RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXDAT, RXSSE","RXDAT, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, RXCOUNT, PBYTE, PARITY, SSEL0, SSEL1, SSEL2, SSEL3, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL3_N, SSEL0_N, SSEL1_N, SSEL2_N, SSEL",0.7854992,0.7854992,0.61867356,0.61867356
lpc5410,What is the description of ADCMPINTEN6 field from INTEN register from ADC0 peripheral for LPC5410x microcontroller?,"Channel 6 threshold comparison interrupt enable. See
								description for channel 0.",0x20,Threshold Comparison Interrupt Enable for Channel 6.,0x20,Threshold Comparison Interrupt Enable for Channel 6.,0.10582468,0.10582468,0.94308597,0.94308597
lpc5410,What is the description of FILTEROFF field from PIO0_19 register from IOCON peripheral for LPC5410x microcontroller?,Controls input glitch filter.,10,"FILTEROFF. This is simply a copy of the same field in the STATSPI register, included here so an ISR can read all needed status information in one read.",10,"FILTEROFF. This is simply a copy of the same field in the STATSPI register, included here so an ISR can read all needed status information in one read.",0.10325228,0.10325228,0.23013897,0.23013897
lpc5410,What is the bit_width of MSTSTSTPERREN field from INTENSET register from I2C1 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_offset of DIRECTION field from EV10_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,21,0x10c0,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x10c0,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.12704077,0.12704077,0.2475174,0.2475174
lpc5410,What is the description of DIGIMODE field from PIO1_16 register from IOCON peripheral for LPC5410x microcontroller?,Select Analog/Digital mode.,DIGIMODE,DIGIMODE,DIGIMODE,DIGIMODE,0.10348052,0.10348052,0.10348052,0.10348052
lpc5410,What is the description of HWTRIGEN field from CFG8 register from DMA peripheral for LPC5410x microcontroller?,Hardware Triggering Enable for this channel.,Enable Hardware Triggering of DMA Requests.,HWTRIGEN,Enable Hardware Triggering of DMA Requests.,HWTRIGEN,0.45748335,0.45748335,0.085334316,0.085334316
lpc5410,What is the bit_offset of MODE field from PIO0_11 register from IOCON peripheral for LPC5410x microcontroller?,3,10,12,10,12,0.64728796,0.64728796,0.65279293,0.65279293
lpc5410,What is the address_offset of INTSTATUSART3 register from VFIFO peripheral for LPC5410x microcontroller?,0x1308,0x2104,0x210,0x2104,0x210,0.7902922,0.7902922,0.8055091,0.8055091
lpc5410,What is the address_offset of SLVADR0 register from I2C0 peripheral for LPC5410x microcontroller?,0x48,0x048,0x048,0x048,0x048,0.93395674,0.93395674,0.93395674,0.93395674
lpc5410,What is the bit_width of IOSEL field from EV10_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,4,1,1,1,1,0.768664,0.768664,0.768664,0.768664
lpc5410,List all the fields of CFGUSART0 register from VFIFO peripheral for LPC5410x microcontroller.,"TIMEOUTCONTONWRITE, TIMEOUTCONTONEMPTY, TIMEOUTBASE, TIMEOUTVALUE, RXTHRESHOLD, TXTHRESHOLD","DMAMODE, DMAREQMODE, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMA","CTLCLRART0, RXDATART0, TXDATART0, RXCOUNTART0, TXCOUNTART0, RXDATSPI0, TXDATSPI0, RXCOUNTART1, TXCOUNTART1, RXCOUNTART2, TXCOUNTART2, RXCOUNTART3, TXCOUNTART3, RXCOUNTART4, TXCOUNTART4, RXCOUNTART5, TXCOUNTART5, RXCOUNTART6, TXCOUNTART6, RXCOUNTART7, TXCOUNTART7, RXCOUNTART8, TXCOUNTART8, RXCOUNTART9, TXCOUNTART9, RXCOUNTART10, TXCOUNTART10, RXCOUNTART11, TXCOUNTART11, RXCOUNTART12, TXCOUNTART12, RXCOUNTART13, TXCOUNTART13, RXCOUNTART14, TXCOUNTART14, RXCOUNTART15, TXCOUNTART15, RXCOUNTART16, TXCOUNTART16, RXCOUNTART17, TXCOUNTART17, RXCOUNTART18, TXCOUNTART18, RXCOUNTART19, TXCOUNTART19, RXCOUNTART20, TXCOUNTART20, RXCOUNTART21, TXCOUNTART21, RXCOUNTART22, TXCOUNTART22, RXCOUNTART23, TXCOUNTART23, RXCOUNTART24, TXCOUNTART24, RXCOUNTART25, TXCOUNTART25, RXCOUNTART26, TXCOUNTART26, RXCOUNTART27, TXCOUNTART27, RXCOUNTART28, TXCOUNTART28, RXCOUNTART29, TXCOUNTART29, RXCOUNTART30, TXCOUNTART30, RXCOUNTART31, TXCOUNTART31, RXCOUNTART32, TXCOUNTART32, RXCOUNTART33, TXCOUNTART33, RXCOUNTART34, TXCOUNTART34, RXCOUNTART35, TXCOUNTART35, RXCOUNTART36, TXCOUNTART36, RXCOUNTART37, TXCOUNTART37, RXCOUNTART38, TXCOUNTART38, RXCOUNTART39, TXCOUNTART39, RXCOUNTART40, TXCOUNTART40, RXCOUNTART41, TXCOUNTART41, RXCOUNTART42, TXCOUNTART42, RXCOUNTART43, TXCOUNTART43, RXCOUNTART44, TXCOUNTART44, RXCOUNTART45, TXCOUNTART45, RXCOUNTART46, TXCOUNTART46, RXCOUNTART47, TXCOUNTART47, RXCOUNTART48, TXCOUNTART48, RXCOUNTART49, TXCOUNTART49, RXCOUNTART50, TXCOUNTART50, RXCOUNTART51, TXCOUNTART51, RXCOUNTART52, TXCOUNTART52, RXCOUNTART53, TXCOUNTART53","DMAMODE, DMAREQMODE, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMAREQEN, DMAREQLEVEL, DMA","CTLCLRART0, RXDATART0, TXDATART0, RXCOUNTART0, TXCOUNTART0, RXDATSPI0, TXDATSPI0, RXCOUNTART1, TXCOUNTART1, RXCOUNTART2, TXCOUNTART2, RXCOUNTART3, TXCOUNTART3, RXCOUNTART4, TXCOUNTART4, RXCOUNTART5, TXCOUNTART5, RXCOUNTART6, TXCOUNTART6, RXCOUNTART7, TXCOUNTART7, RXCOUNTART8, TXCOUNTART8, RXCOUNTART9, TXCOUNTART9, RXCOUNTART10, TXCOUNTART10, RXCOUNTART11, TXCOUNTART11, RXCOUNTART12, TXCOUNTART12, RXCOUNTART13, TXCOUNTART13, RXCOUNTART14, TXCOUNTART14, RXCOUNTART15, TXCOUNTART15, RXCOUNTART16, TXCOUNTART16, RXCOUNTART17, TXCOUNTART17, RXCOUNTART18, TXCOUNTART18, RXCOUNTART19, TXCOUNTART19, RXCOUNTART20, TXCOUNTART20, RXCOUNTART21, TXCOUNTART21, RXCOUNTART22, TXCOUNTART22, RXCOUNTART23, TXCOUNTART23, RXCOUNTART24, TXCOUNTART24, RXCOUNTART25, TXCOUNTART25, RXCOUNTART26, TXCOUNTART26, RXCOUNTART27, TXCOUNTART27, RXCOUNTART28, TXCOUNTART28, RXCOUNTART29, TXCOUNTART29, RXCOUNTART30, TXCOUNTART30, RXCOUNTART31, TXCOUNTART31, RXCOUNTART32, TXCOUNTART32, RXCOUNTART33, TXCOUNTART33, RXCOUNTART34, TXCOUNTART34, RXCOUNTART35, TXCOUNTART35, RXCOUNTART36, TXCOUNTART36, RXCOUNTART37, TXCOUNTART37, RXCOUNTART38, TXCOUNTART38, RXCOUNTART39, TXCOUNTART39, RXCOUNTART40, TXCOUNTART40, RXCOUNTART41, TXCOUNTART41, RXCOUNTART42, TXCOUNTART42, RXCOUNTART43, TXCOUNTART43, RXCOUNTART44, TXCOUNTART44, RXCOUNTART45, TXCOUNTART45, RXCOUNTART46, TXCOUNTART46, RXCOUNTART47, TXCOUNTART47, RXCOUNTART48, TXCOUNTART48, RXCOUNTART49, TXCOUNTART49, RXCOUNTART50, TXCOUNTART50, RXCOUNTART51, TXCOUNTART51, RXCOUNTART52, TXCOUNTART52, RXCOUNTART53, TXCOUNTART53",0.09269212,0.09269212,0.18327005,0.18327005
lpc5410,What is the bit_offset of DATAVALID field from DAT6 register from ADC0 peripheral for LPC5410x microcontroller?,31,29,28,29,28,0.7898417,0.7898417,0.8523155,0.8523155
lpc5410,What is the description of ENABLE field from ASYNCAPBCTRL register from SYSCON peripheral for LPC5410x microcontroller?,"Enables the asynchronous APB bridge and
								subsystem.",Enable APB clock for the asynchronous APB bridge and subsystem.,Enable Asynchronous APB Control.,Enable APB clock for the asynchronous APB bridge and subsystem.,Enable Asynchronous APB Control.,0.76758784,0.76758784,0.64481807,0.64481807
lpc5410,What is the bit_offset of BURSTPOWER field from CFG14 register from DMA peripheral for LPC5410x microcontroller?,8,0x4 22,12,0x4 22,12,0.4351794,0.4351794,0.75970125,0.75970125
lpc5410,What is the bit_width of SET field from OUT1_SET register from SCT0 peripheral for LPC5410x microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
lpc5410,List all the fields of MATCHREL8 register from SCT0 peripheral for LPC5410x microcontroller.,"RELOADn_L, RELOADn_H","MATCHREL8, MATCHREL9, MATCHREL10, MATCHREL11, MATCHREL12, MATCHREL13, MATCHREL14, MATCHREL15, MATCHREL16, MATCHREL17, MATCHREL18, MATCHREL19, MATCHREL20, MATCHREL21, MATCHREL22, MATCHREL23, MATCHREL24, MATCHREL25, MATCHREL26, MATCHREL27, MATCHREL28, MATCHREL29, MATCHREL30, MATCHREL31, MATCHREL32, MATCHREL33, MATCHREL34, MATCHREL35, MATCHREL36, MATCHREL37, MATCHREL38, MATCHREL39, MATCHREL40, MATCHREL41, MATCHREL42, MATCHREL43, MATCHREL44, MATCHREL45, MATCHREL46, MATCHREL47, MATCHREL48, MATCHREL49, MATCHREL50, MATCHREL51, MATCHREL52, MATCHREL53, MATCHREL54, MATCHREL55, MATCHREL56, MATCHREL57, MATCHREL58, MATCHREL59, MATCHREL60, MATCHREL61, MATCHREL62, MATCHREL63, MATCHREL64, MATCHREL65, MATCHREL66, MATCHREL67, MATCHREL68, MATCHREL69, MATCHREL70, MATCHREL71, MATCHREL72, MATCHREL73, MATCHREL74, MATCHREL75, MATCHREL76, MATCHREL77, MATCHREL78, MATCHREL79, MATCHREL80, MATCHREL81, MATCHREL82, MATCHREL83, MATCHREL84, MATCHREL85, MATCHREL86, MATCHREL87, MATCHREL88, MATCHREL89, MATCHREL90, MATCHREL91, MATCHREL92, MATCHREL93, MATCHREL94, MATCHREL95, MATCHREL96, MATCHREL97, MATCHREL98, MATCHREL99, MATCHREL100, MATCHREL101, MATCHREL102, MATCHREL103, MATCHREL104, MATCHREL105, MATCHREL106, MATCHREL107, MATCHREL108, MATCHREL109, MATCHREL110, MATCHREL111, MATCHREL112, MATCHREL113, MATCHREL114, MATCHREL11","MATCHREL8, PBYTE, PRESCALE, PRESCALERE, PRESCALERL, PRESCALERH, PRESCALERG, PRESCALERF, PRESCALERE, PRESCALERD, PRESCALERC, PRESCALERB, PRESCALERA, PRESCALER9, PRESCALER8, PRESCALER7, PRESCALER6, PRESCALER5, PRESCALER4, PRESCALER3, PRESCALER2, PRESCALER1, PRESCALER0, PRESCALERF, PRESCALERE, PRESCALERD, PRESCALERC, PRESCALERB, PRESCALERA, PRESCALER9, PRESCALER8, PRESCALER7, PRESCALER6, PRESCALER5, PRESCALER4, PRESCALER3, PRESCALER2, PRESCALER1, PRESCALER0, PRESCALERF, PRESCALERE, PRESCALERD, PRESCALERC, PRESCALERB, PRESCALERA, PRESCALER9, PRESCALER8, PRESCALER7, PRESCALER6, PRESCALER5, PRESCALER4, PRESCALER3, PRESCALER2, PRESCALER1, PRESCALER0, PRESCALERF, PRESCALERE, PRESCALERD, PRESCALERC, PRESCALERB, PRESCALERA, PRESCALER9, PRESCALER8, PRESCALER7, PRESCALER6, PRESCALER5, PRESCALER4, PRESCALER3, PRESCALER2, PRESCALER1, PRESCALER0, PRESCALERF, PRESCALERE, PRESCALERD, PRESCALERC, PRESCALERB, PRESCALERA, PRESCALER9, PRESCALER8, PRESCALER7, PRESCALER6, PRESCALER5, PRESCALER4, PRESCALER3, PRESCALER2, PRESCALER1, PRESCALER0, PRESCALERF, PRESCALERE, PRESCALERD, PRESCALERC, PRESCALERB, PRESCALERA, PRESCALER9, PRESCALER8, PRESCALER7, PRESCALER6, PRESCALER5, PRESCALER4, PRESCALER3, PRESCALER2, PRESCALER1, PRESCALER0, PRESCALERF, PRESCALERE, PRESCALERD, PRESCALERC, PRESCALERB, PRESCALERA, PRESCALER9, PRESCAL","MATCHREL8, MATCHREL9, MATCHREL10, MATCHREL11, MATCHREL12, MATCHREL13, MATCHREL14, MATCHREL15, MATCHREL16, MATCHREL17, MATCHREL18, MATCHREL19, MATCHREL20, MATCHREL21, MATCHREL22, MATCHREL23, MATCHREL24, MATCHREL25, MATCHREL26, MATCHREL27, MATCHREL28, MATCHREL29, MATCHREL30, MATCHREL31, MATCHREL32, MATCHREL33, MATCHREL34, MATCHREL35, MATCHREL36, MATCHREL37, MATCHREL38, MATCHREL39, MATCHREL40, MATCHREL41, MATCHREL42, MATCHREL43, MATCHREL44, MATCHREL45, MATCHREL46, MATCHREL47, MATCHREL48, MATCHREL49, MATCHREL50, MATCHREL51, MATCHREL52, MATCHREL53, MATCHREL54, MATCHREL55, MATCHREL56, MATCHREL57, MATCHREL58, MATCHREL59, MATCHREL60, MATCHREL61, MATCHREL62, MATCHREL63, MATCHREL64, MATCHREL65, MATCHREL66, MATCHREL67, MATCHREL68, MATCHREL69, MATCHREL70, MATCHREL71, MATCHREL72, MATCHREL73, MATCHREL74, MATCHREL75, MATCHREL76, MATCHREL77, MATCHREL78, MATCHREL79, MATCHREL80, MATCHREL81, MATCHREL82, MATCHREL83, MATCHREL84, MATCHREL85, MATCHREL86, MATCHREL87, MATCHREL88, MATCHREL89, MATCHREL90, MATCHREL91, MATCHREL92, MATCHREL93, MATCHREL94, MATCHREL95, MATCHREL96, MATCHREL97, MATCHREL98, MATCHREL99, MATCHREL100, MATCHREL101, MATCHREL102, MATCHREL103, MATCHREL104, MATCHREL105, MATCHREL106, MATCHREL107, MATCHREL108, MATCHREL109, MATCHREL110, MATCHREL111, MATCHREL112, MATCHREL113, MATCHREL114, MATCHREL11","MATCHREL8, PBYTE, PRESCALE, PRESCALERE, PRESCALERL, PRESCALERH, PRESCALERG, PRESCALERF, PRESCALERE, PRESCALERD, PRESCALERC, PRESCALERB, PRESCALERA, PRESCALER9, PRESCALER8, PRESCALER7, PRESCALER6, PRESCALER5, PRESCALER4, PRESCALER3, PRESCALER2, PRESCALER1, PRESCALER0, PRESCALERF, PRESCALERE, PRESCALERD, PRESCALERC, PRESCALERB, PRESCALERA, PRESCALER9, PRESCALER8, PRESCALER7, PRESCALER6, PRESCALER5, PRESCALER4, PRESCALER3, PRESCALER2, PRESCALER1, PRESCALER0, PRESCALERF, PRESCALERE, PRESCALERD, PRESCALERC, PRESCALERB, PRESCALERA, PRESCALER9, PRESCALER8, PRESCALER7, PRESCALER6, PRESCALER5, PRESCALER4, PRESCALER3, PRESCALER2, PRESCALER1, PRESCALER0, PRESCALERF, PRESCALERE, PRESCALERD, PRESCALERC, PRESCALERB, PRESCALERA, PRESCALER9, PRESCALER8, PRESCALER7, PRESCALER6, PRESCALER5, PRESCALER4, PRESCALER3, PRESCALER2, PRESCALER1, PRESCALER0, PRESCALERF, PRESCALERE, PRESCALERD, PRESCALERC, PRESCALERB, PRESCALERA, PRESCALER9, PRESCALER8, PRESCALER7, PRESCALER6, PRESCALER5, PRESCALER4, PRESCALER3, PRESCALER2, PRESCALER1, PRESCALER0, PRESCALERF, PRESCALERE, PRESCALERD, PRESCALERC, PRESCALERB, PRESCALERA, PRESCALER9, PRESCALER8, PRESCALER7, PRESCALER6, PRESCALER5, PRESCALER4, PRESCALER3, PRESCALER2, PRESCALER1, PRESCALER0, PRESCALERF, PRESCALERE, PRESCALERD, PRESCALERC, PRESCALERB, PRESCALERA, PRESCALER9, PRESCAL",0.14596125,0.14596125,0.12094335,0.12094335
lpc5410,What is the bit_offset of INVERT field from PIO0_18 register from IOCON peripheral for LPC5410x microcontroller?,6,6,6,6,6,1.0000001,1.0000001,1.0000001,1.0000001
lpc5410,What is the bit_width of TIMEOUTCONTONEMPTY field from CFGUSART1 register from VFIFO peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_width of FUNC field from PIO0_9 register from IOCON peripheral for LPC5410x microcontroller?,3,3,3,3,3,1.0000001,1.0000001,1.0000001,1.0000001
lpc5410,What is the bit_width of CINSEL field from CTCR register from CT32B2 peripheral for LPC5410x microcontroller?,2,10,1,10,1,0.6143246,0.6143246,0.80541563,0.80541563
lpc5410,What is the bit_width of TXIDLECLR field from INTENCLR register from USART3 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the description of SLVNOTSTREN field from INTENSET register from I2C1 peripheral for LPC5410x microcontroller?,Slave Not Stretching interrupt Enable.,Slave not stalled interrupt enable.,Slave Not Stretch Enable. This bit is used to enable/disable the slave not stretching of the bus.,Slave not stalled interrupt enable.,Slave Not Stretch Enable. This bit is used to enable/disable the slave not stretching of the bus.,0.75752807,0.75752807,0.72800523,0.72800523
lpc5410,What is the description of TRIGTYPE field from CFG16 register from DMA peripheral for LPC5410x microcontroller?,"Trigger Type. Selects hardware trigger as edge triggered or
								level triggered.",Trigger type. Selects trigger type for channel 16.,Trigger Type. Selects trigger type for DMA channel 16.,Trigger type. Selects trigger type for channel 16.,Trigger Type. Selects trigger type for DMA channel 16.,0.5643664,0.5643664,0.48665485,0.48665485
lpc5410,What is the size of IR register from CT32B3 peripheral for LPC5410x microcontroller?,32,32,128,32,128,0.9999999,0.9999999,0.6433123,0.6433123
lpc5410,What is the description of INP field from DMA_ITRIG_INMUX9 register from INPUTMUX peripheral for LPC5410x microcontroller?,"Trigger input number (decimal value) for DMA channel n (n =
								0 to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B
								interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer 0
								Match 0 5 = Timer 0 Match 1 6 = Timer 1 Match 0 7 = Timer 2 Match 0
								8 = Timer 2 Match 1 9 = Timer 3 Match 0 10 = Timer 4 Match 0 11 =
								Timer 4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin
								interrupt 2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 =
								DMA output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA
								output trigger mux 3",PIO0_9 Pin interrupt or pattern match engine input. 0 (PIO0_0 to PIO1_31 correspond to numbers 0 to 63).,PIO0_9 Pin Select for DMA Trigger 9.,PIO0_9 Pin interrupt or pattern match engine input. 0 (PIO0_0 to PIO1_31 correspond to numbers 0 to 63).,PIO0_9 Pin Select for DMA Trigger 9.,0.4270615,0.4270615,0.49884203,0.49884203
lpc5410,What is the bit_offset of VALIDPENDING field from CTLSTAT20 register from DMA peripheral for LPC5410x microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
lpc5410,What is the description of RXTIMEOUTINTEN field from CTLSETUSART2 register from VFIFO peripheral for LPC5410x microcontroller?,"Receive FIFO Timeout Interrupt Enable. When enabled, this
								also enables the timeout for this USART. Writing a 1 to this bit
								resets the USART timeout logic.",RX Timeout Interrupt Enable.,RX Timeout Interrupt Enable.,RX Timeout Interrupt Enable.,RX Timeout Interrupt Enable.,0.59405017,0.59405017,0.59405017,0.59405017
lpc5410,What is the bit_offset of DSTBURSTWRAP field from CFG7 register from DMA peripheral for LPC5410x microcontroller?,15,0x408,0x408,0x408,0x408,0.33833784,0.33833784,0.33833784,0.33833784
lpc5410,What is the description of BRG register from USART1 peripheral for LPC5410x microcontroller?,"Baud Rate Generator register. 16-bit integer baud rate divisor
						value.",BRG register,BRG Register,BRG register,BRG Register,0.26884001,0.26884001,0.26884001,0.26884001
lpc5410,What is the bit_offset of TXRDY field from INTSTAT register from USART3 peripheral for LPC5410x microcontroller?,2,0x008,0x008,0x008,0x008,0.3475761,0.3475761,0.3475761,0.3475761
lpc5410,What is the description of MATCH field from MR0 register from CT32B4 peripheral for LPC5410x microcontroller?,Timer counter match value.,0b000 MATCH Timer counter match value.,MATCH Timer counter match value.,0b000 MATCH Timer counter match value.,MATCH Timer counter match value.,0.8826355,0.8826355,0.9688115,0.9688115
lpc5410,What is the bit_width of WIDTH field from XFERCFG3 register from DMA peripheral for LPC5410x microcontroller?,2,16,16,16,16,0.5123863,0.5123863,0.5123863,0.5123863
lpc5410,What is the bit_offset of BANDSEL field from SYSPLLCTRL register from SYSCON peripheral for LPC5410x microcontroller?,18,14:10,14,14:10,14,0.29708475,0.29708475,0.7556212,0.7556212
lpc5410,What is the bit_offset of PWORD field from W23 register from GPIO peripheral for LPC5410x microcontroller?,0,0,0x2300,0,0x2300,1.0000001,1.0000001,0.5410253,0.5410253
lpc5410,What is the address_offset of CTLCLRUSART1 register from VFIFO peripheral for LPC5410x microcontroller?,0x1110,0x1c038000,0x1c03,0x1c038000,0x1c03,0.6304084,0.6304084,0.7254481,0.7254481
lpc5410,What is the bit_width of ABERRCLR field from INTENCLR register from USART2 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_offset of CHN field from SEQB_GDAT register from ADC0 peripheral for LPC5410x microcontroller?,26,25:20,25:20,25:20,25:20,0.45881706,0.45881706,0.45881706,0.45881706
lpc5410,What is the description of STARTERPCLR0 register from SYSCON peripheral for LPC5410x microcontroller?,Clear bits in STARTERP0,"START_CLR0 Writing ones to this register clears the corresponding bit or bits in the STARTERP0 - register, if they are implemented.",Start enable clear register 0,"START_CLR0 Writing ones to this register clears the corresponding bit or bits in the STARTERP0 - register, if they are implemented.",Start enable clear register 0,0.7590605,0.7590605,0.5124195,0.5124195
lpc5410,What is the bit_offset of TRIGBURST field from CFG0 register from DMA peripheral for LPC5410x microcontroller?,6,0x404,0x408,0x404,0x408,0.3469711,0.3469711,0.34917027,0.34917027
lpc5410,What is the description of SRCBURSTWRAP field from CFG5 register from DMA peripheral for LPC5410x microcontroller?,"Source Burst Wrap. When enabled, the source data address
								for the DMA is wrapped, meaning that the source address range for
								each burst will be the same. As an example, this could be used to
								read several sequential registers from a peripheral for each DMA
								burst, reading the same registers again for each
								burst.",SRCBURSTWRAP,"Source Burst Wrap. When enabled, the source data address forthe DMA is ""wrapped"", meaning matthe source address range for each burstwill be the same. As an example, this could be used to read several sequential registers rom a peripheral for each DMA burst, reading the same registers again for each burst.",SRCBURSTWRAP,"Source Burst Wrap. When enabled, the source data address forthe DMA is ""wrapped"", meaning matthe source address range for each burstwill be the same. As an example, this could be used to read several sequential registers rom a peripheral for each DMA burst, reading the same registers again for each burst.",0.089151055,0.089151055,0.9792896,0.9792896
lpc5410,What is the bit_offset of TRIGTYPE field from CFG17 register from DMA peripheral for LPC5410x microcontroller?,5,0x0,12,0x0,12,0.26967847,0.26967847,0.6980264,0.6980264
lpc5410,What is the address_offset of W24 register from GPIO peripheral for LPC5410x microcontroller?,0x1060,0x23000000,0x2300,0x23000000,0x2300,0.667945,0.667945,0.7316822,0.7316822
lpc5410,List all the registers of RTC peripheral for LPC5410x microcontroller.,"CTRL, MATCH, COUNT, WAKE","CTRL, STATUS, INTENCLR, INTENSET, IEN, IF, IFS, IFC, IEN, ROUTEPEN, ROUTEPENSET, ROUTEPENCLR, ROUTELOC, ROUTELOCSET, ROUTELOCCLR, TIMEOUT, CLKDIV, MONRXDAT, MONRXDATSET, MONRXDATCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGL","CTRL, STATUS, INTENCLR, INTENSET, IEN, IF, IFS, IFC, IEN, ROUTEPEN, ROUTEPENSET, ROUTEPENCLR, ROUTELOC, ROUTELOCSET, ROUTELOCCLR, TIMEOUT, CLKDIV, MONRXDAT, MONRXDATSET, MONRXDATCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGL","CTRL, STATUS, INTENCLR, INTENSET, IEN, IF, IFS, IFC, IEN, ROUTEPEN, ROUTEPENSET, ROUTEPENCLR, ROUTELOC, ROUTELOCSET, ROUTELOCCLR, TIMEOUT, CLKDIV, MONRXDAT, MONRXDATSET, MONRXDATCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGL","CTRL, STATUS, INTENCLR, INTENSET, IEN, IF, IFS, IFC, IEN, ROUTEPEN, ROUTEPENSET, ROUTEPENCLR, ROUTELOC, ROUTELOCSET, ROUTELOCCLR, TIMEOUT, CLKDIV, MONRXDAT, MONRXDATSET, MONRXDATCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGLCLR, MONRXDATTGL, MONRXDATTGLSET, MONRXDATTGL",0.44867206,0.44867206,0.44867206,0.44867206
lpc5410,List all the registers of VFIFO peripheral for LPC5410x microcontroller.,"FIFOCTLUSART, FIFOUPDATEUSART, FIFOCTLSPI, FIFOUPDATESPI, FIFOCFGUSART0, FIFOCFGUSART1, FIFOCFGUSART2, FIFOCFGUSART3, FIFOCFGSPI0, FIFOCFGSPI1, CFGUSART0, CFGUSART1, CFGUSART2, CFGUSART3, STATUSART0, STATUSART1, STATUSART2, STATUSART3, INTSTATUSART0, INTSTATUSART1, INTSTATUSART2, INTSTATUSART3, CTLSETUSART0, CTLSETUSART1, CTLSETUSART2, CTLSETUSART3, CTLCLRUSART0, CTLCLRUSART1, CTLCLRUSART2, CTLCLRUSART3, RXDATUSART0, RXDATUSART1, RXDATUSART2, RXDATUSART3, RXDATSTATUSART0, RXDATSTATUSART1, RXDATSTATUSART2, RXDATSTATUSART3, TXDATUSART0, TXDATUSART1, TXDATUSART2, TXDATUSART3, CFGSPI0, CFGSPI1, STATSPI0, STATSPI1, INTSTATSPI0, INTSTATSPI1, CTLSETSPI0, CTLSETSPI1, CTLCLRSPI0, CTLCLRSPI1, RXDATSPI0, RXDATSPI1, TXDATSPI0, TXDATSPI1","CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, STATSPI1, INTSTATSPI1, CTLSETSPI1, CTLCLRSPI1, RXDATSPI1, CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, STATSPI1, INTSTATSPI1, CTLSETSPI1, CTLCLRSPI1, RXDATSPI1, CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, STATSPI1, INTSTATSPI1, CTLSETSPI1, CTLCLRSPI1, RXDATSPI1, CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, STATSPI1, INTSTATSPI1, CTLSETSPI1, CTLCLRSPI1, RXDATSPI1, CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, STATSPI1, INTSTATSPI1, CTLSETSPI1, CTLCLRSPI1, RXDATSPI1, CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, STATSPI1, INTSTATSPI1, CTLSETSPI1, CTLCLRSPI1, RXDATSPI1, CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, STATSPI1, INTSTATSPI1, CTLSETSPI1, CTLCLRSPI1, RXDATSPI1, CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, ST","CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, STATSPI1, INTSTATSPI1, CTLSETSPI1, RXCOUNT, TXCOUNT, TXDATSPI0, TXDATSPI1, TXDATSPI2, TXDATSPI3, TXDATSPI4, TXDATSPI5, TXDATSPI6, TXDATSPI7, TXDATSPI8, TXDATSPI9, TXDATSPI10, TXDATSPI11, TXDATSPI12, TXDATSPI13, TXDATSPI14, TXDATSPI15, TXDATSPI16, TXDATSPI17, TXDATSPI18, TXDATSPI19, TXDATSPI20, TXDATSPI21, TXDATSPI22, TXDATSPI23, TXDATSPI24, TXDATSPI25, TXDATSPI26, TXDATSPI27, TXDATSPI28, TXDATSPI29, TXDATSPI30, TXDATSPI31, TXDATSPI32, TXDATSPI33, TXDATSPI34, TXDATSPI35, TXDATSPI36, TXDATSPI37, TXDATSPI38, TXDATSPI39, TXDATSPI40, TXDATSPI41, TXDATSPI42, TXDATSPI43, TXDATSPI44, TXDATSPI45, TXDATSPI46, TXDATSPI47, TXDATSPI48, TXDATSPI49, TXDATSPI50, TXDATSPI51, TXDATSPI52, TXDATSPI53, TXDATSPI54, TXDATSPI55, TXDATSPI56, TXDATSPI57, TXDATSPI58, TXDATSPI59, TXDATSPI60, TXDATSPI61, TXDATSPI62, TXDATSPI63, TXDATSPI64, TXDATSPI65, TXDATSPI66, TXDATSPI67, TXDATSPI68, TXDATSPI69, TXDATSPI70, TXDATSPI71, TXDATSPI72, TXDATSPI73, TXDATSPI74, TXDATSPI75, TXDATSPI76, TXDATSPI77, TXDATSPI78, TXDATSPI79, TXDATSPI80, TXDATSPI81, TXDATSPI82, TXDATSPI83, TXDATSPI84, TXDATS","CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, STATSPI1, INTSTATSPI1, CTLSETSPI1, CTLCLRSPI1, RXDATSPI1, CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, STATSPI1, INTSTATSPI1, CTLSETSPI1, CTLCLRSPI1, RXDATSPI1, CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, STATSPI1, INTSTATSPI1, CTLSETSPI1, CTLCLRSPI1, RXDATSPI1, CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, STATSPI1, INTSTATSPI1, CTLSETSPI1, CTLCLRSPI1, RXDATSPI1, CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, STATSPI1, INTSTATSPI1, CTLSETSPI1, CTLCLRSPI1, RXDATSPI1, CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, STATSPI1, INTSTATSPI1, CTLSETSPI1, CTLCLRSPI1, RXDATSPI1, CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, STATSPI1, INTSTATSPI1, CTLSETSPI1, CTLCLRSPI1, RXDATSPI1, CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, ST","CFGUSART2, STATUSART2, CFGUSART3, STATUSART3, CFGSPI0, STATSPI0, INTSTATSPI0, CTLSETSPI0, CTLCLRSPI0, RXDATSPI0, CFGSPI1, STATSPI1, INTSTATSPI1, CTLSETSPI1, RXCOUNT, TXCOUNT, TXDATSPI0, TXDATSPI1, TXDATSPI2, TXDATSPI3, TXDATSPI4, TXDATSPI5, TXDATSPI6, TXDATSPI7, TXDATSPI8, TXDATSPI9, TXDATSPI10, TXDATSPI11, TXDATSPI12, TXDATSPI13, TXDATSPI14, TXDATSPI15, TXDATSPI16, TXDATSPI17, TXDATSPI18, TXDATSPI19, TXDATSPI20, TXDATSPI21, TXDATSPI22, TXDATSPI23, TXDATSPI24, TXDATSPI25, TXDATSPI26, TXDATSPI27, TXDATSPI28, TXDATSPI29, TXDATSPI30, TXDATSPI31, TXDATSPI32, TXDATSPI33, TXDATSPI34, TXDATSPI35, TXDATSPI36, TXDATSPI37, TXDATSPI38, TXDATSPI39, TXDATSPI40, TXDATSPI41, TXDATSPI42, TXDATSPI43, TXDATSPI44, TXDATSPI45, TXDATSPI46, TXDATSPI47, TXDATSPI48, TXDATSPI49, TXDATSPI50, TXDATSPI51, TXDATSPI52, TXDATSPI53, TXDATSPI54, TXDATSPI55, TXDATSPI56, TXDATSPI57, TXDATSPI58, TXDATSPI59, TXDATSPI60, TXDATSPI61, TXDATSPI62, TXDATSPI63, TXDATSPI64, TXDATSPI65, TXDATSPI66, TXDATSPI67, TXDATSPI68, TXDATSPI69, TXDATSPI70, TXDATSPI71, TXDATSPI72, TXDATSPI73, TXDATSPI74, TXDATSPI75, TXDATSPI76, TXDATSPI77, TXDATSPI78, TXDATSPI79, TXDATSPI80, TXDATSPI81, TXDATSPI82, TXDATSPI83, TXDATSPI84, TXDATS",0.8508899,0.8508899,0.8141594,0.8141594
lpc5410,What is the address_offset of OUT3_SET register from SCT0 peripheral for LPC5410x microcontroller?,0x518,0x074,0x00000004,0x074,0x00000004,0.70427763,0.70427763,0.7087579,0.7087579
lpc5410,What is the bit_offset of CAP2I field from CCR register from CT32B1 peripheral for LPC5410x microcontroller?,8,0x1000,0x1000,0x1000,0x1000,0.24873197,0.24873197,0.24873197,0.24873197
lpc5410,What is the description of B42 register from GPIO peripheral for LPC5410x microcontroller?,Byte pin registers port 0/1; pins PIO0_0 to PIO1_8,PINSTATE register for Port 0. Reads the state of all GPIO pins.,"PIN42 Byte Pin Register. This is simply a copy of the same field in the STATUS register, included here so an ISR can read all needed status information in one read.",PINSTATE register for Port 0. Reads the state of all GPIO pins.,"PIN42 Byte Pin Register. This is simply a copy of the same field in the STATUS register, included here so an ISR can read all needed status information in one read.",0.5820971,0.5820971,0.40684488,0.40684488
lpc5410,What is the bit_offset of DSTBURSTWRAP field from CFG4 register from DMA peripheral for LPC5410x microcontroller?,15,0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408,0x408,0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408 0x1c00 0x408,0x408,0.06511482,0.06511482,0.33833784,0.33833784
lpc5410,What is the bit_width of RXTHINTEN field from CTLSETSPI0 register from VFIFO peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the bit_offset of SLVPENDING field from INTSTAT register from I2C1 peripheral for LPC5410x microcontroller?,8,0x00000002,12,0x00000002,12,0.29798347,0.29798347,0.75970125,0.75970125
lpc5410,What is the bit_offset of CAP2RE field from CCR register from CT32B4 peripheral for LPC5410x microcontroller?,6,0x10c4,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x10c4,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.3310331,0.3310331,0.25186312,0.25186312
lpc5410,What is the size of DMA_ITRIG_INMUX1 register from INPUTMUX peripheral for LPC5410x microcontroller?,None,0x0C0,32,0x0C0,32,0.25185263,0.25185263,0.43902802,0.43902802
lpc5410,What is the description of MATCHn_H field from MATCH11 register from SCT0 peripheral for LPC5410x microcontroller?,"When UNIFY = 0, read or write the 16-bit value to be
								compared to the H counter. When UNIFY = 1, read or write the upper
								16 bits of the 32-bit value to be compared to the unified
								counter.","MATCHn_H When UNIFY = 0, read or write the 16-bit value to be compared to the H counter. When 0 UNIFY = 1, read or write the upper 16 bits of the 32-bit value to be compared to the unified counter.","MATCHn_H When UNIFY = 0, read or write the 16-bit value to be compared to the H counter. When 0 UNIFY = 1, read or write the upper 16 bits of the 32-bit value to be compared to the unified counter.","MATCHn_H When UNIFY = 0, read or write the 16-bit value to be compared to the H counter. When 0 UNIFY = 1, read or write the upper 16 bits of the 32-bit value to be compared to the unified counter.","MATCHn_H When UNIFY = 0, read or write the 16-bit value to be compared to the H counter. When 0 UNIFY = 1, read or write the upper 16 bits of the 32-bit value to be compared to the unified counter.",0.84824896,0.84824896,0.84824896,0.84824896
lpc5410,What is the description of BRGVAL field from BRG register from USART2 peripheral for LPC5410x microcontroller?,"This value is used to divide the USART input clock to
								determine the baud rate, based on the input clock from the FRG. 0 =
								The FRG clock is used directly by the USART function. 1 = The FRG
								clock is divided by 2 before use by the USART function. 2 = The FRG
								clock is divided by 3 before use by the USART function. ... 0xFFFF =
								The FRG clock is divided by 65,536 before use by the USART
								function.",Baud Rate Generator (BRG),Baud Rate Generator (BRG),Baud Rate Generator (BRG),Baud Rate Generator (BRG),0.47321302,0.47321302,0.47321302,0.47321302
lpc5410,What is the description of MATCHREL0 register from SCT0 peripheral for LPC5410x microcontroller?,"SCT match reload value register 0 to 12; REGMOD0 = 0 to REGMODE12 =
						0",MATCHREL0 register 0,MATCHREL0 Register.,MATCHREL0 register 0,MATCHREL0 Register.,0.5228382,0.5228382,0.44040143,0.44040143
lpc5410,What is the bit_offset of CINSEL field from CTCR register from CT32B4 peripheral for LPC5410x microcontroller?,2,0x004,0x104,0x004,0x104,0.395653,0.395653,0.3854956,0.3854956
lpc5410,What is the description of FUNC field from PIO1_9 register from IOCON peripheral for LPC5410x microcontroller?,Selects pin function.,SPI0_MOSI CT32B0_CAP2 PIO1_10 PIO1_10 U1_TXD SCT0_OUT4 PIO1_11 PIO1_11 U1_RTS CT32B1_CAP0 PIO1_12 PIO1_12 U3_RXD CT32B1_MAT0 SPI1_SCK PIO1_13 PIO1_13 U3_TXD CT32B1_MAT1 SPI1_MOSI PIO1_14 PIO1_14 U2_RXD SCT0_OUT7 SPI1_MISO PIO1_15 PIO1_15 SCT0_OUT5 CT32B1_CAP3 SPI1_SSELN0 PIO1_16 PIO1_16 CT32B0_MAT0 CT32B0_CAP0 SPI1_SSELN1 PIO1_17 PIO1_17,SPI0_MOSI CT32B0_CAP2 PIO1_10 PIO1_10 U1_TXD SCT0_OUT4 PIO1_11 PIO1_11 U1_RTS CT32B1_CAP0 PIO1_12 PIO1_12 U3_RXD CT32B1_MAT0 SPI1_SCK PIO1_13 PIO1_13 U3_TXD CT32B1_MAT1 SPI1_MOSI PIO1_14 PIO1_14 U2_RXD SCT0_OUT7 SPI1_MISO PIO1_15 PIO1_15 SCT0_OUT5 CT32B1_CAP3 SPI1_SSELN0 PIO1_16 PIO1_16 CT32B0_MAT0 CT32B0_CAP0 SPI1_SSELN1 PIO1_17 PIO1_17,SPI0_MOSI CT32B0_CAP2 PIO1_10 PIO1_10 U1_TXD SCT0_OUT4 PIO1_11 PIO1_11 U1_RTS CT32B1_CAP0 PIO1_12 PIO1_12 U3_RXD CT32B1_MAT0 SPI1_SCK PIO1_13 PIO1_13 U3_TXD CT32B1_MAT1 SPI1_MOSI PIO1_14 PIO1_14 U2_RXD SCT0_OUT7 SPI1_MISO PIO1_15 PIO1_15 SCT0_OUT5 CT32B1_CAP3 SPI1_SSELN0 PIO1_16 PIO1_16 CT32B0_MAT0 CT32B0_CAP0 SPI1_SSELN1 PIO1_17 PIO1_17,SPI0_MOSI CT32B0_CAP2 PIO1_10 PIO1_10 U1_TXD SCT0_OUT4 PIO1_11 PIO1_11 U1_RTS CT32B1_CAP0 PIO1_12 PIO1_12 U3_RXD CT32B1_MAT0 SPI1_SCK PIO1_13 PIO1_13 U3_TXD CT32B1_MAT1 SPI1_MOSI PIO1_14 PIO1_14 U2_RXD SCT0_OUT7 SPI1_MISO PIO1_15 PIO1_15 SCT0_OUT5 CT32B1_CAP3 SPI1_SSELN0 PIO1_16 PIO1_16 CT32B0_MAT0 CT32B0_CAP0 SPI1_SSELN1 PIO1_17 PIO1_17,0.24965516,0.24965516,0.24965516,0.24965516
lpc5410,What is the description of PWORD field from W49 register from GPIO peripheral for LPC5410x microcontroller?,"Read 0: pin PIOm_n is LOW. Write 0: clear output bit. Read
								0xFFFF FFFF: pin PIOm_n is HIGH. Write any value 0x0000 0001 to
								0xFFFF FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read.
								Writing any value other than 0 will set the output bit. One register
								for each port pin. Supported pins depends on the specific device and
								package.",Pin direction.,PWORD Read 0: pin PIOm_n is LOW.,Pin direction.,PWORD Read 0: pin PIOm_n is LOW.,0.28964487,0.28964487,0.56435704,0.56435704
lpc5410,What is the bit_offset of COMB field from CTRL register from GINT0 peripheral for LPC5410x microcontroller?,1,0x10c4,0x1000,0x10c4,0x1000,0.36328283,0.36328283,0.33053976,0.33053976
lpc5410,What is the description of SLVDESELCLR field from INTENCLR register from I2C1 peripheral for LPC5410x microcontroller?,Slave Deselect interrupt clear.,SLVDESELCLR Interrupt Clear Register,Slave Deselect Interrupt Clear.,SLVDESELCLR Interrupt Clear Register,Slave Deselect Interrupt Clear.,0.6176928,0.6176928,1.0000001,1.0000001
lpc5410,What is the bit_offset of INTEN field from CTRL1 register from MRT peripheral for LPC5410x microcontroller?,0,0x00000004,0x00000004,0x00000004,0x00000004,0.57949173,0.57949173,0.57949173,0.57949173
lpc5410,What is the description of AHBCLKCTRLSET1 register from SYSCON peripheral for LPC5410x microcontroller?,Set bits in AHBCLKCTRL1,AHB Clock Control Set register 1,AHB Clock Control Set register 1,AHB Clock Control Set register 1,AHB Clock Control Set register 1,0.5925082,0.5925082,0.5925082,0.5925082
lpc5410,What is the bit_offset of MATCHn_L field from MATCH7 register from SCT0 peripheral for LPC5410x microcontroller?,0,0x100,0x100,0x100,0x100,0.63574564,0.63574564,0.63574564,0.63574564
lpc5410,What is the address_offset of CTLSTAT20 register from DMA peripheral for LPC5410x microcontroller?,0x544,0x550,0x400c0000,0x550,0x400c0000,0.6683049,0.6683049,0.58701503,0.58701503
lpc5410,What is the address_offset of PIO0_17 register from IOCON peripheral for LPC5410x microcontroller?,0x44,0x0A0,0x0A0,0x0A0,0x0A0,0.5394781,0.5394781,0.5394781,0.5394781
lpc5410,What is the bit_offset of CLRTRIG field from XFERCFG1 register from DMA peripheral for LPC5410x microcontroller?,3,0x40c,0x480,0x40c,0x480,0.23572147,0.23572147,0.24021354,0.24021354
lpc5410,What is the bit_offset of SIN1 field from INPUT register from SCT0 peripheral for LPC5410x microcontroller?,17,0x100000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,16,0x100000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,16,0.27524108,0.27524108,0.87299657,0.87299657
lpc5410,What is the bit_width of MATCHn_H field from MATCH9 register from SCT0 peripheral for LPC5410x microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
lpc5410,What is the description of LINMODE field from CFG register from USART1 peripheral for LPC5410x microcontroller?,LIN break mode enable.,LIN Mode,LIN Mode.,LIN Mode,LIN Mode.,0.6321042,0.6321042,0.61246985,0.61246985
lpc5410,What is the bit_width of SEQB_OVR field from FLAGS register from ADC0 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the description of PR register from CT32B1 peripheral for LPC5410x microcontroller?,"Prescale Register. When the Prescale Counter (PC) is equal to this
						value, the next clock increments the TC and clears the PC.",PR0 PR1 PR2 PR3 PR4 PR5 PR6 PR7 PR8 PR9 PR10 PR11 PR12 PR13 PR14 PR15 PR16 PR17 PR18 PR19 PR20 PR21 PR22 PR23 PR24 PR25 PR26 PR27 PR28 PR29 PR30 PR31 PR32 PR33 PR34 PR35 PR36 PR37 PR38 PR39 PR40 PR41 PR42 PR43 PR44 PR45 PR46 PR47 PR48 PR49 PR50 PR51 PR52 PR53 PR54 PR55 PR56 PR57 PR58 PR59 PR60 PR61 PR62 PR63 PR64 PR65 PR66 PR67 PR68 PR69 PR70 PR71 PR72 PR73 PR74 PR75 PR76 PR77 PR78 PR79 PR80 PR81 PR82 PR83 PR84 PR85 PR86 PR87 PR88 PR89 PR90 PR91 PR92 PR93 PR94 PR95 PR96 PR97 PR98 PR99 PR100 PR101 PR102 PR103 PR104 PR105 PR106 PR107 PR108 PR109 PR110 PR111 PR112 PR113 PR114 PR115 PR116 PR117 PR118 PR119 PR120 PR121 PR122 PR123 PR124 PR125 PR126 PR127 PR128 PR129 PR130 PR131 PR132 PR133 PR134 PR135 PR136 PR137 PR138 PR139 PR140 PR141 PR142 PR143 PR144 PR145 PR146 PR147 PR148 PR149 PR150 PR151 PR152 PR153 PR154 PR155 PR156 PR157 PR158 PR159 PR160 PR161 PR162 PR163 PR164 PR165 PR166 PR167 PR168 PR169 PR170 PR171 PR172 PR173 PR174 PR175 PR176 PR177 PR178 PR179 PR180 PR181 PR182 PR183 PR184 PR185 PR186 PR187 PR188 PR189 PR190 PR191 PR192 PR193 PR194 PR195 PR196 PR197 PR198 PR199 PR200 PR201 PR202 PR203 PR204 PR205 PR206 PR207 PR208 PR209 PR210 PR211 PR212 PR213 PR214 PR215 PR216 PR217 PR218 PR2,"PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN",PR0 PR1 PR2 PR3 PR4 PR5 PR6 PR7 PR8 PR9 PR10 PR11 PR12 PR13 PR14 PR15 PR16 PR17 PR18 PR19 PR20 PR21 PR22 PR23 PR24 PR25 PR26 PR27 PR28 PR29 PR30 PR31 PR32 PR33 PR34 PR35 PR36 PR37 PR38 PR39 PR40 PR41 PR42 PR43 PR44 PR45 PR46 PR47 PR48 PR49 PR50 PR51 PR52 PR53 PR54 PR55 PR56 PR57 PR58 PR59 PR60 PR61 PR62 PR63 PR64 PR65 PR66 PR67 PR68 PR69 PR70 PR71 PR72 PR73 PR74 PR75 PR76 PR77 PR78 PR79 PR80 PR81 PR82 PR83 PR84 PR85 PR86 PR87 PR88 PR89 PR90 PR91 PR92 PR93 PR94 PR95 PR96 PR97 PR98 PR99 PR100 PR101 PR102 PR103 PR104 PR105 PR106 PR107 PR108 PR109 PR110 PR111 PR112 PR113 PR114 PR115 PR116 PR117 PR118 PR119 PR120 PR121 PR122 PR123 PR124 PR125 PR126 PR127 PR128 PR129 PR130 PR131 PR132 PR133 PR134 PR135 PR136 PR137 PR138 PR139 PR140 PR141 PR142 PR143 PR144 PR145 PR146 PR147 PR148 PR149 PR150 PR151 PR152 PR153 PR154 PR155 PR156 PR157 PR158 PR159 PR160 PR161 PR162 PR163 PR164 PR165 PR166 PR167 PR168 PR169 PR170 PR171 PR172 PR173 PR174 PR175 PR176 PR177 PR178 PR179 PR180 PR181 PR182 PR183 PR184 PR185 PR186 PR187 PR188 PR189 PR190 PR191 PR192 PR193 PR194 PR195 PR196 PR197 PR198 PR199 PR200 PR201 PR202 PR203 PR204 PR205 PR206 PR207 PR208 PR209 PR210 PR211 PR212 PR213 PR214 PR215 PR216 PR217 PR218 PR2,"PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN, PRSSEL, PRSEN",0.16508725,0.16508725,0.07609022,0.07609022
lpc5410,What is the bit_width of MATCH field from MR2 register from CT32B4 peripheral for LPC5410x microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
lpc5410,What is the description of SLEW field from PIO0_4 register from IOCON peripheral for LPC5410x microcontroller?,Driver slew rate.,Controls output slew rate.,Slew Rate Control Enable. Controls output slew rate.,Controls output slew rate.,Slew Rate Control Enable. Controls output slew rate.,0.6459669,0.6459669,0.6252967,0.6252967
lpc5410,What is the description of XFERCFG17 register from DMA peripheral for LPC5410x microcontroller?,Transfer configuration register for DMA channel 0.,XFERCFG17,XFERCFG17,XFERCFG17,XFERCFG17,0.14305624,0.14305624,0.14305624,0.14305624
lpc5410,What is the description of PBYTE field from B32 register from GPIO peripheral for LPC5410x microcontroller?,"Read: state of the pin PIOm_n, regardless of direction,
								masking, or alternate function, except that pins configured as
								analog I/O always read as 0. One register for each port pin.
								Supported pins depends on the specific device and package. Write:
								loads the pins output bit. One register for each port pin. Supported
								pins depends on the specific device and package.","PBYTE Read: state of the pin PIOm_n, regardless of direction, masking, or alternate ext R/W function, except that pins configured as analog I/O always read as 0. One register for each port pin. Supported pins depends on the specific device and package. Write: loads the pins output bit.","PBYTE Read: state of the pin PIOm_n, regardless of direction, masking, or alternate ext R/W function, except that pins configured as analog I/O always read as 0. One register for each port pin. Supported pins depends on the specific device and package. Write: loads the pins output bit.","PBYTE Read: state of the pin PIOm_n, regardless of direction, masking, or alternate ext R/W function, except that pins configured as analog I/O always read as 0. One register for each port pin. Supported pins depends on the specific device and package. Write: loads the pins output bit.","PBYTE Read: state of the pin PIOm_n, regardless of direction, masking, or alternate ext R/W function, except that pins configured as analog I/O always read as 0. One register for each port pin. Supported pins depends on the specific device and package. Write: loads the pins output bit.",0.810666,0.810666,0.810666,0.810666
lpc5410,What is the bit_width of RXTH field from INTSTATSPI1 register from VFIFO peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the address_offset of CAPCTRL6 register from SCT0 peripheral for LPC5410x microcontroller?,0x218,0x10C4,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x10C4,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.70926934,0.70926934,0.28181204,0.28181204
lpc5410,What is the size of INTENSET register from USART3 peripheral for LPC5410x microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999
lpc5410,What is the bit_width of MATCHSEL field from EV6_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,4,16,1,16,1,0.63828933,0.63828933,0.768664,0.768664
lpc5410,What is the description of INT field from CTRL register from GINT1 peripheral for LPC5410x microcontroller?,"Group interrupt status. This bit is cleared by writing a
								one to it. Writing zero has no effect.",0x558,0x558,0x558,0x558,0.21403746,0.21403746,0.21403746,0.21403746
lpc5410,What is the bit_width of RXIDLE field from STAT register from USART2 peripheral for LPC5410x microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc5410,What is the description of INVERT field from PIO0_23 register from IOCON peripheral for LPC5410x microcontroller?,Input polarity.,INVERT,Input polarity.,INVERT,Input polarity.,0.42943212,0.42943212,1.0,1.0
lpc5410,What is the bit_width of RXCOUNT field from INTSTATUSART1 register from VFIFO peripheral for LPC5410x microcontroller?,8,16,16,16,16,0.70901346,0.70901346,0.70901346,0.70901346
lpc5410,What is the bit_width of CAP1I field from CCR register from CT32B0 peripheral for LPC5410x microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0
lpc5410,What is the bit_width of SEL field from CLKOUTSELA register from SYSCON peripheral for LPC5410x microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563
lpc5410,What is the description of SLVADR2 register from I2C2 peripheral for LPC5410x microcontroller?,Slave address 0.,0x4009 8000 (I2C2),"Slave Address Register 2. This is simply a copy of the same field in the STATSPI register, included here so an ISR can read all needed status information in one read.",0x4009 8000 (I2C2),"Slave Address Register 2. This is simply a copy of the same field in the STATSPI register, included here so an ISR can read all needed status information in one read.",0.30557466,0.30557466,0.56324905,0.56324905
lpc5410,What is the description of DMA_OTRIG_INMUX1 register from INPUTMUX peripheral for LPC5410x microcontroller?,DMA output trigger selection to become DMA trigger 16,DMA trigger input multiplexing for DMA channel 1.,DMA trigger input multiplexing for DMA channel 1.,DMA trigger input multiplexing for DMA channel 1.,DMA trigger input multiplexing for DMA channel 1.,0.66324806,0.66324806,0.66324806,0.66324806
lpc5410,What is the bit_offset of SPI0 field from AYSNCPRESETCTRL register from ASYNCSYSCON peripheral for LPC5410x microcontroller?,9,0x00000000,0x00000000,0x00000000,0x00000000,0.2108549,0.2108549,0.2108549,0.2108549
lpc5410,What is the bit_offset of INVERT field from PIO0_23 register from IOCON peripheral for LPC5410x microcontroller?,6,6,26,6,26,1.0000001,1.0000001,0.6453868,0.6453868
lpc5410,What is the description of EMC3 field from EMR register from CT32B0 peripheral for LPC5410x microcontroller?,"External Match Control 3. Determines the functionality of
								External Match 3.",EMC3 Enable. Enables EMC3 pin. 0 = EMC3 pin disabled. 1 = EMC3 pin enabled.,EMC3 Enable. This bit is used to enable the EMC3 pin. It is cleared by hardware after an EMC3 event occurs.,EMC3 Enable. Enables EMC3 pin. 0 = EMC3 pin disabled. 1 = EMC3 pin enabled.,EMC3 Enable. This bit is used to enable the EMC3 pin. It is cleared by hardware after an EMC3 event occurs.,0.23223284,0.23223284,0.3269133,0.3269133
lpc5410,What is the description of CAP1RE field from CCR register from CT32B1 peripheral for LPC5410x microcontroller?,"Rising edge of capture channel 1: a sequence of 0 then 1
								causes CR1 to be loaded with the contents of TC. 0 = disabled. 1 =
								enabled.","CAP1RE Count Input Select 1 When bit 1:0 in this register are not 00, these bits select which CAP pin is sampled for clocking. Note: If Counter mode is selected for a particular CAPn input in the CTCR, the 3 bits for that input in the Capture Control Register (CCR) must be programmed as 000. However, capture and/or interrupt can be selected for the other 3 CAPn inputs in the same timer. 0x0 Channel 0. CAPn.0 for TIMERn 0x1 Channel 1. CAPn.1 for TIMERn 0x2 Channel 2. CAPn.2 for TIMERn 0x3 Channel 3. CAPn.3 for TIMERn 4 ENCC Setting this bit to 1 enables clearing of the timer and the prescaler when the 0 capture-edge event specified in bits 7:5 occurs. 7:5 SELCC Edge select. When bit 4 is 1, these bits select which capture input edge will cause 0 the timer and prescaler to be cleared. These bits have no effect when bit 4 is low. Values 0x2 to 0x3 and 0x6 to 0x7 are reserved. 0x0 Channel 0 Rising Edge. Rising edge of the signal on capture channel 0 clears the timer (if bit 4 is set). 0x1 Channel 0 Falling Edge. Falling edge of the signal on capture channel 0 clears the timer (if bit 4 is set). 0x2 Channel 1 Rising Edge. Rising edge of the signal on capture channel 1 clears the timer (if bit 4 is set). 0x3 Channel 1 Falling Edge. Falling edge of the signal on capture channel 1 clears the timer (if bit 4 is set). 0x4 Channel 2 Rising Edge. Rising edge of the signal on capture channel 2 clears the timer (if bit 4 is set). 0x5 Channel 2 Falling Edge. Falling edge of the signal on capture channel 2 clears the timer (if bit 4 is set). 31:8 - Reserved. Read value is undefined, only zero should be written.","Capture 1 Enable. This bit is used to enable the capture of CAP1. When this bit is set, the CAP1 value is sampled and stored in CAP1 register. This bit is cleared by writing 1 to it. This bit is always enabled and does not need to be written.","CAP1RE Count Input Select 1 When bit 1:0 in this register are not 00, these bits select which CAP pin is sampled for clocking. Note: If Counter mode is selected for a particular CAPn input in the CTCR, the 3 bits for that input in the Capture Control Register (CCR) must be programmed as 000. However, capture and/or interrupt can be selected for the other 3 CAPn inputs in the same timer. 0x0 Channel 0. CAPn.0 for TIMERn 0x1 Channel 1. CAPn.1 for TIMERn 0x2 Channel 2. CAPn.2 for TIMERn 0x3 Channel 3. CAPn.3 for TIMERn 4 ENCC Setting this bit to 1 enables clearing of the timer and the prescaler when the 0 capture-edge event specified in bits 7:5 occurs. 7:5 SELCC Edge select. When bit 4 is 1, these bits select which capture input edge will cause 0 the timer and prescaler to be cleared. These bits have no effect when bit 4 is low. Values 0x2 to 0x3 and 0x6 to 0x7 are reserved. 0x0 Channel 0 Rising Edge. Rising edge of the signal on capture channel 0 clears the timer (if bit 4 is set). 0x1 Channel 0 Falling Edge. Falling edge of the signal on capture channel 0 clears the timer (if bit 4 is set). 0x2 Channel 1 Rising Edge. Rising edge of the signal on capture channel 1 clears the timer (if bit 4 is set). 0x3 Channel 1 Falling Edge. Falling edge of the signal on capture channel 1 clears the timer (if bit 4 is set). 0x4 Channel 2 Rising Edge. Rising edge of the signal on capture channel 2 clears the timer (if bit 4 is set). 0x5 Channel 2 Falling Edge. Falling edge of the signal on capture channel 2 clears the timer (if bit 4 is set). 31:8 - Reserved. Read value is undefined, only zero should be written.","Capture 1 Enable. This bit is used to enable the capture of CAP1. When this bit is set, the CAP1 value is sampled and stored in CAP1 register. This bit is cleared by writing 1 to it. This bit is always enabled and does not need to be written.",0.4965299,0.4965299,0.4588491,0.4588491
lpc5410,What is the address_offset of MR1 register from CT32B3 peripheral for LPC5410x microcontroller?,0x1c,0x058,0x00000004,0x058,0x00000004,0.6743293,0.6743293,0.60260016,0.60260016
lpc5410,What is the bit_width of THCMPCROSS field from DAT5 register from ADC0 peripheral for LPC5410x microcontroller?,2,19:18,1,19:18,1,0.20968053,0.20968053,0.80541563,0.80541563
lpc5410,What is the description of MSTSTOP field from MSTCTL register from I2C0 peripheral for LPC5410x microcontroller?,Master Stop control. This bit is write-only.,Master Stop generation.,Master Stop. This bit is set when a Stop condition is detected on the bus.,Master Stop generation.,Master Stop. This bit is set when a Stop condition is detected on the bus.,0.5388876,0.5388876,0.64510155,0.64510155
lpc5410,What is the description of MATCH field from MR1 register from CT32B3 peripheral for LPC5410x microcontroller?,Timer counter match value.,MATCH,MATCH,MATCH,MATCH,0.418786,0.418786,0.418786,0.418786
lpc5410,What is the bit_offset of TXFIFOTOTAL field from FIFOCTLUSART register from VFIFO peripheral for LPC5410x microcontroller?,24,0x100 2,0x2000,0x100 2,0x2000,0.22739887,0.22739887,0.22260544,0.22260544
lpc5410,What is the bit_offset of OUTSEL field from EV4_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,5,0x10c4,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x10c4,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.331823,0.331823,0.281657,0.281657
lpc5410,What is the description of MSTCTL register from I2C0 peripheral for LPC5410x microcontroller?,Master control register.,"I2C Master Control register (MSTCTL, address offset 0x020) bit description",Master Control register,"I2C Master Control register (MSTCTL, address offset 0x020) bit description",Master Control register,0.5333916,0.5333916,0.9259203,0.9259203
lpc5410,What is the bit_offset of RXTHRESHOLD field from CFGSPI0 register from VFIFO peripheral for LPC5410x microcontroller?,16,0x10c4,0x1000,0x10c4,0x1000,0.266454,0.266454,0.16538301,0.16538301
lpc5410,What is the bit_width of COMBMODE field from EV9_CTRL register from SCT0 peripheral for LPC5410x microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002
lpc5410,What is the description of CTLSTAT20 register from DMA peripheral for LPC5410x microcontroller?,Control and status register for DMA channel 0.,CTLSTAT20,Control and status register for DMA channel 20.,CTLSTAT20,Control and status register for DMA channel 20.,0.25259787,0.25259787,0.9129404,0.9129404
lpc5410,List all the fields of FIFOCTLSPI register from VFIFO peripheral for LPC5410x microcontroller.,"RXPAUSE, RXPAUSED, RXEMPTY, TXPAUSE, TXPAUSED, TXEMPTY, RXFIFOTOTAL, TXFIFOTOTAL","CTLCLRSPI0, CTLSETSPI0, CTLCLRSPI1, CTLSETSPI1, CTLCLRSPI2, CTLSETSPI2, CTLCLRSPI3, CTLSETSPI3, CTLCLRSPI4, CTLSETSPI4, CTLCLRSPI5, CTLSETSPI5, CTLCLRSPI6, CTLSETSPI6, CTLCLRSPI7, CTLSETSPI7, CTLCLRSPI8, CTLSETSPI8, CTLCLRSPI9, CTLSETSPI9, CTLCLRSPI10, CTLSETSPI10, CTLCLRSPI11, CTLSETSPI11, CTLCLRSPI12, CTLSETSPI12, CTLCLRSPI13, CTLSETSPI13, CTLCLRSPI14, CTLSETSPI14, CTLCLRSPI15, CTLSETSPI15, CTLCLRSPI16, CTLSETSPI16, CTLCLRSPI17, CTLSETSPI17, CTLCLRSPI18, CTLSETSPI18, CTLCLRSPI19, CTLSETSPI19, CTLCLRSPI20, CTLSETSPI20, CTLCLRSPI21, CTLSETSPI21, CTLCLRSPI22, CTLSETSPI22, CTLCLRSPI23, CTLSETSPI23, CTLCLRSPI24, CTLSETSPI24, CTLCLRSPI25, CTLSETSPI25, CTLCLRSPI26, CTLSETSPI26, CTLCLRSPI27, CTLSETSPI27, CTLCLRSPI28, CTLSETSPI28, CTLCLRSPI29, CTLSETSPI29, CTLCLRSPI30, CTLSETSPI30, CTLCLRSPI31, CTLSETSPI31, CTLCLRSPI32, CTLSETSPI32, CTLCLRSPI33, CTLSETSPI33, CTLCLRSPI34, CTLSETSPI34, CTLCLRSPI35, CTLSETSPI35, CTLCLRSPI36, CTLSETSPI36, CTLCLRSPI37, CTLSETSPI37, CTLCLRSPI38, CTLSETSPI38, CTLCLRSPI39, CTLSETSPI39, CTLCLRSPI40, CTLSETSPI40, CTLCLRSPI41, CTLSETSPI41, CTLCLRSPI42, CTLSETSPI42, CTLCLRSPI43, CTLSETSPI43, CTLCLRSPI44, CTLSETSPI44, CTLCLRSPI45, CTLSETSPI45, CTLCLRSPI46, CTLSETSPI46, CTLCLRSPI47, CTLSETSPI47, CTLCLRSPI48, CTLSETSPI48, CTLCLRS","RXCOUNT, PBYTE, CLRTRIG, PMODE, PENABLE, PSEL, PSIZE, PDIR, POUT, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWP","CTLCLRSPI0, CTLSETSPI0, CTLCLRSPI1, CTLSETSPI1, CTLCLRSPI2, CTLSETSPI2, CTLCLRSPI3, CTLSETSPI3, CTLCLRSPI4, CTLSETSPI4, CTLCLRSPI5, CTLSETSPI5, CTLCLRSPI6, CTLSETSPI6, CTLCLRSPI7, CTLSETSPI7, CTLCLRSPI8, CTLSETSPI8, CTLCLRSPI9, CTLSETSPI9, CTLCLRSPI10, CTLSETSPI10, CTLCLRSPI11, CTLSETSPI11, CTLCLRSPI12, CTLSETSPI12, CTLCLRSPI13, CTLSETSPI13, CTLCLRSPI14, CTLSETSPI14, CTLCLRSPI15, CTLSETSPI15, CTLCLRSPI16, CTLSETSPI16, CTLCLRSPI17, CTLSETSPI17, CTLCLRSPI18, CTLSETSPI18, CTLCLRSPI19, CTLSETSPI19, CTLCLRSPI20, CTLSETSPI20, CTLCLRSPI21, CTLSETSPI21, CTLCLRSPI22, CTLSETSPI22, CTLCLRSPI23, CTLSETSPI23, CTLCLRSPI24, CTLSETSPI24, CTLCLRSPI25, CTLSETSPI25, CTLCLRSPI26, CTLSETSPI26, CTLCLRSPI27, CTLSETSPI27, CTLCLRSPI28, CTLSETSPI28, CTLCLRSPI29, CTLSETSPI29, CTLCLRSPI30, CTLSETSPI30, CTLCLRSPI31, CTLSETSPI31, CTLCLRSPI32, CTLSETSPI32, CTLCLRSPI33, CTLSETSPI33, CTLCLRSPI34, CTLSETSPI34, CTLCLRSPI35, CTLSETSPI35, CTLCLRSPI36, CTLSETSPI36, CTLCLRSPI37, CTLSETSPI37, CTLCLRSPI38, CTLSETSPI38, CTLCLRSPI39, CTLSETSPI39, CTLCLRSPI40, CTLSETSPI40, CTLCLRSPI41, CTLSETSPI41, CTLCLRSPI42, CTLSETSPI42, CTLCLRSPI43, CTLSETSPI43, CTLCLRSPI44, CTLSETSPI44, CTLCLRSPI45, CTLSETSPI45, CTLCLRSPI46, CTLSETSPI46, CTLCLRSPI47, CTLSETSPI47, CTLCLRSPI48, CTLSETSPI48, CTLCLRS","RXCOUNT, PBYTE, CLRTRIG, PMODE, PENABLE, PSEL, PSIZE, PDIR, POUT, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWPW, PIN, PINSEL, PINEN, PINENN, PINENW1, PINP, PINPW, PINWP, PINWP",0.3536083,0.3536083,0.4759773,0.4759773
lpc5410,What is the bit_offset of RXOVEN field from INTENCLR register from SPI1 peripheral for LPC5410x microcontroller?,2,0x00000004,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x00000004,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.34060758,0.34060758,0.34206247,0.34206247
lpc5410,What is the description of IR register from CT32B2 peripheral for LPC5410x microcontroller?,"Interrupt Register. The IR can be written to clear interrupts. The
						IR can be read to identify which of eight possible interrupt sources are
						pending.",0x1C02 C00C 0x00000000,RXDATA0 Register. This is the same as the RXDATA0 register.,0x1C02 C00C 0x00000000,RXDATA0 Register. This is the same as the RXDATA0 register.,0.14654289,0.14654289,0.36883855,0.36883855
lpc5410,What is the description of CLRTRIG field from XFERCFG15 register from DMA peripheral for LPC5410x microcontroller?,Clear Trigger.,Clear Trigger,"Clear Trigger. This is simply a copy of the same field in the STATSPI register, included here so an ISR can read all needed status information in one read.",Clear Trigger,"Clear Trigger. This is simply a copy of the same field in the STATSPI register, included here so an ISR can read all needed status information in one read.",0.93149257,0.93149257,0.6134813,0.6134813
