// Seed: 3039183044
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    output tri1 id_4
    , id_28,
    output tri0 id_5,
    output uwire id_6,
    input tri1 id_7,
    input wor id_8,
    input wor id_9,
    input supply1 id_10,
    input tri0 id_11,
    input uwire id_12,
    input wire id_13,
    input tri1 id_14,
    input wire id_15,
    input wire id_16,
    output supply1 id_17,
    input wand id_18,
    input supply1 id_19,
    input tri1 id_20,
    input uwire id_21,
    input supply1 id_22,
    input wand id_23,
    input tri id_24,
    input wor id_25,
    output wand id_26
);
  wire id_29;
endmodule
module module_1 (
    output uwire id_0,
    output wand  id_1,
    input  tri0  id_2,
    input  uwire id_3
);
  assign id_0 = id_2;
  module_0(
      id_2,
      id_0,
      id_3,
      id_2,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_0,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1
  );
endmodule
