--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml BCD_30_Down_Counter.twx BCD_30_Down_Counter.ncd -o
BCD_30_Down_Counter.twr BCD_30_Down_Counter.pcf -ucf BCD_30_Down_Counter.ucf

Design file:              BCD_30_Down_Counter.ncd
Physical constraint file: BCD_30_Down_Counter.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
control<0>  |         8.189(R)|      SLOW  |         4.394(R)|      FAST  |clk_BUFGP         |   0.000|
control<1>  |         8.730(R)|      SLOW  |         4.707(R)|      FAST  |clk_BUFGP         |   0.000|
display<7>  |         9.403(R)|      SLOW  |         4.941(R)|      FAST  |clk_BUFGP         |   0.000|
display<8>  |         9.656(R)|      SLOW  |         5.130(R)|      FAST  |clk_BUFGP         |   0.000|
display<9>  |         9.438(R)|      SLOW  |         4.578(R)|      FAST  |clk_BUFGP         |   0.000|
display<10> |        10.047(R)|      SLOW  |         5.029(R)|      FAST  |clk_BUFGP         |   0.000|
display<11> |         9.544(R)|      SLOW  |         4.326(R)|      FAST  |clk_BUFGP         |   0.000|
display<12> |         9.467(R)|      SLOW  |         4.596(R)|      FAST  |clk_BUFGP         |   0.000|
display<13> |         9.199(R)|      SLOW  |         4.868(R)|      FAST  |clk_BUFGP         |   0.000|
display<14> |         9.609(R)|      SLOW  |         4.715(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.149|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 16 18:53:04 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 149 MB



