#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Dec  4 19:06:54 2023
# Process ID: 20816
# Current directory: C:/Users/kenny/Desktop/hw/hw.runs/system_Thresholding_0_0_synth_1
# Command line: vivado.exe -log system_Thresholding_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_Thresholding_0_0.tcl
# Log file: C:/Users/kenny/Desktop/hw/hw.runs/system_Thresholding_0_0_synth_1/system_Thresholding_0_0.vds
# Journal file: C:/Users/kenny/Desktop/hw/hw.runs/system_Thresholding_0_0_synth_1\vivado.jou
# Running On: DESKTOP-O5QFQV1, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 12, Host memory: 34279 MB
#-----------------------------------------------------------
source system_Thresholding_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1461.469 ; gain = 159.809
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kenny/Desktop/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/VitisXilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_Thresholding_0_0
Command: synth_design -top system_Thresholding_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5628
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2291.578 ; gain = 410.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_Thresholding_0_0' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ip/system_Thresholding_0_0/synth/system_Thresholding_0_0.vhd:81]
INFO: [Synth 8-3491] module 'Thresholding' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:11' bound to instance 'U0' of component 'Thresholding' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ip/system_Thresholding_0_0/synth/system_Thresholding_0_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'Thresholding' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:36]
INFO: [Synth 8-3491] module 'Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_s' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_s.vhd:11' bound to instance 'AXIvideo2xfMat_24_16_720_1280_1_2_U0' of component 'Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_s' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:431]
INFO: [Synth 8-638] synthesizing module 'Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_s' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_s.vhd:50]
INFO: [Synth 8-3491] module 'Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt.vhd:11' bound to instance 'grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt_fu_148' of component 'Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_s.vhd:292]
INFO: [Synth 8-638] synthesizing module 'Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt.vhd:35]
INFO: [Synth 8-3491] module 'Thresholding_flow_control_loop_pipe_sequential_init' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'Thresholding_flow_control_loop_pipe_sequential_init' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Thresholding_flow_control_loop_pipe_sequential_init' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt.vhd:35]
INFO: [Synth 8-3491] module 'Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat.vhd:11' bound to instance 'grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat_fu_168' of component 'Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_s.vhd:314]
INFO: [Synth 8-638] synthesizing module 'Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat.vhd:43]
INFO: [Synth 8-3491] module 'Thresholding_flow_control_loop_pipe_sequential_init' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'Thresholding_flow_control_loop_pipe_sequential_init' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat.vhd:43]
INFO: [Synth 8-3491] module 'Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt.vhd:11' bound to instance 'grp_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt_fu_195' of component 'Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_s.vhd:344]
INFO: [Synth 8-638] synthesizing module 'Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt.vhd:38]
INFO: [Synth 8-3491] module 'Thresholding_flow_control_loop_pipe_sequential_init' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'Thresholding_flow_control_loop_pipe_sequential_init' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt.vhd:38]
	Parameter DataWidth bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_regslice_both' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:13' bound to instance 'regslice_both_stream_in_V_data_V_U' of component 'Thresholding_regslice_both' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_s.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Thresholding_regslice_both' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_regslice_both' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:28]
	Parameter DataWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_regslice_both' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:13' bound to instance 'regslice_both_stream_in_V_keep_V_U' of component 'Thresholding_regslice_both' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_s.vhd:383]
INFO: [Synth 8-638] synthesizing module 'Thresholding_regslice_both__parameterized1' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_regslice_both__parameterized1' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:28]
	Parameter DataWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_regslice_both' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:13' bound to instance 'regslice_both_stream_in_V_strb_V_U' of component 'Thresholding_regslice_both' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_s.vhd:397]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_regslice_both' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:13' bound to instance 'regslice_both_stream_in_V_user_V_U' of component 'Thresholding_regslice_both' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_s.vhd:411]
INFO: [Synth 8-638] synthesizing module 'Thresholding_regslice_both__parameterized3' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_regslice_both__parameterized3' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:28]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_regslice_both' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:13' bound to instance 'regslice_both_stream_in_V_last_V_U' of component 'Thresholding_regslice_both' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_s.vhd:425]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_regslice_both' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:13' bound to instance 'regslice_both_stream_in_V_id_V_U' of component 'Thresholding_regslice_both' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_s.vhd:439]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_regslice_both' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:13' bound to instance 'regslice_both_stream_in_V_dest_V_U' of component 'Thresholding_regslice_both' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_s.vhd:453]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_s' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_s.vhd:50]
INFO: [Synth 8-3491] module 'Thresholding_rgb2gray_16_0_720_1280_1_2_2_s' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_rgb2gray_16_0_720_1280_1_2_2_s.vhd:11' bound to instance 'rgb2gray_16_0_720_1280_1_2_2_U0' of component 'Thresholding_rgb2gray_16_0_720_1280_1_2_2_s' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:468]
INFO: [Synth 8-638] synthesizing module 'Thresholding_rgb2gray_16_0_720_1280_1_2_2_s' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_rgb2gray_16_0_720_1280_1_2_2_s.vhd:46]
INFO: [Synth 8-3491] module 'Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop.vhd:11' bound to instance 'grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66' of component 'Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_rgb2gray_16_0_720_1280_1_2_2_s.vhd:122]
INFO: [Synth 8-638] synthesizing module 'Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop.vhd:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_mul_8ns_15ns_22_1_1' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mul_8ns_15ns_22_1_1.vhd:7' bound to instance 'mul_8ns_15ns_22_1_1_U52' of component 'Thresholding_mul_8ns_15ns_22_1_1' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop.vhd:190]
INFO: [Synth 8-638] synthesizing module 'Thresholding_mul_8ns_15ns_22_1_1' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mul_8ns_15ns_22_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_mul_8ns_15ns_22_1_1' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mul_8ns_15ns_22_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1.vhd:59' bound to instance 'mac_muladd_8ns_12ns_22ns_22_4_1_U53' of component 'Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop.vhd:202]
INFO: [Synth 8-638] synthesizing module 'Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1.vhd:77]
INFO: [Synth 8-3491] module 'Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1.vhd:12' bound to instance 'Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U' of component 'Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1.vhd:77]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_8ns_15ns_22ns_23_4_1_U54' of component 'Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop.vhd:219]
INFO: [Synth 8-638] synthesizing module 'Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1.vhd:77]
INFO: [Synth 8-3491] module 'Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1.vhd:12' bound to instance 'Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U' of component 'Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1.vhd:77]
INFO: [Synth 8-3491] module 'Thresholding_flow_control_loop_pipe_sequential_init' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'Thresholding_flow_control_loop_pipe_sequential_init' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_rgb2gray_16_0_720_1280_1_2_2_s' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_rgb2gray_16_0_720_1280_1_2_2_s.vhd:46]
INFO: [Synth 8-3491] module 'Thresholding_Threshold_0_0_720_1280_1_2_2_s' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_Threshold_0_0_720_1280_1_2_2_s.vhd:11' bound to instance 'Threshold_0_0_720_1280_1_2_2_U0' of component 'Thresholding_Threshold_0_0_720_1280_1_2_2_s' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:501]
INFO: [Synth 8-638] synthesizing module 'Thresholding_Threshold_0_0_720_1280_1_2_2_s' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_Threshold_0_0_720_1280_1_2_2_s.vhd:36]
INFO: [Synth 8-3491] module 'Thresholding_Threshold_0_0_720_1280_1_2_2_Pipeline_colLoop' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_Threshold_0_0_720_1280_1_2_2_Pipeline_colLoop.vhd:11' bound to instance 'grp_Threshold_0_0_720_1280_1_2_2_Pipeline_colLoop_fu_38' of component 'Thresholding_Threshold_0_0_720_1280_1_2_2_Pipeline_colLoop' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_Threshold_0_0_720_1280_1_2_2_s.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Thresholding_Threshold_0_0_720_1280_1_2_2_Pipeline_colLoop' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_Threshold_0_0_720_1280_1_2_2_Pipeline_colLoop.vhd:32]
INFO: [Synth 8-3491] module 'Thresholding_flow_control_loop_pipe_sequential_init' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'Thresholding_flow_control_loop_pipe_sequential_init' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_Threshold_0_0_720_1280_1_2_2_Pipeline_colLoop.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_Threshold_0_0_720_1280_1_2_2_Pipeline_colLoop' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_Threshold_0_0_720_1280_1_2_2_Pipeline_colLoop.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_Threshold_0_0_720_1280_1_2_2_s' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_Threshold_0_0_720_1280_1_2_2_s.vhd:36]
INFO: [Synth 8-3491] module 'Thresholding_gray2rgb_0_16_720_1280_1_2_2_s' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_gray2rgb_0_16_720_1280_1_2_2_s.vhd:11' bound to instance 'gray2rgb_0_16_720_1280_1_2_2_U0' of component 'Thresholding_gray2rgb_0_16_720_1280_1_2_2_s' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:524]
INFO: [Synth 8-638] synthesizing module 'Thresholding_gray2rgb_0_16_720_1280_1_2_2_s' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_gray2rgb_0_16_720_1280_1_2_2_s.vhd:36]
INFO: [Synth 8-3491] module 'Thresholding_gray2rgb_0_16_720_1280_1_2_2_Pipeline_columnloop' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_gray2rgb_0_16_720_1280_1_2_2_Pipeline_columnloop.vhd:11' bound to instance 'grp_gray2rgb_0_16_720_1280_1_2_2_Pipeline_columnloop_fu_38' of component 'Thresholding_gray2rgb_0_16_720_1280_1_2_2_Pipeline_columnloop' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_gray2rgb_0_16_720_1280_1_2_2_s.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Thresholding_gray2rgb_0_16_720_1280_1_2_2_Pipeline_columnloop' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_gray2rgb_0_16_720_1280_1_2_2_Pipeline_columnloop.vhd:32]
INFO: [Synth 8-3491] module 'Thresholding_flow_control_loop_pipe_sequential_init' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'Thresholding_flow_control_loop_pipe_sequential_init' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_gray2rgb_0_16_720_1280_1_2_2_Pipeline_columnloop.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_gray2rgb_0_16_720_1280_1_2_2_Pipeline_columnloop' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_gray2rgb_0_16_720_1280_1_2_2_Pipeline_columnloop.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_gray2rgb_0_16_720_1280_1_2_2_s' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_gray2rgb_0_16_720_1280_1_2_2_s.vhd:36]
INFO: [Synth 8-3491] module 'Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s.vhd:11' bound to instance 'xfMat2AXIvideo_24_16_720_1280_1_2_U0' of component 'Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:547]
INFO: [Synth 8-638] synthesizing module 'Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s.vhd:37]
INFO: [Synth 8-3491] module 'Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi.vhd:11' bound to instance 'grp_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi_fu_76' of component 'Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi.vhd:37]
INFO: [Synth 8-3491] module 'Thresholding_flow_control_loop_pipe_sequential_init' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'Thresholding_flow_control_loop_pipe_sequential_init' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi.vhd:37]
	Parameter DataWidth bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_regslice_both' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:13' bound to instance 'regslice_both_stream_out_V_data_V_U' of component 'Thresholding_regslice_both' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s.vhd:186]
	Parameter DataWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_regslice_both' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:13' bound to instance 'regslice_both_stream_out_V_keep_V_U' of component 'Thresholding_regslice_both' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s.vhd:200]
	Parameter DataWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_regslice_both' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:13' bound to instance 'regslice_both_stream_out_V_strb_V_U' of component 'Thresholding_regslice_both' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s.vhd:214]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_regslice_both' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:13' bound to instance 'regslice_both_stream_out_V_user_V_U' of component 'Thresholding_regslice_both' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s.vhd:228]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_regslice_both' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:13' bound to instance 'regslice_both_stream_out_V_last_V_U' of component 'Thresholding_regslice_both' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s.vhd:242]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_regslice_both' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:13' bound to instance 'regslice_both_stream_out_V_id_V_U' of component 'Thresholding_regslice_both' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s.vhd:256]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_regslice_both' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_regslice_both.vhd:13' bound to instance 'regslice_both_stream_out_V_dest_V_U' of component 'Thresholding_regslice_both' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s.vhd:37]
INFO: [Synth 8-3491] module 'Thresholding_fifo_w24_d2_S' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w24_d2_S.vhd:13' bound to instance 'img0_data_U' of component 'Thresholding_fifo_w24_d2_S' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:571]
INFO: [Synth 8-638] synthesizing module 'Thresholding_fifo_w24_d2_S' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w24_d2_S.vhd:39]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_fifo_w24_d2_S_ShiftReg' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w24_d2_S.vhd:150' bound to instance 'U_Thresholding_fifo_w24_d2_S_ShiftReg' of component 'Thresholding_fifo_w24_d2_S_ShiftReg' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w24_d2_S.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Thresholding_fifo_w24_d2_S_ShiftReg' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w24_d2_S.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_fifo_w24_d2_S_ShiftReg' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w24_d2_S.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_fifo_w24_d2_S' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w24_d2_S.vhd:39]
INFO: [Synth 8-3491] module 'Thresholding_fifo_w10_d2_S' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w10_d2_S.vhd:13' bound to instance 'img0_rows_c_U' of component 'Thresholding_fifo_w10_d2_S' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:586]
INFO: [Synth 8-638] synthesizing module 'Thresholding_fifo_w10_d2_S' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w10_d2_S.vhd:39]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_fifo_w10_d2_S_ShiftReg' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w10_d2_S.vhd:150' bound to instance 'U_Thresholding_fifo_w10_d2_S_ShiftReg' of component 'Thresholding_fifo_w10_d2_S_ShiftReg' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w10_d2_S.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Thresholding_fifo_w10_d2_S_ShiftReg' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w10_d2_S.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_fifo_w10_d2_S_ShiftReg' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w10_d2_S.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_fifo_w10_d2_S' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w10_d2_S.vhd:39]
INFO: [Synth 8-3491] module 'Thresholding_fifo_w11_d2_S' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w11_d2_S.vhd:13' bound to instance 'img0_cols_c_U' of component 'Thresholding_fifo_w11_d2_S' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:601]
INFO: [Synth 8-638] synthesizing module 'Thresholding_fifo_w11_d2_S' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w11_d2_S.vhd:39]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_fifo_w11_d2_S_ShiftReg' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w11_d2_S.vhd:150' bound to instance 'U_Thresholding_fifo_w11_d2_S_ShiftReg' of component 'Thresholding_fifo_w11_d2_S_ShiftReg' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w11_d2_S.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Thresholding_fifo_w11_d2_S_ShiftReg' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w11_d2_S.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_fifo_w11_d2_S_ShiftReg' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w11_d2_S.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_fifo_w11_d2_S' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w11_d2_S.vhd:39]
INFO: [Synth 8-3491] module 'Thresholding_fifo_w8_d2_S' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w8_d2_S.vhd:13' bound to instance 'img1_data_U' of component 'Thresholding_fifo_w8_d2_S' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:616]
INFO: [Synth 8-638] synthesizing module 'Thresholding_fifo_w8_d2_S' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w8_d2_S.vhd:39]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_fifo_w8_d2_S_ShiftReg' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w8_d2_S.vhd:150' bound to instance 'U_Thresholding_fifo_w8_d2_S_ShiftReg' of component 'Thresholding_fifo_w8_d2_S_ShiftReg' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w8_d2_S.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Thresholding_fifo_w8_d2_S_ShiftReg' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w8_d2_S.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_fifo_w8_d2_S_ShiftReg' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w8_d2_S.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_fifo_w8_d2_S' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w8_d2_S.vhd:39]
INFO: [Synth 8-3491] module 'Thresholding_fifo_w8_d2_S' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w8_d2_S.vhd:13' bound to instance 'img2_data_U' of component 'Thresholding_fifo_w8_d2_S' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:631]
INFO: [Synth 8-3491] module 'Thresholding_fifo_w24_d2_S' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_fifo_w24_d2_S.vhd:13' bound to instance 'img3_data_U' of component 'Thresholding_fifo_w24_d2_S' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:646]
INFO: [Synth 8-3491] module 'Thresholding_start_for_rgb2gray_16_0_720_1280_1_2_2_U0' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_rgb2gray_16_0_720_1280_1_2_2_U0.vhd:13' bound to instance 'start_for_rgb2gray_16_0_720_1280_1_2_2_U0_U' of component 'Thresholding_start_for_rgb2gray_16_0_720_1280_1_2_2_U0' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:661]
INFO: [Synth 8-638] synthesizing module 'Thresholding_start_for_rgb2gray_16_0_720_1280_1_2_2_U0' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_rgb2gray_16_0_720_1280_1_2_2_U0.vhd:37]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_start_for_rgb2gray_16_0_720_1280_1_2_2_U0_ShiftReg' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_rgb2gray_16_0_720_1280_1_2_2_U0.vhd:146' bound to instance 'U_Thresholding_start_for_rgb2gray_16_0_720_1280_1_2_2_U0_ShiftReg' of component 'Thresholding_start_for_rgb2gray_16_0_720_1280_1_2_2_U0_ShiftReg' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_rgb2gray_16_0_720_1280_1_2_2_U0.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Thresholding_start_for_rgb2gray_16_0_720_1280_1_2_2_U0_ShiftReg' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_rgb2gray_16_0_720_1280_1_2_2_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_start_for_rgb2gray_16_0_720_1280_1_2_2_U0_ShiftReg' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_rgb2gray_16_0_720_1280_1_2_2_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_start_for_rgb2gray_16_0_720_1280_1_2_2_U0' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_rgb2gray_16_0_720_1280_1_2_2_U0.vhd:37]
INFO: [Synth 8-3491] module 'Thresholding_start_for_Threshold_0_0_720_1280_1_2_2_U0' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_Threshold_0_0_720_1280_1_2_2_U0.vhd:13' bound to instance 'start_for_Threshold_0_0_720_1280_1_2_2_U0_U' of component 'Thresholding_start_for_Threshold_0_0_720_1280_1_2_2_U0' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:674]
INFO: [Synth 8-638] synthesizing module 'Thresholding_start_for_Threshold_0_0_720_1280_1_2_2_U0' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_Threshold_0_0_720_1280_1_2_2_U0.vhd:37]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_start_for_Threshold_0_0_720_1280_1_2_2_U0_ShiftReg' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_Threshold_0_0_720_1280_1_2_2_U0.vhd:146' bound to instance 'U_Thresholding_start_for_Threshold_0_0_720_1280_1_2_2_U0_ShiftReg' of component 'Thresholding_start_for_Threshold_0_0_720_1280_1_2_2_U0_ShiftReg' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_Threshold_0_0_720_1280_1_2_2_U0.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Thresholding_start_for_Threshold_0_0_720_1280_1_2_2_U0_ShiftReg' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_Threshold_0_0_720_1280_1_2_2_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_start_for_Threshold_0_0_720_1280_1_2_2_U0_ShiftReg' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_Threshold_0_0_720_1280_1_2_2_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_start_for_Threshold_0_0_720_1280_1_2_2_U0' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_Threshold_0_0_720_1280_1_2_2_U0.vhd:37]
INFO: [Synth 8-3491] module 'Thresholding_start_for_gray2rgb_0_16_720_1280_1_2_2_U0' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_gray2rgb_0_16_720_1280_1_2_2_U0.vhd:13' bound to instance 'start_for_gray2rgb_0_16_720_1280_1_2_2_U0_U' of component 'Thresholding_start_for_gray2rgb_0_16_720_1280_1_2_2_U0' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:687]
INFO: [Synth 8-638] synthesizing module 'Thresholding_start_for_gray2rgb_0_16_720_1280_1_2_2_U0' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_gray2rgb_0_16_720_1280_1_2_2_U0.vhd:37]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_start_for_gray2rgb_0_16_720_1280_1_2_2_U0_ShiftReg' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_gray2rgb_0_16_720_1280_1_2_2_U0.vhd:146' bound to instance 'U_Thresholding_start_for_gray2rgb_0_16_720_1280_1_2_2_U0_ShiftReg' of component 'Thresholding_start_for_gray2rgb_0_16_720_1280_1_2_2_U0_ShiftReg' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_gray2rgb_0_16_720_1280_1_2_2_U0.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Thresholding_start_for_gray2rgb_0_16_720_1280_1_2_2_U0_ShiftReg' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_gray2rgb_0_16_720_1280_1_2_2_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_start_for_gray2rgb_0_16_720_1280_1_2_2_U0_ShiftReg' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_gray2rgb_0_16_720_1280_1_2_2_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_start_for_gray2rgb_0_16_720_1280_1_2_2_U0' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_gray2rgb_0_16_720_1280_1_2_2_U0.vhd:37]
INFO: [Synth 8-3491] module 'Thresholding_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0.vhd:13' bound to instance 'start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_U' of component 'Thresholding_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:700]
INFO: [Synth 8-638] synthesizing module 'Thresholding_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0.vhd:37]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Thresholding_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_ShiftReg' declared at 'c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0.vhd:146' bound to instance 'U_Thresholding_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_ShiftReg' of component 'Thresholding_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_ShiftReg' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Thresholding_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_ShiftReg' [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_ShiftReg' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'Thresholding_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Thresholding' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'system_Thresholding_0_0' (0#1) [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ip/system_Thresholding_0_0/synth/system_Thresholding_0_0.vhd:81]
WARNING: [Synth 8-7129] Port reset in module Thresholding_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Thresholding_start_for_gray2rgb_0_16_720_1280_1_2_2_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Thresholding_start_for_Threshold_0_0_720_1280_1_2_2_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Thresholding_start_for_rgb2gray_16_0_720_1280_1_2_2_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Thresholding_fifo_w24_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Thresholding_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Thresholding_fifo_w11_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Thresholding_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module Thresholding_flow_control_loop_pipe_sequential_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port img3_data_num_data_valid[1] in module Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port img3_data_num_data_valid[0] in module Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port img3_data_fifo_cap[1] in module Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port img3_data_fifo_cap[0] in module Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port img3_data_num_data_valid[1] in module Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img3_data_num_data_valid[0] in module Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img3_data_fifo_cap[1] in module Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img3_data_fifo_cap[0] in module Thresholding_xfMat2AXIvideo_24_16_720_1280_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img2_data_num_data_valid[1] in module Thresholding_gray2rgb_0_16_720_1280_1_2_2_Pipeline_columnloop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img2_data_num_data_valid[0] in module Thresholding_gray2rgb_0_16_720_1280_1_2_2_Pipeline_columnloop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img2_data_fifo_cap[1] in module Thresholding_gray2rgb_0_16_720_1280_1_2_2_Pipeline_columnloop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img2_data_fifo_cap[0] in module Thresholding_gray2rgb_0_16_720_1280_1_2_2_Pipeline_columnloop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img3_data_num_data_valid[1] in module Thresholding_gray2rgb_0_16_720_1280_1_2_2_Pipeline_columnloop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img3_data_num_data_valid[0] in module Thresholding_gray2rgb_0_16_720_1280_1_2_2_Pipeline_columnloop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img3_data_fifo_cap[1] in module Thresholding_gray2rgb_0_16_720_1280_1_2_2_Pipeline_columnloop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img3_data_fifo_cap[0] in module Thresholding_gray2rgb_0_16_720_1280_1_2_2_Pipeline_columnloop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img2_data_num_data_valid[1] in module Thresholding_gray2rgb_0_16_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img2_data_num_data_valid[0] in module Thresholding_gray2rgb_0_16_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img2_data_fifo_cap[1] in module Thresholding_gray2rgb_0_16_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img2_data_fifo_cap[0] in module Thresholding_gray2rgb_0_16_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img3_data_num_data_valid[1] in module Thresholding_gray2rgb_0_16_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img3_data_num_data_valid[0] in module Thresholding_gray2rgb_0_16_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img3_data_fifo_cap[1] in module Thresholding_gray2rgb_0_16_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img3_data_fifo_cap[0] in module Thresholding_gray2rgb_0_16_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img1_data_num_data_valid[1] in module Thresholding_Threshold_0_0_720_1280_1_2_2_Pipeline_colLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img1_data_num_data_valid[0] in module Thresholding_Threshold_0_0_720_1280_1_2_2_Pipeline_colLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img1_data_fifo_cap[1] in module Thresholding_Threshold_0_0_720_1280_1_2_2_Pipeline_colLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img1_data_fifo_cap[0] in module Thresholding_Threshold_0_0_720_1280_1_2_2_Pipeline_colLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img2_data_num_data_valid[1] in module Thresholding_Threshold_0_0_720_1280_1_2_2_Pipeline_colLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img2_data_num_data_valid[0] in module Thresholding_Threshold_0_0_720_1280_1_2_2_Pipeline_colLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img2_data_fifo_cap[1] in module Thresholding_Threshold_0_0_720_1280_1_2_2_Pipeline_colLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img2_data_fifo_cap[0] in module Thresholding_Threshold_0_0_720_1280_1_2_2_Pipeline_colLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img1_data_num_data_valid[1] in module Thresholding_Threshold_0_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img1_data_num_data_valid[0] in module Thresholding_Threshold_0_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img1_data_fifo_cap[1] in module Thresholding_Threshold_0_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img1_data_fifo_cap[0] in module Thresholding_Threshold_0_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img2_data_num_data_valid[1] in module Thresholding_Threshold_0_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img2_data_num_data_valid[0] in module Thresholding_Threshold_0_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img2_data_fifo_cap[1] in module Thresholding_Threshold_0_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img2_data_fifo_cap[0] in module Thresholding_Threshold_0_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port img0_data_num_data_valid[1] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img0_data_num_data_valid[0] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img0_data_fifo_cap[1] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img0_data_fifo_cap[0] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img1_data_num_data_valid[1] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img1_data_num_data_valid[0] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img1_data_fifo_cap[1] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img1_data_fifo_cap[0] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_num_data_valid[1] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_num_data_valid[0] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_fifo_cap[1] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_fifo_cap[0] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_num_data_valid[1] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_num_data_valid[0] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_fifo_cap[1] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_fifo_cap[0] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img0_data_num_data_valid[1] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img0_data_num_data_valid[0] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img0_data_fifo_cap[1] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img0_data_fifo_cap[0] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img1_data_num_data_valid[1] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img1_data_num_data_valid[0] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img1_data_fifo_cap[1] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img1_data_fifo_cap[0] in module Thresholding_rgb2gray_16_0_720_1280_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[2] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[1] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[0] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[2] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[1] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[0] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TUSER[0] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TID[0] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TDEST[0] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_last_hunt is either unconnected or has no load
WARNING: [Synth 8-7129] Port img0_data_num_data_valid[1] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img0_data_num_data_valid[0] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img0_data_fifo_cap[1] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img0_data_fifo_cap[0] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[2] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[1] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[0] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[2] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[1] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TSTRB[0] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TUSER[0] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TID[0] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TDEST[0] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[2] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[1] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_TKEEP[0] in module Thresholding_AXIvideo2xfMat_24_16_720_1280_1_2_Pipeline_loop_start_hunt is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2407.184 ; gain = 526.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2425.078 ; gain = 544.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2425.078 ; gain = 544.266
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2425.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ip/system_Thresholding_0_0/constraints/Thresholding_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ip/system_Thresholding_0_0/constraints/Thresholding_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/kenny/Desktop/hw/hw.runs/system_Thresholding_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/kenny/Desktop/hw/hw.runs/system_Thresholding_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2537.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2537.824 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2537.824 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2537.824 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/kenny/Desktop/hw/hw.runs/system_Thresholding_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2537.824 ; gain = 657.012
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '22' bits. [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1.vhd:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '22' bits. [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '22' bits. [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1.vhd:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '23' bits. [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1.vhd:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '23' bits. [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '23' bits. [c:/Users/kenny/Desktop/hw/hw.gen/sources_1/bd/system/ipshared/86e1/hdl/vhdl/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1.vhd:39]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2537.824 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 16    
+---Registers : 
	               24 Bit    Registers := 10    
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 146   
+---Muxes : 
	   2 Input   24 Bit        Muxes := 8     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 29    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 148   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*(B:0xe98)')'.
DSP Report: register rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m is absorbed into DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((A:0x2646)*B2)')'.
DSP Report: register rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/p_reg_187_reg is absorbed into DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mul_ln886_reg_207_reg is absorbed into DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p is absorbed into DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mul_8ns_15ns_22_1_1_U52/tmp_product is absorbed into DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x4b23)')')'.
DSP Report: register rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p is absorbed into DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/m is absorbed into DSP rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2537.824 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                          | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0 | (A2*(B:0xe98)')'         | 22     | 18     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Thresholding                                         | (PCIN+((A:0x2646)*B2)')' | 14     | 8      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1 | (C+(A''*(B:0x4b23)')')'  | 23     | 18     | 23     | -      | 23     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
+-----------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2537.824 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2537.824 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2537.824 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2537.824 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2537.824 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2537.824 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2537.824 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2537.824 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2537.824 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+---------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+---------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Thresholding | rgb2gray_16_0_720_1280_1_2_2_U0/grp_rgb2gray_16_0_720_1280_1_2_2_Pipeline_columnloop_fu_66/ap_loop_exit_ready_pp0_iter4_reg_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------+---------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                          | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Thresholding_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0 | (A'*B)'         | 8      | 12     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Thresholding                                         | (PCIN+(A*B')')' | 14     | 8      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|Thresholding_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1 | (C+(A''*B)')'   | 8      | 15     | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
+-----------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     2|
|2     |DSP48E1 |     3|
|5     |LUT1    |     6|
|6     |LUT2    |    37|
|7     |LUT3    |    50|
|8     |LUT4    |    98|
|9     |LUT5    |   124|
|10    |LUT6    |   172|
|11    |SRL16E  |     1|
|12    |FDRE    |   383|
|13    |FDSE    |    35|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2537.824 ; gain = 657.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 2537.824 ; gain = 544.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2537.824 ; gain = 657.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2537.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2a4d78f6
INFO: [Common 17-83] Releasing license: Synthesis
160 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 2537.824 ; gain = 1035.336
INFO: [Common 17-1381] The checkpoint 'C:/Users/kenny/Desktop/hw/hw.runs/system_Thresholding_0_0_synth_1/system_Thresholding_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_Thresholding_0_0, cache-ID = 9a196918cf6fcf2c
INFO: [Coretcl 2-1174] Renamed 44 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/kenny/Desktop/hw/hw.runs/system_Thresholding_0_0_synth_1/system_Thresholding_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_Thresholding_0_0_utilization_synth.rpt -pb system_Thresholding_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  4 19:07:52 2023...
