# NOTICE

## RISC-V CPU Core Project
Copyright (c) 2025 RISC-V_CPU Arjun and Contributors
This project is licensed under the MIT License (see LICENSE file).

## Third-Party Components

### RISC-V ISA Specification
- Reference: https://riscv.org/technical/specifications/
- Status: Open Standard (no license required for implementation)
- Note: RISC-V® is a registered trademark of RISC-V International

### External Tools and Libraries
When used, the following components may be included:

#### riscv-opcodes
- Source: https://github.com/riscv/riscv-opcodes
- License: BSD-3-Clause
- Use: Instruction encoding definitions

#### riscv-tests
- Source: https://github.com/riscv/riscv-tests  
- License: BSD-3-Clause
- Use: Compliance testing

#### Other dependencies
Additional third-party components used in this project will be listed here
with their respective licenses and copyright notices.

## Trademark Notice
RISC-V® is a registered trademark of RISC-V International. This project is
an independent implementation and is not endorsed by RISC-V International.