// Seed: 1560703417
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_6 = id_6[1'b0];
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output uwire id_2,
    output wand id_3,
    output wire id_4,
    input supply1 id_5,
    output uwire id_6,
    output tri1 id_7,
    output supply1 id_8,
    output uwire id_9,
    output wand id_10,
    output tri1 id_11,
    input tri1 id_12,
    output supply0 id_13,
    input uwire id_14,
    output wand id_15,
    output tri1 id_16,
    input tri1 id_17,
    input supply0 id_18
    , id_25,
    output supply1 id_19,
    input wire id_20,
    output supply1 id_21,
    input supply0 id_22,
    output wor id_23
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25,
      id_25,
      id_25
  );
endmodule
