// Seed: 3231560187
module module_0 (
    input tri id_0
);
  assign id_2 = 1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wor id_2,
    output supply0 id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri1 id_6,
    output supply0 id_7,
    input tri1 id_8
    , id_18,
    input supply0 id_9,
    input wor id_10,
    input tri0 id_11,
    output uwire id_12,
    input wor id_13,
    output uwire id_14,
    input supply0 id_15,
    output tri0 id_16
);
  module_0(
      id_4
  );
endmodule
