<?xml version="1.0" encoding="utf-8"?>
<feed xmlns="http://www.w3.org/2005/Atom">
  <title>验证技术博客@神秘人</title>
  
  <subtitle>人的智慧不用就会枯萎。</subtitle>
  <link href="/atom.xml" rel="self"/>
  
  <link href="https://275244143.github.io/"/>
  <updated>2019-04-19T03:15:37.404Z</updated>
  <id>https://275244143.github.io/</id>
  
  <author>
    <name>神秘人</name>
    
  </author>
  
  <generator uri="http://hexo.io/">Hexo</generator>
  
  <entry>
    <title>Linux 查找指定名称的进程并显示进程详细信息</title>
    <link href="https://275244143.github.io/2019/04/19/Linux%E7%9B%B8%E5%85%B3%E6%93%8D%E4%BD%9C/"/>
    <id>https://275244143.github.io/2019/04/19/Linux相关操作/</id>
    <published>2019-04-19T03:10:00.000Z</published>
    <updated>2019-04-19T03:15:37.404Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;给定一个进程名称特征串，查找所有匹配该进程名称的进程的详细信息。&quot;&gt;&lt;a href=&quot;#给定一个进程名称特征串，查找所有匹配该进程名称的进程的详细信息。&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="Linux" scheme="https://275244143.github.io/categories/Linux/"/>
    
    
      <category term="Linux" scheme="https://275244143.github.io/tags/Linux/"/>
    
      <category term="shell" scheme="https://275244143.github.io/tags/shell/"/>
    
  </entry>
  
  <entry>
    <title>VCS Crash如何定位？</title>
    <link href="https://275244143.github.io/2019/04/18/VCS-Crash%E5%A6%82%E4%BD%95%E5%AE%9A%E4%BD%8D%EF%BC%9F/"/>
    <id>https://275244143.github.io/2019/04/18/VCS-Crash如何定位？/</id>
    <published>2019-04-18T14:37:37.000Z</published>
    <updated>2019-04-19T02:10:30.411Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;font color=&quot;red&quot;&gt;&lt;br&gt;# 编译时Crash,按照如下步骤定位： #&lt;br&gt;&lt;br&gt;1.vcs -gdb [options]&lt;br&gt;&lt;br&gt;2.run&lt;br&gt;&lt;br&gt;3.where&lt;br&gt;&lt;/font&gt; 

&lt;font color=&quot;blue&quot;&gt;&lt;br&gt;#
        
      
    
    </summary>
    
      <category term="验证" scheme="https://275244143.github.io/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="EDA" scheme="https://275244143.github.io/tags/EDA/"/>
    
      <category term="gdb" scheme="https://275244143.github.io/tags/gdb/"/>
    
  </entry>
  
  <entry>
    <title>clocking块为什么能保证race free?</title>
    <link href="https://275244143.github.io/2019/04/18/clocking%E5%9D%97%E4%B8%BA%E4%BB%80%E4%B9%88%E8%83%BD%E4%BF%9D%E8%AF%81race-free/"/>
    <id>https://275244143.github.io/2019/04/18/clocking块为什么能保证race-free/</id>
    <published>2019-04-18T09:19:13.000Z</published>
    <updated>2019-04-18T09:30:22.663Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h2 id=&quot;为啥要推荐使用clocking块？&quot;&gt;&lt;a href=&quot;#为啥要推荐使用clocking块？&quot; class=&quot;headerlink&quot; title=&quot;为啥要推荐使用clocking块？&quot;&gt;&lt;/a&gt;为啥要推荐使用clocking块？&lt;/h2&gt;&lt;font
        
      
    
    </summary>
    
      <category term="验证" scheme="https://275244143.github.io/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="SystemVerilog" scheme="https://275244143.github.io/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>UVM寄存器模型中soft和hard reset有什么区别？</title>
    <link href="https://275244143.github.io/2019/04/18/UVM%E5%AF%84%E5%AD%98%E5%99%A8%E6%A8%A1%E5%9E%8B%E4%B8%ADsoft%E5%92%8Chard-reset%E6%9C%89%E4%BB%80%E4%B9%88%E5%8C%BA%E5%88%AB%EF%BC%9F/"/>
    <id>https://275244143.github.io/2019/04/18/UVM寄存器模型中soft和hard-reset有什么区别？/</id>
    <published>2019-04-18T01:39:46.000Z</published>
    <updated>2019-04-18T02:09:48.555Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h2 id=&quot;1-Kind-“HARD”-or-“SOFT”&quot;&gt;&lt;a href=&quot;#1-Kind-“HARD”-or-“SOFT”&quot; class=&quot;headerlink&quot; title=&quot;1.Kind = “HARD” or “SOFT”&quot;&gt;&lt;/a&gt;1.Kind =
        
      
    
    </summary>
    
      <category term="验证" scheme="https://275244143.github.io/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="UVM-RAL" scheme="https://275244143.github.io/categories/%E9%AA%8C%E8%AF%81/UVM-RAL/"/>
    
    
      <category term="UVM" scheme="https://275244143.github.io/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="https://275244143.github.io/tags/SystemVerilog/"/>
    
      <category term="RAL" scheme="https://275244143.github.io/tags/RAL/"/>
    
  </entry>
  
  <entry>
    <title>UVM-Register-Model</title>
    <link href="https://275244143.github.io/2019/04/17/UVM-Register-Model/"/>
    <id>https://275244143.github.io/2019/04/17/UVM-Register-Model/</id>
    <published>2019-04-17T06:03:12.000Z</published>
    <updated>2019-04-18T01:19:17.885Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h1 id=&quot;1-UVM寄存器模型相关操作引起的一些关键变化&quot;&gt;&lt;a href=&quot;#1-UVM寄存器模型相关操作引起的一些关键变化&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="https://275244143.github.io/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="https://275244143.github.io/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="https://275244143.github.io/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>形式验证</title>
    <link href="https://275244143.github.io/2019/04/17/%E5%BD%A2%E5%BC%8F%E9%AA%8C%E8%AF%81/"/>
    <id>https://275244143.github.io/2019/04/17/形式验证/</id>
    <published>2019-04-17T03:15:24.000Z</published>
    <updated>2019-04-18T01:23:41.987Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h2 id=&quot;1-什么时候需要使用形式验证（Formal-Verification：FV）&quot;&gt;&lt;a href=&quot;#1-什么时候需要使用形式验证（Formal-Verification：FV）&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="https://275244143.github.io/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="SystemVerilog" scheme="https://275244143.github.io/tags/SystemVerilog/"/>
    
      <category term="ABV" scheme="https://275244143.github.io/tags/ABV/"/>
    
      <category term="FV" scheme="https://275244143.github.io/tags/FV/"/>
    
  </entry>
  
  <entry>
    <title>QQ红包打赏,验证技术微信公众号，扫码即可，你的支持，就是技术的不断前进！</title>
    <link href="https://275244143.github.io/2019/04/16/QQ%E7%BA%A2%E5%8C%85%E6%89%93%E8%B5%8F,%E9%AA%8C%E8%AF%81%E6%8A%80%E6%9C%AF%E5%BE%AE%E4%BF%A1%E5%85%AC%E4%BC%97%E5%8F%B7%EF%BC%8C%E6%89%AB%E7%A0%81%E5%8D%B3%E5%8F%AF%EF%BC%8C%E4%BD%A0%E7%9A%84%E6%94%AF%E6%8C%81%EF%BC%8C%E5%B0%B1%E6%98%AF%E6%8A%80%E6%9C%AF%E7%9A%84%E4%B8%8D%E6%96%AD%E5%89%8D%E8%BF%9B%EF%BC%81/"/>
    <id>https://275244143.github.io/2019/04/16/QQ红包打赏,验证技术微信公众号，扫码即可，你的支持，就是技术的不断前进！/</id>
    <published>2019-04-16T08:52:08.000Z</published>
    <updated>2019-04-17T03:31:24.157Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h1 id=&quot;谢谢打赏&quot;&gt;&lt;a href=&quot;#谢谢打赏&quot; class=&quot;headerlink&quot; title=&quot;谢谢打赏&quot;&gt;&lt;/a&gt;谢谢打赏&lt;/h1&gt;&lt;p&gt;&lt;img
        
      
    
    </summary>
    
    
  </entry>
  
  <entry>
    <title>SystemVerilog语法释义</title>
    <link href="https://275244143.github.io/2019/04/16/SystemVerilog%E8%AF%AD%E6%B3%95%E9%87%8A%E4%B9%89/"/>
    <id>https://275244143.github.io/2019/04/16/SystemVerilog语法释义/</id>
    <published>2019-04-16T08:08:43.000Z</published>
    <updated>2019-04-18T04:26:17.027Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h2 id=&quot;1-浮点数转换&quot;&gt;&lt;a href=&quot;#1-浮点数转换&quot; class=&quot;headerlink&quot; title=&quot;1.浮点数转换&quot;&gt;&lt;/a&gt;1.浮点数转换&lt;/h2&gt;&lt;h3 id=&quot;ieee1800-2017解释：&quot;&gt;&lt;a
        
      
    
    </summary>
    
      <category term="验证" scheme="https://275244143.github.io/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="https://275244143.github.io/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="https://275244143.github.io/tags/SystemVerilog/"/>
    
  </entry>
  
</feed>
