read -sv run_verilog_mid/adder_32b_10_73_c170c43b7e9dd93fda90eff4b7377de7.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_73_c170c43b7e9dd93fda90eff4b7377de7_yosys.v
