
*** Running vivado
    with args -log State_Machine_Project_Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source State_Machine_Project_Top.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source State_Machine_Project_Top.tcl -notrace
Command: link_design -top State_Machine_Project_Top -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2251.914 ; gain = 0.000 ; free physical = 16417 ; free virtual = 25976
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/michael/Documents/personalProj/Nandland/chapter8/Memory_Game/Memory_Game.srcs/constrs_1/new/io_map.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'PMOD' is not supported in the xdc constraint file. [/home/michael/Documents/personalProj/Nandland/chapter8/Memory_Game/Memory_Game.srcs/constrs_1/new/io_map.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'output_port[*]'. [/home/michael/Documents/personalProj/Nandland/chapter8/Memory_Game/Memory_Game.srcs/constrs_1/new/io_map.xdc:215]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports {output_port[*]}]'. [/home/michael/Documents/personalProj/Nandland/chapter8/Memory_Game/Memory_Game.srcs/constrs_1/new/io_map.xdc:215]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'input_port[*]'. [/home/michael/Documents/personalProj/Nandland/chapter8/Memory_Game/Memory_Game.srcs/constrs_1/new/io_map.xdc:260]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports {input_port[*]}]'. [/home/michael/Documents/personalProj/Nandland/chapter8/Memory_Game/Memory_Game.srcs/constrs_1/new/io_map.xdc:260]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/michael/Documents/personalProj/Nandland/chapter8/Memory_Game/Memory_Game.srcs/constrs_1/new/io_map.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2382.941 ; gain = 0.000 ; free physical = 16395 ; free virtual = 25954
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

7 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2382.977 ; gain = 1046.156 ; free physical = 16395 ; free virtual = 25954
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2476.691 ; gain = 93.715 ; free physical = 16385 ; free virtual = 25945

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 147c86033

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2808.004 ; gain = 331.312 ; free physical = 16224 ; free virtual = 25784

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 147c86033

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.809 ; gain = 0.000 ; free physical = 15921 ; free virtual = 25480

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 147c86033

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.809 ; gain = 0.000 ; free physical = 15921 ; free virtual = 25480
Phase 1 Initialization | Checksum: 147c86033

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.809 ; gain = 0.000 ; free physical = 15921 ; free virtual = 25480

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 147c86033

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.809 ; gain = 0.000 ; free physical = 15921 ; free virtual = 25480

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 147c86033

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.809 ; gain = 0.000 ; free physical = 15921 ; free virtual = 25480
Phase 2 Timer Update And Timing Data Collection | Checksum: 147c86033

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.809 ; gain = 0.000 ; free physical = 15921 ; free virtual = 25480

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b1f19c53

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3113.809 ; gain = 0.000 ; free physical = 15921 ; free virtual = 25480
Retarget | Checksum: 1b1f19c53
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b1f19c53

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3113.809 ; gain = 0.000 ; free physical = 15921 ; free virtual = 25480
Constant propagation | Checksum: 1b1f19c53
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 169f172df

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3113.809 ; gain = 0.000 ; free physical = 15921 ; free virtual = 25480
Sweep | Checksum: 169f172df
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 169f172df

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3145.824 ; gain = 32.016 ; free physical = 15921 ; free virtual = 25480
BUFG optimization | Checksum: 169f172df
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 169f172df

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3145.824 ; gain = 32.016 ; free physical = 15921 ; free virtual = 25480
Shift Register Optimization | Checksum: 169f172df
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 169f172df

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3145.824 ; gain = 32.016 ; free physical = 15921 ; free virtual = 25480
Post Processing Netlist | Checksum: 169f172df
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2285b1024

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3145.824 ; gain = 32.016 ; free physical = 15921 ; free virtual = 25480

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.824 ; gain = 0.000 ; free physical = 15921 ; free virtual = 25480
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2285b1024

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3145.824 ; gain = 32.016 ; free physical = 15921 ; free virtual = 25480
Phase 9 Finalization | Checksum: 2285b1024

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3145.824 ; gain = 32.016 ; free physical = 15921 ; free virtual = 25480
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2285b1024

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3145.824 ; gain = 32.016 ; free physical = 15921 ; free virtual = 25480
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.824 ; gain = 0.000 ; free physical = 15921 ; free virtual = 25480

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2285b1024

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.824 ; gain = 0.000 ; free physical = 15921 ; free virtual = 25480

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2285b1024

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.824 ; gain = 0.000 ; free physical = 15921 ; free virtual = 25480

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.824 ; gain = 0.000 ; free physical = 15921 ; free virtual = 25480
Ending Netlist Obfuscation Task | Checksum: 2285b1024

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.824 ; gain = 0.000 ; free physical = 15921 ; free virtual = 25480
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file State_Machine_Project_Top_drc_opted.rpt -pb State_Machine_Project_Top_drc_opted.pb -rpx State_Machine_Project_Top_drc_opted.rpx
Command: report_drc -file State_Machine_Project_Top_drc_opted.rpt -pb State_Machine_Project_Top_drc_opted.pb -rpx State_Machine_Project_Top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/michael/Documents/personalProj/Nandland/chapter8/Memory_Game/Memory_Game.runs/impl_1/State_Machine_Project_Top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 4452.684 ; gain = 1306.859 ; free physical = 14744 ; free virtual = 24302
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4452.684 ; gain = 0.000 ; free physical = 14744 ; free virtual = 24302
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4452.684 ; gain = 0.000 ; free physical = 14744 ; free virtual = 24302
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4452.684 ; gain = 0.000 ; free physical = 14744 ; free virtual = 24302
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4452.684 ; gain = 0.000 ; free physical = 14743 ; free virtual = 24302
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4452.684 ; gain = 0.000 ; free physical = 14743 ; free virtual = 24302
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4452.684 ; gain = 0.000 ; free physical = 14740 ; free virtual = 24302
Write Physdb Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4452.684 ; gain = 0.000 ; free physical = 14740 ; free virtual = 24302
INFO: [Common 17-1381] The checkpoint '/home/michael/Documents/personalProj/Nandland/chapter8/Memory_Game/Memory_Game.runs/impl_1/State_Machine_Project_Top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4452.684 ; gain = 0.000 ; free physical = 14721 ; free virtual = 24281
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17a6a9723

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4452.684 ; gain = 0.000 ; free physical = 14721 ; free virtual = 24281
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4452.684 ; gain = 0.000 ; free physical = 14721 ; free virtual = 24281

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19655dff7

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4452.684 ; gain = 0.000 ; free physical = 14721 ; free virtual = 24281

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bc1a1114

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 4452.684 ; gain = 0.000 ; free physical = 14720 ; free virtual = 24281

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bc1a1114

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 4452.684 ; gain = 0.000 ; free physical = 14720 ; free virtual = 24281
Phase 1 Placer Initialization | Checksum: 1bc1a1114

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 4452.684 ; gain = 0.000 ; free physical = 14720 ; free virtual = 24281

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2003f0232

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 4452.684 ; gain = 0.000 ; free physical = 14718 ; free virtual = 24279

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2003f0232

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 4452.684 ; gain = 0.000 ; free physical = 14718 ; free virtual = 24279

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 2003f0232

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 4586.656 ; gain = 133.973 ; free physical = 14373 ; free virtual = 23933

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 27a5d3181

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 4618.672 ; gain = 165.988 ; free physical = 14373 ; free virtual = 23933

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 27a5d3181

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 4618.672 ; gain = 165.988 ; free physical = 14373 ; free virtual = 23933
Phase 2.1.1 Partition Driven Placement | Checksum: 27a5d3181

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 4618.672 ; gain = 165.988 ; free physical = 14373 ; free virtual = 23933
Phase 2.1 Floorplanning | Checksum: 1baa5c934

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 4618.672 ; gain = 165.988 ; free physical = 14373 ; free virtual = 23933

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1baa5c934

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 4618.672 ; gain = 165.988 ; free physical = 14373 ; free virtual = 23933

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1baa5c934

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 4618.672 ; gain = 165.988 ; free physical = 14373 ; free virtual = 23933

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 21fa253ba

Time (s): cpu = 00:00:45 ; elapsed = 00:00:12 . Memory (MB): peak = 4651.688 ; gain = 199.004 ; free physical = 14345 ; free virtual = 23904

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 3 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4651.688 ; gain = 0.000 ; free physical = 14345 ; free virtual = 23904

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 19626db13

Time (s): cpu = 00:00:46 ; elapsed = 00:00:13 . Memory (MB): peak = 4651.688 ; gain = 199.004 ; free physical = 14345 ; free virtual = 23904
Phase 2.4 Global Placement Core | Checksum: 249a423ee

Time (s): cpu = 00:01:06 ; elapsed = 00:00:18 . Memory (MB): peak = 4651.688 ; gain = 199.004 ; free physical = 14343 ; free virtual = 23902
Phase 2 Global Placement | Checksum: 249a423ee

Time (s): cpu = 00:01:06 ; elapsed = 00:00:18 . Memory (MB): peak = 4651.688 ; gain = 199.004 ; free physical = 14343 ; free virtual = 23902

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b7094b53

Time (s): cpu = 00:01:26 ; elapsed = 00:00:24 . Memory (MB): peak = 4651.688 ; gain = 199.004 ; free physical = 14343 ; free virtual = 23903

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 233bac153

Time (s): cpu = 00:01:26 ; elapsed = 00:00:24 . Memory (MB): peak = 4651.688 ; gain = 199.004 ; free physical = 14343 ; free virtual = 23903

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 18828abae

Time (s): cpu = 00:01:47 ; elapsed = 00:00:29 . Memory (MB): peak = 4651.688 ; gain = 199.004 ; free physical = 14335 ; free virtual = 23894

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2234953dc

Time (s): cpu = 00:01:47 ; elapsed = 00:00:29 . Memory (MB): peak = 4651.688 ; gain = 199.004 ; free physical = 14335 ; free virtual = 23894
Phase 3.3.2 Slice Area Swap | Checksum: 2234953dc

Time (s): cpu = 00:01:47 ; elapsed = 00:00:29 . Memory (MB): peak = 4651.688 ; gain = 199.004 ; free physical = 14335 ; free virtual = 23894
Phase 3.3 Small Shape DP | Checksum: 1e4fe0e04

Time (s): cpu = 00:01:47 ; elapsed = 00:00:29 . Memory (MB): peak = 4651.688 ; gain = 199.004 ; free physical = 14335 ; free virtual = 23894

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 16033cc2e

Time (s): cpu = 00:01:47 ; elapsed = 00:00:29 . Memory (MB): peak = 4651.688 ; gain = 199.004 ; free physical = 14335 ; free virtual = 23894

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 142ecaf60

Time (s): cpu = 00:01:47 ; elapsed = 00:00:29 . Memory (MB): peak = 4651.688 ; gain = 199.004 ; free physical = 14335 ; free virtual = 23894
Phase 3 Detail Placement | Checksum: 142ecaf60

Time (s): cpu = 00:01:47 ; elapsed = 00:00:29 . Memory (MB): peak = 4651.688 ; gain = 199.004 ; free physical = 14335 ; free virtual = 23894

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a9f78f34

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=28.518 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1db67311d

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4651.688 ; gain = 0.000 ; free physical = 14331 ; free virtual = 23892
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1db67311d

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4651.688 ; gain = 0.000 ; free physical = 14331 ; free virtual = 23892
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a9f78f34

Time (s): cpu = 00:02:08 ; elapsed = 00:00:35 . Memory (MB): peak = 4651.688 ; gain = 199.004 ; free physical = 14331 ; free virtual = 23892

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=28.518. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 197259744

Time (s): cpu = 00:02:08 ; elapsed = 00:00:35 . Memory (MB): peak = 4651.688 ; gain = 199.004 ; free physical = 14331 ; free virtual = 23892

Time (s): cpu = 00:02:08 ; elapsed = 00:00:35 . Memory (MB): peak = 4651.688 ; gain = 199.004 ; free physical = 14331 ; free virtual = 23892
Phase 4.1 Post Commit Optimization | Checksum: 197259744

Time (s): cpu = 00:02:08 ; elapsed = 00:00:35 . Memory (MB): peak = 4651.688 ; gain = 199.004 ; free physical = 14331 ; free virtual = 23892
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4703.672 ; gain = 0.000 ; free physical = 14257 ; free virtual = 23817

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24b31dbbf

Time (s): cpu = 00:02:31 ; elapsed = 00:00:43 . Memory (MB): peak = 4703.672 ; gain = 250.988 ; free physical = 14257 ; free virtual = 23817

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 24b31dbbf

Time (s): cpu = 00:02:31 ; elapsed = 00:00:43 . Memory (MB): peak = 4703.672 ; gain = 250.988 ; free physical = 14257 ; free virtual = 23817
Phase 4.3 Placer Reporting | Checksum: 24b31dbbf

Time (s): cpu = 00:02:31 ; elapsed = 00:00:43 . Memory (MB): peak = 4703.672 ; gain = 250.988 ; free physical = 14257 ; free virtual = 23817

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4703.672 ; gain = 0.000 ; free physical = 14257 ; free virtual = 23817

Time (s): cpu = 00:02:31 ; elapsed = 00:00:43 . Memory (MB): peak = 4703.672 ; gain = 250.988 ; free physical = 14257 ; free virtual = 23817
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f3ae9e61

Time (s): cpu = 00:02:31 ; elapsed = 00:00:43 . Memory (MB): peak = 4703.672 ; gain = 250.988 ; free physical = 14257 ; free virtual = 23817
Ending Placer Task | Checksum: 189ffbf39

Time (s): cpu = 00:02:31 ; elapsed = 00:00:43 . Memory (MB): peak = 4703.672 ; gain = 250.988 ; free physical = 14257 ; free virtual = 23817
67 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:34 ; elapsed = 00:00:44 . Memory (MB): peak = 4703.672 ; gain = 250.988 ; free physical = 14257 ; free virtual = 23817
INFO: [runtcl-4] Executing : report_io -file State_Machine_Project_Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4703.672 ; gain = 0.000 ; free physical = 14268 ; free virtual = 23828
INFO: [runtcl-4] Executing : report_utilization -file State_Machine_Project_Top_utilization_placed.rpt -pb State_Machine_Project_Top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file State_Machine_Project_Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4703.672 ; gain = 0.000 ; free physical = 14246 ; free virtual = 23806
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4703.672 ; gain = 0.000 ; free physical = 14267 ; free virtual = 23827
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4703.672 ; gain = 0.000 ; free physical = 14267 ; free virtual = 23827
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4703.672 ; gain = 0.000 ; free physical = 14267 ; free virtual = 23827
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4703.672 ; gain = 0.000 ; free physical = 14267 ; free virtual = 23828
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4703.672 ; gain = 0.000 ; free physical = 14267 ; free virtual = 23827
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4703.672 ; gain = 0.000 ; free physical = 14267 ; free virtual = 23830
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4703.672 ; gain = 0.000 ; free physical = 14267 ; free virtual = 23830
INFO: [Common 17-1381] The checkpoint '/home/michael/Documents/personalProj/Nandland/chapter8/Memory_Game/Memory_Game.runs/impl_1/State_Machine_Project_Top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4727.684 ; gain = 0.000 ; free physical = 14254 ; free virtual = 23815
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4727.684 ; gain = 0.000 ; free physical = 14254 ; free virtual = 23815
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4727.684 ; gain = 0.000 ; free physical = 14254 ; free virtual = 23815
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4727.684 ; gain = 0.000 ; free physical = 14254 ; free virtual = 23815
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4727.684 ; gain = 0.000 ; free physical = 14254 ; free virtual = 23815
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4727.684 ; gain = 0.000 ; free physical = 14254 ; free virtual = 23815
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4727.684 ; gain = 0.000 ; free physical = 14252 ; free virtual = 23815
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4727.684 ; gain = 0.000 ; free physical = 14252 ; free virtual = 23815
INFO: [Common 17-1381] The checkpoint '/home/michael/Documents/personalProj/Nandland/chapter8/Memory_Game/Memory_Game.runs/impl_1/State_Machine_Project_Top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 69381354 ConstDB: 0 ShapeSum: 6cbb676a RouteDB: b40c447b
Nodegraph reading from file.  Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14245 ; free virtual = 23807
Post Restoration Checksum: NetGraph: b8db7b97 | NumContArr: 6e3f7f44 | Constraints: 807b6376 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26a3f58ee

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14245 ; free virtual = 23806

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26a3f58ee

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14245 ; free virtual = 23806

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26a3f58ee

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14245 ; free virtual = 23806

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2a2324318

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14244 ; free virtual = 23807

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22c0bac3b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14244 ; free virtual = 23807
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.573 | TNS=0.000  | WHS=-0.097 | THS=-0.292 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 246
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 183
  Number of Partially Routed Nets     = 63
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 261537551

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14245 ; free virtual = 23807

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 261537551

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14245 ; free virtual = 23807

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 21325aa90

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14245 ; free virtual = 23807
Phase 3 Initial Routing | Checksum: 1c7eb0d04

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14245 ; free virtual = 23807

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.134 | TNS=0.000  | WHS=-1.020 | THS=-37.081|

Phase 4.1 Global Iteration 0 | Checksum: 195fad017

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14245 ; free virtual = 23807

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 19c63dda0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14245 ; free virtual = 23807
Phase 4 Rip-up And Reroute | Checksum: 19c63dda0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14245 ; free virtual = 23807

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a85b1321

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14244 ; free virtual = 23807
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.134 | TNS=0.000  | WHS=0.034  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1f5a2b784

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14244 ; free virtual = 23806
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.134 | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1f5a2b784

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14244 ; free virtual = 23806

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f5a2b784

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14244 ; free virtual = 23806
Phase 5 Delay and Skew Optimization | Checksum: 1f5a2b784

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14244 ; free virtual = 23806

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f5a2b784

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14244 ; free virtual = 23806
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.134 | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1099706f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14244 ; free virtual = 23806
Phase 6 Post Hold Fix | Checksum: 1099706f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14244 ; free virtual = 23806

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0267065 %
  Global Horizontal Routing Utilization  = 0.0160474 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1099706f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14244 ; free virtual = 23806

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1099706f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14244 ; free virtual = 23805

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1099706f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14244 ; free virtual = 23805

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1099706f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14244 ; free virtual = 23805

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=28.134 | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1099706f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14244 ; free virtual = 23805
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: fb3bd73b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14244 ; free virtual = 23805
Ending Routing Task | Checksum: fb3bd73b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.688 ; gain = 0.000 ; free physical = 14244 ; free virtual = 23805

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4735.688 ; gain = 8.004 ; free physical = 14244 ; free virtual = 23805
INFO: [runtcl-4] Executing : report_drc -file State_Machine_Project_Top_drc_routed.rpt -pb State_Machine_Project_Top_drc_routed.pb -rpx State_Machine_Project_Top_drc_routed.rpx
Command: report_drc -file State_Machine_Project_Top_drc_routed.rpt -pb State_Machine_Project_Top_drc_routed.pb -rpx State_Machine_Project_Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/michael/Documents/personalProj/Nandland/chapter8/Memory_Game/Memory_Game.runs/impl_1/State_Machine_Project_Top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file State_Machine_Project_Top_methodology_drc_routed.rpt -pb State_Machine_Project_Top_methodology_drc_routed.pb -rpx State_Machine_Project_Top_methodology_drc_routed.rpx
Command: report_methodology -file State_Machine_Project_Top_methodology_drc_routed.rpt -pb State_Machine_Project_Top_methodology_drc_routed.pb -rpx State_Machine_Project_Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/michael/Documents/personalProj/Nandland/chapter8/Memory_Game/Memory_Game.runs/impl_1/State_Machine_Project_Top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file State_Machine_Project_Top_power_routed.rpt -pb State_Machine_Project_Top_power_summary_routed.pb -rpx State_Machine_Project_Top_power_routed.rpx
Command: report_power -file State_Machine_Project_Top_power_routed.rpt -pb State_Machine_Project_Top_power_summary_routed.pb -rpx State_Machine_Project_Top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file State_Machine_Project_Top_route_status.rpt -pb State_Machine_Project_Top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file State_Machine_Project_Top_timing_summary_routed.rpt -pb State_Machine_Project_Top_timing_summary_routed.pb -rpx State_Machine_Project_Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file State_Machine_Project_Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file State_Machine_Project_Top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file State_Machine_Project_Top_bus_skew_routed.rpt -pb State_Machine_Project_Top_bus_skew_routed.pb -rpx State_Machine_Project_Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.715 ; gain = 0.000 ; free physical = 14259 ; free virtual = 23821
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4791.715 ; gain = 0.000 ; free physical = 14259 ; free virtual = 23821
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.715 ; gain = 0.000 ; free physical = 14259 ; free virtual = 23821
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4791.715 ; gain = 0.000 ; free physical = 14258 ; free virtual = 23821
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4791.715 ; gain = 0.000 ; free physical = 14258 ; free virtual = 23821
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4791.715 ; gain = 0.000 ; free physical = 14256 ; free virtual = 23821
Write Physdb Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4791.715 ; gain = 0.000 ; free physical = 14256 ; free virtual = 23821
INFO: [Common 17-1381] The checkpoint '/home/michael/Documents/personalProj/Nandland/chapter8/Memory_Game/Memory_Game.runs/impl_1/State_Machine_Project_Top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Jun  2 12:33:38 2024...

*** Running vivado
    with args -log State_Machine_Project_Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source State_Machine_Project_Top.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source State_Machine_Project_Top.tcl -notrace
Command: open_checkpoint State_Machine_Project_Top_routed.dcp
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2251.539 ; gain = 0.000 ; free physical = 16417 ; free virtual = 25981
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2251.539 ; gain = 0.000 ; free physical = 16404 ; free virtual = 25968
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.633 ; gain = 0.000 ; free physical = 16151 ; free virtual = 25714
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2683.633 ; gain = 0.000 ; free physical = 16145 ; free virtual = 25708
Read PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2683.633 ; gain = 0.000 ; free physical = 16145 ; free virtual = 25708
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.633 ; gain = 0.000 ; free physical = 16145 ; free virtual = 25708
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2699.477 ; gain = 15.844 ; free physical = 16144 ; free virtual = 25707
Read Physdb Files: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2699.477 ; gain = 15.844 ; free physical = 16144 ; free virtual = 25707
Restored from archive | CPU: 0.100000 secs | Memory: 1.397392 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2699.477 ; gain = 15.844 ; free physical = 16144 ; free virtual = 25707
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3082.938 ; gain = 0.000 ; free physical = 15753 ; free virtual = 25316
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3082.973 ; gain = 1808.379 ; free physical = 15753 ; free virtual = 25316

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^


WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^


WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

Command: write_bitstream -force State_Machine_Project_Top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./State_Machine_Project_Top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3526.410 ; gain = 443.438 ; free physical = 15442 ; free virtual = 25012
INFO: [Common 17-206] Exiting Vivado at Sun Jun  2 12:34:38 2024...
