// Seed: 4042245365
module module_0 (
    input wor id_0,
    output tri id_1,
    input supply1 id_2,
    input wor id_3,
    output wor id_4,
    output tri0 id_5,
    id_8,
    output supply1 id_6
);
  localparam id_9 = 1;
  id_10 :
  assert property (@(posedge 1) (id_10) / -1'b0)
  else id_8 <= id_8;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    output tri id_2,
    input wand id_3,
    input uwire id_4,
    input wor id_5,
    output supply0 id_6,
    output logic id_7
);
  wire id_9;
  assign id_6 = -1;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_3,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_4 = 0;
  initial id_7 <= 1;
  tri1 id_10 = id_3, id_11, id_12 = -1;
  assign id_2 = -1;
endmodule
