#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x26c7970 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26dc140 .scope module, "Top" "Top" 3 8;
 .timescale 0 0;
v0x2700480_0 .net "clk", 0 0, v0x26ff530_0;  1 drivers
v0x2700540_0 .var "dut_in0", 7 0;
v0x27005e0_0 .var "dut_in1", 7 0;
v0x27006e0_0 .net "dut_out", 7 0, L_0x2704cf0;  1 drivers
v0x27007b0_0 .var "dut_sel", 0 0;
v0x27008a0_0 .var "out", 7 0;
v0x2700940_0 .var "random_in0", 7 0;
v0x2700a20_0 .var "random_in1", 7 0;
v0x2700b00_0 .var "random_sel", 0 0;
v0x2700bc0_0 .net "reset", 0 0, v0x26ff8a0_0;  1 drivers
S_0x26d4c40 .scope task, "check" "check" 3 45, 3 45 0, S_0x26dc140;
 .timescale 0 0;
v0x26d7750_0 .var "in0", 7 0;
v0x26ce220_0 .var "in1", 7 0;
v0x26d53d0_0 .var "out", 7 0;
v0x26f8220_0 .var "sel", 0 0;
TD_Top.check ;
    %load/vec4 v0x26ff6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x26d7750_0;
    %store/vec4 v0x2700540_0, 0, 8;
    %load/vec4 v0x26ce220_0;
    %store/vec4 v0x27005e0_0, 0, 8;
    %load/vec4 v0x26f8220_0;
    %store/vec4 v0x27007b0_0, 0, 1;
    %delay 8, 0;
    %load/vec4 v0x26ff7c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 61 "$display", "%3d: %b %b %b > %b", v0x26ff610_0, v0x2700540_0, v0x27005e0_0, v0x27007b0_0, v0x27006e0_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x26d53d0_0;
    %load/vec4 v0x26d53d0_0;
    %load/vec4 v0x27006e0_0;
    %xor;
    %load/vec4 v0x26d53d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %load/vec4 v0x26ff7c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call/w 3 68 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x26ff610_0, "dut_out", "out", v0x27006e0_0, v0x26d53d0_0 {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call/w 3 71 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ff6f0_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x26ff7c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call/w 3 76 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_0.8 ;
T_0.5 ;
    %delay 2, 0;
T_0.0 ;
    %end;
S_0x26dc330 .scope module, "dut" "Mux2_8b_GL" 3 30, 4 10 0, S_0x26dc140;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x26fe7c0_0 .net "in0", 7 0, v0x2700540_0;  1 drivers
v0x26fe8c0_0 .net "in1", 7 0, v0x27005e0_0;  1 drivers
v0x26fe9a0_0 .net "out", 7 0, L_0x2704cf0;  alias, 1 drivers
v0x26fea80_0 .net "sel", 0 0, v0x27007b0_0;  1 drivers
L_0x2702d00 .part v0x2700540_0, 0, 4;
L_0x2702df0 .part v0x27005e0_0, 0, 4;
L_0x2704bb0 .part v0x2700540_0, 4, 4;
L_0x2704c50 .part v0x27005e0_0, 4, 4;
L_0x2704cf0 .concat8 [ 4 4 0 0], L_0x2702bc0, L_0x2704a70;
S_0x26f83c0 .scope module, "mux0" "Mux2_4b_GL" 4 19, 5 10 0, S_0x26dc330;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0";
    .port_info 1 /INPUT 4 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "out";
v0x26fb0f0_0 .net "in0", 3 0, L_0x2702d00;  1 drivers
v0x26fb1f0_0 .net "in1", 3 0, L_0x2702df0;  1 drivers
v0x26fb2d0_0 .net "out", 3 0, L_0x2702bc0;  1 drivers
v0x26fb440_0 .net "sel", 0 0, v0x27007b0_0;  alias, 1 drivers
L_0x2701240 .part L_0x2702d00, 0, 1;
L_0x27012e0 .part L_0x2702df0, 0, 1;
L_0x2701920 .part L_0x2702d00, 1, 1;
L_0x2701a10 .part L_0x2702df0, 1, 1;
L_0x2702280 .part L_0x2702d00, 2, 1;
L_0x2702320 .part L_0x2702df0, 2, 1;
L_0x2702910 .part L_0x2702d00, 3, 1;
L_0x2702a40 .part L_0x2702df0, 3, 1;
L_0x2702bc0 .concat8 [ 1 1 1 1], L_0x27010f0, L_0x27017d0, L_0x2702130, L_0x27027c0;
S_0x26f8610 .scope module, "mux0" "Mux2_1b_GL" 5 19, 6 8 0, S_0x26f83c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2700c60 .functor AND 1, L_0x2701240, L_0x27012e0, C4<1>, C4<1>;
L_0x2700d60 .functor NOT 1, v0x27007b0_0, C4<0>, C4<0>, C4<0>;
L_0x2700e00 .functor AND 1, L_0x2701240, L_0x2700d60, C4<1>, C4<1>;
L_0x2700ef0 .functor OR 1, L_0x2700c60, L_0x2700e00, C4<0>, C4<0>;
L_0x2701030 .functor AND 1, L_0x27012e0, v0x27007b0_0, C4<1>, C4<1>;
L_0x27010f0 .functor OR 1, L_0x2700ef0, L_0x2701030, C4<0>, C4<0>;
v0x26f8880_0 .net *"_ivl_0", 0 0, L_0x2700c60;  1 drivers
v0x26f8980_0 .net *"_ivl_2", 0 0, L_0x2700d60;  1 drivers
v0x26f8a60_0 .net *"_ivl_4", 0 0, L_0x2700e00;  1 drivers
v0x26f8b20_0 .net *"_ivl_6", 0 0, L_0x2700ef0;  1 drivers
v0x26f8c00_0 .net *"_ivl_8", 0 0, L_0x2701030;  1 drivers
v0x26f8d30_0 .net "in0", 0 0, L_0x2701240;  1 drivers
v0x26f8df0_0 .net "in1", 0 0, L_0x27012e0;  1 drivers
v0x26f8eb0_0 .net "out", 0 0, L_0x27010f0;  1 drivers
v0x26f8f90_0 .net "sel", 0 0, v0x27007b0_0;  alias, 1 drivers
S_0x26f90d0 .scope module, "mux1" "Mux2_1b_GL" 5 26, 6 8 0, S_0x26f83c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2701380 .functor AND 1, L_0x2701920, L_0x2701a10, C4<1>, C4<1>;
L_0x27013f0 .functor NOT 1, v0x27007b0_0, C4<0>, C4<0>, C4<0>;
L_0x2701490 .functor AND 1, L_0x2701920, L_0x27013f0, C4<1>, C4<1>;
L_0x27015d0 .functor OR 1, L_0x2701380, L_0x2701490, C4<0>, C4<0>;
L_0x2701710 .functor AND 1, L_0x2701a10, v0x27007b0_0, C4<1>, C4<1>;
L_0x27017d0 .functor OR 1, L_0x27015d0, L_0x2701710, C4<0>, C4<0>;
v0x26f92f0_0 .net *"_ivl_0", 0 0, L_0x2701380;  1 drivers
v0x26f93d0_0 .net *"_ivl_2", 0 0, L_0x27013f0;  1 drivers
v0x26f94b0_0 .net *"_ivl_4", 0 0, L_0x2701490;  1 drivers
v0x26f9570_0 .net *"_ivl_6", 0 0, L_0x27015d0;  1 drivers
v0x26f9650_0 .net *"_ivl_8", 0 0, L_0x2701710;  1 drivers
v0x26f9780_0 .net "in0", 0 0, L_0x2701920;  1 drivers
v0x26f9840_0 .net "in1", 0 0, L_0x2701a10;  1 drivers
v0x26f9900_0 .net "out", 0 0, L_0x27017d0;  1 drivers
v0x26f99e0_0 .net "sel", 0 0, v0x27007b0_0;  alias, 1 drivers
S_0x26f9ae0 .scope module, "mux2" "Mux2_1b_GL" 5 33, 6 8 0, S_0x26f83c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2701b30 .functor AND 1, L_0x2702280, L_0x2702320, C4<1>, C4<1>;
L_0x2701ba0 .functor NOT 1, v0x27007b0_0, C4<0>, C4<0>, C4<0>;
L_0x2701e20 .functor AND 1, L_0x2702280, L_0x2701ba0, C4<1>, C4<1>;
L_0x2701f30 .functor OR 1, L_0x2701b30, L_0x2701e20, C4<0>, C4<0>;
L_0x2702070 .functor AND 1, L_0x2702320, v0x27007b0_0, C4<1>, C4<1>;
L_0x2702130 .functor OR 1, L_0x2701f30, L_0x2702070, C4<0>, C4<0>;
v0x26f9d10_0 .net *"_ivl_0", 0 0, L_0x2701b30;  1 drivers
v0x26f9df0_0 .net *"_ivl_2", 0 0, L_0x2701ba0;  1 drivers
v0x26f9ed0_0 .net *"_ivl_4", 0 0, L_0x2701e20;  1 drivers
v0x26f9fc0_0 .net *"_ivl_6", 0 0, L_0x2701f30;  1 drivers
v0x26fa0a0_0 .net *"_ivl_8", 0 0, L_0x2702070;  1 drivers
v0x26fa1d0_0 .net "in0", 0 0, L_0x2702280;  1 drivers
v0x26fa290_0 .net "in1", 0 0, L_0x2702320;  1 drivers
v0x26fa350_0 .net "out", 0 0, L_0x2702130;  1 drivers
v0x26fa4c0_0 .net "sel", 0 0, v0x27007b0_0;  alias, 1 drivers
S_0x26fa5e0 .scope module, "mux3" "Mux2_1b_GL" 5 40, 6 8 0, S_0x26f83c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2702400 .functor AND 1, L_0x2702910, L_0x2702a40, C4<1>, C4<1>;
L_0x2702470 .functor NOT 1, v0x27007b0_0, C4<0>, C4<0>, C4<0>;
L_0x27024e0 .functor AND 1, L_0x2702910, L_0x2702470, C4<1>, C4<1>;
L_0x27025f0 .functor OR 1, L_0x2702400, L_0x27024e0, C4<0>, C4<0>;
L_0x2702700 .functor AND 1, L_0x2702a40, v0x27007b0_0, C4<1>, C4<1>;
L_0x27027c0 .functor OR 1, L_0x27025f0, L_0x2702700, C4<0>, C4<0>;
v0x26fa830_0 .net *"_ivl_0", 0 0, L_0x2702400;  1 drivers
v0x26fa930_0 .net *"_ivl_2", 0 0, L_0x2702470;  1 drivers
v0x26faa10_0 .net *"_ivl_4", 0 0, L_0x27024e0;  1 drivers
v0x26faad0_0 .net *"_ivl_6", 0 0, L_0x27025f0;  1 drivers
v0x26fabb0_0 .net *"_ivl_8", 0 0, L_0x2702700;  1 drivers
v0x26face0_0 .net "in0", 0 0, L_0x2702910;  1 drivers
v0x26fada0_0 .net "in1", 0 0, L_0x2702a40;  1 drivers
v0x26fae60_0 .net "out", 0 0, L_0x27027c0;  1 drivers
v0x26fafd0_0 .net "sel", 0 0, v0x27007b0_0;  alias, 1 drivers
S_0x26fb590 .scope module, "mux1" "Mux2_4b_GL" 4 27, 5 10 0, S_0x26dc330;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0";
    .port_info 1 /INPUT 4 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "out";
v0x26fe3b0_0 .net "in0", 3 0, L_0x2704bb0;  1 drivers
v0x26fe4b0_0 .net "in1", 3 0, L_0x2704c50;  1 drivers
v0x26fe590_0 .net "out", 3 0, L_0x2704a70;  1 drivers
v0x26fe670_0 .net "sel", 0 0, v0x27007b0_0;  alias, 1 drivers
L_0x27033f0 .part L_0x2704bb0, 0, 1;
L_0x2703490 .part L_0x2704c50, 0, 1;
L_0x2703a40 .part L_0x2704bb0, 1, 1;
L_0x2703b30 .part L_0x2704c50, 1, 1;
L_0x2704130 .part L_0x2704bb0, 2, 1;
L_0x27041d0 .part L_0x2704c50, 2, 1;
L_0x27047c0 .part L_0x2704bb0, 3, 1;
L_0x27048f0 .part L_0x2704c50, 3, 1;
L_0x2704a70 .concat8 [ 1 1 1 1], L_0x27032a0, L_0x27038f0, L_0x2703fe0, L_0x2704670;
S_0x26fb7b0 .scope module, "mux0" "Mux2_1b_GL" 5 19, 6 8 0, S_0x26fb590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2702ee0 .functor AND 1, L_0x27033f0, L_0x2703490, C4<1>, C4<1>;
L_0x2702f50 .functor NOT 1, v0x27007b0_0, C4<0>, C4<0>, C4<0>;
L_0x2702fc0 .functor AND 1, L_0x27033f0, L_0x2702f50, C4<1>, C4<1>;
L_0x27030d0 .functor OR 1, L_0x2702ee0, L_0x2702fc0, C4<0>, C4<0>;
L_0x27031e0 .functor AND 1, L_0x2703490, v0x27007b0_0, C4<1>, C4<1>;
L_0x27032a0 .functor OR 1, L_0x27030d0, L_0x27031e0, C4<0>, C4<0>;
v0x26fb9e0_0 .net *"_ivl_0", 0 0, L_0x2702ee0;  1 drivers
v0x26fbae0_0 .net *"_ivl_2", 0 0, L_0x2702f50;  1 drivers
v0x26fbbc0_0 .net *"_ivl_4", 0 0, L_0x2702fc0;  1 drivers
v0x26fbcb0_0 .net *"_ivl_6", 0 0, L_0x27030d0;  1 drivers
v0x26fbd90_0 .net *"_ivl_8", 0 0, L_0x27031e0;  1 drivers
v0x26fbec0_0 .net "in0", 0 0, L_0x27033f0;  1 drivers
v0x26fbf80_0 .net "in1", 0 0, L_0x2703490;  1 drivers
v0x26fc040_0 .net "out", 0 0, L_0x27032a0;  1 drivers
v0x26fc1b0_0 .net "sel", 0 0, v0x27007b0_0;  alias, 1 drivers
S_0x26fc2d0 .scope module, "mux1" "Mux2_1b_GL" 5 26, 6 8 0, S_0x26fb590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2703530 .functor AND 1, L_0x2703a40, L_0x2703b30, C4<1>, C4<1>;
L_0x27035a0 .functor NOT 1, v0x27007b0_0, C4<0>, C4<0>, C4<0>;
L_0x2703610 .functor AND 1, L_0x2703a40, L_0x27035a0, C4<1>, C4<1>;
L_0x2703720 .functor OR 1, L_0x2703530, L_0x2703610, C4<0>, C4<0>;
L_0x2703830 .functor AND 1, L_0x2703b30, v0x27007b0_0, C4<1>, C4<1>;
L_0x27038f0 .functor OR 1, L_0x2703720, L_0x2703830, C4<0>, C4<0>;
v0x26fc4f0_0 .net *"_ivl_0", 0 0, L_0x2703530;  1 drivers
v0x26fc5d0_0 .net *"_ivl_2", 0 0, L_0x27035a0;  1 drivers
v0x26fc6b0_0 .net *"_ivl_4", 0 0, L_0x2703610;  1 drivers
v0x26fc7a0_0 .net *"_ivl_6", 0 0, L_0x2703720;  1 drivers
v0x26fc880_0 .net *"_ivl_8", 0 0, L_0x2703830;  1 drivers
v0x26fc9b0_0 .net "in0", 0 0, L_0x2703a40;  1 drivers
v0x26fca70_0 .net "in1", 0 0, L_0x2703b30;  1 drivers
v0x26fcb30_0 .net "out", 0 0, L_0x27038f0;  1 drivers
v0x26fcca0_0 .net "sel", 0 0, v0x27007b0_0;  alias, 1 drivers
S_0x26fcdc0 .scope module, "mux2" "Mux2_1b_GL" 5 33, 6 8 0, S_0x26fb590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2703c20 .functor AND 1, L_0x2704130, L_0x27041d0, C4<1>, C4<1>;
L_0x2703c90 .functor NOT 1, v0x27007b0_0, C4<0>, C4<0>, C4<0>;
L_0x2703d00 .functor AND 1, L_0x2704130, L_0x2703c90, C4<1>, C4<1>;
L_0x2703e10 .functor OR 1, L_0x2703c20, L_0x2703d00, C4<0>, C4<0>;
L_0x2703f20 .functor AND 1, L_0x27041d0, v0x27007b0_0, C4<1>, C4<1>;
L_0x2703fe0 .functor OR 1, L_0x2703e10, L_0x2703f20, C4<0>, C4<0>;
v0x26fcff0_0 .net *"_ivl_0", 0 0, L_0x2703c20;  1 drivers
v0x26fd0d0_0 .net *"_ivl_2", 0 0, L_0x2703c90;  1 drivers
v0x26fd1b0_0 .net *"_ivl_4", 0 0, L_0x2703d00;  1 drivers
v0x26fd2a0_0 .net *"_ivl_6", 0 0, L_0x2703e10;  1 drivers
v0x26fd380_0 .net *"_ivl_8", 0 0, L_0x2703f20;  1 drivers
v0x26fd4b0_0 .net "in0", 0 0, L_0x2704130;  1 drivers
v0x26fd570_0 .net "in1", 0 0, L_0x27041d0;  1 drivers
v0x26fd630_0 .net "out", 0 0, L_0x2703fe0;  1 drivers
v0x26fd7a0_0 .net "sel", 0 0, v0x27007b0_0;  alias, 1 drivers
S_0x26fd8c0 .scope module, "mux3" "Mux2_1b_GL" 5 40, 6 8 0, S_0x26fb590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27042b0 .functor AND 1, L_0x27047c0, L_0x27048f0, C4<1>, C4<1>;
L_0x2704320 .functor NOT 1, v0x27007b0_0, C4<0>, C4<0>, C4<0>;
L_0x2704390 .functor AND 1, L_0x27047c0, L_0x2704320, C4<1>, C4<1>;
L_0x27044a0 .functor OR 1, L_0x27042b0, L_0x2704390, C4<0>, C4<0>;
L_0x27045b0 .functor AND 1, L_0x27048f0, v0x27007b0_0, C4<1>, C4<1>;
L_0x2704670 .functor OR 1, L_0x27044a0, L_0x27045b0, C4<0>, C4<0>;
v0x26fdac0_0 .net *"_ivl_0", 0 0, L_0x27042b0;  1 drivers
v0x26fdbc0_0 .net *"_ivl_2", 0 0, L_0x2704320;  1 drivers
v0x26fdca0_0 .net *"_ivl_4", 0 0, L_0x2704390;  1 drivers
v0x26fdd90_0 .net *"_ivl_6", 0 0, L_0x27044a0;  1 drivers
v0x26fde70_0 .net *"_ivl_8", 0 0, L_0x27045b0;  1 drivers
v0x26fdfa0_0 .net "in0", 0 0, L_0x27047c0;  1 drivers
v0x26fe060_0 .net "in1", 0 0, L_0x27048f0;  1 drivers
v0x26fe120_0 .net "out", 0 0, L_0x2704670;  1 drivers
v0x26fe290_0 .net "sel", 0 0, v0x27007b0_0;  alias, 1 drivers
S_0x26febd0 .scope module, "t" "ece2300_TestUtils" 3 19, 7 26 0, S_0x26dc140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x26ff530_0 .var "clk", 0 0;
v0x26ff610_0 .var/2s "cycles", 31 0;
v0x26ff6f0_0 .var "failed", 0 0;
v0x26ff7c0_0 .var/2s "n", 31 0;
v0x26ff8a0_0 .var "reset", 0 0;
v0x26ff9b0_0 .var/2s "seed", 31 0;
v0x26ffa90_0 .var/str "vcd_filename";
E_0x26a4f50 .event posedge, v0x26ff530_0;
S_0x26feda0 .scope task, "test_bench_begin" "test_bench_begin" 7 90, 7 90 0, S_0x26febd0;
 .timescale 0 0;
v0x26fefa0_0 .var/str "filename";
TD_Top.t.test_bench_begin ;
    %pushi/str "\012";
    %load/str v0x26fefa0_0;
    %concat/str;
    %vpi_call/w 7 91 "$write", S<0,str> {0 0 1};
    %delay 1, 0;
    %end;
S_0x26ff080 .scope task, "test_bench_end" "test_bench_end" 7 99, 7 99 0, S_0x26febd0;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %vpi_call/w 7 100 "$write", "\012" {0 0 0};
    %load/vec4 v0x26ff7c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %vpi_call/w 7 102 "$write", "\012" {0 0 0};
T_2.10 ;
    %vpi_call/w 7 103 "$finish" {0 0 0};
    %end;
S_0x26ff280 .scope task, "test_case_begin" "test_case_begin" 7 110, 7 110 0, S_0x26febd0;
 .timescale 0 0;
v0x26ff490_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %pushi/str "\012";
    %load/str v0x26ff490_0;
    %concat/str;
    %concati/str " ";
    %vpi_call/w 7 111 "$write", S<0,str> {0 0 1};
    %load/vec4 v0x26ff7c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %vpi_call/w 7 113 "$write", "\012" {0 0 0};
T_3.12 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x26ff9b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ff6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ff8a0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ff8a0_0, 0, 1;
    %end;
S_0x26ffbb0 .scope task, "test_case_1_basic" "test_case_1_basic" 3 76, 3 76 0, S_0x26dc140;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x26ff490_0;
    %fork TD_Top.t.test_case_begin, S_0x26ff280;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x26d7750_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x26ce220_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f8220_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x26d53d0_0, 0, 8;
    %fork TD_Top.check, S_0x26d4c40;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x26d7750_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x26ce220_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f8220_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x26d53d0_0, 0, 8;
    %fork TD_Top.check, S_0x26d4c40;
    %join;
    %end;
S_0x26ffd90 .scope task, "test_case_2_directed" "test_case_2_directed" 3 85, 3 85 0, S_0x26dc140;
 .timescale 0 0;
TD_Top.test_case_2_directed ;
    %pushi/str "test_case_2_directed";
    %store/str v0x26ff490_0;
    %fork TD_Top.t.test_case_begin, S_0x26ff280;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x26d7750_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x26ce220_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f8220_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x26d53d0_0, 0, 8;
    %fork TD_Top.check, S_0x26d4c40;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x26d7750_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x26ce220_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f8220_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x26d53d0_0, 0, 8;
    %fork TD_Top.check, S_0x26d4c40;
    %join;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x26d7750_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x26ce220_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f8220_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x26d53d0_0, 0, 8;
    %fork TD_Top.check, S_0x26d4c40;
    %join;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x26d7750_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x26ce220_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f8220_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x26d53d0_0, 0, 8;
    %fork TD_Top.check, S_0x26d4c40;
    %join;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x26d7750_0, 0, 8;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x26ce220_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f8220_0, 0, 1;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x26d53d0_0, 0, 8;
    %fork TD_Top.check, S_0x26d4c40;
    %join;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x26d7750_0, 0, 8;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x26ce220_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f8220_0, 0, 1;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x26d53d0_0, 0, 8;
    %fork TD_Top.check, S_0x26d4c40;
    %join;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x26d7750_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x26ce220_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f8220_0, 0, 1;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x26d53d0_0, 0, 8;
    %fork TD_Top.check, S_0x26d4c40;
    %join;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x26d7750_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x26ce220_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f8220_0, 0, 1;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x26d53d0_0, 0, 8;
    %fork TD_Top.check, S_0x26d4c40;
    %join;
    %end;
S_0x26fffc0 .scope task, "test_case_3_random" "test_case_3_random" 3 105, 3 105 0, S_0x26dc140;
 .timescale 0 0;
TD_Top.test_case_3_random ;
    %pushi/str "test_case_3_random";
    %store/str v0x26ff490_0;
    %fork TD_Top.t.test_case_begin, S_0x26ff280;
    %join;
    %fork t_1, S_0x27001a0;
    %jmp t_0;
    .scope S_0x27001a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2700380_0, 0, 32;
T_6.14 ;
    %load/vec4 v0x2700380_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_6.15, 5;
    %vpi_func 3 114 "$urandom" 32, v0x26ff9b0_0 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x2700940_0, 0, 8;
    %vpi_func 3 115 "$urandom" 32, v0x26ff9b0_0 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x2700a20_0, 0, 8;
    %vpi_func 3 116 "$urandom" 32, v0x26ff9b0_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x2700b00_0, 0, 1;
    %load/vec4 v0x2700940_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x2700a20_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x2700b00_0;
    %inv;
    %load/vec4 v0x2700940_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v0x2700b00_0;
    %load/vec4 v0x2700a20_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x27008a0_0, 4;
    %load/vec4 v0x2700940_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x2700a20_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x2700b00_0;
    %inv;
    %load/vec4 v0x2700940_0;
    %parti/s 1, 1, 2;
    %and;
    %or;
    %load/vec4 v0x2700b00_0;
    %load/vec4 v0x2700a20_0;
    %parti/s 1, 1, 2;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x27008a0_0, 4;
    %load/vec4 v0x2700940_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x2700a20_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x2700b00_0;
    %inv;
    %load/vec4 v0x2700940_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %load/vec4 v0x2700b00_0;
    %load/vec4 v0x2700a20_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x27008a0_0, 4;
    %load/vec4 v0x2700940_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x2700a20_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x2700b00_0;
    %inv;
    %load/vec4 v0x2700940_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %load/vec4 v0x2700b00_0;
    %load/vec4 v0x2700a20_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x27008a0_0, 4;
    %load/vec4 v0x2700940_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x2700a20_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0x2700b00_0;
    %inv;
    %load/vec4 v0x2700940_0;
    %parti/s 1, 4, 4;
    %and;
    %or;
    %load/vec4 v0x2700b00_0;
    %load/vec4 v0x2700a20_0;
    %parti/s 1, 4, 4;
    %and;
    %or;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x27008a0_0, 4;
    %load/vec4 v0x2700940_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x2700a20_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0x2700b00_0;
    %inv;
    %load/vec4 v0x2700940_0;
    %parti/s 1, 5, 4;
    %and;
    %or;
    %load/vec4 v0x2700b00_0;
    %load/vec4 v0x2700a20_0;
    %parti/s 1, 5, 4;
    %and;
    %or;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x27008a0_0, 4;
    %load/vec4 v0x2700940_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x2700a20_0;
    %parti/s 1, 6, 4;
    %and;
    %load/vec4 v0x2700b00_0;
    %inv;
    %load/vec4 v0x2700940_0;
    %parti/s 1, 6, 4;
    %and;
    %or;
    %load/vec4 v0x2700b00_0;
    %load/vec4 v0x2700a20_0;
    %parti/s 1, 6, 4;
    %and;
    %or;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x27008a0_0, 4;
    %load/vec4 v0x2700940_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x2700a20_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x2700b00_0;
    %inv;
    %load/vec4 v0x2700940_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %load/vec4 v0x2700b00_0;
    %load/vec4 v0x2700a20_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x27008a0_0, 4;
    %load/vec4 v0x2700940_0;
    %store/vec4 v0x26d7750_0, 0, 8;
    %load/vec4 v0x2700a20_0;
    %store/vec4 v0x26ce220_0, 0, 8;
    %load/vec4 v0x2700b00_0;
    %store/vec4 v0x26f8220_0, 0, 1;
    %load/vec4 v0x27008a0_0;
    %store/vec4 v0x26d53d0_0, 0, 8;
    %fork TD_Top.check, S_0x26d4c40;
    %join;
    %load/vec4 v0x2700380_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x2700380_0, 0, 32;
    %jmp T_6.14;
T_6.15 ;
    %end;
    .scope S_0x26fffc0;
t_0 %join;
    %end;
S_0x27001a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 110, 3 110 0, S_0x26fffc0;
 .timescale 0 0;
v0x2700380_0 .var/2s "i", 31 0;
    .scope S_0x26febd0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ff6f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26ff7c0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x26ff9b0_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x26febd0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ff530_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x26febd0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x26ff530_0;
    %inv;
    %store/vec4 v0x26ff530_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x26febd0;
T_10 ;
    %vpi_func 7 48 "$value$plusargs" 32, "test-case=%d", v0x26ff7c0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26ff7c0_0, 0, 32;
T_10.0 ;
    %vpi_func 7 51 "$value$plusargs" 32, "dump-vcd=%s", v0x26ffa90_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call/w 7 52 "$dumpfile", v0x26ffa90_0 {0 0 0};
    %vpi_call/w 7 53 "$dumpvars" {0 0 0};
T_10.2 ;
    %end;
    .thread T_10;
    .scope S_0x26febd0;
T_11 ;
    %wait E_0x26a4f50;
    %load/vec4 v0x26ff8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x26ff610_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x26ff610_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x26ff610_0, 0;
T_11.1 ;
    %load/vec4 v0x26ff610_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.2, 5;
    %vpi_call/w 7 77 "$display", "\012ERROR (cycles=%0d): timeout!", v0x26ff610_0 {0 0 0};
    %vpi_call/w 7 78 "$finish" {0 0 0};
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x26dc140;
T_12 ;
    %pushi/str "../test/Mux2_8b_GL-test.v";
    %store/str v0x26fefa0_0;
    %fork TD_Top.t.test_bench_begin, S_0x26feda0;
    %join;
    %load/vec4 v0x26ff7c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x26ff7c0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.2;
    %jmp/0xz  T_12.0, 5;
    %fork TD_Top.test_case_1_basic, S_0x26ffbb0;
    %join;
T_12.0 ;
    %load/vec4 v0x26ff7c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x26ff7c0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.5;
    %jmp/0xz  T_12.3, 5;
    %fork TD_Top.test_case_2_directed, S_0x26ffd90;
    %join;
T_12.3 ;
    %load/vec4 v0x26ff7c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.8, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x26ff7c0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.8;
    %jmp/0xz  T_12.6, 5;
    %fork TD_Top.test_case_3_random, S_0x26fffc0;
    %join;
T_12.6 ;
    %fork TD_Top.t.test_bench_end, S_0x26ff080;
    %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "../test/Mux2_8b_GL-test.v";
    "../hw/Mux2_8b_GL.v";
    "../hw/Mux2_4b_GL.v";
    "../hw/Mux2_1b_GL.v";
    "../test/ece2300-test.v";
