-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

-- DATE "06/24/2023 00:49:33"

-- 
-- Device: Altera EP4CE10E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DDS_TOP IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk : IN std_logic;
	rst_n : IN std_logic;
	dac_modu_data_ampl : BUFFER std_logic_vector(11 DOWNTO 0);
	dac_car_data_ampl : BUFFER std_logic_vector(11 DOWNTO 0);
	addr_carrier : BUFFER std_logic_vector(11 DOWNTO 0);
	addr_modu : BUFFER std_logic_vector(11 DOWNTO 0);
	clk_inv : BUFFER std_logic;
	clk_out : BUFFER std_logic;
	dac_12bit : BUFFER std_logic_vector(11 DOWNTO 0)
	);
END DDS_TOP;

-- Design Ports Information
-- dac_modu_data_ampl[0]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_modu_data_ampl[1]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_modu_data_ampl[2]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_modu_data_ampl[3]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_modu_data_ampl[4]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_modu_data_ampl[5]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_modu_data_ampl[6]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_modu_data_ampl[7]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_modu_data_ampl[8]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_modu_data_ampl[9]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_modu_data_ampl[10]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_modu_data_ampl[11]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_car_data_ampl[0]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_car_data_ampl[1]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_car_data_ampl[2]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_car_data_ampl[3]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_car_data_ampl[4]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_car_data_ampl[5]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_car_data_ampl[6]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_car_data_ampl[7]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_car_data_ampl[8]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_car_data_ampl[9]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_car_data_ampl[10]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_car_data_ampl[11]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_carrier[0]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_carrier[1]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_carrier[2]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_carrier[3]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_carrier[4]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_carrier[5]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_carrier[6]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_carrier[7]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_carrier[8]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_carrier[9]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_carrier[10]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_carrier[11]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_modu[0]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_modu[1]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_modu[2]	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_modu[3]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_modu[4]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_modu[5]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_modu[6]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_modu[7]	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_modu[8]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_modu[9]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_modu[10]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_modu[11]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_inv	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_out	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_12bit[0]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_12bit[1]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_12bit[2]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_12bit[3]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_12bit[4]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_12bit[5]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_12bit[6]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_12bit[7]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_12bit[8]	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_12bit[9]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_12bit[10]	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dac_12bit[11]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst_n	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF DDS_TOP IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst_n : std_logic;
SIGNAL ww_dac_modu_data_ampl : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_dac_car_data_ampl : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_addr_carrier : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_addr_modu : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_clk_inv : std_logic;
SIGNAL ww_clk_out : std_logic;
SIGNAL ww_dac_12bit : std_logic_vector(11 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U_pll|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U_pll|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rst_n~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT35\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~24_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~25_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~23_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\ : std_logic;
SIGNAL \rst_n~input_o\ : std_logic;
SIGNAL \rst_n~inputclkctrl_outclk\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]~3_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~29_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~25_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~26_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~30_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~27_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~q\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|Add1~1_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~14_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~28_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~29_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~q\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|Add1~1_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~27_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~28_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~30_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~31_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~31_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~32_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~33_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][7]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~34_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~28_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~35_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][9]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~36_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~29_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~34_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][8]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~35_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~26_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~27_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~24_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~25_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~32_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~33_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~18_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~24_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~26_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \U_pll|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \u_div_120|Add0~0_combout\ : std_logic;
SIGNAL \u_div_120|Add0~1\ : std_logic;
SIGNAL \u_div_120|Add0~2_combout\ : std_logic;
SIGNAL \u_div_120|Add0~3\ : std_logic;
SIGNAL \u_div_120|Add0~4_combout\ : std_logic;
SIGNAL \u_div_120|Add0~5\ : std_logic;
SIGNAL \u_div_120|Add0~6_combout\ : std_logic;
SIGNAL \u_div_120|Add0~7\ : std_logic;
SIGNAL \u_div_120|Add0~8_combout\ : std_logic;
SIGNAL \u_div_120|Add0~9\ : std_logic;
SIGNAL \u_div_120|Add0~10_combout\ : std_logic;
SIGNAL \u_div_120|Add0~11\ : std_logic;
SIGNAL \u_div_120|Add0~12_combout\ : std_logic;
SIGNAL \u_div_120|Add0~13\ : std_logic;
SIGNAL \u_div_120|Add0~14_combout\ : std_logic;
SIGNAL \u_div_120|counter~11_combout\ : std_logic;
SIGNAL \u_div_120|Add0~15\ : std_logic;
SIGNAL \u_div_120|Add0~16_combout\ : std_logic;
SIGNAL \u_div_120|Equal0~8_combout\ : std_logic;
SIGNAL \u_div_120|Equal0~9_combout\ : std_logic;
SIGNAL \u_div_120|Add0~17\ : std_logic;
SIGNAL \u_div_120|Add0~18_combout\ : std_logic;
SIGNAL \u_div_120|Add0~19\ : std_logic;
SIGNAL \u_div_120|Add0~20_combout\ : std_logic;
SIGNAL \u_div_120|Equal0~6_combout\ : std_logic;
SIGNAL \u_div_120|Add0~21\ : std_logic;
SIGNAL \u_div_120|Add0~22_combout\ : std_logic;
SIGNAL \u_div_120|Add0~23\ : std_logic;
SIGNAL \u_div_120|Add0~24_combout\ : std_logic;
SIGNAL \u_div_120|counter~10_combout\ : std_logic;
SIGNAL \u_div_120|Add0~25\ : std_logic;
SIGNAL \u_div_120|Add0~26_combout\ : std_logic;
SIGNAL \u_div_120|counter~9_combout\ : std_logic;
SIGNAL \u_div_120|Add0~27\ : std_logic;
SIGNAL \u_div_120|Add0~28_combout\ : std_logic;
SIGNAL \u_div_120|counter~8_combout\ : std_logic;
SIGNAL \u_div_120|Add0~29\ : std_logic;
SIGNAL \u_div_120|Add0~30_combout\ : std_logic;
SIGNAL \u_div_120|counter~7_combout\ : std_logic;
SIGNAL \u_div_120|Add0~31\ : std_logic;
SIGNAL \u_div_120|Add0~32_combout\ : std_logic;
SIGNAL \u_div_120|Equal0~5_combout\ : std_logic;
SIGNAL \u_div_120|Equal0~7_combout\ : std_logic;
SIGNAL \u_div_120|Add0~33\ : std_logic;
SIGNAL \u_div_120|Add0~34_combout\ : std_logic;
SIGNAL \u_div_120|counter~6_combout\ : std_logic;
SIGNAL \u_div_120|Add0~35\ : std_logic;
SIGNAL \u_div_120|Add0~36_combout\ : std_logic;
SIGNAL \u_div_120|Add0~37\ : std_logic;
SIGNAL \u_div_120|Add0~38_combout\ : std_logic;
SIGNAL \u_div_120|counter~5_combout\ : std_logic;
SIGNAL \u_div_120|Add0~39\ : std_logic;
SIGNAL \u_div_120|Add0~40_combout\ : std_logic;
SIGNAL \u_div_120|counter~4_combout\ : std_logic;
SIGNAL \u_div_120|Add0~41\ : std_logic;
SIGNAL \u_div_120|Add0~42_combout\ : std_logic;
SIGNAL \u_div_120|counter~3_combout\ : std_logic;
SIGNAL \u_div_120|Add0~43\ : std_logic;
SIGNAL \u_div_120|Add0~44_combout\ : std_logic;
SIGNAL \u_div_120|counter~2_combout\ : std_logic;
SIGNAL \u_div_120|Add0~45\ : std_logic;
SIGNAL \u_div_120|Add0~46_combout\ : std_logic;
SIGNAL \u_div_120|counter~1_combout\ : std_logic;
SIGNAL \u_div_120|Add0~47\ : std_logic;
SIGNAL \u_div_120|Add0~48_combout\ : std_logic;
SIGNAL \u_div_120|Add0~49\ : std_logic;
SIGNAL \u_div_120|Add0~50_combout\ : std_logic;
SIGNAL \u_div_120|counter~0_combout\ : std_logic;
SIGNAL \u_div_120|Add0~51\ : std_logic;
SIGNAL \u_div_120|Add0~52_combout\ : std_logic;
SIGNAL \u_div_120|Add0~53\ : std_logic;
SIGNAL \u_div_120|Add0~54_combout\ : std_logic;
SIGNAL \u_div_120|Add0~55\ : std_logic;
SIGNAL \u_div_120|Add0~56_combout\ : std_logic;
SIGNAL \u_div_120|Equal0~1_combout\ : std_logic;
SIGNAL \u_div_120|Equal0~2_combout\ : std_logic;
SIGNAL \u_div_120|Equal0~3_combout\ : std_logic;
SIGNAL \u_div_120|Add0~57\ : std_logic;
SIGNAL \u_div_120|Add0~58_combout\ : std_logic;
SIGNAL \u_div_120|Add0~59\ : std_logic;
SIGNAL \u_div_120|Add0~60_combout\ : std_logic;
SIGNAL \u_div_120|Add0~61\ : std_logic;
SIGNAL \u_div_120|Add0~62_combout\ : std_logic;
SIGNAL \u_div_120|Equal0~0_combout\ : std_logic;
SIGNAL \u_div_120|Equal0~4_combout\ : std_logic;
SIGNAL \u_div_120|Equal0~10_combout\ : std_logic;
SIGNAL \u_div_120|clk_div~0_combout\ : std_logic;
SIGNAL \U2_freq_ctrl_carrier|freq_c_reg[0]~feeder_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[0]~189_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[1]~63_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[1]~64\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[2]~65_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[2]~66\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[3]~67_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[3]~68\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[4]~69_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[4]~70\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[5]~71_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[5]~72\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[6]~73_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[6]~74\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[7]~75_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[7]~76\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[8]~77_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[8]~78\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[9]~79_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[9]~80\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[10]~81_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[10]~82\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[11]~83_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[11]~84\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[12]~85_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[12]~86\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[13]~87_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[13]~88\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[14]~89_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[14]~90\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[15]~91_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[15]~92\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[16]~93_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[16]~94\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[17]~95_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[17]~96\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[18]~97_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[18]~98\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[19]~99_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[19]~100\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[20]~101_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[20]~102\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[21]~103_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[21]~104\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[22]~105_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[22]~106\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[23]~107_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[23]~108\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[24]~109_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[24]~110\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[25]~111_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[25]~112\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[26]~113_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[26]~114\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[27]~115_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[27]~116\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[28]~117_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[28]~118\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[29]~119_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[29]~120\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[30]~121_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[30]~122\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[31]~123_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[31]~124\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[32]~125_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[32]~126\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[33]~127_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[33]~128\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[34]~129_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[34]~130\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[35]~131_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[35]~132\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[36]~133_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[36]~134\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[37]~135_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[37]~136\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[38]~137_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[38]~138\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[39]~139_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[39]~140\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[40]~141_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[40]~142\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[41]~143_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[41]~144\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[42]~145_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[42]~146\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[43]~147_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[43]~148\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[44]~149_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[44]~150\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[45]~151_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[45]~152\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[46]~153_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[46]~154\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[47]~155_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[47]~156\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[48]~157_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[48]~158\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[49]~159_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[49]~160\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[50]~161_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[50]~162\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[51]~163_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[51]~164\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[52]~165_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[52]~166\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[53]~167_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[53]~168\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[54]~169_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[54]~170\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[55]~171_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[55]~172\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[56]~173_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[56]~174\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[57]~175_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[57]~176\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[58]~177_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[58]~178\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[59]~179_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[59]~180\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[60]~181_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[60]~182\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[61]~183_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[61]~184\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[62]~185_combout\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[62]~186\ : std_logic;
SIGNAL \U2_acc_32bit_modu|add[63]~187_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~14_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\ : std_logic;
SIGNAL \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\ : std_logic;
SIGNAL \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecell_combout\ : std_logic;
SIGNAL \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~47_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~41_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~43_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~_emulated_q\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~_wirecell_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~37_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~39_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~_emulated_q\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~_wirecell_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~33_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~35_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~_emulated_q\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~_wirecell_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~29_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~31_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~_emulated_q\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~_wirecell_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~25_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~27_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~_emulated_q\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~_wirecell_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~21_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~23_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~_emulated_q\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~_wirecell_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~17_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~19_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~_emulated_q\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~_wirecell_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~13_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~15_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~_emulated_q\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~_wirecell_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~9_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~11_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~_emulated_q\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~_wirecell_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~5_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~7_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~_emulated_q\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~_wirecell_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~_wirecell_combout\ : std_logic;
SIGNAL \U0_AM|Add2~1\ : std_logic;
SIGNAL \U0_AM|Add2~3\ : std_logic;
SIGNAL \U0_AM|Add2~5\ : std_logic;
SIGNAL \U0_AM|Add2~7\ : std_logic;
SIGNAL \U0_AM|Add2~9\ : std_logic;
SIGNAL \U0_AM|Add2~11\ : std_logic;
SIGNAL \U0_AM|Add2~13\ : std_logic;
SIGNAL \U0_AM|Add2~15\ : std_logic;
SIGNAL \U0_AM|Add2~17\ : std_logic;
SIGNAL \U0_AM|Add2~19\ : std_logic;
SIGNAL \U0_AM|Add2~21\ : std_logic;
SIGNAL \U0_AM|Add2~23\ : std_logic;
SIGNAL \U0_AM|Add2~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \U0_AM|Add2~16_combout\ : std_logic;
SIGNAL \U0_AM|Add2~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \U0_AM|Add2~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \U0_AM|Add2~10_combout\ : std_logic;
SIGNAL \U0_AM|Add2~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \U0_AM|Add2~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \U0_AM|Add2~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \U0_AM|Add2~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \U0_AM|Add2~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~20_combout\ : std_logic;
SIGNAL \U0_AM|Add2~18_combout\ : std_logic;
SIGNAL \U0_AM|Add2~20_combout\ : std_logic;
SIGNAL \U0_AM|Add2~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~37\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~39\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~41\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~43\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~45\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~47\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~49\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~51\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~53\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~55\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~56_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~54_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~18_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~52_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~16_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~50_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~48_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~10_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~46_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~44_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~42_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~40_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~38_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~36_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~34_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~32_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~30_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~28_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~26_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~20_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~18_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~16_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~10_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out12~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~37\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~39\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~41\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~43\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~45\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~47\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~49\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~51\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~53\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~55\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~57\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~59\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~61\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~63\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~65\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~67\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~69\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~71\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~73\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~75\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~77\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~79\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~81\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~83\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~85\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~87\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~89\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~91\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~92_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~20_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~18_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~16_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~10_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~37\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~39\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~41\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~43\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~45\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~47\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~49\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~51\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~53\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~55\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~56_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~90_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~54_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~88_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~52_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~86_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~50_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~84_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~48_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~82_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~46_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~44_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~80_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~78_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~42_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~76_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~40_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~74_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~38_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~72_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~36_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~70_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~34_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~68_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~32_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~30_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~66_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~28_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~64_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~62_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~26_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~60_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~58_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~56_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~20_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~54_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~18_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~52_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~16_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~50_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~48_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~46_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~10_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~37\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~39\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~41\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~43\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~45\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~47\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~49\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~51\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~53\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~55\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~57\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~59\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~61\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~63\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~65\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~67\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~69\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~71\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~73\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~75\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~77\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~79\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~81\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~83\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~85\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~87\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~89\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~91\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~92_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~20_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~37\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~39\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~41\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~43\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~45\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~47\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~49\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~51\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~53\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~55\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~56_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~18_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~54_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~16_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~52_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~50_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~48_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~10_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~46_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~44_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~42_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~40_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~38_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~36_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~34_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~32_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~30_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~28_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~26_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~20_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~18_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~16_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~10_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out12~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~37\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~39\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~41\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~43\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~45\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~47\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~49\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~51\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~53\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~55\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~57\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~59\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~61\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~63\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~65\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~67\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~69\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~71\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~73\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~75\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~77\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~79\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~81\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~83\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~85\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~87\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~89\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~91\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~92_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~20_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~18_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~16_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~10_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~37\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~39\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~41\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~43\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~45\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~47\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~49\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~51\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~53\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~55\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~56_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~54_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~90_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~88_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~52_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~50_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~86_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~84_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~48_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~46_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~82_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~44_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~80_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~78_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~42_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~40_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~76_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~38_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~74_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~36_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~72_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~34_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~70_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~32_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~68_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~30_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~66_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~64_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~28_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~62_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~26_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~60_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~58_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~56_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~20_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~18_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~54_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~16_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~52_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~50_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~48_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~10_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~46_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~37\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~39\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~41\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~43\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~45\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~47\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~49\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~51\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~53\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~55\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~57\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~59\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~61\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~63\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~65\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~67\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~69\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~71\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~73\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~75\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~77\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~79\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~81\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~83\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~85\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~87\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~89\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~91\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~92_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~90_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~90_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~1_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~88_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~88_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~86_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~86_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~3_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~84_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~84_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~82_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~82_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~5_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~80_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~80_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~78_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~78_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~7_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~1_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~76_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~76_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~74_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~74_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~9_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~72_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~72_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~10_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~70_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~70_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~11_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~68_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~68_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~66_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~66_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~13_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~64_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~64_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~62_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~62_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~15_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~60_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~60_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~16_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~58_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~58_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~17_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~56_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~56_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~18_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~54_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~54_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~19_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~52_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~52_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~20_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~3_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~50_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~50_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~21_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~48_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~48_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~5_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~46_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~46_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~23_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~44_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~44_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~42_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~42_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~25_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~7_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~40_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~40_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~26_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~38_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~38_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~27_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~36_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~36_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~28_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~34_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~34_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~29_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~32_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~32_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~30_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~30_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~30_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~31_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~9_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~28_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~28_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~32_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~10_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~26_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~26_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~33_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~11_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~34_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~35_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~20_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~20_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~36_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~18_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~18_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~37_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~13_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~38_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~39_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~15_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~40_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~41_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~16_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~42_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~17_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~43_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~44_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~45_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~46_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~47_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~18_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~48_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~19_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~49_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~20_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~50_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~51_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~52_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~21_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[0]~65_cout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[0]~67\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[1]~69\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[2]~71\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[3]~73\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[4]~75\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[5]~77\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[6]~79\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[7]~81\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[8]~83\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[9]~85\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[10]~87\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[11]~89\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[12]~91\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[13]~93\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[14]~95\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[15]~97\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[16]~99\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[17]~101\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[18]~103\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[19]~105\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[20]~107\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[21]~109\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[22]~111\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[23]~113\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[24]~115\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[25]~117\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[26]~119\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[27]~121\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[28]~123\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[29]~125\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[30]~127\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[31]~129\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[32]~131\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[33]~133\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[34]~135\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[35]~137\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[36]~139\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[37]~141\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[38]~143\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[39]~145\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[40]~147\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[41]~149\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[42]~151\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[43]~153\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[44]~155\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[45]~157\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[46]~159\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[47]~161\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[48]~163\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[49]~165\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[50]~167\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[51]~169\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[52]~170_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[51]~168_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[50]~166_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[49]~164_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[48]~162_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[47]~160_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[46]~158_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[45]~156_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[44]~154_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[43]~152_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[42]~150_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[41]~148_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[40]~146_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[39]~144_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[38]~142_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[37]~140_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[36]~138_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[35]~136_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[34]~134_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[33]~132_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[32]~130_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[31]~128_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[30]~126_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[29]~124_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[28]~122_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[27]~120_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[26]~118_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[25]~116_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[24]~114_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[23]~112_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[22]~110_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[21]~108_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[20]~106_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[19]~104_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[18]~102_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[17]~100_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[16]~98_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[15]~96_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[14]~94_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[13]~92_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[12]~90_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[11]~88_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[10]~86_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[9]~84_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[8]~82_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[7]~80_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[6]~78_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[5]~76_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[4]~74_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[3]~72_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[2]~70_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[1]~68_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[0]~66_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[0]~64_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[0]~65\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[1]~66_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[1]~67\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[2]~68_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[2]~69\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[3]~70_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[3]~71\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[4]~72_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[4]~73\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[5]~74_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[5]~75\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[6]~76_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[6]~77\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[7]~78_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[7]~79\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[8]~80_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[8]~81\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[9]~82_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[9]~83\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[10]~84_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[10]~85\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[11]~86_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[11]~87\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[12]~88_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[12]~89\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[13]~90_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[13]~91\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[14]~92_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[14]~93\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[15]~94_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[15]~95\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[16]~96_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[16]~97\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[17]~98_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[17]~99\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[18]~100_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[18]~101\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[19]~102_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[19]~103\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[20]~104_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[20]~105\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[21]~106_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[21]~107\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[22]~108_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[22]~109\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[23]~110_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[23]~111\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[24]~112_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[24]~113\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[25]~114_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[25]~115\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[26]~116_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[26]~117\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[27]~118_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[27]~119\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[28]~120_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[28]~121\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[29]~122_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[29]~123\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[30]~124_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[30]~125\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[31]~126_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[31]~127\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[32]~128_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[32]~129\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[33]~130_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[33]~131\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[34]~132_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[34]~133\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[35]~134_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[35]~135\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[36]~136_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[36]~137\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[37]~138_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[37]~139\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[38]~140_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[38]~141\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[39]~142_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[39]~143\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[40]~144_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[40]~145\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[41]~146_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[41]~147\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[42]~148_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[42]~149\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[43]~150_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[43]~151\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[44]~152_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[44]~153\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[45]~154_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[45]~155\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[46]~156_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[46]~157\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[47]~158_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[47]~159\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[48]~160_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[48]~161\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[49]~162_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[49]~163\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[50]~164_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[50]~165\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[51]~166_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[51]~167\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[52]~168_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~57\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~58_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~93\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~94_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~57\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~58_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~93\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~94_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~57\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~58_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~93\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~94_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~57\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~58_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~93\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~94_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~53_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[52]~171\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[53]~172_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[52]~169\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[53]~170_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~59\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~60_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~95\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~96_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~59\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~60_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~95\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~96_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~59\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~60_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~59\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~60_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~95\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~96_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~95\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~96_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~54_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[53]~173\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[54]~174_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[53]~171\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[54]~172_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~61\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~62_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][11]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~26_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~97\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~98_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~26_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~61\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~62_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~97\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~98_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~26_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~61\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~62_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~61\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~62_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~26_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~97\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~98_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~97\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~98_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~55_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[54]~175\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[55]~176_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[54]~173\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[55]~174_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~28_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~63\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~64_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][12]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~28_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~63\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~64_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~99\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~100_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~99\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~100_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \U0_AM|Add2~24_wirecell_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~28_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~63\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~64_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~99\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~100_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~28_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~63\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~64_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~99\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~100_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~56_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[55]~177\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[56]~178_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[55]~175\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[56]~176_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~30_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~65\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~66_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~101\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~102_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~30_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~65\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~66_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~101\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~102_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~30_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~65\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~66_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~65\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~66_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][13]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~30_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~101\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~102_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~101\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~102_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~57_combout\ : std_logic;
SIGNAL \u0_FM_Module|Add1|auto_generated|_~23_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[56]~179\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[57]~180_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[56]~177\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[57]~178_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~32_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~67\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~68_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~103\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~104_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~32_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~67\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~68_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~103\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~104_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~32_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~67\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~68_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][14]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~32_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~67\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~68_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~103\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~104_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~103\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~104_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~58_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[57]~181\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[58]~182_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[57]~179\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[58]~180_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~34_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~69\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~70_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~105\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~106_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~34_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~69\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~70_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~105\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~106_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~34_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~69\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~70_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][15]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~34_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~69\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~70_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~105\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~106_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~105\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~106_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~59_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[58]~183\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[59]~184_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[58]~181\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[59]~182_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~36_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_7~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~71\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~72_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][16]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~36_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~71\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~72_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~107\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~108_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~107\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~108_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~36_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~71\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~72_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~107\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~108_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~36_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT4\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT6\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT7\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT8\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT9\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT10\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT11\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT12\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT13\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT14\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT15\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT16\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT17\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT18\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT22\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT23\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT24\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT25\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT26\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT27\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT28\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT29\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT30\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT31\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT32\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT34\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~dataout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_7~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~71\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~72_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~107\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~108_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~60_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[59]~185\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[60]~186_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[59]~183\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[60]~184_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~73\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~74_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][17]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~37\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~38_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~109\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~110_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_7~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_7~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~37\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~38_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~73\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~74_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~109\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~110_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~37\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~38_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~73\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~74_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~109\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~110_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT19\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~37\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~38_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_7~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_7~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~73\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~74_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~109\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~110_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~61_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[60]~187\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[61]~188_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[60]~185\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[61]~186_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~39\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~40_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][0]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_7~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_7~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~75\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~76_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_1~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~75\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~76_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~39\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~40_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~111\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~112_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~111\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~112_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~39\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~40_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT2\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_7~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_7~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~75\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~76_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_1~0_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~75\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~76_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT20\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~39\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~40_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~111\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~112_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~111\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~112_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~62_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[61]~189\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[62]~190_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[61]~187\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[62]~188_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~41\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_5~42_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_1~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~77\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_3~78_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~113\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_1~114_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_7~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_7~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~41\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_6~42_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~77\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_4~78_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~113\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|op_2~114_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~41\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_5~42_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_1~2_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~77\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_3~78_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~113\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_1~114_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT21\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~41\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_6~42_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT3\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_7~5\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_7~6_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~77\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_4~78_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~113\ : std_logic;
SIGNAL \u0_FM_Module|Mult0|auto_generated|op_2~114_combout\ : std_logic;
SIGNAL \u0_FM_Module|freq_temp~63_combout\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[62]~191\ : std_logic;
SIGNAL \u0_FM_Module|FM_Freq_reg[63]~192_combout\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[62]~189\ : std_logic;
SIGNAL \U1_acc_32bit_carrier|add[63]~190_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~14_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~37_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~39_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~_emulated_q\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[9]~37_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~1_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~3_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~_emulated_q\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ : std_logic;
SIGNAL \U0_AM|Add0~0_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~5_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~7_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~_emulated_q\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ : std_logic;
SIGNAL \U0_AM|Add0~1\ : std_logic;
SIGNAL \U0_AM|Add0~2_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~9_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~11_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~_emulated_q\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\ : std_logic;
SIGNAL \U0_AM|Add0~3\ : std_logic;
SIGNAL \U0_AM|Add0~4_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~13_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~15_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~_emulated_q\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\ : std_logic;
SIGNAL \U0_AM|Add0~5\ : std_logic;
SIGNAL \U0_AM|Add0~6_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~17_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~19_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~_emulated_q\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\ : std_logic;
SIGNAL \U0_AM|Add0~7\ : std_logic;
SIGNAL \U0_AM|Add0~8_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~21_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~23_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~_emulated_q\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\ : std_logic;
SIGNAL \U0_AM|Add0~9\ : std_logic;
SIGNAL \U0_AM|Add0~10_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~25_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~27_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~_emulated_q\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\ : std_logic;
SIGNAL \U0_AM|Add0~11\ : std_logic;
SIGNAL \U0_AM|Add0~12_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~29_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~31_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~_emulated_q\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\ : std_logic;
SIGNAL \U0_AM|Add0~13\ : std_logic;
SIGNAL \U0_AM|Add0~14_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~33_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~35_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~_emulated_q\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\ : std_logic;
SIGNAL \U0_AM|Add0~15\ : std_logic;
SIGNAL \U0_AM|Add0~16_combout\ : std_logic;
SIGNAL \U0_AM|Add0~17\ : std_logic;
SIGNAL \U0_AM|Add0~18_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~41_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~43_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~_emulated_q\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ : std_logic;
SIGNAL \U0_AM|Add0~19\ : std_logic;
SIGNAL \U0_AM|Add0~20_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~45_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~47_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~_emulated_q\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ : std_logic;
SIGNAL \U0_AM|Add0~21\ : std_logic;
SIGNAL \U0_AM|Add0~22_combout\ : std_logic;
SIGNAL \U0_AM|Add0~23\ : std_logic;
SIGNAL \U0_AM|Add0~24_combout\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[12]~13_cout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[12]~15_cout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[12]~17_cout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[12]~19_cout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[12]~21_cout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[12]~23_cout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[12]~25_cout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[12]~27_cout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[12]~29_cout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[12]~31_cout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[12]~33_cout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[12]~35_cout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[12]~37\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[13]~39\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[14]~41\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[15]~43\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[16]~45\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[17]~47\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[18]~49\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[19]~51\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[20]~53\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[21]~54_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|_~8_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~0_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~1_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~4_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[0]~1\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[1]~3\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~5\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~7\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~9\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~11\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~13\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~15\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~17\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~19\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~21\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[11]~23\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[12]~24_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[11]~22_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~20_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~18_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~16_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[0]~1\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[1]~3\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~5\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[3]~7\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~9\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[5]~10_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~14_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~12_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~10_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~4_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~8_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~6_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~4_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[1]~2_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[0]~0_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[0]~1\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[1]~3\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[2]~5\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[3]~7\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[4]~9\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[5]~11\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[6]~13\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[7]~15\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[8]~17\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[9]~19\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~21\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[11]~23\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~25\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~27\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~29\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[15]~31\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~33\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[17]~35\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~37\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[19]~38_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[12]~25\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[13]~26_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[5]~11\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~13\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[7]~15\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[8]~17\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[9]~18_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[8]~16_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[7]~14_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[0]~1\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~3\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[2]~5\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[3]~7\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[4]~9\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[5]~10_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[4]~8_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~12_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[3]~6_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[2]~4_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~8_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[3]~6_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~2_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[0]~0_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[1]~2_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[0]~0_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[0]~1\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[1]~3\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[2]~5\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[3]~7\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[4]~9\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[5]~11\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[6]~13\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[7]~15\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~17\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~19\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~21\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[11]~23\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~25\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~27\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~29\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[15]~31\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[16]~33\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[17]~34_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~36_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[16]~32_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[17]~34_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[15]~30_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~32_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~28_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[15]~30_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~26_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~24_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~28_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[11]~22_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~26_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~20_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~24_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[11]~22_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~18_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~20_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~16_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[7]~14_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[9]~18_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[8]~16_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[6]~12_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[5]~10_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[7]~14_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[4]~8_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[6]~12_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[3]~6_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[5]~10_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[4]~8_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[2]~4_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[3]~6_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[1]~2_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[2]~4_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[0]~0_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[1]~2_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[0]~0_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~1_cout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~3_cout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~5_cout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~7_cout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~9_cout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~11_cout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~13_cout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~15_cout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~17_cout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~19_cout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~21_cout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~23_cout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~25\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~27\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~29\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~31\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~33\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~35\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~37\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~39\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~41\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~42_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~42_wirecell_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[9]~39_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[9]~_emulated_q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[9]~38_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[7]~29_combout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[19]~50_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~38_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~38_wirecell_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[7]~31_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[7]~_emulated_q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[7]~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[8]~33_combout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[20]~52_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~40_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~40_wirecell_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[8]~35_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[8]~_emulated_q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[8]~34_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~34_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[0]~1_combout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[12]~36_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_wirecell_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[0]~3_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[0]~_emulated_q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[10]~41_combout\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[21]~55\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[22]~56_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[19]~39\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[20]~40_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~43\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~44_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~44_wirecell_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[10]~43_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[10]~_emulated_q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[10]~42_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[11]~45_combout\ : std_logic;
SIGNAL \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[22]~57\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[23]~58_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[20]~41\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[21]~42_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~45\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~46_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[11]~47_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[11]~_emulated_q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[11]~46_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[1]~5_combout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[13]~38_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_wirecell_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[1]~7_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[1]~_emulated_q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[1]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[14]~40_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~28_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~28_wirecell_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[2]~9_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[2]~11_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[2]~_emulated_q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[2]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[3]~13_combout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[15]~42_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~30_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~30_wirecell_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[3]~15_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[3]~_emulated_q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[3]~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[5]~21_combout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[17]~46_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~34_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~34_wirecell_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[5]~23_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[5]~_emulated_q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[5]~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[6]~25_combout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[18]~48_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~36_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~36_wirecell_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[6]~27_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[6]~_emulated_q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[6]~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[4]~17_combout\ : std_logic;
SIGNAL \U0_AM|mul_result_reg[16]~44_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~32_combout\ : std_logic;
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~32_wirecell_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[4]~19_combout\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[4]~_emulated_q\ : std_logic;
SIGNAL \U0_AM|dac_12bit_reg[4]~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|~GND~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~34_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~18\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~1_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~3_combout\ : std_logic;
SIGNAL \u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~_emulated_q\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \auto_signaltap_0|acq_data_in_reg\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ : std_logic_vector(71 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult0|auto_generated|w2839w\ : std_logic_vector(133 DOWNTO 0);
SIGNAL \u0_FM_Module|Mult1|auto_generated|w2839w\ : std_logic_vector(133 DOWNTO 0);
SIGNAL \U2_acc_32bit_modu|add\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U_pll|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_div_120|counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U2_freq_ctrl_carrier|freq_c_reg\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \U1_acc_32bit_carrier|add\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0_FM_Module|freq_temp\ : std_logic_vector(75 DOWNTO 0);
SIGNAL \u0_FM_Module|FM_Freq_reg\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \U0_AM|mul_result_reg\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\ : std_logic;
SIGNAL \U_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_rst_n~inputclkctrl_outclk\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \u0_car_ampl_ctrl|ALT_INV_dac_car_ampl_reg[11]~46_combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][10]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][9]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][8]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][7]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][6]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][5]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][4]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][3]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][2]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][1]~combout\ : std_logic;
SIGNAL \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][0]~combout\ : std_logic;
SIGNAL \U0_AM|ALT_INV_Add0~24_combout\ : std_logic;
SIGNAL \U0_AM|ALT_INV_Add2~24_combout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk <= clk;
ww_rst_n <= rst_n;
dac_modu_data_ampl <= ww_dac_modu_data_ampl;
dac_car_data_ampl <= ww_dac_car_data_ampl;
addr_carrier <= ww_addr_carrier;
addr_modu <= ww_addr_modu;
clk_inv <= ww_clk_inv;
clk_out <= ww_clk_out;
dac_12bit <= ww_dac_12bit;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ <= (vcc & vcc);

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ <= (\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\U2_acc_32bit_modu|add\(63) & \U2_acc_32bit_modu|add\(62) & \U2_acc_32bit_modu|add\(61) & \U2_acc_32bit_modu|add\(60) & \U2_acc_32bit_modu|add\(59) & 
\U2_acc_32bit_modu|add\(58) & \U2_acc_32bit_modu|add\(57) & \U2_acc_32bit_modu|add\(56) & \U2_acc_32bit_modu|add\(55) & \U2_acc_32bit_modu|add\(54) & \U2_acc_32bit_modu|add\(53) & \U2_acc_32bit_modu|add\(52));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(1);

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(1);

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ <= (vcc & vcc);

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ <= (\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ <= (\U2_acc_32bit_modu|add\(63) & \U2_acc_32bit_modu|add\(62) & \U2_acc_32bit_modu|add\(61) & \U2_acc_32bit_modu|add\(60) & \U2_acc_32bit_modu|add\(59) & 
\U2_acc_32bit_modu|add\(58) & \U2_acc_32bit_modu|add\(57) & \U2_acc_32bit_modu|add\(56) & \U2_acc_32bit_modu|add\(55) & \U2_acc_32bit_modu|add\(54) & \U2_acc_32bit_modu|add\(53) & \U2_acc_32bit_modu|add\(52));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ <= (\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(0);
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(1);

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(0);
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(1);

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ <= (vcc & vcc);

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ <= (\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ <= (\U2_acc_32bit_modu|add\(63) & \U2_acc_32bit_modu|add\(62) & \U2_acc_32bit_modu|add\(61) & \U2_acc_32bit_modu|add\(60) & \U2_acc_32bit_modu|add\(59) & 
\U2_acc_32bit_modu|add\(58) & \U2_acc_32bit_modu|add\(57) & \U2_acc_32bit_modu|add\(56) & \U2_acc_32bit_modu|add\(55) & \U2_acc_32bit_modu|add\(54) & \U2_acc_32bit_modu|add\(53) & \U2_acc_32bit_modu|add\(52));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ <= (\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(0);
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(1);

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(0);
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(1);

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ <= (vcc & vcc);

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ <= (\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ <= (\U2_acc_32bit_modu|add\(63) & \U2_acc_32bit_modu|add\(62) & \U2_acc_32bit_modu|add\(61) & \U2_acc_32bit_modu|add\(60) & \U2_acc_32bit_modu|add\(59) & 
\U2_acc_32bit_modu|add\(58) & \U2_acc_32bit_modu|add\(57) & \U2_acc_32bit_modu|add\(56) & \U2_acc_32bit_modu|add\(55) & \U2_acc_32bit_modu|add\(54) & \U2_acc_32bit_modu|add\(53) & \U2_acc_32bit_modu|add\(52));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ <= (\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(0);
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(1);

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(0);
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(1);

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ <= (vcc & vcc);

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ <= (\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ <= (\U2_acc_32bit_modu|add\(63) & \U2_acc_32bit_modu|add\(62) & \U2_acc_32bit_modu|add\(61) & \U2_acc_32bit_modu|add\(60) & \U2_acc_32bit_modu|add\(59) & 
\U2_acc_32bit_modu|add\(58) & \U2_acc_32bit_modu|add\(57) & \U2_acc_32bit_modu|add\(56) & \U2_acc_32bit_modu|add\(55) & \U2_acc_32bit_modu|add\(54) & \U2_acc_32bit_modu|add\(53) & \U2_acc_32bit_modu|add\(52));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ <= (\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(8) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(0);
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(9) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(1);

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(8) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(0);
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(9) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(1);

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\ <= (vcc & vcc);

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\ <= (\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ <= (\U2_acc_32bit_modu|add\(63) & \U2_acc_32bit_modu|add\(62) & \U2_acc_32bit_modu|add\(61) & \U2_acc_32bit_modu|add\(60) & \U2_acc_32bit_modu|add\(59) & 
\U2_acc_32bit_modu|add\(58) & \U2_acc_32bit_modu|add\(57) & \U2_acc_32bit_modu|add\(56) & \U2_acc_32bit_modu|add\(55) & \U2_acc_32bit_modu|add\(54) & \U2_acc_32bit_modu|add\(53) & \U2_acc_32bit_modu|add\(52));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ <= (\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(10) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\(0);
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\(1);

\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(10) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\(0);
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(11) <= \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\(1);

\U_pll|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk~input_o\);

\U_pll|altpll_component|auto_generated|wire_pll1_clk\(0) <= \U_pll|altpll_component|auto_generated|pll1_CLK_bus\(0);
\U_pll|altpll_component|auto_generated|wire_pll1_clk\(1) <= \U_pll|altpll_component|auto_generated|pll1_CLK_bus\(1);
\U_pll|altpll_component|auto_generated|wire_pll1_clk\(2) <= \U_pll|altpll_component|auto_generated|pll1_CLK_bus\(2);
\U_pll|altpll_component|auto_generated|wire_pll1_clk\(3) <= \U_pll|altpll_component|auto_generated|pll1_CLK_bus\(3);
\U_pll|altpll_component|auto_generated|wire_pll1_clk\(4) <= \U_pll|altpll_component|auto_generated|pll1_CLK_bus\(4);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ <= (vcc & vcc);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ <= (\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\U1_acc_32bit_carrier|add\(63) & \U1_acc_32bit_carrier|add\(62) & \U1_acc_32bit_carrier|add\(61) & \U1_acc_32bit_carrier|add\(60) & 
\U1_acc_32bit_carrier|add\(59) & \U1_acc_32bit_carrier|add\(58) & \U1_acc_32bit_carrier|add\(57) & \U1_acc_32bit_carrier|add\(56) & \U1_acc_32bit_carrier|add\(55) & \U1_acc_32bit_carrier|add\(54) & \U1_acc_32bit_carrier|add\(53) & 
\U1_acc_32bit_carrier|add\(52));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(1);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(1);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ <= (vcc & vcc);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ <= (\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ <= (\U1_acc_32bit_carrier|add\(63) & \U1_acc_32bit_carrier|add\(62) & \U1_acc_32bit_carrier|add\(61) & \U1_acc_32bit_carrier|add\(60) & 
\U1_acc_32bit_carrier|add\(59) & \U1_acc_32bit_carrier|add\(58) & \U1_acc_32bit_carrier|add\(57) & \U1_acc_32bit_carrier|add\(56) & \U1_acc_32bit_carrier|add\(55) & \U1_acc_32bit_carrier|add\(54) & \U1_acc_32bit_carrier|add\(53) & 
\U1_acc_32bit_carrier|add\(52));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ <= (\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(0);
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(1);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(0);
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(1);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ <= (vcc & vcc);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ <= (\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ <= (\U1_acc_32bit_carrier|add\(63) & \U1_acc_32bit_carrier|add\(62) & \U1_acc_32bit_carrier|add\(61) & \U1_acc_32bit_carrier|add\(60) & 
\U1_acc_32bit_carrier|add\(59) & \U1_acc_32bit_carrier|add\(58) & \U1_acc_32bit_carrier|add\(57) & \U1_acc_32bit_carrier|add\(56) & \U1_acc_32bit_carrier|add\(55) & \U1_acc_32bit_carrier|add\(54) & \U1_acc_32bit_carrier|add\(53) & 
\U1_acc_32bit_carrier|add\(52));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ <= (\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(0);
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(1);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(0);
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(1);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ <= (vcc & vcc);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ <= (\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ <= (\U1_acc_32bit_carrier|add\(63) & \U1_acc_32bit_carrier|add\(62) & \U1_acc_32bit_carrier|add\(61) & \U1_acc_32bit_carrier|add\(60) & 
\U1_acc_32bit_carrier|add\(59) & \U1_acc_32bit_carrier|add\(58) & \U1_acc_32bit_carrier|add\(57) & \U1_acc_32bit_carrier|add\(56) & \U1_acc_32bit_carrier|add\(55) & \U1_acc_32bit_carrier|add\(54) & \U1_acc_32bit_carrier|add\(53) & 
\U1_acc_32bit_carrier|add\(52));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ <= (\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(0);
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(1);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(0);
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(1);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ <= (vcc & vcc);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ <= (\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ <= (\U1_acc_32bit_carrier|add\(63) & \U1_acc_32bit_carrier|add\(62) & \U1_acc_32bit_carrier|add\(61) & \U1_acc_32bit_carrier|add\(60) & 
\U1_acc_32bit_carrier|add\(59) & \U1_acc_32bit_carrier|add\(58) & \U1_acc_32bit_carrier|add\(57) & \U1_acc_32bit_carrier|add\(56) & \U1_acc_32bit_carrier|add\(55) & \U1_acc_32bit_carrier|add\(54) & \U1_acc_32bit_carrier|add\(53) & 
\U1_acc_32bit_carrier|add\(52));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ <= (\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(8) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(0);
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(9) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(1);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(8) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(0);
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(9) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(1);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\ <= (vcc & vcc);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\ <= (\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ <= (\U1_acc_32bit_carrier|add\(63) & \U1_acc_32bit_carrier|add\(62) & \U1_acc_32bit_carrier|add\(61) & \U1_acc_32bit_carrier|add\(60) & 
\U1_acc_32bit_carrier|add\(59) & \U1_acc_32bit_carrier|add\(58) & \U1_acc_32bit_carrier|add\(57) & \U1_acc_32bit_carrier|add\(56) & \U1_acc_32bit_carrier|add\(55) & \U1_acc_32bit_carrier|add\(54) & \U1_acc_32bit_carrier|add\(53) & 
\U1_acc_32bit_carrier|add\(52));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ <= (\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(10) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\(0);
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(11) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\(1);

\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(10) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\(0);
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(11) <= \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\(1);

\U0_AM|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT22\
& \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT17\
& \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT12\
& \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \U0_AM|Mult0|auto_generated|mac_mult1~dataout\ & \U0_AM|Mult0|auto_generated|mac_mult1~9\ & \U0_AM|Mult0|auto_generated|mac_mult1~8\ & \U0_AM|Mult0|auto_generated|mac_mult1~7\ & 
\U0_AM|Mult0|auto_generated|mac_mult1~6\ & \U0_AM|Mult0|auto_generated|mac_mult1~5\ & \U0_AM|Mult0|auto_generated|mac_mult1~4\ & \U0_AM|Mult0|auto_generated|mac_mult1~3\ & \U0_AM|Mult0|auto_generated|mac_mult1~2\ & \U0_AM|Mult0|auto_generated|mac_mult1~1\
& \U0_AM|Mult0|auto_generated|mac_mult1~0\);

\U0_AM|Mult0|auto_generated|mac_out2~0\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\U0_AM|Mult0|auto_generated|mac_out2~1\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\U0_AM|Mult0|auto_generated|mac_out2~2\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\U0_AM|Mult0|auto_generated|mac_out2~3\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\U0_AM|Mult0|auto_generated|mac_out2~4\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\U0_AM|Mult0|auto_generated|mac_out2~5\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\U0_AM|Mult0|auto_generated|mac_out2~6\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\U0_AM|Mult0|auto_generated|mac_out2~7\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\U0_AM|Mult0|auto_generated|mac_out2~8\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\U0_AM|Mult0|auto_generated|mac_out2~9\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\U0_AM|Mult0|auto_generated|mac_out2~dataout\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_out6_DATAA_bus\ <= (\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT35\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT34\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT33\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT32\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT31\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT30\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT29\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT28\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT27\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT26\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT25\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT24\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT23\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT22\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT21\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT20\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT19\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT18\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT17\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT16\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT15\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT14\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT13\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT12\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT11\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT10\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT9\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT8\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT7\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT6\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT5\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT4\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT3\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT2\ & \u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT1\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult5~dataout\);

\u0_FM_Module|Mult0|auto_generated|mac_out6~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_out24_DATAA_bus\ <= (\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT35\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT34\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT33\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT32\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT31\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT30\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT29\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT28\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT27\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT26\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT25\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT24\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT23\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT22\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT21\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT20\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT19\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT18\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT17\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT16\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT15\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT14\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT13\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT12\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT11\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT10\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT9\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT8\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT7\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT6\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT5\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT4\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT3\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT2\ & \u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT1\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult23~dataout\);

\u0_FM_Module|Mult0|auto_generated|mac_out24~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_out16_DATAA_bus\ <= (\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT35\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT34\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT33\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT32\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT31\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT30\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT29\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT28\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT27\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT26\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT25\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT24\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT23\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT22\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT21\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT20\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT19\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT18\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT17\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT16\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT15\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT14\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT13\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT12\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT11\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT10\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT9\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT8\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT7\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT6\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT5\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT4\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT3\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT2\ & \u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT1\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult15~dataout\);

\u0_FM_Module|Mult0|auto_generated|mac_out16~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT35\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT34\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT33\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT32\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT31\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT30\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT29\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT28\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT27\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT26\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT25\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT23\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT21\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT20\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT17\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT13\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT9\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT8\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT5\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT1\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult3~dataout\);

\u0_FM_Module|Mult0|auto_generated|mac_out4~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_out14_DATAA_bus\ <= (\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT35\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT34\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT33\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT32\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT31\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT30\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT29\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT28\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT27\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT26\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT25\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT24\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT23\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT22\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT21\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT20\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT19\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT18\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT17\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT16\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT15\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT14\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT13\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT12\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT11\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT10\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT9\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT8\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT7\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT6\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT5\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT4\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT3\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT2\ & \u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT1\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult13~dataout\);

\u0_FM_Module|Mult0|auto_generated|mac_out14~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_out8_DATAA_bus\ <= (\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT35\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT34\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT33\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT32\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT31\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT30\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT29\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT28\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT27\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT26\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT25\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT24\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT23\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT22\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT21\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT20\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT19\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT18\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT17\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT16\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT15\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT14\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT13\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT12\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT11\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT10\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT9\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT8\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT7\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT6\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT5\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT4\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT3\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT2\ & \u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT1\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult7~dataout\);

\u0_FM_Module|Mult0|auto_generated|mac_out8~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_out22_DATAA_bus\ <= (\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT35\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT34\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT33\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT32\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT31\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT30\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT29\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT28\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT27\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT26\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT25\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT24\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT23\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT22\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT21\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT20\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT19\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT18\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT17\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT16\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT15\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT14\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT13\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT12\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT11\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT10\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT9\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT8\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT7\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT6\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT5\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT4\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT3\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT2\ & \u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT1\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult21~dataout\);

\u0_FM_Module|Mult0|auto_generated|mac_out22~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_out12_DATAA_bus\ <= (\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT35\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT34\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT33\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT32\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT31\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT30\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT29\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT28\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT27\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT26\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT25\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT24\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT23\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT22\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT21\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT20\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT19\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT18\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT17\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT16\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT15\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT14\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT13\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT12\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT11\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT10\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT9\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT8\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT7\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT6\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT5\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT4\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT3\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT2\ & \u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT1\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult11~dataout\);

\u0_FM_Module|Mult0|auto_generated|mac_out12~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT35\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT34\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT33\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT32\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult1~dataout\);

\u0_FM_Module|Mult0|auto_generated|w2839w\(0) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|w2839w\(1) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|w2839w\(2) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|w2839w\(3) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|w2839w\(4) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|w2839w\(5) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|w2839w\(6) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|w2839w\(7) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|w2839w\(8) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|w2839w\(9) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|w2839w\(10) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|w2839w\(11) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|w2839w\(12) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|w2839w\(13) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|w2839w\(14) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|w2839w\(15) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|w2839w\(16) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|w2839w\(17) <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_out6_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT35\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT34\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT33\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT32\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT31\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT30\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT29\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT28\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT27\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT26\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT25\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT24\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT23\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT22\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT21\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT20\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT19\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT18\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT17\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT16\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT15\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT14\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT13\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT12\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT11\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT10\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT9\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT8\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT7\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT6\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT5\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT4\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT3\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT2\ & \u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT1\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult5~dataout\);

\u0_FM_Module|Mult1|auto_generated|mac_out6~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_out24_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT35\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT34\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT33\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT32\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT31\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT30\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT29\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT28\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT27\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT26\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT25\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT24\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT23\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT22\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT21\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT20\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT19\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT18\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT17\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT16\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT15\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT14\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT13\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT12\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT11\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT10\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT9\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT8\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT7\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT6\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT5\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT4\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT3\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT2\ & \u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT1\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult23~dataout\);

\u0_FM_Module|Mult1|auto_generated|mac_out24~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_out16_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT35\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT34\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT33\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT32\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT31\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT30\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT29\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT28\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT27\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT26\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT25\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT24\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT23\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT22\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT21\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT20\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT19\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT18\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT17\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT16\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT15\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT14\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT13\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT12\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT11\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT10\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT9\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT8\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT7\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT6\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT5\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT4\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT3\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT2\ & \u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT1\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult15~dataout\);

\u0_FM_Module|Mult1|auto_generated|mac_out16~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_out4_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT35\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT34\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT33\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT32\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT31\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT30\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT29\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT28\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT27\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT26\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT25\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT24\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT23\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT22\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT21\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT20\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT19\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT18\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT17\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT16\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT15\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT14\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT13\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT12\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT11\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT10\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT9\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT8\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT7\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT6\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT5\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT4\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT3\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT2\ & \u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT1\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult3~dataout\);

\u0_FM_Module|Mult1|auto_generated|mac_out4~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_out14_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT35\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT34\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT33\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT32\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT31\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT30\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT29\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT28\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT27\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT26\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT25\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT24\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT23\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT22\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT21\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT20\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT19\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT18\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT17\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT16\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT15\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT14\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT13\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT12\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT11\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT10\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT9\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT8\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT7\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT6\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT5\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT4\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT3\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT2\ & \u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT1\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult13~dataout\);

\u0_FM_Module|Mult1|auto_generated|mac_out14~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_out8_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT35\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT34\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT33\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT32\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT31\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT30\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT29\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT28\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT27\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT26\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT25\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT24\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT23\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT22\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT21\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT20\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT19\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT18\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT17\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT16\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT15\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT14\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT13\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT12\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT11\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT10\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT9\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT8\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT7\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT6\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT5\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT4\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT3\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT2\ & \u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT1\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult7~dataout\);

\u0_FM_Module|Mult1|auto_generated|mac_out8~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_out22_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT35\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT34\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT33\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT32\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT31\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT30\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT29\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT28\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT27\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT26\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT25\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT24\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT23\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT22\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT21\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT20\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT19\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT18\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT17\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT16\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT15\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT14\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT13\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT12\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT11\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT10\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT9\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT8\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT7\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT6\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT5\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT4\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT3\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT2\ & \u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT1\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult21~dataout\);

\u0_FM_Module|Mult1|auto_generated|mac_out22~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_out12_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT35\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT34\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT33\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT32\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT31\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT30\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT29\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT28\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT27\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT26\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT25\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT24\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT23\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT22\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT21\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT20\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT19\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT18\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT17\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT16\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT15\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT14\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT13\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT12\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT11\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT10\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT9\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT8\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT7\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT6\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT5\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT4\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT3\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT2\ & \u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT1\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult11~dataout\);

\u0_FM_Module|Mult1|auto_generated|mac_out12~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT35\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT34\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT33\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT32\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT31\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT30\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT29\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT28\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT27\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT26\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT25\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT24\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT23\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT22\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT21\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT18\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT17\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT13\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT9\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT5\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT1\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult1~dataout\);

\u0_FM_Module|Mult1|auto_generated|w2839w\(0) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|w2839w\(1) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|w2839w\(2) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|w2839w\(3) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|w2839w\(4) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|w2839w\(5) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|w2839w\(6) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|w2839w\(7) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|w2839w\(8) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|w2839w\(9) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|w2839w\(10) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|w2839w\(11) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|w2839w\(12) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|w2839w\(13) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|w2839w\(14) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|w2839w\(15) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|w2839w\(16) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|w2839w\(17) <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_out18_DATAA_bus\ <= (\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT35\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT34\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT33\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT32\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT31\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT30\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT29\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT28\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT27\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT26\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT25\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT24\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT23\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT22\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT21\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT20\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT19\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT18\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT17\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT16\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT15\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT14\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT13\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT12\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT11\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT10\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT9\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT8\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT7\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT6\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT5\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT4\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT3\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT2\ & \u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT1\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult17~dataout\);

\u0_FM_Module|Mult0|auto_generated|mac_out18~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_out26_DATAA_bus\ <= (\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT35\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT34\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT33\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT32\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT31\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT30\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT29\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT28\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT27\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT26\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT25\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT24\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT23\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT22\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT21\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT20\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT19\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT18\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT17\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT16\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT15\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT14\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT13\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT12\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT11\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT10\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT9\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT8\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT7\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT6\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT5\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT4\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT3\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT2\ & \u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT1\ & 
\u0_FM_Module|Mult0|auto_generated|mac_mult25~dataout\);

\u0_FM_Module|Mult0|auto_generated|mac_out26~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_out18_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT35\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT34\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT33\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT32\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT31\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT30\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT29\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT28\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT27\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT26\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT25\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT24\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT23\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT22\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT21\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT20\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT19\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT18\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT17\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT16\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT15\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT14\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT13\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT12\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT11\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT10\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT9\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT8\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT7\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT6\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT5\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT4\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT3\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT2\ & \u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT1\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult17~dataout\);

\u0_FM_Module|Mult1|auto_generated|mac_out18~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_out26_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT35\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT34\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT33\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT32\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT31\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT30\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT29\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT28\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT27\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT26\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT25\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT24\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT23\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT22\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT21\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT20\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT19\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT18\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT17\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT16\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT15\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT14\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT13\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT12\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT11\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT10\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT9\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT8\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT7\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT6\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT5\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT4\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT3\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT2\ & \u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT1\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult25~dataout\);

\u0_FM_Module|Mult1|auto_generated|mac_out26~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\(35);

\U0_AM|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (NOT \U0_AM|Add2~24_combout\ & \U0_AM|Add2~22_combout\ & \U0_AM|Add2~20_combout\ & \U0_AM|Add2~18_combout\ & \U0_AM|Add2~16_combout\ & \U0_AM|Add2~14_combout\ & \U0_AM|Add2~12_combout\ & 
\U0_AM|Add2~10_combout\ & \U0_AM|Add2~8_combout\ & \U0_AM|Add2~6_combout\ & \U0_AM|Add2~4_combout\ & \U0_AM|Add2~2_combout\ & \U0_AM|Add2~0_combout\ & gnd & gnd & gnd & gnd & gnd);

\U0_AM|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (NOT \U0_AM|Add0~24_combout\ & \U0_AM|Add0~22_combout\ & \U0_AM|Add0~20_combout\ & \U0_AM|Add0~18_combout\ & \U0_AM|Add0~16_combout\ & \U0_AM|Add0~14_combout\ & \U0_AM|Add0~12_combout\ & 
\U0_AM|Add0~10_combout\ & \U0_AM|Add0~8_combout\ & \U0_AM|Add0~6_combout\ & \U0_AM|Add0~4_combout\ & \U0_AM|Add0~2_combout\ & \U0_AM|Add0~0_combout\ & gnd & gnd & gnd & gnd & gnd);

\U0_AM|Mult0|auto_generated|mac_mult1~0\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\U0_AM|Mult0|auto_generated|mac_mult1~1\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\U0_AM|Mult0|auto_generated|mac_mult1~2\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\U0_AM|Mult0|auto_generated|mac_mult1~3\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\U0_AM|Mult0|auto_generated|mac_mult1~4\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\U0_AM|Mult0|auto_generated|mac_mult1~5\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\U0_AM|Mult0|auto_generated|mac_mult1~6\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\U0_AM|Mult0|auto_generated|mac_mult1~7\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\U0_AM|Mult0|auto_generated|mac_mult1~8\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\U0_AM|Mult0|auto_generated|mac_mult1~9\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\U0_AM|Mult0|auto_generated|mac_mult1~dataout\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\U0_AM|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAA_bus\ <= (NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT 
\U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT 
\U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\);

\u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAB_bus\ <= (gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & vcc & vcc & gnd & vcc & gnd & gnd);

\u0_FM_Module|Mult0|auto_generated|mac_mult5~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_mult5~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAA_bus\ <= (gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc);

\u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAB_bus\ <= (NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT 
\U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT 
\U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\);

\u0_FM_Module|Mult0|auto_generated|mac_mult23~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_mult23~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAA_bus\ <= (NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT 
\U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT 
\U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\);

\u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAB_bus\ <= (gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd);

\u0_FM_Module|Mult0|auto_generated|mac_mult15~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_mult15~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT 
\U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT 
\U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\);

\u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & vcc & vcc & gnd & vcc & gnd & gnd);

\u0_FM_Module|Mult0|auto_generated|mac_mult3~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_mult3~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAA_bus\ <= (NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT 
\U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT 
\U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\);

\u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAB_bus\ <= (gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd);

\u0_FM_Module|Mult0|auto_generated|mac_mult13~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_mult13~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAA_bus\ <= (NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT 
\U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT 
\U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\);

\u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAB_bus\ <= (gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & vcc & vcc & gnd & vcc & gnd & gnd);

\u0_FM_Module|Mult0|auto_generated|mac_mult7~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_mult7~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAA_bus\ <= (gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc);

\u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAB_bus\ <= (NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & 
\U0_AM|Add2~22_combout\ & \U0_AM|Add2~20_combout\ & \U0_AM|Add2~18_combout\ & \U0_AM|Add2~16_combout\ & \U0_AM|Add2~14_combout\ & \U0_AM|Add2~12_combout\ & \U0_AM|Add2~10_combout\ & \U0_AM|Add2~8_combout\ & \U0_AM|Add2~6_combout\ & \U0_AM|Add2~4_combout\
& \U0_AM|Add2~2_combout\ & \U0_AM|Add2~0_combout\);

\u0_FM_Module|Mult0|auto_generated|mac_mult21~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_mult21~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAA_bus\ <= (NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & 
\U0_AM|Add2~22_combout\ & \U0_AM|Add2~20_combout\ & \U0_AM|Add2~18_combout\ & \U0_AM|Add2~16_combout\ & \U0_AM|Add2~14_combout\ & \U0_AM|Add2~12_combout\ & \U0_AM|Add2~10_combout\ & \U0_AM|Add2~8_combout\ & \U0_AM|Add2~6_combout\ & \U0_AM|Add2~4_combout\
& \U0_AM|Add2~2_combout\ & \U0_AM|Add2~0_combout\);

\u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAB_bus\ <= (gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd);

\u0_FM_Module|Mult0|auto_generated|mac_mult11~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_mult11~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & 
\U0_AM|Add2~22_combout\ & \U0_AM|Add2~20_combout\ & \U0_AM|Add2~18_combout\ & \U0_AM|Add2~16_combout\ & \U0_AM|Add2~14_combout\ & \U0_AM|Add2~12_combout\ & \U0_AM|Add2~10_combout\ & \U0_AM|Add2~8_combout\ & \U0_AM|Add2~6_combout\ & \U0_AM|Add2~4_combout\
& \U0_AM|Add2~2_combout\ & \U0_AM|Add2~0_combout\);

\u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & vcc & vcc & gnd & vcc & gnd & gnd);

\u0_FM_Module|Mult0|auto_generated|mac_mult1~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_mult1~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\);

\u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAB_bus\ <= (gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & vcc & vcc & gnd & vcc & gnd & gnd);

\u0_FM_Module|Mult1|auto_generated|mac_mult5~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_mult5~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAA_bus\ <= (gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc);

\u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAB_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\);

\u0_FM_Module|Mult1|auto_generated|mac_mult23~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_mult23~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\);

\u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAB_bus\ <= (gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd);

\u0_FM_Module|Mult1|auto_generated|mac_mult15~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_mult15~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\);

\u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAB_bus\ <= (gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & vcc & vcc & gnd & vcc & gnd & gnd);

\u0_FM_Module|Mult1|auto_generated|mac_mult3~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_mult3~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\);

\u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAB_bus\ <= (gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd);

\u0_FM_Module|Mult1|auto_generated|mac_mult13~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_mult13~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\);

\u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAB_bus\ <= (gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & vcc & vcc & gnd & vcc & gnd & gnd);

\u0_FM_Module|Mult1|auto_generated|mac_mult7~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_mult7~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAA_bus\ <= (gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc);

\u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAB_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~combout\);

\u0_FM_Module|Mult1|auto_generated|mac_mult21~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_mult21~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~combout\);

\u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAB_bus\ <= (gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd);

\u0_FM_Module|Mult1|auto_generated|mac_mult11~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_mult11~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~combout\);

\u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & vcc & vcc & gnd & vcc & gnd & gnd);

\u0_FM_Module|Mult1|auto_generated|mac_mult1~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_mult1~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAA_bus\ <= (NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT 
\U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT 
\U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\);

\u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAB_bus\ <= (gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd);

\u0_FM_Module|Mult0|auto_generated|mac_mult17~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_mult17~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\(35);

\u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAA_bus\ <= (gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc);

\u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAB_bus\ <= (NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT 
\U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT 
\U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\ & NOT \U0_AM|Add2~24_combout\);

\u0_FM_Module|Mult0|auto_generated|mac_mult25~dataout\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(0);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT1\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(1);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT2\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(2);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT3\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(3);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT4\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(4);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT5\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(5);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT6\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(6);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT7\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(7);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT8\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(8);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT9\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(9);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT10\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(10);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT11\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(11);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT12\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(12);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT13\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(13);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT14\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(14);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT15\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(15);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT16\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(16);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT17\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(17);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT18\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(18);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT19\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(19);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT20\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(20);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT21\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(21);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT22\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(22);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT23\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(23);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT24\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(24);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT25\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(25);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT26\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(26);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT27\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(27);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT28\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(28);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT29\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(29);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT30\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(30);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT31\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(31);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT32\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(32);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT33\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(33);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT34\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(34);
\u0_FM_Module|Mult0|auto_generated|mac_mult25~DATAOUT35\ <= \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAA_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\);

\u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAB_bus\ <= (gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd);

\u0_FM_Module|Mult1|auto_generated|mac_mult17~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_mult17~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\(35);

\u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAA_bus\ <= (gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc & gnd & gnd & gnd & vcc);

\u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAB_bus\ <= (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\);

\u0_FM_Module|Mult1|auto_generated|mac_mult25~dataout\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(0);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT1\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(1);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT2\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(2);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT3\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(3);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT4\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(4);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT5\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(5);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT6\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(6);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT7\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(7);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT8\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(8);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT9\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(9);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT10\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(10);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT11\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(11);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT12\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(12);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT13\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(13);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT14\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(14);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT15\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(15);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT16\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(16);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT17\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(17);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT18\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(18);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT19\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(19);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT20\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(20);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT21\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(21);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT22\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(22);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT23\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(23);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT24\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(24);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT25\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(25);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT26\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(26);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT27\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(27);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT28\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(28);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT29\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(29);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT30\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(30);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT31\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(31);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT32\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(32);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT33\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(33);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT34\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(34);
\u0_FM_Module|Mult1|auto_generated|mac_mult25~DATAOUT35\ <= \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\(35);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(1);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(1);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(1);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(1);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(1);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(1);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(1);

\rst_n~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_n~input_o\);

\U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U_pll|altpll_component|auto_generated|wire_pll1_clk\(0));

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U_pll|altpll_component|auto_generated|wire_pll1_clk\(2));

\U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U_pll|altpll_component|auto_generated|wire_pll1_clk\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\);

\U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecell_combout\);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\;
\U_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\ <= NOT \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\ALT_INV_rst_n~inputclkctrl_outclk\ <= NOT \rst_n~inputclkctrl_outclk\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~9_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~9_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~34_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\u0_car_ampl_ctrl|ALT_INV_dac_car_ampl_reg[11]~46_combout\ <= NOT \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\;
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][10]~combout\ <= NOT \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~combout\;
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][9]~combout\ <= NOT \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~combout\;
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][8]~combout\ <= NOT \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~combout\;
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][7]~combout\ <= NOT \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~combout\;
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][6]~combout\ <= NOT \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~combout\;
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][5]~combout\ <= NOT \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~combout\;
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][4]~combout\ <= NOT \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~combout\;
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][3]~combout\ <= NOT \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~combout\;
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][2]~combout\ <= NOT \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~combout\;
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][1]~combout\ <= NOT \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~combout\;
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][0]~combout\ <= NOT \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~combout\;
\U0_AM|ALT_INV_Add0~24_combout\ <= NOT \U0_AM|Add0~24_combout\;
\U0_AM|ALT_INV_Add2~24_combout\ <= NOT \U0_AM|Add2~24_combout\;

-- Location: FF_X22_Y11_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q\);

-- Location: FF_X22_Y11_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q\);

-- Location: FF_X22_Y11_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\);

-- Location: FF_X22_Y11_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q\);

-- Location: FF_X22_Y11_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q\);

-- Location: FF_X23_Y11_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~21_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]~q\);

-- Location: FF_X23_Y11_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~22_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]~q\);

-- Location: FF_X23_Y11_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~23_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]~q\);

-- Location: FF_X23_Y11_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~24_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]~q\);

-- Location: FF_X23_Y11_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~25_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]~q\);

-- Location: FF_X22_Y11_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]~q\);

-- Location: LCCOMB_X22_Y11_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: FF_X22_Y11_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~q\);

-- Location: LCCOMB_X22_Y11_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\);

-- Location: FF_X22_Y11_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]~q\);

-- Location: LCCOMB_X22_Y11_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11_combout\);

-- Location: FF_X22_Y11_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]~q\);

-- Location: LCCOMB_X22_Y11_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\);

-- Location: FF_X22_Y11_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]~q\);

-- Location: LCCOMB_X22_Y11_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: FF_X23_Y11_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~19_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]~q\);

-- Location: LCCOMB_X23_Y11_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~21_combout\);

-- Location: FF_X23_Y11_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~20_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]~q\);

-- Location: LCCOMB_X23_Y11_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~22_combout\);

-- Location: FF_X23_Y11_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~21_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]~q\);

-- Location: LCCOMB_X23_Y11_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~23_combout\);

-- Location: FF_X23_Y11_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~22_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]~q\);

-- Location: LCCOMB_X23_Y11_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~24_combout\);

-- Location: FF_X23_Y11_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~23_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]~q\);

-- Location: LCCOMB_X23_Y11_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~25_combout\);

-- Location: LCCOMB_X22_Y11_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X22_Y11_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8_combout\);

-- Location: LCCOMB_X22_Y11_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9_combout\);

-- Location: LCCOMB_X22_Y11_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X22_Y11_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X23_Y11_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~19_combout\);

-- Location: LCCOMB_X23_Y11_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~20_combout\);

-- Location: LCCOMB_X23_Y11_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~21_combout\);

-- Location: LCCOMB_X23_Y11_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~22_combout\);

-- Location: LCCOMB_X23_Y11_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~23_combout\);

-- Location: FF_X16_Y19_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\);

-- Location: LCCOMB_X12_Y19_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout\);

-- Location: FF_X16_Y19_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\);

-- Location: LCCOMB_X16_Y19_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\);

-- Location: LCCOMB_X16_Y19_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\);

-- Location: IOOBUF_X28_Y24_N9
\dac_modu_data_ampl[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][0]~combout\,
	devoe => ww_devoe,
	o => ww_dac_modu_data_ampl(0));

-- Location: IOOBUF_X34_Y18_N16
\dac_modu_data_ampl[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][1]~combout\,
	devoe => ww_devoe,
	o => ww_dac_modu_data_ampl(1));

-- Location: IOOBUF_X7_Y24_N9
\dac_modu_data_ampl[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][2]~combout\,
	devoe => ww_devoe,
	o => ww_dac_modu_data_ampl(2));

-- Location: IOOBUF_X28_Y24_N23
\dac_modu_data_ampl[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][3]~combout\,
	devoe => ww_devoe,
	o => ww_dac_modu_data_ampl(3));

-- Location: IOOBUF_X9_Y24_N9
\dac_modu_data_ampl[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][4]~combout\,
	devoe => ww_devoe,
	o => ww_dac_modu_data_ampl(4));

-- Location: IOOBUF_X11_Y24_N16
\dac_modu_data_ampl[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][5]~combout\,
	devoe => ww_devoe,
	o => ww_dac_modu_data_ampl(5));

-- Location: IOOBUF_X18_Y24_N16
\dac_modu_data_ampl[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][6]~combout\,
	devoe => ww_devoe,
	o => ww_dac_modu_data_ampl(6));

-- Location: IOOBUF_X30_Y24_N23
\dac_modu_data_ampl[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][7]~combout\,
	devoe => ww_devoe,
	o => ww_dac_modu_data_ampl(7));

-- Location: IOOBUF_X16_Y24_N23
\dac_modu_data_ampl[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][8]~combout\,
	devoe => ww_devoe,
	o => ww_dac_modu_data_ampl(8));

-- Location: IOOBUF_X16_Y24_N2
\dac_modu_data_ampl[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][9]~combout\,
	devoe => ww_devoe,
	o => ww_dac_modu_data_ampl(9));

-- Location: IOOBUF_X13_Y24_N23
\dac_modu_data_ampl[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|ALT_INV_decoder_node[2][10]~combout\,
	devoe => ww_devoe,
	o => ww_dac_modu_data_ampl(10));

-- Location: IOOBUF_X16_Y24_N16
\dac_modu_data_ampl[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	devoe => ww_devoe,
	o => ww_dac_modu_data_ampl(11));

-- Location: IOOBUF_X18_Y24_N23
\dac_car_data_ampl[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_dac_car_data_ampl(0));

-- Location: IOOBUF_X34_Y17_N2
\dac_car_data_ampl[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	devoe => ww_devoe,
	o => ww_dac_car_data_ampl(1));

-- Location: IOOBUF_X28_Y24_N2
\dac_car_data_ampl[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\,
	devoe => ww_devoe,
	o => ww_dac_car_data_ampl(2));

-- Location: IOOBUF_X34_Y20_N9
\dac_car_data_ampl[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\,
	devoe => ww_devoe,
	o => ww_dac_car_data_ampl(3));

-- Location: IOOBUF_X34_Y17_N16
\dac_car_data_ampl[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\,
	devoe => ww_devoe,
	o => ww_dac_car_data_ampl(4));

-- Location: IOOBUF_X18_Y0_N23
\dac_car_data_ampl[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\,
	devoe => ww_devoe,
	o => ww_dac_car_data_ampl(5));

-- Location: IOOBUF_X34_Y19_N16
\dac_car_data_ampl[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\,
	devoe => ww_devoe,
	o => ww_dac_car_data_ampl(6));

-- Location: IOOBUF_X34_Y17_N23
\dac_car_data_ampl[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\,
	devoe => ww_devoe,
	o => ww_dac_car_data_ampl(7));

-- Location: IOOBUF_X23_Y24_N16
\dac_car_data_ampl[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\,
	devoe => ww_devoe,
	o => ww_dac_car_data_ampl(8));

-- Location: IOOBUF_X7_Y24_N2
\dac_car_data_ampl[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\,
	devoe => ww_devoe,
	o => ww_dac_car_data_ampl(9));

-- Location: IOOBUF_X28_Y24_N16
\dac_car_data_ampl[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	devoe => ww_devoe,
	o => ww_dac_car_data_ampl(10));

-- Location: IOOBUF_X13_Y24_N16
\dac_car_data_ampl[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	devoe => ww_devoe,
	o => ww_dac_car_data_ampl(11));

-- Location: IOOBUF_X21_Y0_N9
\addr_carrier[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1_acc_32bit_carrier|add\(52),
	devoe => ww_devoe,
	o => ww_addr_carrier(0));

-- Location: IOOBUF_X30_Y0_N23
\addr_carrier[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1_acc_32bit_carrier|add\(53),
	devoe => ww_devoe,
	o => ww_addr_carrier(1));

-- Location: IOOBUF_X28_Y0_N2
\addr_carrier[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1_acc_32bit_carrier|add\(54),
	devoe => ww_devoe,
	o => ww_addr_carrier(2));

-- Location: IOOBUF_X16_Y0_N9
\addr_carrier[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1_acc_32bit_carrier|add\(55),
	devoe => ww_devoe,
	o => ww_addr_carrier(3));

-- Location: IOOBUF_X34_Y4_N16
\addr_carrier[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1_acc_32bit_carrier|add\(56),
	devoe => ww_devoe,
	o => ww_addr_carrier(4));

-- Location: IOOBUF_X23_Y0_N9
\addr_carrier[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1_acc_32bit_carrier|add\(57),
	devoe => ww_devoe,
	o => ww_addr_carrier(5));

-- Location: IOOBUF_X5_Y0_N23
\addr_carrier[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1_acc_32bit_carrier|add\(58),
	devoe => ww_devoe,
	o => ww_addr_carrier(6));

-- Location: IOOBUF_X13_Y0_N2
\addr_carrier[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1_acc_32bit_carrier|add\(59),
	devoe => ww_devoe,
	o => ww_addr_carrier(7));

-- Location: IOOBUF_X7_Y0_N2
\addr_carrier[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1_acc_32bit_carrier|add\(60),
	devoe => ww_devoe,
	o => ww_addr_carrier(8));

-- Location: IOOBUF_X28_Y0_N23
\addr_carrier[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1_acc_32bit_carrier|add\(61),
	devoe => ww_devoe,
	o => ww_addr_carrier(9));

-- Location: IOOBUF_X34_Y4_N23
\addr_carrier[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1_acc_32bit_carrier|add\(62),
	devoe => ww_devoe,
	o => ww_addr_carrier(10));

-- Location: IOOBUF_X34_Y3_N23
\addr_carrier[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1_acc_32bit_carrier|add\(63),
	devoe => ww_devoe,
	o => ww_addr_carrier(11));

-- Location: IOOBUF_X34_Y9_N9
\addr_modu[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2_acc_32bit_modu|add\(52),
	devoe => ww_devoe,
	o => ww_addr_modu(0));

-- Location: IOOBUF_X30_Y0_N9
\addr_modu[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2_acc_32bit_modu|add\(53),
	devoe => ww_devoe,
	o => ww_addr_modu(1));

-- Location: IOOBUF_X32_Y0_N9
\addr_modu[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2_acc_32bit_modu|add\(54),
	devoe => ww_devoe,
	o => ww_addr_modu(2));

-- Location: IOOBUF_X34_Y9_N23
\addr_modu[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2_acc_32bit_modu|add\(55),
	devoe => ww_devoe,
	o => ww_addr_modu(3));

-- Location: IOOBUF_X30_Y0_N2
\addr_modu[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2_acc_32bit_modu|add\(56),
	devoe => ww_devoe,
	o => ww_addr_modu(4));

-- Location: IOOBUF_X34_Y7_N9
\addr_modu[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2_acc_32bit_modu|add\(57),
	devoe => ww_devoe,
	o => ww_addr_modu(5));

-- Location: IOOBUF_X34_Y9_N2
\addr_modu[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2_acc_32bit_modu|add\(58),
	devoe => ww_devoe,
	o => ww_addr_modu(6));

-- Location: IOOBUF_X34_Y2_N23
\addr_modu[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2_acc_32bit_modu|add\(59),
	devoe => ww_devoe,
	o => ww_addr_modu(7));

-- Location: IOOBUF_X34_Y10_N9
\addr_modu[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2_acc_32bit_modu|add\(60),
	devoe => ww_devoe,
	o => ww_addr_modu(8));

-- Location: IOOBUF_X34_Y2_N16
\addr_modu[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2_acc_32bit_modu|add\(61),
	devoe => ww_devoe,
	o => ww_addr_modu(9));

-- Location: IOOBUF_X34_Y9_N16
\addr_modu[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2_acc_32bit_modu|add\(62),
	devoe => ww_devoe,
	o => ww_addr_modu(10));

-- Location: IOOBUF_X0_Y8_N16
\addr_modu[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2_acc_32bit_modu|add\(63),
	devoe => ww_devoe,
	o => ww_addr_modu(11));

-- Location: IOOBUF_X16_Y24_N9
\clk_inv~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_clk_inv);

-- Location: IOOBUF_X34_Y18_N2
\clk_out~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \clk~input_o\,
	devoe => ww_devoe,
	o => ww_clk_out);

-- Location: IOOBUF_X25_Y0_N2
\dac_12bit[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U0_AM|dac_12bit_reg[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_dac_12bit(0));

-- Location: IOOBUF_X23_Y0_N16
\dac_12bit[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U0_AM|dac_12bit_reg[1]~6_combout\,
	devoe => ww_devoe,
	o => ww_dac_12bit(1));

-- Location: IOOBUF_X18_Y0_N16
\dac_12bit[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U0_AM|dac_12bit_reg[2]~10_combout\,
	devoe => ww_devoe,
	o => ww_dac_12bit(2));

-- Location: IOOBUF_X16_Y0_N2
\dac_12bit[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U0_AM|dac_12bit_reg[3]~14_combout\,
	devoe => ww_devoe,
	o => ww_dac_12bit(3));

-- Location: IOOBUF_X16_Y0_N23
\dac_12bit[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U0_AM|dac_12bit_reg[4]~18_combout\,
	devoe => ww_devoe,
	o => ww_dac_12bit(4));

-- Location: IOOBUF_X13_Y0_N16
\dac_12bit[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U0_AM|dac_12bit_reg[5]~22_combout\,
	devoe => ww_devoe,
	o => ww_dac_12bit(5));

-- Location: IOOBUF_X5_Y0_N16
\dac_12bit[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U0_AM|dac_12bit_reg[6]~26_combout\,
	devoe => ww_devoe,
	o => ww_dac_12bit(6));

-- Location: IOOBUF_X3_Y0_N2
\dac_12bit[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U0_AM|dac_12bit_reg[7]~30_combout\,
	devoe => ww_devoe,
	o => ww_dac_12bit(7));

-- Location: IOOBUF_X1_Y0_N23
\dac_12bit[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U0_AM|dac_12bit_reg[8]~34_combout\,
	devoe => ww_devoe,
	o => ww_dac_12bit(8));

-- Location: IOOBUF_X0_Y6_N23
\dac_12bit[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U0_AM|dac_12bit_reg[9]~38_combout\,
	devoe => ww_devoe,
	o => ww_dac_12bit(9));

-- Location: IOOBUF_X0_Y7_N2
\dac_12bit[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U0_AM|dac_12bit_reg[10]~42_combout\,
	devoe => ww_devoe,
	o => ww_dac_12bit(10));

-- Location: IOOBUF_X0_Y9_N9
\dac_12bit[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U0_AM|dac_12bit_reg[11]~46_combout\,
	devoe => ww_devoe,
	o => ww_dac_12bit(11));

-- Location: IOOBUF_X0_Y12_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y11_N15
\rst_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst_n,
	o => \rst_n~input_o\);

-- Location: CLKCTRL_G1
\rst_n~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_n~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_n~inputclkctrl_outclk\);

-- Location: IOIBUF_X0_Y13_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y14_N22
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y14_N15
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X1_Y12_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X23_Y10_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X23_Y10_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X23_Y10_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X23_Y10_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X23_Y10_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X23_Y10_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X23_Y10_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X23_Y10_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X23_Y10_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X23_Y10_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X28_Y10_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X28_Y10_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X28_Y10_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X28_Y10_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X28_Y10_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X28_Y10_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X28_Y11_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: FF_X28_Y11_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X28_Y11_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X28_Y11_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: LCCOMB_X28_Y11_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: FF_X28_Y11_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X28_Y11_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X28_Y11_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X28_Y11_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X28_Y11_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X28_Y11_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X28_Y11_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X28_Y11_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X28_Y11_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X28_Y11_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X28_Y11_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X26_Y11_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X26_Y11_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X26_Y11_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X26_Y11_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X21_Y9_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X21_Y9_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X21_Y9_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]~3_combout\);

-- Location: LCCOMB_X19_Y6_N18
\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\);

-- Location: LCCOMB_X21_Y9_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]~2_combout\);

-- Location: LCCOMB_X21_Y9_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]~4_combout\);

-- Location: LCCOMB_X23_Y10_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: FF_X23_Y10_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LCCOMB_X25_Y9_N4
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datad => VCC,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	cout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13\);

-- Location: LCCOMB_X25_Y9_N6
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout\,
	cout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16\);

-- Location: LCCOMB_X25_Y9_N8
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout\,
	cout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18\);

-- Location: LCCOMB_X25_Y9_N10
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout\,
	cout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20\);

-- Location: LCCOMB_X25_Y9_N12
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datad => VCC,
	cin => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout\,
	cout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22\);

-- Location: LCCOMB_X25_Y9_N14
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datad => VCC,
	cin => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout\,
	cout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24\);

-- Location: LCCOMB_X25_Y9_N16
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datad => VCC,
	cin => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout\,
	cout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26\);

-- Location: LCCOMB_X25_Y9_N18
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	datad => VCC,
	cin => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout\,
	cout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28\);

-- Location: LCCOMB_X25_Y9_N20
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	datad => VCC,
	cin => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout\,
	cout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30\);

-- Location: LCCOMB_X25_Y9_N22
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	datad => VCC,
	cin => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout\,
	cout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32\);

-- Location: LCCOMB_X25_Y9_N24
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	datad => VCC,
	cin => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout\,
	cout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34\);

-- Location: LCCOMB_X25_Y9_N26
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	cin => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout\);

-- Location: LCCOMB_X23_Y10_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~0_combout\);

-- Location: LCCOMB_X23_Y8_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(11),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~1_combout\);

-- Location: FF_X23_Y8_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10));

-- Location: LCCOMB_X21_Y9_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X21_Y9_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~11_combout\);

-- Location: LCCOMB_X23_Y8_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(11),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\);

-- Location: LCCOMB_X25_Y12_N20
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: LCCOMB_X22_Y12_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~29_combout\);

-- Location: LCCOMB_X23_Y8_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(11),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~25_combout\);

-- Location: LCCOMB_X23_Y8_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~25_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~26_combout\);

-- Location: FF_X22_Y12_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~29_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]~q\);

-- Location: LCCOMB_X22_Y12_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~30_combout\);

-- Location: LCCOMB_X24_Y10_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X22_Y12_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X24_Y10_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X21_Y9_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~15_combout\);

-- Location: LCCOMB_X21_Y9_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~27_combout\);

-- Location: FF_X22_Y12_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~30_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~q\);

-- Location: LCCOMB_X24_Y12_N4
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\);

-- Location: FF_X24_Y12_N5
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\,
	clrn => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X26_Y9_N0
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datad => VCC,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	cout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13\);

-- Location: LCCOMB_X22_Y11_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X23_Y8_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(11),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X23_Y8_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X22_Y11_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X22_Y11_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: LCCOMB_X21_Y9_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X21_Y9_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: FF_X22_Y11_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: LCCOMB_X23_Y8_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: FF_X23_Y8_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X24_Y8_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: FF_X24_Y8_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: LCCOMB_X21_Y9_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~8_combout\);

-- Location: LCCOMB_X21_Y9_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~13_combout\);

-- Location: FF_X29_Y11_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X29_Y11_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X29_Y11_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X29_Y11_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X29_Y11_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCCOMB_X29_Y11_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X29_Y11_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X29_Y11_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X29_Y11_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X29_Y11_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCCOMB_X29_Y11_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X29_Y11_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X29_Y11_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X29_Y11_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X29_Y11_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: FF_X29_Y11_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X29_Y11_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X29_Y11_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X29_Y11_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X28_Y11_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: FF_X28_Y11_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X28_Y11_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~9_combout\);

-- Location: LCCOMB_X28_Y11_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10_combout\);

-- Location: FF_X21_Y9_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X26_Y9_N24
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\);

-- Location: LCCOMB_X23_Y8_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: FF_X23_Y8_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X24_Y8_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: FF_X24_Y8_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: LCCOMB_X22_Y11_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: FF_X22_Y11_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X22_Y11_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\);

-- Location: FF_X22_Y11_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: LCCOMB_X24_Y9_N18
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\);

-- Location: LCCOMB_X24_Y8_N8
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LCCOMB_X24_Y8_N20
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\);

-- Location: FF_X24_Y8_N21
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X24_Y8_N28
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|Add1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\);

-- Location: LCCOMB_X24_Y8_N14
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout\);

-- Location: FF_X24_Y8_N15
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X24_Y8_N12
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LCCOMB_X24_Y8_N16
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\);

-- Location: FF_X24_Y8_N17
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X24_Y8_N22
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|Add1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|Add1~1_combout\);

-- Location: LCCOMB_X24_Y8_N18
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|Add1~1_combout\,
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3_combout\);

-- Location: FF_X24_Y8_N19
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X24_Y8_N26
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\);

-- Location: LCCOMB_X26_Y9_N26
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\);

-- Location: LCCOMB_X26_Y9_N28
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\,
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~14_combout\);

-- Location: FF_X26_Y9_N1
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	asdata => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: LCCOMB_X26_Y9_N2
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout\,
	cout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16\);

-- Location: FF_X26_Y9_N3
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout\,
	asdata => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: LCCOMB_X26_Y9_N4
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout\,
	cout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18\);

-- Location: LCCOMB_X26_Y9_N6
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout\,
	cout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20\);

-- Location: LCCOMB_X26_Y9_N8
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datad => VCC,
	cin => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout\,
	cout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22\);

-- Location: LCCOMB_X26_Y9_N10
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datad => VCC,
	cin => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout\,
	cout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24\);

-- Location: LCCOMB_X26_Y9_N12
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datad => VCC,
	cin => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout\,
	cout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26\);

-- Location: LCCOMB_X26_Y9_N14
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	datad => VCC,
	cin => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout\,
	cout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28\);

-- Location: LCCOMB_X26_Y9_N16
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	datad => VCC,
	cin => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout\,
	cout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30\);

-- Location: LCCOMB_X26_Y9_N18
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	datad => VCC,
	cin => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout\,
	cout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32\);

-- Location: LCCOMB_X26_Y9_N20
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	datad => VCC,
	cin => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout\,
	cout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34\);

-- Location: LCCOMB_X26_Y9_N22
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	cin => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout\);

-- Location: FF_X26_Y9_N23
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11));

-- Location: FF_X26_Y9_N21
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout\,
	asdata => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10));

-- Location: FF_X26_Y9_N19
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout\,
	asdata => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: FF_X26_Y9_N17
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout\,
	asdata => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: FF_X26_Y9_N15
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout\,
	asdata => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X26_Y9_N13
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout\,
	asdata => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X26_Y9_N11
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout\,
	asdata => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X26_Y9_N9
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout\,
	asdata => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X26_Y9_N7
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout\,
	asdata => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X26_Y9_N5
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout\,
	asdata => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: LCCOMB_X22_Y11_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: FF_X22_Y11_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X22_Y11_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: FF_X22_Y11_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: LCCOMB_X24_Y9_N14
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: LCCOMB_X24_Y9_N0
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X24_Y9_N5
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X24_Y10_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X23_Y10_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5_combout\);

-- Location: FF_X23_Y10_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X23_Y8_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5_combout\);

-- Location: LCCOMB_X24_Y12_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7_combout\);

-- Location: LCCOMB_X24_Y12_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~16_combout\);

-- Location: LCCOMB_X24_Y12_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~q\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~16_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~17_combout\);

-- Location: LCCOMB_X23_Y10_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~10_combout\);

-- Location: LCCOMB_X23_Y10_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\);

-- Location: FF_X24_Y12_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~17_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCCOMB_X22_Y9_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17_combout\);

-- Location: LCCOMB_X23_Y8_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(11),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~13_combout\);

-- Location: LCCOMB_X23_Y8_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14_combout\);

-- Location: FF_X22_Y9_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X23_Y9_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~19_combout\);

-- Location: LCCOMB_X21_Y9_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\);

-- Location: FF_X23_Y9_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~19_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\);

-- Location: LCCOMB_X24_Y9_N28
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X24_Y12_N3
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: LCCOMB_X22_Y12_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~28_combout\);

-- Location: FF_X22_Y12_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~28_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]~q\);

-- Location: LCCOMB_X22_Y12_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~29_combout\);

-- Location: FF_X22_Y12_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~29_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~q\);

-- Location: LCCOMB_X24_Y9_N2
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\);

-- Location: FF_X24_Y9_N3
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\,
	clrn => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: LCCOMB_X24_Y12_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14_combout\);

-- Location: LCCOMB_X24_Y12_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\,
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15_combout\);

-- Location: FF_X24_Y12_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X24_Y10_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X23_Y8_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: FF_X23_Y8_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X21_Y9_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~14_combout\);

-- Location: FF_X21_Y9_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\);

-- Location: LCCOMB_X25_Y9_N0
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\);

-- Location: LCCOMB_X22_Y9_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~15_combout\);

-- Location: FF_X22_Y9_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X23_Y9_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~17_combout\);

-- Location: FF_X23_Y9_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~17_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\);

-- Location: LCCOMB_X23_Y11_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~16_combout\);

-- Location: FF_X23_Y11_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~16_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X23_Y11_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~18_combout\);

-- Location: FF_X23_Y11_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~18_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\);

-- Location: LCCOMB_X25_Y9_N2
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\);

-- Location: LCCOMB_X24_Y9_N6
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\);

-- Location: LCCOMB_X23_Y9_N6
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LCCOMB_X23_Y9_N30
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\);

-- Location: FF_X23_Y9_N31
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X23_Y9_N10
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\);

-- Location: FF_X23_Y9_N11
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X23_Y9_N20
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|Add1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|Add1~1_combout\);

-- Location: LCCOMB_X23_Y9_N16
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|Add1~1_combout\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3_combout\);

-- Location: FF_X23_Y9_N17
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X23_Y9_N26
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LCCOMB_X23_Y9_N18
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|Add1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\);

-- Location: LCCOMB_X23_Y9_N12
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout\);

-- Location: FF_X23_Y9_N13
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X23_Y9_N8
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\);

-- Location: LCCOMB_X25_Y9_N28
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\,
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout\);

-- Location: FF_X25_Y9_N27
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11));

-- Location: FF_X25_Y9_N25
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout\,
	asdata => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10));

-- Location: FF_X25_Y9_N23
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout\,
	asdata => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: FF_X25_Y9_N21
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout\,
	asdata => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: FF_X25_Y9_N19
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout\,
	asdata => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X25_Y9_N17
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout\,
	asdata => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X25_Y9_N15
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout\,
	asdata => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X25_Y9_N13
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout\,
	asdata => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X25_Y9_N11
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout\,
	asdata => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X25_Y9_N9
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout\,
	asdata => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: FF_X25_Y9_N7
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout\,
	asdata => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: FF_X25_Y9_N5
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	asdata => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: LCCOMB_X24_Y12_N16
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\);

-- Location: FF_X24_Y12_N17
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\,
	clrn => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: FF_X24_Y9_N25
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	clrn => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LCCOMB_X22_Y12_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~27_combout\);

-- Location: FF_X22_Y12_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~27_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]~q\);

-- Location: LCCOMB_X22_Y12_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~28_combout\);

-- Location: FF_X22_Y12_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~28_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\);

-- Location: LCCOMB_X24_Y12_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\);

-- Location: LCCOMB_X24_Y12_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout\);

-- Location: FF_X24_Y12_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X24_Y10_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout\);

-- Location: LCCOMB_X26_Y11_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\);

-- Location: FF_X26_Y11_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X26_Y11_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X26_Y11_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: FF_X21_Y9_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(11));

-- Location: LCCOMB_X23_Y10_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(11),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\);

-- Location: LCCOMB_X23_Y12_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~30_combout\);

-- Location: FF_X23_Y12_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~30_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]~q\);

-- Location: LCCOMB_X22_Y12_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~31_combout\);

-- Location: FF_X22_Y12_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~31_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\);

-- Location: LCCOMB_X23_Y12_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~31_combout\);

-- Location: FF_X23_Y12_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~31_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]~q\);

-- Location: LCCOMB_X22_Y12_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~32_combout\);

-- Location: FF_X22_Y12_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~32_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]~q\);

-- Location: LCCOMB_X23_Y12_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~33_combout\);

-- Location: FF_X23_Y12_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~33_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][7]~q\);

-- Location: LCCOMB_X22_Y12_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][7]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~34_combout\);

-- Location: FF_X22_Y12_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~34_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\);

-- Location: LCCOMB_X23_Y12_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~28_combout\);

-- Location: LCCOMB_X23_Y12_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~35_combout\);

-- Location: FF_X23_Y12_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~35_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][9]~q\);

-- Location: LCCOMB_X22_Y12_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][9]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~36_combout\);

-- Location: FF_X22_Y12_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~36_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]~q\);

-- Location: LCCOMB_X23_Y12_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~28_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~29_combout\);

-- Location: FF_X23_Y12_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~29_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(9));

-- Location: LCCOMB_X23_Y12_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~34_combout\);

-- Location: FF_X23_Y12_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~34_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][8]~q\);

-- Location: LCCOMB_X22_Y12_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][8]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~35_combout\);

-- Location: FF_X22_Y12_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~35_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]~q\);

-- Location: LCCOMB_X23_Y12_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~26_combout\);

-- Location: LCCOMB_X23_Y12_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~26_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~27_combout\);

-- Location: FF_X23_Y12_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~27_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8));

-- Location: LCCOMB_X23_Y12_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~24_combout\);

-- Location: LCCOMB_X23_Y12_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~24_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~25_combout\);

-- Location: FF_X23_Y12_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~25_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7));

-- Location: LCCOMB_X23_Y12_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~32_combout\);

-- Location: FF_X23_Y12_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~32_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6]~q\);

-- Location: LCCOMB_X22_Y12_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~33_combout\);

-- Location: FF_X22_Y12_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~33_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\);

-- Location: LCCOMB_X23_Y12_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~22_combout\);

-- Location: LCCOMB_X23_Y12_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~22_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~23_combout\);

-- Location: FF_X23_Y12_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~23_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X23_Y12_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~20_combout\);

-- Location: LCCOMB_X24_Y12_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]~q\,
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~20_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~21_combout\);

-- Location: FF_X24_Y12_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~21_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X24_Y12_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~18_combout\);

-- Location: LCCOMB_X24_Y9_N22
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\);

-- Location: FF_X24_Y9_N23
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\,
	clrn => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: LCCOMB_X24_Y12_N22
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\);

-- Location: FF_X24_Y12_N23
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\,
	clrn => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: LCCOMB_X24_Y12_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~18_combout\,
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~19_combout\);

-- Location: FF_X24_Y12_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~19_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LCCOMB_X23_Y11_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~18_combout\);

-- Location: FF_X23_Y11_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~18_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X23_Y11_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~20_combout\);

-- Location: FF_X23_Y11_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~20_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\);

-- Location: LCCOMB_X25_Y12_N2
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X25_Y12_N3
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X23_Y12_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~24_combout\);

-- Location: FF_X23_Y12_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~24_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~q\);

-- Location: LCCOMB_X22_Y12_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~26_combout\);

-- Location: FF_X22_Y12_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~26_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~q\);

-- Location: LCCOMB_X24_Y12_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\);

-- Location: LCCOMB_X25_Y12_N24
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X25_Y12_N25
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X24_Y12_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\,
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\);

-- Location: FF_X24_Y12_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X23_Y11_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: FF_X23_Y11_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X23_Y11_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: FF_X23_Y11_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\);

-- Location: LCCOMB_X23_Y9_N4
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: IOIBUF_X0_Y11_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: PLL_1
\U_pll|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 6,
	c0_initial => 1,
	c0_low => 6,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 3,
	c1_initial => 1,
	c1_low => 2,
	c1_mode => "odd",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 3,
	c2_initial => 1,
	c2_low => 2,
	c2_mode => "odd",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "c1",
	clk2_divide_by => 5,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 12,
	clk2_phase_shift => "0",
	clk3_counter => "c2",
	clk3_divide_by => 5,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 12,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 6749,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \ALT_INV_rst_n~inputclkctrl_outclk\,
	fbin => \U_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \U_pll|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \U_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \U_pll|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G4
\U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: CLKCTRL_G3
\U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X31_Y16_N0
\u_div_120|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~0_combout\ = \u_div_120|counter\(0) $ (VCC)
-- \u_div_120|Add0~1\ = CARRY(\u_div_120|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|counter\(0),
	datad => VCC,
	combout => \u_div_120|Add0~0_combout\,
	cout => \u_div_120|Add0~1\);

-- Location: FF_X31_Y16_N1
\u_div_120|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~0_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(0));

-- Location: LCCOMB_X31_Y16_N2
\u_div_120|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~2_combout\ = (\u_div_120|counter\(1) & (!\u_div_120|Add0~1\)) # (!\u_div_120|counter\(1) & ((\u_div_120|Add0~1\) # (GND)))
-- \u_div_120|Add0~3\ = CARRY((!\u_div_120|Add0~1\) # (!\u_div_120|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|counter\(1),
	datad => VCC,
	cin => \u_div_120|Add0~1\,
	combout => \u_div_120|Add0~2_combout\,
	cout => \u_div_120|Add0~3\);

-- Location: FF_X31_Y16_N3
\u_div_120|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~2_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(1));

-- Location: LCCOMB_X31_Y16_N4
\u_div_120|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~4_combout\ = (\u_div_120|counter\(2) & (\u_div_120|Add0~3\ $ (GND))) # (!\u_div_120|counter\(2) & (!\u_div_120|Add0~3\ & VCC))
-- \u_div_120|Add0~5\ = CARRY((\u_div_120|counter\(2) & !\u_div_120|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|counter\(2),
	datad => VCC,
	cin => \u_div_120|Add0~3\,
	combout => \u_div_120|Add0~4_combout\,
	cout => \u_div_120|Add0~5\);

-- Location: FF_X31_Y16_N5
\u_div_120|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~4_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(2));

-- Location: LCCOMB_X31_Y16_N6
\u_div_120|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~6_combout\ = (\u_div_120|counter\(3) & (!\u_div_120|Add0~5\)) # (!\u_div_120|counter\(3) & ((\u_div_120|Add0~5\) # (GND)))
-- \u_div_120|Add0~7\ = CARRY((!\u_div_120|Add0~5\) # (!\u_div_120|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(3),
	datad => VCC,
	cin => \u_div_120|Add0~5\,
	combout => \u_div_120|Add0~6_combout\,
	cout => \u_div_120|Add0~7\);

-- Location: FF_X31_Y16_N7
\u_div_120|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~6_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(3));

-- Location: LCCOMB_X31_Y16_N8
\u_div_120|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~8_combout\ = (\u_div_120|counter\(4) & (\u_div_120|Add0~7\ $ (GND))) # (!\u_div_120|counter\(4) & (!\u_div_120|Add0~7\ & VCC))
-- \u_div_120|Add0~9\ = CARRY((\u_div_120|counter\(4) & !\u_div_120|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|counter\(4),
	datad => VCC,
	cin => \u_div_120|Add0~7\,
	combout => \u_div_120|Add0~8_combout\,
	cout => \u_div_120|Add0~9\);

-- Location: FF_X31_Y16_N9
\u_div_120|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~8_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(4));

-- Location: LCCOMB_X31_Y16_N10
\u_div_120|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~10_combout\ = (\u_div_120|counter\(5) & (!\u_div_120|Add0~9\)) # (!\u_div_120|counter\(5) & ((\u_div_120|Add0~9\) # (GND)))
-- \u_div_120|Add0~11\ = CARRY((!\u_div_120|Add0~9\) # (!\u_div_120|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(5),
	datad => VCC,
	cin => \u_div_120|Add0~9\,
	combout => \u_div_120|Add0~10_combout\,
	cout => \u_div_120|Add0~11\);

-- Location: FF_X31_Y16_N11
\u_div_120|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~10_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(5));

-- Location: LCCOMB_X31_Y16_N12
\u_div_120|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~12_combout\ = (\u_div_120|counter\(6) & (\u_div_120|Add0~11\ $ (GND))) # (!\u_div_120|counter\(6) & (!\u_div_120|Add0~11\ & VCC))
-- \u_div_120|Add0~13\ = CARRY((\u_div_120|counter\(6) & !\u_div_120|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(6),
	datad => VCC,
	cin => \u_div_120|Add0~11\,
	combout => \u_div_120|Add0~12_combout\,
	cout => \u_div_120|Add0~13\);

-- Location: FF_X31_Y16_N13
\u_div_120|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~12_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(6));

-- Location: LCCOMB_X31_Y16_N14
\u_div_120|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~14_combout\ = (\u_div_120|counter\(7) & (!\u_div_120|Add0~13\)) # (!\u_div_120|counter\(7) & ((\u_div_120|Add0~13\) # (GND)))
-- \u_div_120|Add0~15\ = CARRY((!\u_div_120|Add0~13\) # (!\u_div_120|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(7),
	datad => VCC,
	cin => \u_div_120|Add0~13\,
	combout => \u_div_120|Add0~14_combout\,
	cout => \u_div_120|Add0~15\);

-- Location: LCCOMB_X30_Y16_N16
\u_div_120|counter~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|counter~11_combout\ = (!\u_div_120|Equal0~10_combout\ & \u_div_120|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|Equal0~10_combout\,
	datac => \u_div_120|Add0~14_combout\,
	combout => \u_div_120|counter~11_combout\);

-- Location: FF_X30_Y16_N17
\u_div_120|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|counter~11_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(7));

-- Location: LCCOMB_X31_Y16_N16
\u_div_120|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~16_combout\ = (\u_div_120|counter\(8) & (\u_div_120|Add0~15\ $ (GND))) # (!\u_div_120|counter\(8) & (!\u_div_120|Add0~15\ & VCC))
-- \u_div_120|Add0~17\ = CARRY((\u_div_120|counter\(8) & !\u_div_120|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|counter\(8),
	datad => VCC,
	cin => \u_div_120|Add0~15\,
	combout => \u_div_120|Add0~16_combout\,
	cout => \u_div_120|Add0~17\);

-- Location: FF_X31_Y16_N17
\u_div_120|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~16_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(8));

-- Location: LCCOMB_X30_Y16_N26
\u_div_120|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Equal0~8_combout\ = (!\u_div_120|counter\(7) & (\u_div_120|counter\(6) & (\u_div_120|counter\(5) & !\u_div_120|counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(7),
	datab => \u_div_120|counter\(6),
	datac => \u_div_120|counter\(5),
	datad => \u_div_120|counter\(8),
	combout => \u_div_120|Equal0~8_combout\);

-- Location: LCCOMB_X30_Y16_N28
\u_div_120|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Equal0~9_combout\ = (\u_div_120|counter\(3) & (\u_div_120|counter\(1) & (\u_div_120|counter\(4) & \u_div_120|counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(3),
	datab => \u_div_120|counter\(1),
	datac => \u_div_120|counter\(4),
	datad => \u_div_120|counter\(2),
	combout => \u_div_120|Equal0~9_combout\);

-- Location: LCCOMB_X31_Y16_N18
\u_div_120|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~18_combout\ = (\u_div_120|counter\(9) & (!\u_div_120|Add0~17\)) # (!\u_div_120|counter\(9) & ((\u_div_120|Add0~17\) # (GND)))
-- \u_div_120|Add0~19\ = CARRY((!\u_div_120|Add0~17\) # (!\u_div_120|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|counter\(9),
	datad => VCC,
	cin => \u_div_120|Add0~17\,
	combout => \u_div_120|Add0~18_combout\,
	cout => \u_div_120|Add0~19\);

-- Location: FF_X31_Y16_N19
\u_div_120|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~18_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(9));

-- Location: LCCOMB_X31_Y16_N20
\u_div_120|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~20_combout\ = (\u_div_120|counter\(10) & (\u_div_120|Add0~19\ $ (GND))) # (!\u_div_120|counter\(10) & (!\u_div_120|Add0~19\ & VCC))
-- \u_div_120|Add0~21\ = CARRY((\u_div_120|counter\(10) & !\u_div_120|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|counter\(10),
	datad => VCC,
	cin => \u_div_120|Add0~19\,
	combout => \u_div_120|Add0~20_combout\,
	cout => \u_div_120|Add0~21\);

-- Location: FF_X31_Y16_N21
\u_div_120|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~20_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(10));

-- Location: LCCOMB_X30_Y16_N20
\u_div_120|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Equal0~6_combout\ = (!\u_div_120|counter\(10) & !\u_div_120|counter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_div_120|counter\(10),
	datad => \u_div_120|counter\(9),
	combout => \u_div_120|Equal0~6_combout\);

-- Location: LCCOMB_X31_Y16_N22
\u_div_120|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~22_combout\ = (\u_div_120|counter\(11) & (!\u_div_120|Add0~21\)) # (!\u_div_120|counter\(11) & ((\u_div_120|Add0~21\) # (GND)))
-- \u_div_120|Add0~23\ = CARRY((!\u_div_120|Add0~21\) # (!\u_div_120|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(11),
	datad => VCC,
	cin => \u_div_120|Add0~21\,
	combout => \u_div_120|Add0~22_combout\,
	cout => \u_div_120|Add0~23\);

-- Location: FF_X31_Y16_N23
\u_div_120|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~22_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(11));

-- Location: LCCOMB_X31_Y16_N24
\u_div_120|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~24_combout\ = (\u_div_120|counter\(12) & (\u_div_120|Add0~23\ $ (GND))) # (!\u_div_120|counter\(12) & (!\u_div_120|Add0~23\ & VCC))
-- \u_div_120|Add0~25\ = CARRY((\u_div_120|counter\(12) & !\u_div_120|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(12),
	datad => VCC,
	cin => \u_div_120|Add0~23\,
	combout => \u_div_120|Add0~24_combout\,
	cout => \u_div_120|Add0~25\);

-- Location: LCCOMB_X30_Y16_N2
\u_div_120|counter~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|counter~10_combout\ = (!\u_div_120|Equal0~10_combout\ & \u_div_120|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_div_120|Equal0~10_combout\,
	datad => \u_div_120|Add0~24_combout\,
	combout => \u_div_120|counter~10_combout\);

-- Location: FF_X30_Y16_N3
\u_div_120|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|counter~10_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(12));

-- Location: LCCOMB_X31_Y16_N26
\u_div_120|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~26_combout\ = (\u_div_120|counter\(13) & (!\u_div_120|Add0~25\)) # (!\u_div_120|counter\(13) & ((\u_div_120|Add0~25\) # (GND)))
-- \u_div_120|Add0~27\ = CARRY((!\u_div_120|Add0~25\) # (!\u_div_120|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|counter\(13),
	datad => VCC,
	cin => \u_div_120|Add0~25\,
	combout => \u_div_120|Add0~26_combout\,
	cout => \u_div_120|Add0~27\);

-- Location: LCCOMB_X30_Y16_N6
\u_div_120|counter~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|counter~9_combout\ = (!\u_div_120|Equal0~10_combout\ & \u_div_120|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_div_120|Equal0~10_combout\,
	datad => \u_div_120|Add0~26_combout\,
	combout => \u_div_120|counter~9_combout\);

-- Location: FF_X30_Y16_N7
\u_div_120|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|counter~9_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(13));

-- Location: LCCOMB_X31_Y16_N28
\u_div_120|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~28_combout\ = (\u_div_120|counter\(14) & (\u_div_120|Add0~27\ $ (GND))) # (!\u_div_120|counter\(14) & (!\u_div_120|Add0~27\ & VCC))
-- \u_div_120|Add0~29\ = CARRY((\u_div_120|counter\(14) & !\u_div_120|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(14),
	datad => VCC,
	cin => \u_div_120|Add0~27\,
	combout => \u_div_120|Add0~28_combout\,
	cout => \u_div_120|Add0~29\);

-- Location: LCCOMB_X30_Y16_N12
\u_div_120|counter~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|counter~8_combout\ = (!\u_div_120|Equal0~10_combout\ & \u_div_120|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_div_120|Equal0~10_combout\,
	datad => \u_div_120|Add0~28_combout\,
	combout => \u_div_120|counter~8_combout\);

-- Location: FF_X30_Y16_N13
\u_div_120|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|counter~8_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(14));

-- Location: LCCOMB_X31_Y16_N30
\u_div_120|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~30_combout\ = (\u_div_120|counter\(15) & (!\u_div_120|Add0~29\)) # (!\u_div_120|counter\(15) & ((\u_div_120|Add0~29\) # (GND)))
-- \u_div_120|Add0~31\ = CARRY((!\u_div_120|Add0~29\) # (!\u_div_120|counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(15),
	datad => VCC,
	cin => \u_div_120|Add0~29\,
	combout => \u_div_120|Add0~30_combout\,
	cout => \u_div_120|Add0~31\);

-- Location: LCCOMB_X30_Y16_N10
\u_div_120|counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|counter~7_combout\ = (!\u_div_120|Equal0~10_combout\ & \u_div_120|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|Equal0~10_combout\,
	datac => \u_div_120|Add0~30_combout\,
	combout => \u_div_120|counter~7_combout\);

-- Location: FF_X30_Y16_N11
\u_div_120|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|counter~7_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(15));

-- Location: LCCOMB_X31_Y15_N0
\u_div_120|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~32_combout\ = (\u_div_120|counter\(16) & (\u_div_120|Add0~31\ $ (GND))) # (!\u_div_120|counter\(16) & (!\u_div_120|Add0~31\ & VCC))
-- \u_div_120|Add0~33\ = CARRY((\u_div_120|counter\(16) & !\u_div_120|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|counter\(16),
	datad => VCC,
	cin => \u_div_120|Add0~31\,
	combout => \u_div_120|Add0~32_combout\,
	cout => \u_div_120|Add0~33\);

-- Location: FF_X31_Y15_N1
\u_div_120|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~32_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(16));

-- Location: LCCOMB_X30_Y16_N8
\u_div_120|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Equal0~5_combout\ = (\u_div_120|counter\(15) & (!\u_div_120|counter\(16) & (\u_div_120|counter\(13) & \u_div_120|counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(15),
	datab => \u_div_120|counter\(16),
	datac => \u_div_120|counter\(13),
	datad => \u_div_120|counter\(14),
	combout => \u_div_120|Equal0~5_combout\);

-- Location: LCCOMB_X30_Y16_N22
\u_div_120|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Equal0~7_combout\ = (\u_div_120|Equal0~6_combout\ & (\u_div_120|counter\(12) & (\u_div_120|Equal0~5_combout\ & !\u_div_120|counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|Equal0~6_combout\,
	datab => \u_div_120|counter\(12),
	datac => \u_div_120|Equal0~5_combout\,
	datad => \u_div_120|counter\(11),
	combout => \u_div_120|Equal0~7_combout\);

-- Location: LCCOMB_X31_Y15_N2
\u_div_120|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~34_combout\ = (\u_div_120|counter\(17) & (!\u_div_120|Add0~33\)) # (!\u_div_120|counter\(17) & ((\u_div_120|Add0~33\) # (GND)))
-- \u_div_120|Add0~35\ = CARRY((!\u_div_120|Add0~33\) # (!\u_div_120|counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(17),
	datad => VCC,
	cin => \u_div_120|Add0~33\,
	combout => \u_div_120|Add0~34_combout\,
	cout => \u_div_120|Add0~35\);

-- Location: LCCOMB_X30_Y15_N2
\u_div_120|counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|counter~6_combout\ = (!\u_div_120|Equal0~10_combout\ & \u_div_120|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_div_120|Equal0~10_combout\,
	datad => \u_div_120|Add0~34_combout\,
	combout => \u_div_120|counter~6_combout\);

-- Location: FF_X30_Y15_N3
\u_div_120|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|counter~6_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(17));

-- Location: LCCOMB_X31_Y15_N4
\u_div_120|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~36_combout\ = (\u_div_120|counter\(18) & (\u_div_120|Add0~35\ $ (GND))) # (!\u_div_120|counter\(18) & (!\u_div_120|Add0~35\ & VCC))
-- \u_div_120|Add0~37\ = CARRY((\u_div_120|counter\(18) & !\u_div_120|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|counter\(18),
	datad => VCC,
	cin => \u_div_120|Add0~35\,
	combout => \u_div_120|Add0~36_combout\,
	cout => \u_div_120|Add0~37\);

-- Location: FF_X31_Y15_N5
\u_div_120|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~36_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(18));

-- Location: LCCOMB_X31_Y15_N6
\u_div_120|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~38_combout\ = (\u_div_120|counter\(19) & (!\u_div_120|Add0~37\)) # (!\u_div_120|counter\(19) & ((\u_div_120|Add0~37\) # (GND)))
-- \u_div_120|Add0~39\ = CARRY((!\u_div_120|Add0~37\) # (!\u_div_120|counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(19),
	datad => VCC,
	cin => \u_div_120|Add0~37\,
	combout => \u_div_120|Add0~38_combout\,
	cout => \u_div_120|Add0~39\);

-- Location: LCCOMB_X30_Y15_N16
\u_div_120|counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|counter~5_combout\ = (!\u_div_120|Equal0~10_combout\ & \u_div_120|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_div_120|Equal0~10_combout\,
	datad => \u_div_120|Add0~38_combout\,
	combout => \u_div_120|counter~5_combout\);

-- Location: FF_X30_Y15_N17
\u_div_120|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|counter~5_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(19));

-- Location: LCCOMB_X31_Y15_N8
\u_div_120|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~40_combout\ = (\u_div_120|counter\(20) & (\u_div_120|Add0~39\ $ (GND))) # (!\u_div_120|counter\(20) & (!\u_div_120|Add0~39\ & VCC))
-- \u_div_120|Add0~41\ = CARRY((\u_div_120|counter\(20) & !\u_div_120|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|counter\(20),
	datad => VCC,
	cin => \u_div_120|Add0~39\,
	combout => \u_div_120|Add0~40_combout\,
	cout => \u_div_120|Add0~41\);

-- Location: LCCOMB_X30_Y15_N6
\u_div_120|counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|counter~4_combout\ = (!\u_div_120|Equal0~10_combout\ & \u_div_120|Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|Equal0~10_combout\,
	datac => \u_div_120|Add0~40_combout\,
	combout => \u_div_120|counter~4_combout\);

-- Location: FF_X30_Y15_N7
\u_div_120|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|counter~4_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(20));

-- Location: LCCOMB_X31_Y15_N10
\u_div_120|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~42_combout\ = (\u_div_120|counter\(21) & (!\u_div_120|Add0~41\)) # (!\u_div_120|counter\(21) & ((\u_div_120|Add0~41\) # (GND)))
-- \u_div_120|Add0~43\ = CARRY((!\u_div_120|Add0~41\) # (!\u_div_120|counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(21),
	datad => VCC,
	cin => \u_div_120|Add0~41\,
	combout => \u_div_120|Add0~42_combout\,
	cout => \u_div_120|Add0~43\);

-- Location: LCCOMB_X30_Y15_N26
\u_div_120|counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|counter~3_combout\ = (!\u_div_120|Equal0~10_combout\ & \u_div_120|Add0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|Equal0~10_combout\,
	datac => \u_div_120|Add0~42_combout\,
	combout => \u_div_120|counter~3_combout\);

-- Location: FF_X30_Y15_N27
\u_div_120|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|counter~3_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(21));

-- Location: LCCOMB_X31_Y15_N12
\u_div_120|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~44_combout\ = (\u_div_120|counter\(22) & (\u_div_120|Add0~43\ $ (GND))) # (!\u_div_120|counter\(22) & (!\u_div_120|Add0~43\ & VCC))
-- \u_div_120|Add0~45\ = CARRY((\u_div_120|counter\(22) & !\u_div_120|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|counter\(22),
	datad => VCC,
	cin => \u_div_120|Add0~43\,
	combout => \u_div_120|Add0~44_combout\,
	cout => \u_div_120|Add0~45\);

-- Location: LCCOMB_X30_Y15_N24
\u_div_120|counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|counter~2_combout\ = (!\u_div_120|Equal0~10_combout\ & \u_div_120|Add0~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|Equal0~10_combout\,
	datac => \u_div_120|Add0~44_combout\,
	combout => \u_div_120|counter~2_combout\);

-- Location: FF_X30_Y15_N25
\u_div_120|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|counter~2_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(22));

-- Location: LCCOMB_X31_Y15_N14
\u_div_120|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~46_combout\ = (\u_div_120|counter\(23) & (!\u_div_120|Add0~45\)) # (!\u_div_120|counter\(23) & ((\u_div_120|Add0~45\) # (GND)))
-- \u_div_120|Add0~47\ = CARRY((!\u_div_120|Add0~45\) # (!\u_div_120|counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|counter\(23),
	datad => VCC,
	cin => \u_div_120|Add0~45\,
	combout => \u_div_120|Add0~46_combout\,
	cout => \u_div_120|Add0~47\);

-- Location: LCCOMB_X30_Y15_N22
\u_div_120|counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|counter~1_combout\ = (!\u_div_120|Equal0~10_combout\ & \u_div_120|Add0~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|Equal0~10_combout\,
	datac => \u_div_120|Add0~46_combout\,
	combout => \u_div_120|counter~1_combout\);

-- Location: FF_X30_Y15_N23
\u_div_120|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|counter~1_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(23));

-- Location: LCCOMB_X31_Y15_N16
\u_div_120|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~48_combout\ = (\u_div_120|counter\(24) & (\u_div_120|Add0~47\ $ (GND))) # (!\u_div_120|counter\(24) & (!\u_div_120|Add0~47\ & VCC))
-- \u_div_120|Add0~49\ = CARRY((\u_div_120|counter\(24) & !\u_div_120|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|counter\(24),
	datad => VCC,
	cin => \u_div_120|Add0~47\,
	combout => \u_div_120|Add0~48_combout\,
	cout => \u_div_120|Add0~49\);

-- Location: FF_X31_Y15_N17
\u_div_120|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~48_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(24));

-- Location: LCCOMB_X31_Y15_N18
\u_div_120|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~50_combout\ = (\u_div_120|counter\(25) & (!\u_div_120|Add0~49\)) # (!\u_div_120|counter\(25) & ((\u_div_120|Add0~49\) # (GND)))
-- \u_div_120|Add0~51\ = CARRY((!\u_div_120|Add0~49\) # (!\u_div_120|counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(25),
	datad => VCC,
	cin => \u_div_120|Add0~49\,
	combout => \u_div_120|Add0~50_combout\,
	cout => \u_div_120|Add0~51\);

-- Location: LCCOMB_X30_Y15_N10
\u_div_120|counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|counter~0_combout\ = (!\u_div_120|Equal0~10_combout\ & \u_div_120|Add0~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_div_120|Equal0~10_combout\,
	datad => \u_div_120|Add0~50_combout\,
	combout => \u_div_120|counter~0_combout\);

-- Location: FF_X30_Y15_N11
\u_div_120|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|counter~0_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(25));

-- Location: LCCOMB_X31_Y15_N20
\u_div_120|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~52_combout\ = (\u_div_120|counter\(26) & (\u_div_120|Add0~51\ $ (GND))) # (!\u_div_120|counter\(26) & (!\u_div_120|Add0~51\ & VCC))
-- \u_div_120|Add0~53\ = CARRY((\u_div_120|counter\(26) & !\u_div_120|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|counter\(26),
	datad => VCC,
	cin => \u_div_120|Add0~51\,
	combout => \u_div_120|Add0~52_combout\,
	cout => \u_div_120|Add0~53\);

-- Location: FF_X31_Y15_N21
\u_div_120|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~52_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(26));

-- Location: LCCOMB_X31_Y15_N22
\u_div_120|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~54_combout\ = (\u_div_120|counter\(27) & (!\u_div_120|Add0~53\)) # (!\u_div_120|counter\(27) & ((\u_div_120|Add0~53\) # (GND)))
-- \u_div_120|Add0~55\ = CARRY((!\u_div_120|Add0~53\) # (!\u_div_120|counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(27),
	datad => VCC,
	cin => \u_div_120|Add0~53\,
	combout => \u_div_120|Add0~54_combout\,
	cout => \u_div_120|Add0~55\);

-- Location: FF_X31_Y15_N23
\u_div_120|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~54_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(27));

-- Location: LCCOMB_X31_Y15_N24
\u_div_120|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~56_combout\ = (\u_div_120|counter\(28) & (\u_div_120|Add0~55\ $ (GND))) # (!\u_div_120|counter\(28) & (!\u_div_120|Add0~55\ & VCC))
-- \u_div_120|Add0~57\ = CARRY((\u_div_120|counter\(28) & !\u_div_120|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|counter\(28),
	datad => VCC,
	cin => \u_div_120|Add0~55\,
	combout => \u_div_120|Add0~56_combout\,
	cout => \u_div_120|Add0~57\);

-- Location: FF_X31_Y15_N25
\u_div_120|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~56_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(28));

-- Location: LCCOMB_X30_Y15_N12
\u_div_120|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Equal0~1_combout\ = (\u_div_120|counter\(25) & (!\u_div_120|counter\(28) & (!\u_div_120|counter\(26) & !\u_div_120|counter\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(25),
	datab => \u_div_120|counter\(28),
	datac => \u_div_120|counter\(26),
	datad => \u_div_120|counter\(27),
	combout => \u_div_120|Equal0~1_combout\);

-- Location: LCCOMB_X30_Y15_N20
\u_div_120|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Equal0~2_combout\ = (\u_div_120|counter\(23) & (\u_div_120|counter\(22) & (\u_div_120|counter\(21) & !\u_div_120|counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(23),
	datab => \u_div_120|counter\(22),
	datac => \u_div_120|counter\(21),
	datad => \u_div_120|counter\(24),
	combout => \u_div_120|Equal0~2_combout\);

-- Location: LCCOMB_X30_Y15_N4
\u_div_120|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Equal0~3_combout\ = (\u_div_120|counter\(20) & (\u_div_120|counter\(17) & (\u_div_120|counter\(19) & !\u_div_120|counter\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(20),
	datab => \u_div_120|counter\(17),
	datac => \u_div_120|counter\(19),
	datad => \u_div_120|counter\(18),
	combout => \u_div_120|Equal0~3_combout\);

-- Location: LCCOMB_X31_Y15_N26
\u_div_120|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~58_combout\ = (\u_div_120|counter\(29) & (!\u_div_120|Add0~57\)) # (!\u_div_120|counter\(29) & ((\u_div_120|Add0~57\) # (GND)))
-- \u_div_120|Add0~59\ = CARRY((!\u_div_120|Add0~57\) # (!\u_div_120|counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(29),
	datad => VCC,
	cin => \u_div_120|Add0~57\,
	combout => \u_div_120|Add0~58_combout\,
	cout => \u_div_120|Add0~59\);

-- Location: FF_X31_Y15_N27
\u_div_120|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~58_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(29));

-- Location: LCCOMB_X31_Y15_N28
\u_div_120|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~60_combout\ = (\u_div_120|counter\(30) & (\u_div_120|Add0~59\ $ (GND))) # (!\u_div_120|counter\(30) & (!\u_div_120|Add0~59\ & VCC))
-- \u_div_120|Add0~61\ = CARRY((\u_div_120|counter\(30) & !\u_div_120|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|counter\(30),
	datad => VCC,
	cin => \u_div_120|Add0~59\,
	combout => \u_div_120|Add0~60_combout\,
	cout => \u_div_120|Add0~61\);

-- Location: FF_X31_Y15_N29
\u_div_120|counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~60_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(30));

-- Location: LCCOMB_X31_Y15_N30
\u_div_120|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Add0~62_combout\ = \u_div_120|counter\(31) $ (\u_div_120|Add0~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(31),
	cin => \u_div_120|Add0~61\,
	combout => \u_div_120|Add0~62_combout\);

-- Location: FF_X31_Y15_N31
\u_div_120|counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_div_120|Add0~62_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_div_120|counter\(31));

-- Location: LCCOMB_X30_Y15_N0
\u_div_120|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Equal0~0_combout\ = (\u_div_120|counter\(0) & (!\u_div_120|counter\(30) & (!\u_div_120|counter\(31) & !\u_div_120|counter\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|counter\(0),
	datab => \u_div_120|counter\(30),
	datac => \u_div_120|counter\(31),
	datad => \u_div_120|counter\(29),
	combout => \u_div_120|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y15_N14
\u_div_120|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Equal0~4_combout\ = (\u_div_120|Equal0~1_combout\ & (\u_div_120|Equal0~2_combout\ & (\u_div_120|Equal0~3_combout\ & \u_div_120|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|Equal0~1_combout\,
	datab => \u_div_120|Equal0~2_combout\,
	datac => \u_div_120|Equal0~3_combout\,
	datad => \u_div_120|Equal0~0_combout\,
	combout => \u_div_120|Equal0~4_combout\);

-- Location: LCCOMB_X30_Y16_N30
\u_div_120|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|Equal0~10_combout\ = (\u_div_120|Equal0~8_combout\ & (\u_div_120|Equal0~9_combout\ & (\u_div_120|Equal0~7_combout\ & \u_div_120|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_div_120|Equal0~8_combout\,
	datab => \u_div_120|Equal0~9_combout\,
	datac => \u_div_120|Equal0~7_combout\,
	datad => \u_div_120|Equal0~4_combout\,
	combout => \u_div_120|Equal0~10_combout\);

-- Location: LCCOMB_X30_Y16_N0
\u_div_120|clk_div~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_div_120|clk_div~0_combout\ = \u_div_120|clk_div~0_combout\ $ (\u_div_120|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_div_120|clk_div~0_combout\,
	datac => \u_div_120|Equal0~10_combout\,
	combout => \u_div_120|clk_div~0_combout\);

-- Location: LCCOMB_X30_Y16_N24
\U2_freq_ctrl_carrier|freq_c_reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_freq_ctrl_carrier|freq_c_reg[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \U2_freq_ctrl_carrier|freq_c_reg[0]~feeder_combout\);

-- Location: FF_X30_Y16_N25
\U2_freq_ctrl_carrier|freq_c_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_div_120|clk_div~0_combout\,
	d => \U2_freq_ctrl_carrier|freq_c_reg[0]~feeder_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_freq_ctrl_carrier|freq_c_reg\(0));

-- Location: LCCOMB_X30_Y12_N0
\U2_acc_32bit_modu|add[0]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[0]~189_combout\ = !\U2_acc_32bit_modu|add\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2_acc_32bit_modu|add\(0),
	combout => \U2_acc_32bit_modu|add[0]~189_combout\);

-- Location: FF_X30_Y12_N1
\U2_acc_32bit_modu|add[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[0]~189_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(0));

-- Location: LCCOMB_X30_Y12_N2
\U2_acc_32bit_modu|add[1]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[1]~63_combout\ = (\U2_acc_32bit_modu|add\(0) & (\U2_acc_32bit_modu|add\(1) $ (VCC))) # (!\U2_acc_32bit_modu|add\(0) & (\U2_acc_32bit_modu|add\(1) & VCC))
-- \U2_acc_32bit_modu|add[1]~64\ = CARRY((\U2_acc_32bit_modu|add\(0) & \U2_acc_32bit_modu|add\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(0),
	datab => \U2_acc_32bit_modu|add\(1),
	datad => VCC,
	combout => \U2_acc_32bit_modu|add[1]~63_combout\,
	cout => \U2_acc_32bit_modu|add[1]~64\);

-- Location: FF_X30_Y12_N3
\U2_acc_32bit_modu|add[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[1]~63_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(1));

-- Location: LCCOMB_X30_Y12_N4
\U2_acc_32bit_modu|add[2]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[2]~65_combout\ = (\U2_acc_32bit_modu|add\(2) & (!\U2_acc_32bit_modu|add[1]~64\)) # (!\U2_acc_32bit_modu|add\(2) & ((\U2_acc_32bit_modu|add[1]~64\) # (GND)))
-- \U2_acc_32bit_modu|add[2]~66\ = CARRY((!\U2_acc_32bit_modu|add[1]~64\) # (!\U2_acc_32bit_modu|add\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(2),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[1]~64\,
	combout => \U2_acc_32bit_modu|add[2]~65_combout\,
	cout => \U2_acc_32bit_modu|add[2]~66\);

-- Location: FF_X30_Y12_N5
\U2_acc_32bit_modu|add[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[2]~65_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(2));

-- Location: LCCOMB_X30_Y12_N6
\U2_acc_32bit_modu|add[3]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[3]~67_combout\ = (\U2_acc_32bit_modu|add\(3) & (\U2_acc_32bit_modu|add[2]~66\ $ (GND))) # (!\U2_acc_32bit_modu|add\(3) & (!\U2_acc_32bit_modu|add[2]~66\ & VCC))
-- \U2_acc_32bit_modu|add[3]~68\ = CARRY((\U2_acc_32bit_modu|add\(3) & !\U2_acc_32bit_modu|add[2]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(3),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[2]~66\,
	combout => \U2_acc_32bit_modu|add[3]~67_combout\,
	cout => \U2_acc_32bit_modu|add[3]~68\);

-- Location: FF_X30_Y12_N7
\U2_acc_32bit_modu|add[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[3]~67_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(3));

-- Location: LCCOMB_X30_Y12_N8
\U2_acc_32bit_modu|add[4]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[4]~69_combout\ = (\U2_acc_32bit_modu|add\(4) & (\U2_acc_32bit_modu|add[3]~68\ & VCC)) # (!\U2_acc_32bit_modu|add\(4) & (!\U2_acc_32bit_modu|add[3]~68\))
-- \U2_acc_32bit_modu|add[4]~70\ = CARRY((!\U2_acc_32bit_modu|add\(4) & !\U2_acc_32bit_modu|add[3]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(4),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[3]~68\,
	combout => \U2_acc_32bit_modu|add[4]~69_combout\,
	cout => \U2_acc_32bit_modu|add[4]~70\);

-- Location: FF_X30_Y12_N9
\U2_acc_32bit_modu|add[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[4]~69_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(4));

-- Location: LCCOMB_X30_Y12_N10
\U2_acc_32bit_modu|add[5]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[5]~71_combout\ = (\U2_acc_32bit_modu|add\(5) & (\U2_acc_32bit_modu|add[4]~70\ $ (GND))) # (!\U2_acc_32bit_modu|add\(5) & (!\U2_acc_32bit_modu|add[4]~70\ & VCC))
-- \U2_acc_32bit_modu|add[5]~72\ = CARRY((\U2_acc_32bit_modu|add\(5) & !\U2_acc_32bit_modu|add[4]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(5),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[4]~70\,
	combout => \U2_acc_32bit_modu|add[5]~71_combout\,
	cout => \U2_acc_32bit_modu|add[5]~72\);

-- Location: FF_X30_Y12_N11
\U2_acc_32bit_modu|add[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[5]~71_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(5));

-- Location: LCCOMB_X30_Y12_N12
\U2_acc_32bit_modu|add[6]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[6]~73_combout\ = (\U2_acc_32bit_modu|add\(6) & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\U2_acc_32bit_modu|add[5]~72\)) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & (\U2_acc_32bit_modu|add[5]~72\ & VCC)))) # 
-- (!\U2_acc_32bit_modu|add\(6) & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add[5]~72\) # (GND))) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\U2_acc_32bit_modu|add[5]~72\))))
-- \U2_acc_32bit_modu|add[6]~74\ = CARRY((\U2_acc_32bit_modu|add\(6) & (\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\U2_acc_32bit_modu|add[5]~72\)) # (!\U2_acc_32bit_modu|add\(6) & ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\U2_acc_32bit_modu|add[5]~72\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(6),
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[5]~72\,
	combout => \U2_acc_32bit_modu|add[6]~73_combout\,
	cout => \U2_acc_32bit_modu|add[6]~74\);

-- Location: FF_X30_Y12_N13
\U2_acc_32bit_modu|add[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[6]~73_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(6));

-- Location: LCCOMB_X30_Y12_N14
\U2_acc_32bit_modu|add[7]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[7]~75_combout\ = (\U2_acc_32bit_modu|add\(7) & (\U2_acc_32bit_modu|add[6]~74\ $ (GND))) # (!\U2_acc_32bit_modu|add\(7) & (!\U2_acc_32bit_modu|add[6]~74\ & VCC))
-- \U2_acc_32bit_modu|add[7]~76\ = CARRY((\U2_acc_32bit_modu|add\(7) & !\U2_acc_32bit_modu|add[6]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(7),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[6]~74\,
	combout => \U2_acc_32bit_modu|add[7]~75_combout\,
	cout => \U2_acc_32bit_modu|add[7]~76\);

-- Location: FF_X30_Y12_N15
\U2_acc_32bit_modu|add[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[7]~75_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(7));

-- Location: LCCOMB_X30_Y12_N16
\U2_acc_32bit_modu|add[8]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[8]~77_combout\ = (\U2_acc_32bit_modu|add\(8) & (!\U2_acc_32bit_modu|add[7]~76\)) # (!\U2_acc_32bit_modu|add\(8) & ((\U2_acc_32bit_modu|add[7]~76\) # (GND)))
-- \U2_acc_32bit_modu|add[8]~78\ = CARRY((!\U2_acc_32bit_modu|add[7]~76\) # (!\U2_acc_32bit_modu|add\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(8),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[7]~76\,
	combout => \U2_acc_32bit_modu|add[8]~77_combout\,
	cout => \U2_acc_32bit_modu|add[8]~78\);

-- Location: FF_X30_Y12_N17
\U2_acc_32bit_modu|add[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[8]~77_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(8));

-- Location: LCCOMB_X30_Y12_N18
\U2_acc_32bit_modu|add[9]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[9]~79_combout\ = ((\U2_acc_32bit_modu|add\(9) $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\U2_acc_32bit_modu|add[8]~78\)))) # (GND)
-- \U2_acc_32bit_modu|add[9]~80\ = CARRY((\U2_acc_32bit_modu|add\(9) & ((!\U2_acc_32bit_modu|add[8]~78\) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0)))) # (!\U2_acc_32bit_modu|add\(9) & (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\U2_acc_32bit_modu|add[8]~78\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(9),
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[8]~78\,
	combout => \U2_acc_32bit_modu|add[9]~79_combout\,
	cout => \U2_acc_32bit_modu|add[9]~80\);

-- Location: FF_X30_Y12_N19
\U2_acc_32bit_modu|add[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[9]~79_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(9));

-- Location: LCCOMB_X30_Y12_N20
\U2_acc_32bit_modu|add[10]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[10]~81_combout\ = (\U2_acc_32bit_modu|add\(10) & (\U2_acc_32bit_modu|add[9]~80\ & VCC)) # (!\U2_acc_32bit_modu|add\(10) & (!\U2_acc_32bit_modu|add[9]~80\))
-- \U2_acc_32bit_modu|add[10]~82\ = CARRY((!\U2_acc_32bit_modu|add\(10) & !\U2_acc_32bit_modu|add[9]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(10),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[9]~80\,
	combout => \U2_acc_32bit_modu|add[10]~81_combout\,
	cout => \U2_acc_32bit_modu|add[10]~82\);

-- Location: FF_X30_Y12_N21
\U2_acc_32bit_modu|add[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[10]~81_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(10));

-- Location: LCCOMB_X30_Y12_N22
\U2_acc_32bit_modu|add[11]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[11]~83_combout\ = (\U2_acc_32bit_modu|add\(11) & ((GND) # (!\U2_acc_32bit_modu|add[10]~82\))) # (!\U2_acc_32bit_modu|add\(11) & (\U2_acc_32bit_modu|add[10]~82\ $ (GND)))
-- \U2_acc_32bit_modu|add[11]~84\ = CARRY((\U2_acc_32bit_modu|add\(11)) # (!\U2_acc_32bit_modu|add[10]~82\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(11),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[10]~82\,
	combout => \U2_acc_32bit_modu|add[11]~83_combout\,
	cout => \U2_acc_32bit_modu|add[11]~84\);

-- Location: FF_X30_Y12_N23
\U2_acc_32bit_modu|add[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[11]~83_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(11));

-- Location: LCCOMB_X30_Y12_N24
\U2_acc_32bit_modu|add[12]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[12]~85_combout\ = (\U2_acc_32bit_modu|add\(12) & (!\U2_acc_32bit_modu|add[11]~84\)) # (!\U2_acc_32bit_modu|add\(12) & ((\U2_acc_32bit_modu|add[11]~84\) # (GND)))
-- \U2_acc_32bit_modu|add[12]~86\ = CARRY((!\U2_acc_32bit_modu|add[11]~84\) # (!\U2_acc_32bit_modu|add\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(12),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[11]~84\,
	combout => \U2_acc_32bit_modu|add[12]~85_combout\,
	cout => \U2_acc_32bit_modu|add[12]~86\);

-- Location: FF_X30_Y12_N25
\U2_acc_32bit_modu|add[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[12]~85_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(12));

-- Location: LCCOMB_X30_Y12_N26
\U2_acc_32bit_modu|add[13]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[13]~87_combout\ = ((\U2_acc_32bit_modu|add\(13) $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (!\U2_acc_32bit_modu|add[12]~86\)))) # (GND)
-- \U2_acc_32bit_modu|add[13]~88\ = CARRY((\U2_acc_32bit_modu|add\(13) & ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\U2_acc_32bit_modu|add[12]~86\))) # (!\U2_acc_32bit_modu|add\(13) & (\U2_freq_ctrl_carrier|freq_c_reg\(0) & 
-- !\U2_acc_32bit_modu|add[12]~86\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(13),
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[12]~86\,
	combout => \U2_acc_32bit_modu|add[13]~87_combout\,
	cout => \U2_acc_32bit_modu|add[13]~88\);

-- Location: FF_X30_Y12_N27
\U2_acc_32bit_modu|add[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[13]~87_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(13));

-- Location: LCCOMB_X30_Y12_N28
\U2_acc_32bit_modu|add[14]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[14]~89_combout\ = (\U2_acc_32bit_modu|add\(14) & (\U2_acc_32bit_modu|add[13]~88\ & VCC)) # (!\U2_acc_32bit_modu|add\(14) & (!\U2_acc_32bit_modu|add[13]~88\))
-- \U2_acc_32bit_modu|add[14]~90\ = CARRY((!\U2_acc_32bit_modu|add\(14) & !\U2_acc_32bit_modu|add[13]~88\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(14),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[13]~88\,
	combout => \U2_acc_32bit_modu|add[14]~89_combout\,
	cout => \U2_acc_32bit_modu|add[14]~90\);

-- Location: FF_X30_Y12_N29
\U2_acc_32bit_modu|add[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[14]~89_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(14));

-- Location: LCCOMB_X30_Y12_N30
\U2_acc_32bit_modu|add[15]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[15]~91_combout\ = (\U2_acc_32bit_modu|add\(15) & ((GND) # (!\U2_acc_32bit_modu|add[14]~90\))) # (!\U2_acc_32bit_modu|add\(15) & (\U2_acc_32bit_modu|add[14]~90\ $ (GND)))
-- \U2_acc_32bit_modu|add[15]~92\ = CARRY((\U2_acc_32bit_modu|add\(15)) # (!\U2_acc_32bit_modu|add[14]~90\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(15),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[14]~90\,
	combout => \U2_acc_32bit_modu|add[15]~91_combout\,
	cout => \U2_acc_32bit_modu|add[15]~92\);

-- Location: FF_X30_Y12_N31
\U2_acc_32bit_modu|add[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[15]~91_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(15));

-- Location: LCCOMB_X30_Y11_N0
\U2_acc_32bit_modu|add[16]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[16]~93_combout\ = (\U2_acc_32bit_modu|add\(16) & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & (\U2_acc_32bit_modu|add[15]~92\ & VCC)) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\U2_acc_32bit_modu|add[15]~92\)))) # 
-- (!\U2_acc_32bit_modu|add\(16) & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\U2_acc_32bit_modu|add[15]~92\)) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add[15]~92\) # (GND)))))
-- \U2_acc_32bit_modu|add[16]~94\ = CARRY((\U2_acc_32bit_modu|add\(16) & (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\U2_acc_32bit_modu|add[15]~92\)) # (!\U2_acc_32bit_modu|add\(16) & ((!\U2_acc_32bit_modu|add[15]~92\) # 
-- (!\U2_freq_ctrl_carrier|freq_c_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(16),
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[15]~92\,
	combout => \U2_acc_32bit_modu|add[16]~93_combout\,
	cout => \U2_acc_32bit_modu|add[16]~94\);

-- Location: FF_X30_Y11_N1
\U2_acc_32bit_modu|add[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[16]~93_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(16));

-- Location: LCCOMB_X30_Y11_N2
\U2_acc_32bit_modu|add[17]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[17]~95_combout\ = (\U2_acc_32bit_modu|add\(17) & (\U2_acc_32bit_modu|add[16]~94\ $ (GND))) # (!\U2_acc_32bit_modu|add\(17) & (!\U2_acc_32bit_modu|add[16]~94\ & VCC))
-- \U2_acc_32bit_modu|add[17]~96\ = CARRY((\U2_acc_32bit_modu|add\(17) & !\U2_acc_32bit_modu|add[16]~94\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(17),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[16]~94\,
	combout => \U2_acc_32bit_modu|add[17]~95_combout\,
	cout => \U2_acc_32bit_modu|add[17]~96\);

-- Location: FF_X30_Y11_N3
\U2_acc_32bit_modu|add[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[17]~95_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(17));

-- Location: LCCOMB_X30_Y11_N4
\U2_acc_32bit_modu|add[18]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[18]~97_combout\ = (\U2_acc_32bit_modu|add\(18) & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & (\U2_acc_32bit_modu|add[17]~96\ & VCC)) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\U2_acc_32bit_modu|add[17]~96\)))) # 
-- (!\U2_acc_32bit_modu|add\(18) & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\U2_acc_32bit_modu|add[17]~96\)) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add[17]~96\) # (GND)))))
-- \U2_acc_32bit_modu|add[18]~98\ = CARRY((\U2_acc_32bit_modu|add\(18) & (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\U2_acc_32bit_modu|add[17]~96\)) # (!\U2_acc_32bit_modu|add\(18) & ((!\U2_acc_32bit_modu|add[17]~96\) # 
-- (!\U2_freq_ctrl_carrier|freq_c_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(18),
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[17]~96\,
	combout => \U2_acc_32bit_modu|add[18]~97_combout\,
	cout => \U2_acc_32bit_modu|add[18]~98\);

-- Location: FF_X30_Y11_N5
\U2_acc_32bit_modu|add[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[18]~97_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(18));

-- Location: LCCOMB_X30_Y11_N6
\U2_acc_32bit_modu|add[19]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[19]~99_combout\ = ((\U2_acc_32bit_modu|add\(19) $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\U2_acc_32bit_modu|add[18]~98\)))) # (GND)
-- \U2_acc_32bit_modu|add[19]~100\ = CARRY((\U2_acc_32bit_modu|add\(19) & ((!\U2_acc_32bit_modu|add[18]~98\) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0)))) # (!\U2_acc_32bit_modu|add\(19) & (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & 
-- !\U2_acc_32bit_modu|add[18]~98\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(19),
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[18]~98\,
	combout => \U2_acc_32bit_modu|add[19]~99_combout\,
	cout => \U2_acc_32bit_modu|add[19]~100\);

-- Location: FF_X30_Y11_N7
\U2_acc_32bit_modu|add[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[19]~99_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(19));

-- Location: LCCOMB_X30_Y11_N8
\U2_acc_32bit_modu|add[20]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[20]~101_combout\ = (\U2_acc_32bit_modu|add\(20) & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\U2_acc_32bit_modu|add[19]~100\)) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & (\U2_acc_32bit_modu|add[19]~100\ & VCC)))) # 
-- (!\U2_acc_32bit_modu|add\(20) & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add[19]~100\) # (GND))) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\U2_acc_32bit_modu|add[19]~100\))))
-- \U2_acc_32bit_modu|add[20]~102\ = CARRY((\U2_acc_32bit_modu|add\(20) & (\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\U2_acc_32bit_modu|add[19]~100\)) # (!\U2_acc_32bit_modu|add\(20) & ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # 
-- (!\U2_acc_32bit_modu|add[19]~100\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(20),
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[19]~100\,
	combout => \U2_acc_32bit_modu|add[20]~101_combout\,
	cout => \U2_acc_32bit_modu|add[20]~102\);

-- Location: FF_X30_Y11_N9
\U2_acc_32bit_modu|add[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[20]~101_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(20));

-- Location: LCCOMB_X30_Y11_N10
\U2_acc_32bit_modu|add[21]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[21]~103_combout\ = ((\U2_acc_32bit_modu|add\(21) $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (!\U2_acc_32bit_modu|add[20]~102\)))) # (GND)
-- \U2_acc_32bit_modu|add[21]~104\ = CARRY((\U2_acc_32bit_modu|add\(21) & ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\U2_acc_32bit_modu|add[20]~102\))) # (!\U2_acc_32bit_modu|add\(21) & (\U2_freq_ctrl_carrier|freq_c_reg\(0) & 
-- !\U2_acc_32bit_modu|add[20]~102\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(21),
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[20]~102\,
	combout => \U2_acc_32bit_modu|add[21]~103_combout\,
	cout => \U2_acc_32bit_modu|add[21]~104\);

-- Location: FF_X30_Y11_N11
\U2_acc_32bit_modu|add[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[21]~103_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(21));

-- Location: LCCOMB_X30_Y11_N12
\U2_acc_32bit_modu|add[22]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[22]~105_combout\ = (\U2_acc_32bit_modu|add\(22) & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & (\U2_acc_32bit_modu|add[21]~104\ & VCC)) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\U2_acc_32bit_modu|add[21]~104\)))) # 
-- (!\U2_acc_32bit_modu|add\(22) & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\U2_acc_32bit_modu|add[21]~104\)) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add[21]~104\) # (GND)))))
-- \U2_acc_32bit_modu|add[22]~106\ = CARRY((\U2_acc_32bit_modu|add\(22) & (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\U2_acc_32bit_modu|add[21]~104\)) # (!\U2_acc_32bit_modu|add\(22) & ((!\U2_acc_32bit_modu|add[21]~104\) # 
-- (!\U2_freq_ctrl_carrier|freq_c_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(22),
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[21]~104\,
	combout => \U2_acc_32bit_modu|add[22]~105_combout\,
	cout => \U2_acc_32bit_modu|add[22]~106\);

-- Location: FF_X30_Y11_N13
\U2_acc_32bit_modu|add[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[22]~105_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(22));

-- Location: LCCOMB_X30_Y11_N14
\U2_acc_32bit_modu|add[23]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[23]~107_combout\ = (\U2_acc_32bit_modu|add\(23) & ((GND) # (!\U2_acc_32bit_modu|add[22]~106\))) # (!\U2_acc_32bit_modu|add\(23) & (\U2_acc_32bit_modu|add[22]~106\ $ (GND)))
-- \U2_acc_32bit_modu|add[23]~108\ = CARRY((\U2_acc_32bit_modu|add\(23)) # (!\U2_acc_32bit_modu|add[22]~106\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(23),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[22]~106\,
	combout => \U2_acc_32bit_modu|add[23]~107_combout\,
	cout => \U2_acc_32bit_modu|add[23]~108\);

-- Location: FF_X30_Y11_N15
\U2_acc_32bit_modu|add[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[23]~107_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(23));

-- Location: LCCOMB_X30_Y11_N16
\U2_acc_32bit_modu|add[24]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[24]~109_combout\ = (\U2_acc_32bit_modu|add\(24) & (!\U2_acc_32bit_modu|add[23]~108\)) # (!\U2_acc_32bit_modu|add\(24) & ((\U2_acc_32bit_modu|add[23]~108\) # (GND)))
-- \U2_acc_32bit_modu|add[24]~110\ = CARRY((!\U2_acc_32bit_modu|add[23]~108\) # (!\U2_acc_32bit_modu|add\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(24),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[23]~108\,
	combout => \U2_acc_32bit_modu|add[24]~109_combout\,
	cout => \U2_acc_32bit_modu|add[24]~110\);

-- Location: FF_X30_Y11_N17
\U2_acc_32bit_modu|add[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[24]~109_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(24));

-- Location: LCCOMB_X30_Y11_N18
\U2_acc_32bit_modu|add[25]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[25]~111_combout\ = ((\U2_acc_32bit_modu|add\(25) $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\U2_acc_32bit_modu|add[24]~110\)))) # (GND)
-- \U2_acc_32bit_modu|add[25]~112\ = CARRY((\U2_acc_32bit_modu|add\(25) & ((!\U2_acc_32bit_modu|add[24]~110\) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0)))) # (!\U2_acc_32bit_modu|add\(25) & (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & 
-- !\U2_acc_32bit_modu|add[24]~110\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(25),
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[24]~110\,
	combout => \U2_acc_32bit_modu|add[25]~111_combout\,
	cout => \U2_acc_32bit_modu|add[25]~112\);

-- Location: FF_X30_Y11_N19
\U2_acc_32bit_modu|add[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[25]~111_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(25));

-- Location: LCCOMB_X30_Y11_N20
\U2_acc_32bit_modu|add[26]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[26]~113_combout\ = (\U2_acc_32bit_modu|add\(26) & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & (\U2_acc_32bit_modu|add[25]~112\ & VCC)) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\U2_acc_32bit_modu|add[25]~112\)))) # 
-- (!\U2_acc_32bit_modu|add\(26) & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\U2_acc_32bit_modu|add[25]~112\)) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add[25]~112\) # (GND)))))
-- \U2_acc_32bit_modu|add[26]~114\ = CARRY((\U2_acc_32bit_modu|add\(26) & (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\U2_acc_32bit_modu|add[25]~112\)) # (!\U2_acc_32bit_modu|add\(26) & ((!\U2_acc_32bit_modu|add[25]~112\) # 
-- (!\U2_freq_ctrl_carrier|freq_c_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(26),
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[25]~112\,
	combout => \U2_acc_32bit_modu|add[26]~113_combout\,
	cout => \U2_acc_32bit_modu|add[26]~114\);

-- Location: FF_X30_Y11_N21
\U2_acc_32bit_modu|add[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[26]~113_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(26));

-- Location: LCCOMB_X30_Y11_N22
\U2_acc_32bit_modu|add[27]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[27]~115_combout\ = ((\U2_acc_32bit_modu|add\(27) $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\U2_acc_32bit_modu|add[26]~114\)))) # (GND)
-- \U2_acc_32bit_modu|add[27]~116\ = CARRY((\U2_acc_32bit_modu|add\(27) & ((!\U2_acc_32bit_modu|add[26]~114\) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0)))) # (!\U2_acc_32bit_modu|add\(27) & (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & 
-- !\U2_acc_32bit_modu|add[26]~114\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(27),
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[26]~114\,
	combout => \U2_acc_32bit_modu|add[27]~115_combout\,
	cout => \U2_acc_32bit_modu|add[27]~116\);

-- Location: FF_X30_Y11_N23
\U2_acc_32bit_modu|add[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[27]~115_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(27));

-- Location: LCCOMB_X30_Y11_N24
\U2_acc_32bit_modu|add[28]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[28]~117_combout\ = (\U2_acc_32bit_modu|add\(28) & (!\U2_acc_32bit_modu|add[27]~116\)) # (!\U2_acc_32bit_modu|add\(28) & ((\U2_acc_32bit_modu|add[27]~116\) # (GND)))
-- \U2_acc_32bit_modu|add[28]~118\ = CARRY((!\U2_acc_32bit_modu|add[27]~116\) # (!\U2_acc_32bit_modu|add\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(28),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[27]~116\,
	combout => \U2_acc_32bit_modu|add[28]~117_combout\,
	cout => \U2_acc_32bit_modu|add[28]~118\);

-- Location: FF_X30_Y11_N25
\U2_acc_32bit_modu|add[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[28]~117_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(28));

-- Location: LCCOMB_X30_Y11_N26
\U2_acc_32bit_modu|add[29]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[29]~119_combout\ = ((\U2_acc_32bit_modu|add\(29) $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (!\U2_acc_32bit_modu|add[28]~118\)))) # (GND)
-- \U2_acc_32bit_modu|add[29]~120\ = CARRY((\U2_acc_32bit_modu|add\(29) & ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\U2_acc_32bit_modu|add[28]~118\))) # (!\U2_acc_32bit_modu|add\(29) & (\U2_freq_ctrl_carrier|freq_c_reg\(0) & 
-- !\U2_acc_32bit_modu|add[28]~118\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(29),
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[28]~118\,
	combout => \U2_acc_32bit_modu|add[29]~119_combout\,
	cout => \U2_acc_32bit_modu|add[29]~120\);

-- Location: FF_X30_Y11_N27
\U2_acc_32bit_modu|add[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[29]~119_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(29));

-- Location: LCCOMB_X30_Y11_N28
\U2_acc_32bit_modu|add[30]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[30]~121_combout\ = (\U2_acc_32bit_modu|add\(30) & (\U2_acc_32bit_modu|add[29]~120\ & VCC)) # (!\U2_acc_32bit_modu|add\(30) & (!\U2_acc_32bit_modu|add[29]~120\))
-- \U2_acc_32bit_modu|add[30]~122\ = CARRY((!\U2_acc_32bit_modu|add\(30) & !\U2_acc_32bit_modu|add[29]~120\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(30),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[29]~120\,
	combout => \U2_acc_32bit_modu|add[30]~121_combout\,
	cout => \U2_acc_32bit_modu|add[30]~122\);

-- Location: FF_X30_Y11_N29
\U2_acc_32bit_modu|add[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[30]~121_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(30));

-- Location: LCCOMB_X30_Y11_N30
\U2_acc_32bit_modu|add[31]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[31]~123_combout\ = ((\U2_acc_32bit_modu|add\(31) $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\U2_acc_32bit_modu|add[30]~122\)))) # (GND)
-- \U2_acc_32bit_modu|add[31]~124\ = CARRY((\U2_acc_32bit_modu|add\(31) & ((!\U2_acc_32bit_modu|add[30]~122\) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0)))) # (!\U2_acc_32bit_modu|add\(31) & (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & 
-- !\U2_acc_32bit_modu|add[30]~122\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(31),
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[30]~122\,
	combout => \U2_acc_32bit_modu|add[31]~123_combout\,
	cout => \U2_acc_32bit_modu|add[31]~124\);

-- Location: FF_X30_Y11_N31
\U2_acc_32bit_modu|add[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[31]~123_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(31));

-- Location: LCCOMB_X30_Y10_N0
\U2_acc_32bit_modu|add[32]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[32]~125_combout\ = (\U2_acc_32bit_modu|add\(32) & (\U2_acc_32bit_modu|add[31]~124\ & VCC)) # (!\U2_acc_32bit_modu|add\(32) & (!\U2_acc_32bit_modu|add[31]~124\))
-- \U2_acc_32bit_modu|add[32]~126\ = CARRY((!\U2_acc_32bit_modu|add\(32) & !\U2_acc_32bit_modu|add[31]~124\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(32),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[31]~124\,
	combout => \U2_acc_32bit_modu|add[32]~125_combout\,
	cout => \U2_acc_32bit_modu|add[32]~126\);

-- Location: FF_X30_Y10_N1
\U2_acc_32bit_modu|add[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[32]~125_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(32));

-- Location: LCCOMB_X30_Y10_N2
\U2_acc_32bit_modu|add[33]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[33]~127_combout\ = (\U2_acc_32bit_modu|add\(33) & ((GND) # (!\U2_acc_32bit_modu|add[32]~126\))) # (!\U2_acc_32bit_modu|add\(33) & (\U2_acc_32bit_modu|add[32]~126\ $ (GND)))
-- \U2_acc_32bit_modu|add[33]~128\ = CARRY((\U2_acc_32bit_modu|add\(33)) # (!\U2_acc_32bit_modu|add[32]~126\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(33),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[32]~126\,
	combout => \U2_acc_32bit_modu|add[33]~127_combout\,
	cout => \U2_acc_32bit_modu|add[33]~128\);

-- Location: FF_X30_Y10_N3
\U2_acc_32bit_modu|add[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[33]~127_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(33));

-- Location: LCCOMB_X30_Y10_N4
\U2_acc_32bit_modu|add[34]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[34]~129_combout\ = (\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add\(34) & (\U2_acc_32bit_modu|add[33]~128\ & VCC)) # (!\U2_acc_32bit_modu|add\(34) & (!\U2_acc_32bit_modu|add[33]~128\)))) # 
-- (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add\(34) & (!\U2_acc_32bit_modu|add[33]~128\)) # (!\U2_acc_32bit_modu|add\(34) & ((\U2_acc_32bit_modu|add[33]~128\) # (GND)))))
-- \U2_acc_32bit_modu|add[34]~130\ = CARRY((\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\U2_acc_32bit_modu|add\(34) & !\U2_acc_32bit_modu|add[33]~128\)) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((!\U2_acc_32bit_modu|add[33]~128\) # 
-- (!\U2_acc_32bit_modu|add\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datab => \U2_acc_32bit_modu|add\(34),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[33]~128\,
	combout => \U2_acc_32bit_modu|add[34]~129_combout\,
	cout => \U2_acc_32bit_modu|add[34]~130\);

-- Location: FF_X30_Y10_N5
\U2_acc_32bit_modu|add[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[34]~129_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(34));

-- Location: LCCOMB_X30_Y10_N6
\U2_acc_32bit_modu|add[35]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[35]~131_combout\ = ((\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\U2_acc_32bit_modu|add\(35) $ (!\U2_acc_32bit_modu|add[34]~130\)))) # (GND)
-- \U2_acc_32bit_modu|add[35]~132\ = CARRY((\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add\(35)) # (!\U2_acc_32bit_modu|add[34]~130\))) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & (\U2_acc_32bit_modu|add\(35) & 
-- !\U2_acc_32bit_modu|add[34]~130\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datab => \U2_acc_32bit_modu|add\(35),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[34]~130\,
	combout => \U2_acc_32bit_modu|add[35]~131_combout\,
	cout => \U2_acc_32bit_modu|add[35]~132\);

-- Location: FF_X30_Y10_N7
\U2_acc_32bit_modu|add[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[35]~131_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(35));

-- Location: LCCOMB_X30_Y10_N8
\U2_acc_32bit_modu|add[36]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[36]~133_combout\ = (\U2_acc_32bit_modu|add\(36) & (!\U2_acc_32bit_modu|add[35]~132\)) # (!\U2_acc_32bit_modu|add\(36) & ((\U2_acc_32bit_modu|add[35]~132\) # (GND)))
-- \U2_acc_32bit_modu|add[36]~134\ = CARRY((!\U2_acc_32bit_modu|add[35]~132\) # (!\U2_acc_32bit_modu|add\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(36),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[35]~132\,
	combout => \U2_acc_32bit_modu|add[36]~133_combout\,
	cout => \U2_acc_32bit_modu|add[36]~134\);

-- Location: FF_X30_Y10_N9
\U2_acc_32bit_modu|add[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[36]~133_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(36));

-- Location: LCCOMB_X30_Y10_N10
\U2_acc_32bit_modu|add[37]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[37]~135_combout\ = ((\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\U2_acc_32bit_modu|add\(37) $ (\U2_acc_32bit_modu|add[36]~134\)))) # (GND)
-- \U2_acc_32bit_modu|add[37]~136\ = CARRY((\U2_freq_ctrl_carrier|freq_c_reg\(0) & (\U2_acc_32bit_modu|add\(37) & !\U2_acc_32bit_modu|add[36]~134\)) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add\(37)) # 
-- (!\U2_acc_32bit_modu|add[36]~134\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datab => \U2_acc_32bit_modu|add\(37),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[36]~134\,
	combout => \U2_acc_32bit_modu|add[37]~135_combout\,
	cout => \U2_acc_32bit_modu|add[37]~136\);

-- Location: FF_X30_Y10_N11
\U2_acc_32bit_modu|add[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[37]~135_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(37));

-- Location: LCCOMB_X30_Y10_N12
\U2_acc_32bit_modu|add[38]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[38]~137_combout\ = (\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add\(38) & (\U2_acc_32bit_modu|add[37]~136\ & VCC)) # (!\U2_acc_32bit_modu|add\(38) & (!\U2_acc_32bit_modu|add[37]~136\)))) # 
-- (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add\(38) & (!\U2_acc_32bit_modu|add[37]~136\)) # (!\U2_acc_32bit_modu|add\(38) & ((\U2_acc_32bit_modu|add[37]~136\) # (GND)))))
-- \U2_acc_32bit_modu|add[38]~138\ = CARRY((\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\U2_acc_32bit_modu|add\(38) & !\U2_acc_32bit_modu|add[37]~136\)) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((!\U2_acc_32bit_modu|add[37]~136\) # 
-- (!\U2_acc_32bit_modu|add\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datab => \U2_acc_32bit_modu|add\(38),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[37]~136\,
	combout => \U2_acc_32bit_modu|add[38]~137_combout\,
	cout => \U2_acc_32bit_modu|add[38]~138\);

-- Location: FF_X30_Y10_N13
\U2_acc_32bit_modu|add[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[38]~137_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(38));

-- Location: LCCOMB_X30_Y10_N14
\U2_acc_32bit_modu|add[39]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[39]~139_combout\ = ((\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\U2_acc_32bit_modu|add\(39) $ (!\U2_acc_32bit_modu|add[38]~138\)))) # (GND)
-- \U2_acc_32bit_modu|add[39]~140\ = CARRY((\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add\(39)) # (!\U2_acc_32bit_modu|add[38]~138\))) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & (\U2_acc_32bit_modu|add\(39) & 
-- !\U2_acc_32bit_modu|add[38]~138\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datab => \U2_acc_32bit_modu|add\(39),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[38]~138\,
	combout => \U2_acc_32bit_modu|add[39]~139_combout\,
	cout => \U2_acc_32bit_modu|add[39]~140\);

-- Location: FF_X30_Y10_N15
\U2_acc_32bit_modu|add[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[39]~139_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(39));

-- Location: LCCOMB_X30_Y10_N16
\U2_acc_32bit_modu|add[40]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[40]~141_combout\ = (\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add\(40) & (\U2_acc_32bit_modu|add[39]~140\ & VCC)) # (!\U2_acc_32bit_modu|add\(40) & (!\U2_acc_32bit_modu|add[39]~140\)))) # 
-- (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add\(40) & (!\U2_acc_32bit_modu|add[39]~140\)) # (!\U2_acc_32bit_modu|add\(40) & ((\U2_acc_32bit_modu|add[39]~140\) # (GND)))))
-- \U2_acc_32bit_modu|add[40]~142\ = CARRY((\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\U2_acc_32bit_modu|add\(40) & !\U2_acc_32bit_modu|add[39]~140\)) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((!\U2_acc_32bit_modu|add[39]~140\) # 
-- (!\U2_acc_32bit_modu|add\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datab => \U2_acc_32bit_modu|add\(40),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[39]~140\,
	combout => \U2_acc_32bit_modu|add[40]~141_combout\,
	cout => \U2_acc_32bit_modu|add[40]~142\);

-- Location: FF_X30_Y10_N17
\U2_acc_32bit_modu|add[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[40]~141_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(40));

-- Location: LCCOMB_X30_Y10_N18
\U2_acc_32bit_modu|add[41]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[41]~143_combout\ = ((\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\U2_acc_32bit_modu|add\(41) $ (!\U2_acc_32bit_modu|add[40]~142\)))) # (GND)
-- \U2_acc_32bit_modu|add[41]~144\ = CARRY((\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add\(41)) # (!\U2_acc_32bit_modu|add[40]~142\))) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & (\U2_acc_32bit_modu|add\(41) & 
-- !\U2_acc_32bit_modu|add[40]~142\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datab => \U2_acc_32bit_modu|add\(41),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[40]~142\,
	combout => \U2_acc_32bit_modu|add[41]~143_combout\,
	cout => \U2_acc_32bit_modu|add[41]~144\);

-- Location: FF_X30_Y10_N19
\U2_acc_32bit_modu|add[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[41]~143_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(41));

-- Location: LCCOMB_X30_Y10_N20
\U2_acc_32bit_modu|add[42]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[42]~145_combout\ = (\U2_acc_32bit_modu|add\(42) & (!\U2_acc_32bit_modu|add[41]~144\)) # (!\U2_acc_32bit_modu|add\(42) & ((\U2_acc_32bit_modu|add[41]~144\) # (GND)))
-- \U2_acc_32bit_modu|add[42]~146\ = CARRY((!\U2_acc_32bit_modu|add[41]~144\) # (!\U2_acc_32bit_modu|add\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(42),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[41]~144\,
	combout => \U2_acc_32bit_modu|add[42]~145_combout\,
	cout => \U2_acc_32bit_modu|add[42]~146\);

-- Location: FF_X30_Y10_N21
\U2_acc_32bit_modu|add[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[42]~145_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(42));

-- Location: LCCOMB_X30_Y10_N22
\U2_acc_32bit_modu|add[43]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[43]~147_combout\ = ((\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\U2_acc_32bit_modu|add\(43) $ (!\U2_acc_32bit_modu|add[42]~146\)))) # (GND)
-- \U2_acc_32bit_modu|add[43]~148\ = CARRY((\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add\(43)) # (!\U2_acc_32bit_modu|add[42]~146\))) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & (\U2_acc_32bit_modu|add\(43) & 
-- !\U2_acc_32bit_modu|add[42]~146\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datab => \U2_acc_32bit_modu|add\(43),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[42]~146\,
	combout => \U2_acc_32bit_modu|add[43]~147_combout\,
	cout => \U2_acc_32bit_modu|add[43]~148\);

-- Location: FF_X30_Y10_N23
\U2_acc_32bit_modu|add[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[43]~147_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(43));

-- Location: LCCOMB_X30_Y10_N24
\U2_acc_32bit_modu|add[44]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[44]~149_combout\ = (\U2_acc_32bit_modu|add\(44) & (!\U2_acc_32bit_modu|add[43]~148\)) # (!\U2_acc_32bit_modu|add\(44) & ((\U2_acc_32bit_modu|add[43]~148\) # (GND)))
-- \U2_acc_32bit_modu|add[44]~150\ = CARRY((!\U2_acc_32bit_modu|add[43]~148\) # (!\U2_acc_32bit_modu|add\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(44),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[43]~148\,
	combout => \U2_acc_32bit_modu|add[44]~149_combout\,
	cout => \U2_acc_32bit_modu|add[44]~150\);

-- Location: FF_X30_Y10_N25
\U2_acc_32bit_modu|add[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[44]~149_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(44));

-- Location: LCCOMB_X30_Y10_N26
\U2_acc_32bit_modu|add[45]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[45]~151_combout\ = (\U2_acc_32bit_modu|add\(45) & (\U2_acc_32bit_modu|add[44]~150\ $ (GND))) # (!\U2_acc_32bit_modu|add\(45) & (!\U2_acc_32bit_modu|add[44]~150\ & VCC))
-- \U2_acc_32bit_modu|add[45]~152\ = CARRY((\U2_acc_32bit_modu|add\(45) & !\U2_acc_32bit_modu|add[44]~150\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(45),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[44]~150\,
	combout => \U2_acc_32bit_modu|add[45]~151_combout\,
	cout => \U2_acc_32bit_modu|add[45]~152\);

-- Location: FF_X30_Y10_N27
\U2_acc_32bit_modu|add[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[45]~151_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(45));

-- Location: LCCOMB_X30_Y10_N28
\U2_acc_32bit_modu|add[46]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[46]~153_combout\ = (\U2_acc_32bit_modu|add\(46) & (!\U2_acc_32bit_modu|add[45]~152\)) # (!\U2_acc_32bit_modu|add\(46) & ((\U2_acc_32bit_modu|add[45]~152\) # (GND)))
-- \U2_acc_32bit_modu|add[46]~154\ = CARRY((!\U2_acc_32bit_modu|add[45]~152\) # (!\U2_acc_32bit_modu|add\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(46),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[45]~152\,
	combout => \U2_acc_32bit_modu|add[46]~153_combout\,
	cout => \U2_acc_32bit_modu|add[46]~154\);

-- Location: FF_X30_Y10_N29
\U2_acc_32bit_modu|add[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[46]~153_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(46));

-- Location: LCCOMB_X30_Y10_N30
\U2_acc_32bit_modu|add[47]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[47]~155_combout\ = ((\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\U2_acc_32bit_modu|add\(47) $ (!\U2_acc_32bit_modu|add[46]~154\)))) # (GND)
-- \U2_acc_32bit_modu|add[47]~156\ = CARRY((\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\U2_acc_32bit_modu|add\(47)) # (!\U2_acc_32bit_modu|add[46]~154\))) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & (\U2_acc_32bit_modu|add\(47) & 
-- !\U2_acc_32bit_modu|add[46]~154\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datab => \U2_acc_32bit_modu|add\(47),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[46]~154\,
	combout => \U2_acc_32bit_modu|add[47]~155_combout\,
	cout => \U2_acc_32bit_modu|add[47]~156\);

-- Location: FF_X30_Y10_N31
\U2_acc_32bit_modu|add[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[47]~155_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(47));

-- Location: LCCOMB_X30_Y9_N0
\U2_acc_32bit_modu|add[48]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[48]~157_combout\ = (\U2_acc_32bit_modu|add\(48) & (!\U2_acc_32bit_modu|add[47]~156\)) # (!\U2_acc_32bit_modu|add\(48) & ((\U2_acc_32bit_modu|add[47]~156\) # (GND)))
-- \U2_acc_32bit_modu|add[48]~158\ = CARRY((!\U2_acc_32bit_modu|add[47]~156\) # (!\U2_acc_32bit_modu|add\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(48),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[47]~156\,
	combout => \U2_acc_32bit_modu|add[48]~157_combout\,
	cout => \U2_acc_32bit_modu|add[48]~158\);

-- Location: FF_X30_Y9_N1
\U2_acc_32bit_modu|add[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[48]~157_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(48));

-- Location: LCCOMB_X30_Y9_N2
\U2_acc_32bit_modu|add[49]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[49]~159_combout\ = (\U2_acc_32bit_modu|add\(49) & (\U2_acc_32bit_modu|add[48]~158\ $ (GND))) # (!\U2_acc_32bit_modu|add\(49) & (!\U2_acc_32bit_modu|add[48]~158\ & VCC))
-- \U2_acc_32bit_modu|add[49]~160\ = CARRY((\U2_acc_32bit_modu|add\(49) & !\U2_acc_32bit_modu|add[48]~158\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(49),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[48]~158\,
	combout => \U2_acc_32bit_modu|add[49]~159_combout\,
	cout => \U2_acc_32bit_modu|add[49]~160\);

-- Location: FF_X30_Y9_N3
\U2_acc_32bit_modu|add[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[49]~159_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(49));

-- Location: LCCOMB_X30_Y9_N4
\U2_acc_32bit_modu|add[50]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[50]~161_combout\ = (\U2_acc_32bit_modu|add\(50) & (!\U2_acc_32bit_modu|add[49]~160\)) # (!\U2_acc_32bit_modu|add\(50) & ((\U2_acc_32bit_modu|add[49]~160\) # (GND)))
-- \U2_acc_32bit_modu|add[50]~162\ = CARRY((!\U2_acc_32bit_modu|add[49]~160\) # (!\U2_acc_32bit_modu|add\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(50),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[49]~160\,
	combout => \U2_acc_32bit_modu|add[50]~161_combout\,
	cout => \U2_acc_32bit_modu|add[50]~162\);

-- Location: FF_X30_Y9_N5
\U2_acc_32bit_modu|add[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[50]~161_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(50));

-- Location: LCCOMB_X30_Y9_N6
\U2_acc_32bit_modu|add[51]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[51]~163_combout\ = (\U2_acc_32bit_modu|add\(51) & (\U2_acc_32bit_modu|add[50]~162\ $ (GND))) # (!\U2_acc_32bit_modu|add\(51) & (!\U2_acc_32bit_modu|add[50]~162\ & VCC))
-- \U2_acc_32bit_modu|add[51]~164\ = CARRY((\U2_acc_32bit_modu|add\(51) & !\U2_acc_32bit_modu|add[50]~162\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(51),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[50]~162\,
	combout => \U2_acc_32bit_modu|add[51]~163_combout\,
	cout => \U2_acc_32bit_modu|add[51]~164\);

-- Location: FF_X30_Y9_N7
\U2_acc_32bit_modu|add[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[51]~163_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(51));

-- Location: LCCOMB_X30_Y9_N8
\U2_acc_32bit_modu|add[52]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[52]~165_combout\ = (\U2_acc_32bit_modu|add\(52) & (!\U2_acc_32bit_modu|add[51]~164\)) # (!\U2_acc_32bit_modu|add\(52) & ((\U2_acc_32bit_modu|add[51]~164\) # (GND)))
-- \U2_acc_32bit_modu|add[52]~166\ = CARRY((!\U2_acc_32bit_modu|add[51]~164\) # (!\U2_acc_32bit_modu|add\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(52),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[51]~164\,
	combout => \U2_acc_32bit_modu|add[52]~165_combout\,
	cout => \U2_acc_32bit_modu|add[52]~166\);

-- Location: FF_X30_Y9_N9
\U2_acc_32bit_modu|add[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[52]~165_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(52));

-- Location: LCCOMB_X30_Y9_N10
\U2_acc_32bit_modu|add[53]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[53]~167_combout\ = (\U2_acc_32bit_modu|add\(53) & (\U2_acc_32bit_modu|add[52]~166\ $ (GND))) # (!\U2_acc_32bit_modu|add\(53) & (!\U2_acc_32bit_modu|add[52]~166\ & VCC))
-- \U2_acc_32bit_modu|add[53]~168\ = CARRY((\U2_acc_32bit_modu|add\(53) & !\U2_acc_32bit_modu|add[52]~166\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(53),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[52]~166\,
	combout => \U2_acc_32bit_modu|add[53]~167_combout\,
	cout => \U2_acc_32bit_modu|add[53]~168\);

-- Location: FF_X30_Y9_N11
\U2_acc_32bit_modu|add[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[53]~167_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(53));

-- Location: LCCOMB_X30_Y9_N12
\U2_acc_32bit_modu|add[54]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[54]~169_combout\ = (\U2_acc_32bit_modu|add\(54) & (!\U2_acc_32bit_modu|add[53]~168\)) # (!\U2_acc_32bit_modu|add\(54) & ((\U2_acc_32bit_modu|add[53]~168\) # (GND)))
-- \U2_acc_32bit_modu|add[54]~170\ = CARRY((!\U2_acc_32bit_modu|add[53]~168\) # (!\U2_acc_32bit_modu|add\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(54),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[53]~168\,
	combout => \U2_acc_32bit_modu|add[54]~169_combout\,
	cout => \U2_acc_32bit_modu|add[54]~170\);

-- Location: FF_X30_Y9_N13
\U2_acc_32bit_modu|add[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[54]~169_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(54));

-- Location: LCCOMB_X30_Y9_N14
\U2_acc_32bit_modu|add[55]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[55]~171_combout\ = (\U2_acc_32bit_modu|add\(55) & (\U2_acc_32bit_modu|add[54]~170\ $ (GND))) # (!\U2_acc_32bit_modu|add\(55) & (!\U2_acc_32bit_modu|add[54]~170\ & VCC))
-- \U2_acc_32bit_modu|add[55]~172\ = CARRY((\U2_acc_32bit_modu|add\(55) & !\U2_acc_32bit_modu|add[54]~170\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(55),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[54]~170\,
	combout => \U2_acc_32bit_modu|add[55]~171_combout\,
	cout => \U2_acc_32bit_modu|add[55]~172\);

-- Location: FF_X30_Y9_N15
\U2_acc_32bit_modu|add[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[55]~171_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(55));

-- Location: LCCOMB_X30_Y9_N16
\U2_acc_32bit_modu|add[56]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[56]~173_combout\ = (\U2_acc_32bit_modu|add\(56) & (!\U2_acc_32bit_modu|add[55]~172\)) # (!\U2_acc_32bit_modu|add\(56) & ((\U2_acc_32bit_modu|add[55]~172\) # (GND)))
-- \U2_acc_32bit_modu|add[56]~174\ = CARRY((!\U2_acc_32bit_modu|add[55]~172\) # (!\U2_acc_32bit_modu|add\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(56),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[55]~172\,
	combout => \U2_acc_32bit_modu|add[56]~173_combout\,
	cout => \U2_acc_32bit_modu|add[56]~174\);

-- Location: FF_X30_Y9_N17
\U2_acc_32bit_modu|add[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[56]~173_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(56));

-- Location: LCCOMB_X30_Y9_N18
\U2_acc_32bit_modu|add[57]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[57]~175_combout\ = (\U2_acc_32bit_modu|add\(57) & (\U2_acc_32bit_modu|add[56]~174\ $ (GND))) # (!\U2_acc_32bit_modu|add\(57) & (!\U2_acc_32bit_modu|add[56]~174\ & VCC))
-- \U2_acc_32bit_modu|add[57]~176\ = CARRY((\U2_acc_32bit_modu|add\(57) & !\U2_acc_32bit_modu|add[56]~174\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(57),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[56]~174\,
	combout => \U2_acc_32bit_modu|add[57]~175_combout\,
	cout => \U2_acc_32bit_modu|add[57]~176\);

-- Location: FF_X30_Y9_N19
\U2_acc_32bit_modu|add[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[57]~175_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(57));

-- Location: LCCOMB_X30_Y9_N20
\U2_acc_32bit_modu|add[58]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[58]~177_combout\ = (\U2_acc_32bit_modu|add\(58) & (!\U2_acc_32bit_modu|add[57]~176\)) # (!\U2_acc_32bit_modu|add\(58) & ((\U2_acc_32bit_modu|add[57]~176\) # (GND)))
-- \U2_acc_32bit_modu|add[58]~178\ = CARRY((!\U2_acc_32bit_modu|add[57]~176\) # (!\U2_acc_32bit_modu|add\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(58),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[57]~176\,
	combout => \U2_acc_32bit_modu|add[58]~177_combout\,
	cout => \U2_acc_32bit_modu|add[58]~178\);

-- Location: FF_X30_Y9_N21
\U2_acc_32bit_modu|add[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[58]~177_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(58));

-- Location: LCCOMB_X30_Y9_N22
\U2_acc_32bit_modu|add[59]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[59]~179_combout\ = (\U2_acc_32bit_modu|add\(59) & (\U2_acc_32bit_modu|add[58]~178\ $ (GND))) # (!\U2_acc_32bit_modu|add\(59) & (!\U2_acc_32bit_modu|add[58]~178\ & VCC))
-- \U2_acc_32bit_modu|add[59]~180\ = CARRY((\U2_acc_32bit_modu|add\(59) & !\U2_acc_32bit_modu|add[58]~178\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(59),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[58]~178\,
	combout => \U2_acc_32bit_modu|add[59]~179_combout\,
	cout => \U2_acc_32bit_modu|add[59]~180\);

-- Location: FF_X30_Y9_N23
\U2_acc_32bit_modu|add[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[59]~179_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(59));

-- Location: LCCOMB_X30_Y9_N24
\U2_acc_32bit_modu|add[60]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[60]~181_combout\ = (\U2_acc_32bit_modu|add\(60) & (!\U2_acc_32bit_modu|add[59]~180\)) # (!\U2_acc_32bit_modu|add\(60) & ((\U2_acc_32bit_modu|add[59]~180\) # (GND)))
-- \U2_acc_32bit_modu|add[60]~182\ = CARRY((!\U2_acc_32bit_modu|add[59]~180\) # (!\U2_acc_32bit_modu|add\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(60),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[59]~180\,
	combout => \U2_acc_32bit_modu|add[60]~181_combout\,
	cout => \U2_acc_32bit_modu|add[60]~182\);

-- Location: FF_X30_Y9_N25
\U2_acc_32bit_modu|add[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[60]~181_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(60));

-- Location: LCCOMB_X30_Y9_N26
\U2_acc_32bit_modu|add[61]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[61]~183_combout\ = (\U2_acc_32bit_modu|add\(61) & (\U2_acc_32bit_modu|add[60]~182\ $ (GND))) # (!\U2_acc_32bit_modu|add\(61) & (!\U2_acc_32bit_modu|add[60]~182\ & VCC))
-- \U2_acc_32bit_modu|add[61]~184\ = CARRY((\U2_acc_32bit_modu|add\(61) & !\U2_acc_32bit_modu|add[60]~182\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(61),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[60]~182\,
	combout => \U2_acc_32bit_modu|add[61]~183_combout\,
	cout => \U2_acc_32bit_modu|add[61]~184\);

-- Location: FF_X30_Y9_N27
\U2_acc_32bit_modu|add[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[61]~183_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(61));

-- Location: LCCOMB_X30_Y9_N28
\U2_acc_32bit_modu|add[62]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[62]~185_combout\ = (\U2_acc_32bit_modu|add\(62) & (!\U2_acc_32bit_modu|add[61]~184\)) # (!\U2_acc_32bit_modu|add\(62) & ((\U2_acc_32bit_modu|add[61]~184\) # (GND)))
-- \U2_acc_32bit_modu|add[62]~186\ = CARRY((!\U2_acc_32bit_modu|add[61]~184\) # (!\U2_acc_32bit_modu|add\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_acc_32bit_modu|add\(62),
	datad => VCC,
	cin => \U2_acc_32bit_modu|add[61]~184\,
	combout => \U2_acc_32bit_modu|add[62]~185_combout\,
	cout => \U2_acc_32bit_modu|add[62]~186\);

-- Location: FF_X30_Y9_N29
\U2_acc_32bit_modu|add[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[62]~185_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(62));

-- Location: LCCOMB_X30_Y9_N30
\U2_acc_32bit_modu|add[63]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2_acc_32bit_modu|add[63]~187_combout\ = \U2_acc_32bit_modu|add\(63) $ (!\U2_acc_32bit_modu|add[62]~186\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_acc_32bit_modu|add\(63),
	cin => \U2_acc_32bit_modu|add[62]~186\,
	combout => \U2_acc_32bit_modu|add[63]~187_combout\);

-- Location: FF_X30_Y9_N31
\U2_acc_32bit_modu|add[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U2_acc_32bit_modu|add[63]~187_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_acc_32bit_modu|add\(63));

-- Location: M9K_X15_Y10_N0
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"E4390E5394E53A4E93A4F93E4F90E4394E53A4E93E4F90E4394E53A4E93E4F90E5394E93E4390E53A4F90E4394E93E4394E93E4394E93E53A4F90E53E4394F90E53E43A4F90E93E53E43A4F94F90E90E93E53E53E43A43A43A43A43A43A43A43A53E53E53E90E90F94FA43A53E50E94FA43E50E94FA43E50F943E50F943E50FA43E94FA50FA43E943E943A50FA50FA50FA50FA50FE943E943EA50FA543E950FA543EA50FE950FA940FA940FE950FEA503FA940FEA543FA9503FA9500FEA540FFA9540FEA9540FFAA5403FEA95400FFAA55403FFAA955003FFAA9554003FFEAA95550003FFFEAAA9555400003FFFFFAAAAAAA5555555540000000000000000000",
	mem_init2 => X"0000000000000000000555555556AAAAAABFFFFF000005555AAAAFFFF0001555AAAFFF000555AABFF00155AABFF00556ABFC0055AAFF0056ABFC055AAFC055ABFC056AFC015ABF015ABF056AFC05ABF016AFC15AFC05ABC05ABC15AFC16AF056BC15AF056BC16AF05AF05AFC16BC16BC16BC16BC16B05AF05AF06BC16BC5AF06BC16F05BC16F05BC16F06BC5AC16F06BC5AC16F16B06BC5BC1AC1AF16F16F16B06B06B06B06B06B06B06B06F16F16F1AC1AC1BC5BC6B06F16F1AC1BC6B06F16C1BC5B06F16C1BC6B16F1AC5B06F1AC5B06F1AC5B06C1BC6B16C1B06F1AC5B16C1BC6F1AC6B16C5B06C1BC6F1AC6B16C5B06C1BC6F1BC6B1AC6B16C5B16C1B06F",
	mem_init1 => X"1BC6F1AC6B1AC5B16C5B06C1B06F1BC6B1AC5B16C1B06F1BC6B1AC5B16C1B06F1AC6B16C1BC6F1AC5B06F1BC6B16C1BC6B16C1BC6B16C1AC5B06F1AC1BC6B06F1AC1BC5B06F16C1AC1BC5B06B06F16F16C1AC1AC1BC5BC5BC5BC5BC5BC5BC5BC5AC1AC1AC16F16F06B05BC5AC1AF16B05BC1AF16B05BC1AF06BC1AF06BC1AF05BC16B05AF05BC16BC16BC5AF05AF05AF05AF05AF016BC16BC15AF05ABC16AF05ABC15AF016AF056BF056BF016AF015AFC056BF015ABC056AFC056AFF015ABF0056ABF0156ABF0055ABFC0156ABFF0055AABFC00556AAFFC00556AABFFC001556AAAFFFC00015556AAABFFFFC000005555555AAAAAAAABFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFAAAAAAAA9555555400000FFFFFAAAA55550000FFFEAAA555000FFFAAA55400FFEAA55400FFAA95403FFAA5500FFA95403FAA5503FAA5403FA9503FEA540FEA540FA9503FA540FE9503EA503FA543FA543EA503E950FA943EA50FA943E950FA50FA503E943E943E943E943E94FA50FA50F943E943A50F943E90FA43E90FA43E90F943A53E90F943A53E90E94F943A43E53E50E90E90E94F94F94F94F94F94F94F94F90E90E90E53E53E43A4394F90E90E53E4394F90E93E43A4F90E93E4394E90E53A4F90E53A4F90E53A4F93E4394E93E4F90E53A4E93E4390E5394E93A4F93E4390E5394E93A4F93E4390E4394E5394E93A4E93E4F90",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ipcore/sin_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\,
	portbdatain => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\,
	portaaddr => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\,
	portbaddr => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\,
	portbdataout => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y7_N0
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFEAA55400FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA55400FFFAA955003FFEAA55400FFFAA955003FFEAA554003FFAA955400FFFAA955400FFFAA955400FFFAA9554003FFAAA555000FFEAA9554003FFEAA9554003FFEAA9554003FFEAA9555000FFFAAA9554000FFFAAA9555000FFFEAAA5554000FFFEAAA5554000FFFFAAA955540003FFFAAAA55550000FFFFAAAA955540000FFFFEAAAA555540000FFFFFAAAAA5555500000FFFFFEAAAAA555554000003FFFFFFAAAAAA55555550000000FFFFFFFEAAAAAAAA5555555540000000003FFFFFFFFFFEAAAAAAAAAAAA9555555555555555540000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000055555555555555555AAAAAAAAAAAAAFFFFFFFFFFF0000000000555555556AAAAAAAAFFFFFFFC00000015555556AAAAABFFFFFF000000555556AAAAAFFFFFC0000155556AAAABFFFFC000055556AAAAFFFFC00005555AAAABFFFC00015556AAABFFF00005555AAABFFFC0005556AAAFFFC0005556AAAFFFC001555AAABFFC000555AAABFFC001555AAAFFF000555AAAFFF000555AAAFFF000555AAAFFC001556AABFF000555AABFFC00555AABFFC00555AABFFC00555AABFF000556AAFFF00155AABFFC00556AAFFF00155AABFFC00556AAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC00556AAFFF",
	mem_init1 => X"00155AABFF00155AABFF00155AAAFFC00556AAFFC00555AABFF00155AABFF000556AAFFC00155AABFF000556AAFFC00155AABFFC00556AABFF000556AABFF000556AABFF000556AABFFC00555AAAFFF001556AABFFC001556AABFFC001556AABFFC001556AAAFFF0005556AABFFF0005556AAAFFF0001555AAABFFF0001555AAABFFF00005556AAABFFFC0005555AAAAFFFF000055556AAABFFFF000015555AAAABFFFF0000055555AAAAAFFFFF00000155555AAAAABFFFFFC000000555555AAAAAAAFFFFFFF0000000155555555AAAAAAAABFFFFFFFFFC000000000015555555555556AAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAA555555555555500000000000FFFFFFFFFFAAAAAAAA95555555500000003FFFFFFEAAAAAA9555554000000FFFFFFAAAAA955555000003FFFFEAAAA95555400003FFFFAAAA9555500003FFFFAAAA555540003FFFEAAA95554000FFFFAAAA55540003FFFAAA95550003FFFAAA95550003FFEAAA5554003FFFAAA5554003FFEAAA555000FFFAAA555000FFFAAA555000FFFAAA555003FFEAA955400FFFAAA554003FFAAA554003FFAAA554003FFAAA55400FFFAA955000FFEAA554003FFAA955000FFEAA554003FFAA955003FFAA955400FFEAA55400FFEAA955003FFAA955003FFAA955000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ipcore/sin_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\,
	portbdatain => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\,
	portaaddr => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\,
	portbaddr => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\,
	portbdataout => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y11_N0
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555555555555555555550000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555555555555555555555555555555555555555555000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000015555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"0000000000000000000000000000000000000000155555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555555555555500000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ipcore/sin_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\,
	portbdatain => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\,
	portaaddr => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\,
	portbaddr => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\,
	portbdataout => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y8_N0
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init1 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ipcore/sin_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\,
	portbdatain => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\,
	portaaddr => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\,
	portbaddr => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\,
	portbdataout => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y9_N30
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(11),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: LCCOMB_X23_Y9_N22
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~14_combout\);

-- Location: FF_X16_Y9_N31
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LCCOMB_X16_Y9_N20
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(10),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: FF_X16_Y9_N21
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: LCCOMB_X16_Y9_N18
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(9),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X16_Y9_N19
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: LCCOMB_X16_Y9_N24
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(8),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: FF_X16_Y9_N25
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: M9K_X15_Y9_N0
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFAAAAAAAAAA555555555540000000003FFFFFFFFFFAAAAAAAAAA555555555540000000000FFFFFFFFFFEAAAAAAAAAA9555555555500000000000FFFFFFFFFFFAAAAAAAAAAA955555555555000000000003FFFFFFFFFFFEAAAAAAAAAAA95555555555550000000000000FFFFFFFFFFFFFAAAAAAAAAAAAAA555555555555550000000000000003FFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAA55555555555555555500000000000000000000FFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001555555555555555556AAAAAAAAAAAAAAAABFFFFFFFFFFFFFFF000000000000000155555555555556AAAAAAAAAAAAABFFFFFFFFFFFFC0000000000001555555555555AAAAAAAAAAAAFFFFFFFFFFFF00000000000155555555555AAAAAAAAAAABFFFFFFFFFFC000000000015555555555AAAAAAAAAAAFFFFFFFFFFC000000000055555555556AAAAAAAAABFFFFFFFFFF000000000055555555556AAAAAAAAABFFFFFFFFFF",
	mem_init1 => X"00000000005555555555AAAAAAAAAABFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFF0000000000155555555556AAAAAAAAAAFFFFFFFFFFF00000000000555555555556AAAAAAAAAAAFFFFFFFFFFFC000000000001555555555556AAAAAAAAAAAAFFFFFFFFFFFFF000000000000055555555555555AAAAAAAAAAAAAAFFFFFFFFFFFFFFFC00000000000000055555555555555555AAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFF0000000000000000000000155555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555500000000000000000000003FFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAA955555555555555554000000000000000FFFFFFFFFFFFFFFEAAAAAAAAAAAAA9555555555555540000000000003FFFFFFFFFFFFEAAAAAAAAAAAA555555555555000000000000FFFFFFFFFFFEAAAAAAAAAAA55555555555400000000003FFFFFFFFFFEAAAAAAAAAA5555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFAAAAAAAAAA955555555540000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ipcore/sin_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\,
	portbdatain => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\,
	portaaddr => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\,
	portbaddr => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\,
	portbdataout => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y9_N6
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: FF_X16_Y9_N7
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LCCOMB_X16_Y9_N4
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: FF_X16_Y9_N5
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X16_Y9_N26
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: FF_X16_Y9_N27
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCCOMB_X16_Y9_N8
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X16_Y9_N9
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LCCOMB_X16_Y9_N14
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X16_Y9_N15
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LCCOMB_X16_Y9_N12
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: FF_X16_Y9_N13
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: M9K_X27_Y10_N0
\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"1B1AC6C1B1AC6C1B1AC6C5B1BC6C6B1B16C6C1B1B06C6C1B1B06C6C5B1B1BC6C6C6F1B1B1B16C6C6C6C6C6B1B1B1B1B1B1B1B1B1B1B1B6C6C6C6C6CB1B1B186C6C71B186C6DB1B6C61B1C6DB1C6DB1C61B2C71C61B6DB2CB1C71C71C71CB2CB6D861C72DB61CB2D872D872D872DCB61D8721C8761D8B72DC8B721DC87722DD8877622DDD888B777622221DDDDDDDDDDDDDDDDDDDE222227777888DDD2277489DE23788DE2748DE3789E378D2349E349E349278D349279E79E79E79E4934E39E4D3924E793924E4E4E793939393A4E4E4E5393A4E5390E4394E93E53A43A43A53E90F943E943E943E943FA543FA940FEA9500FFAA55003FFEAAA9555540000000",
	mem_init2 => X"000000055555AAAAFFF00156ABFC015AAFC05ABF056BF05AF05AF05AF05BC1AF16B06B06B16F1AC5B06C1B16C6B1B16C6C6C6B1B1B1B1B6C6C6C61B1B6C61B1C6DB2C7186DB6DB6DB6DB61871CB61872D872D8721CB72D8B72DC8762DC8B722DD8877621DDC88B777622222DDDDDDDDDDDDDDDDDDDD2222277778889DDE2277489DE23748DD23788DE3789D2748D2349D278DE349E349E349E38D279E34D249E78E38D34D34D34D38E39E7924934E3924D39E4D39E4D3924E7939E4E493934E4E49393938E4E4E4E4E79393939393939393939393A4E4E4E4E4E53939393E4E4E4F939394E4E439390E4E439390E4E5393A4E4F9394E4E9390E4E9390E4E9393",
	mem_init1 => X"E4E5393E4E5393E4E5393A4E439394E4E9393E4E4F9393E4E4F9393A4E4E43939390E4E4E4E939393939394E4E4E4E4E4E4E4E4E4E4E493939393934E4E4E793938E4E793924E4939E4E3924E3924E39E4D38E39E4924D34E38E38E38E34D349279E38D249E34D278D278D278D2349E278DE3789E2748D23748DE23788DD2277889DD22277748889DDDDE22222222222222222221DDDDD8888777222DD88B7621DC87721D8B721C8761C872DCB61CB61CB6D872CB6D861861861861B6CB1C61B2C6DB186C6DB1B1B186C6C6C6C5B1B1B1AC6C5B1AC6F1BC6B16C1AC5BC5BC5AC16F06BC16BC16BC16BC05ABC056BF0156AFF0055AAFFC0015556AAAABFFFFFFF",
	mem_init0 => X"FFFFFFFAAAAA5555000FFEA95403FEA5503FA540FA940FA50FA50FA50FA43E50E94F94F94E90E53A4F93E4E9394E4E93939394E4E4E4E49393939E4E4939E4E3924D38E79249249249249E78E349E78D278D278DE348D2748D23789D23748DD2277889DE2237748889DDDDD22222222222222222222DDDDD88887776221DD88B7621DC8B722DC87721C8762D8B72DCB62D8721CB61CB61CB61C72D861CB2DB61871C72CB2CB2CB2C71C6186DB6CB1C6DB2C61B2C61B2C6DB186C61B1B6C6CB1B1B6C6C6C71B1B1B1B186C6C6C6C6C6C6C6C6C6C6C5B1B1B1B1B1AC6C6C6C1B1B1B06C6C6B1B1BC6C6F1B1BC6C6F1B1AC6C5B1B06C6B1B16C6F1B16C6F1B16C6C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ipcore/sin_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y9_N2
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: FF_X16_Y9_N3
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X16_Y9_N0
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\);

-- Location: FF_X16_Y9_N1
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X24_Y9_N26
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X24_Y9_N27
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X23_Y9_N0
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\);

-- Location: LCCOMB_X21_Y10_N12
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => VCC,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	cout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\);

-- Location: LCCOMB_X21_Y10_N14
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => VCC,
	cin => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\,
	cout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\);

-- Location: LCCOMB_X22_Y10_N12
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X22_Y10_N2
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout\);

-- Location: FF_X21_Y10_N15
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\,
	sclr => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X21_Y10_N16
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => VCC,
	cin => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\,
	cout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\);

-- Location: FF_X21_Y10_N17
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\,
	sclr => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: LCCOMB_X21_Y10_N18
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => VCC,
	cin => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\,
	cout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\);

-- Location: FF_X21_Y10_N19
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\,
	sclr => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X21_Y10_N20
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	cin => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\);

-- Location: FF_X21_Y10_N21
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\,
	sclr => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: LCCOMB_X21_Y10_N24
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout\);

-- Location: LCCOMB_X21_Y10_N4
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\);

-- Location: FF_X21_Y10_N13
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	sclr => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X21_Y10_N28
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: LCCOMB_X21_Y10_N30
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\,
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X21_Y10_N10
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X21_Y10_N22
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: LCCOMB_X21_Y10_N8
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X21_Y10_N26
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\);

-- Location: LCCOMB_X22_Y10_N28
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\,
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\);

-- Location: LCCOMB_X22_Y10_N6
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout\);

-- Location: FF_X22_Y10_N29
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X22_Y10_N0
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: FF_X22_Y10_N1
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X22_Y10_N26
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: FF_X22_Y10_N27
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X21_Y10_N0
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: LCCOMB_X21_Y10_N2
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LCCOMB_X22_Y10_N24
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\);

-- Location: FF_X22_Y10_N25
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\,
	ena => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X24_Y10_N0
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\,
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\);

-- Location: LCCOMB_X19_Y11_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\);

-- Location: CLKCTRL_G2
\U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\);

-- Location: LCCOMB_X33_Y12_N16
\U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecell_combout\ = !GLOBAL(\U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	combout => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecell_combout\);

-- Location: CLKCTRL_G8
\U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\);

-- Location: LCCOMB_X26_Y12_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\);

-- Location: FF_X26_Y12_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\);

-- Location: CLKCTRL_G6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\);

-- Location: FF_X13_Y19_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\);

-- Location: LCCOMB_X16_Y19_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\);

-- Location: FF_X16_Y19_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0));

-- Location: LCCOMB_X16_Y19_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\);

-- Location: FF_X16_Y19_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1));

-- Location: LCCOMB_X16_Y19_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\);

-- Location: FF_X16_Y19_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2));

-- Location: FF_X16_Y19_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3));

-- Location: LCCOMB_X16_Y19_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\);

-- Location: FF_X10_Y18_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\);

-- Location: LCCOMB_X11_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\);

-- Location: LCCOMB_X21_Y9_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~12_combout\);

-- Location: LCCOMB_X21_Y9_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~15_combout\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~12_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~15_combout\);

-- Location: FF_X21_Y9_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\);

-- Location: LCCOMB_X19_Y11_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\);

-- Location: FF_X17_Y17_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71));

-- Location: LCCOMB_X17_Y17_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\);

-- Location: FF_X17_Y17_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70));

-- Location: LCCOMB_X17_Y17_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\);

-- Location: FF_X17_Y17_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69));

-- Location: FF_X17_Y17_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68));

-- Location: LCCOMB_X17_Y17_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout\);

-- Location: FF_X17_Y17_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67));

-- Location: LCCOMB_X17_Y17_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout\);

-- Location: FF_X17_Y17_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66));

-- Location: FF_X17_Y17_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65));

-- Location: LCCOMB_X17_Y17_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout\);

-- Location: FF_X17_Y17_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64));

-- Location: FF_X17_Y17_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63));

-- Location: FF_X19_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62));

-- Location: FF_X19_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61));

-- Location: LCCOMB_X19_Y14_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\);

-- Location: FF_X19_Y14_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60));

-- Location: FF_X19_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59));

-- Location: LCCOMB_X19_Y14_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout\);

-- Location: FF_X19_Y14_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58));

-- Location: LCCOMB_X19_Y14_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\);

-- Location: FF_X19_Y14_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57));

-- Location: FF_X19_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56));

-- Location: LCCOMB_X19_Y14_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout\);

-- Location: FF_X19_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55));

-- Location: LCCOMB_X19_Y14_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\);

-- Location: FF_X19_Y14_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54));

-- Location: FF_X21_Y14_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53));

-- Location: LCCOMB_X21_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout\);

-- Location: FF_X21_Y14_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52));

-- Location: LCCOMB_X21_Y14_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\);

-- Location: FF_X21_Y14_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51));

-- Location: FF_X21_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50));

-- Location: FF_X21_Y14_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49));

-- Location: LCCOMB_X21_Y14_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\);

-- Location: FF_X21_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48));

-- Location: FF_X21_Y14_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47));

-- Location: LCCOMB_X21_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout\);

-- Location: FF_X21_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46));

-- Location: LCCOMB_X21_Y14_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\);

-- Location: FF_X21_Y14_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45));

-- Location: FF_X13_Y17_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44));

-- Location: FF_X13_Y17_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43));

-- Location: LCCOMB_X13_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\);

-- Location: FF_X13_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42));

-- Location: FF_X13_Y17_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41));

-- Location: LCCOMB_X13_Y17_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\);

-- Location: FF_X13_Y17_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40));

-- Location: LCCOMB_X13_Y17_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout\);

-- Location: FF_X13_Y17_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39));

-- Location: FF_X11_Y19_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38));

-- Location: FF_X11_Y19_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37));

-- Location: FF_X11_Y19_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36));

-- Location: FF_X11_Y19_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35));

-- Location: LCCOMB_X11_Y19_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout\);

-- Location: FF_X11_Y19_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34));

-- Location: LCCOMB_X11_Y19_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\);

-- Location: FF_X11_Y19_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33));

-- Location: FF_X11_Y19_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32));

-- Location: LCCOMB_X11_Y19_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout\);

-- Location: FF_X11_Y19_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31));

-- Location: LCCOMB_X11_Y19_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\);

-- Location: FF_X11_Y19_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30));

-- Location: FF_X14_Y19_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29));

-- Location: LCCOMB_X14_Y19_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\);

-- Location: FF_X14_Y19_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28));

-- Location: LCCOMB_X14_Y19_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\);

-- Location: FF_X14_Y19_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27));

-- Location: FF_X16_Y15_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26));

-- Location: FF_X16_Y15_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25));

-- Location: LCCOMB_X16_Y15_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\);

-- Location: FF_X16_Y15_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24));

-- Location: FF_X16_Y15_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23));

-- Location: LCCOMB_X16_Y15_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\);

-- Location: FF_X16_Y15_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22));

-- Location: LCCOMB_X16_Y15_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\);

-- Location: FF_X16_Y15_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21));

-- Location: FF_X16_Y15_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20));

-- Location: FF_X16_Y15_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19));

-- Location: LCCOMB_X16_Y15_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\);

-- Location: FF_X16_Y15_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18));

-- Location: FF_X14_Y15_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17));

-- Location: LCCOMB_X14_Y15_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout\);

-- Location: FF_X14_Y15_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16));

-- Location: FF_X14_Y15_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15));

-- Location: FF_X14_Y15_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14));

-- Location: LCCOMB_X14_Y15_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout\);

-- Location: FF_X14_Y15_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13));

-- Location: LCCOMB_X14_Y15_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\);

-- Location: FF_X14_Y15_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12));

-- Location: FF_X13_Y15_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11));

-- Location: LCCOMB_X13_Y15_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\);

-- Location: FF_X13_Y15_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10));

-- Location: FF_X13_Y15_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9));

-- Location: FF_X13_Y15_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8));

-- Location: LCCOMB_X13_Y15_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\);

-- Location: FF_X13_Y15_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7));

-- Location: FF_X13_Y15_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6));

-- Location: FF_X12_Y15_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5));

-- Location: LCCOMB_X12_Y15_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout\);

-- Location: FF_X12_Y15_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4));

-- Location: FF_X12_Y15_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3));

-- Location: FF_X12_Y15_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2));

-- Location: FF_X12_Y15_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1));

-- Location: LCCOMB_X12_Y15_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X12_Y15_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0));

-- Location: LCCOMB_X12_Y15_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\);

-- Location: FF_X12_Y15_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9));

-- Location: LCCOMB_X12_Y19_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\);

-- Location: FF_X12_Y19_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8));

-- Location: FF_X12_Y19_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7));

-- Location: LCCOMB_X12_Y19_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\);

-- Location: FF_X12_Y19_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6));

-- Location: FF_X12_Y19_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5));

-- Location: LCCOMB_X12_Y19_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\);

-- Location: FF_X12_Y19_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4));

-- Location: LCCOMB_X12_Y19_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\);

-- Location: FF_X12_Y19_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3));

-- Location: LCCOMB_X12_Y19_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X12_Y19_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2));

-- Location: FF_X12_Y19_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1));

-- Location: FF_X12_Y19_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0));

-- Location: LCCOMB_X26_Y9_N30
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: LCCOMB_X18_Y13_N14
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\,
	datad => \rst_n~inputclkctrl_outclk\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\);

-- Location: LCCOMB_X18_Y13_N18
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~47_combout\ = \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\ $ (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\,
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~47_combout\);

-- Location: FF_X18_Y13_N19
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~47_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\);

-- Location: LCCOMB_X18_Y13_N4
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\ $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\,
	datac => \rst_n~input_o\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\);

-- Location: LCCOMB_X14_Y16_N24
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~41_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~41_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \rst_n~inputclkctrl_outclk\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~41_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~41_combout\);

-- Location: LCCOMB_X14_Y16_N0
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~43_combout\ = \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(10) $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~41_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~43_combout\);

-- Location: FF_X14_Y16_N1
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~43_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~_emulated_q\);

-- Location: LCCOMB_X14_Y16_N10
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~combout\ = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~41_combout\ $ (!\u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (!\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~41_combout\,
	datac => \rst_n~input_o\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~combout\);

-- Location: LCCOMB_X14_Y16_N20
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~_wirecell_combout\ = !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~combout\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~_wirecell_combout\);

-- Location: LCCOMB_X18_Y19_N6
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~37_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~37_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datac => \rst_n~inputclkctrl_outclk\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~37_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~37_combout\);

-- Location: LCCOMB_X18_Y19_N20
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~39_combout\ = \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(9) $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~37_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~39_combout\);

-- Location: FF_X18_Y19_N21
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~39_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~_emulated_q\);

-- Location: LCCOMB_X18_Y19_N22
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~combout\ = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~_emulated_q\ $ (!\u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~37_combout\)))) # (!\rst_n~input_o\ & 
-- (!\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~_emulated_q\,
	datac => \rst_n~input_o\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~37_combout\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~combout\);

-- Location: LCCOMB_X18_Y20_N16
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~_wirecell_combout\ = !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~combout\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~_wirecell_combout\);

-- Location: LCCOMB_X18_Y19_N28
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~33_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~33_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datac => \rst_n~inputclkctrl_outclk\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~33_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~33_combout\);

-- Location: LCCOMB_X18_Y19_N16
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~35_combout\ = \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(8) $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~33_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~35_combout\);

-- Location: FF_X18_Y19_N17
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~35_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~_emulated_q\);

-- Location: LCCOMB_X18_Y19_N10
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~combout\ = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~33_combout\ $ (!\u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (!\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~33_combout\,
	datac => \rst_n~input_o\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~combout\);

-- Location: LCCOMB_X17_Y14_N12
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~_wirecell_combout\ = !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~combout\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~_wirecell_combout\);

-- Location: LCCOMB_X29_Y14_N6
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~29_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~29_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~inputclkctrl_outclk\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~29_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~29_combout\);

-- Location: LCCOMB_X29_Y14_N20
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~31_combout\ = \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(7) $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~29_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~31_combout\);

-- Location: FF_X29_Y14_N21
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~31_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~_emulated_q\);

-- Location: LCCOMB_X29_Y14_N22
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~combout\ = (\rst_n~input_o\ & (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~_emulated_q\ $ (((!\u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~29_combout\))))) # (!\rst_n~input_o\ & 
-- (((!\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~_emulated_q\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~29_combout\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~combout\);

-- Location: LCCOMB_X29_Y16_N0
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~_wirecell_combout\ = !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~combout\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~_wirecell_combout\);

-- Location: LCCOMB_X19_Y12_N12
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~25_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~25_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~inputclkctrl_outclk\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~25_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~25_combout\);

-- Location: LCCOMB_X19_Y12_N0
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~27_combout\ = \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(6) $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~25_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~27_combout\);

-- Location: FF_X19_Y12_N1
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~27_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~_emulated_q\);

-- Location: LCCOMB_X19_Y12_N10
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~combout\ = (\rst_n~input_o\ & (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~25_combout\ $ (((!\u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~_emulated_q\))))) # (!\rst_n~input_o\ & 
-- (((!\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~25_combout\,
	datab => \rst_n~input_o\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~combout\);

-- Location: LCCOMB_X19_Y12_N14
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~_wirecell_combout\ = !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~combout\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~_wirecell_combout\);

-- Location: LCCOMB_X18_Y19_N2
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~21_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~21_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datac => \rst_n~inputclkctrl_outclk\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~21_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~21_combout\);

-- Location: LCCOMB_X18_Y19_N12
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~23_combout\ = \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(5) $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~21_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~23_combout\);

-- Location: FF_X18_Y19_N13
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~23_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~_emulated_q\);

-- Location: LCCOMB_X18_Y19_N14
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~combout\ = (\rst_n~input_o\ & (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~_emulated_q\ $ (((!\u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~21_combout\))))) # (!\rst_n~input_o\ & 
-- (((!\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~_emulated_q\,
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datac => \rst_n~input_o\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~21_combout\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~combout\);

-- Location: LCCOMB_X18_Y19_N8
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~_wirecell_combout\ = !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~combout\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~_wirecell_combout\);

-- Location: LCCOMB_X19_Y13_N12
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~17_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~17_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datab => \rst_n~inputclkctrl_outclk\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~17_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~17_combout\);

-- Location: LCCOMB_X19_Y13_N0
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~19_combout\ = \u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~17_combout\ $ (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~17_combout\,
	datad => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~19_combout\);

-- Location: FF_X19_Y13_N1
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~19_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~_emulated_q\);

-- Location: LCCOMB_X19_Y13_N10
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~combout\ = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~17_combout\ $ (!\u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (!\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datab => \rst_n~input_o\,
	datac => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~17_combout\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~combout\);

-- Location: LCCOMB_X19_Y13_N6
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~_wirecell_combout\ = !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~combout\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~_wirecell_combout\);

-- Location: LCCOMB_X29_Y14_N28
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~13_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~13_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~inputclkctrl_outclk\,
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~13_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~13_combout\);

-- Location: LCCOMB_X29_Y14_N8
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~15_combout\ = \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(3) $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~13_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~15_combout\);

-- Location: FF_X29_Y14_N9
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~15_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~_emulated_q\);

-- Location: LCCOMB_X29_Y14_N18
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~combout\ = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~_emulated_q\ $ (!\u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~13_combout\)))) # (!\rst_n~input_o\ & 
-- (!\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datac => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~_emulated_q\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~13_combout\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~combout\);

-- Location: LCCOMB_X22_Y20_N26
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~_wirecell_combout\ = !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~combout\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~_wirecell_combout\);

-- Location: LCCOMB_X18_Y19_N24
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~9_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~9_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datac => \rst_n~inputclkctrl_outclk\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~9_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~9_combout\);

-- Location: LCCOMB_X18_Y19_N0
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~11_combout\ = \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(2) $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~9_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~11_combout\);

-- Location: FF_X18_Y19_N1
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~11_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~_emulated_q\);

-- Location: LCCOMB_X18_Y19_N26
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~combout\ = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~9_combout\ $ (!\u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (!\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~9_combout\,
	datac => \rst_n~input_o\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~combout\);

-- Location: LCCOMB_X17_Y14_N10
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~_wirecell_combout\ = !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~combout\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~_wirecell_combout\);

-- Location: LCCOMB_X29_Y14_N2
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~5_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~5_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~inputclkctrl_outclk\,
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~5_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~5_combout\);

-- Location: LCCOMB_X29_Y14_N12
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~7_combout\ = \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(1) $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~5_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~7_combout\);

-- Location: FF_X29_Y14_N13
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~7_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~_emulated_q\);

-- Location: LCCOMB_X29_Y14_N14
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~combout\ = (\rst_n~input_o\ & (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~5_combout\ $ (((!\u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~_emulated_q\))))) # (!\rst_n~input_o\ & 
-- (((!\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~5_combout\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~combout\);

-- Location: LCCOMB_X22_Y20_N8
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~_wirecell_combout\ = !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~_wirecell_combout\);

-- Location: LCCOMB_X17_Y14_N0
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~_wirecell_combout\ = !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~combout\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~_wirecell_combout\);

-- Location: LCCOMB_X22_Y16_N0
\U0_AM|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add2~0_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~_wirecell_combout\ $ (VCC)
-- \U0_AM|Add2~1\ = CARRY(\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~_wirecell_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~_wirecell_combout\,
	datad => VCC,
	combout => \U0_AM|Add2~0_combout\,
	cout => \U0_AM|Add2~1\);

-- Location: LCCOMB_X22_Y16_N2
\U0_AM|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add2~2_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~_wirecell_combout\ & (!\U0_AM|Add2~1\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~_wirecell_combout\ & 
-- ((\U0_AM|Add2~1\) # (GND)))
-- \U0_AM|Add2~3\ = CARRY((!\U0_AM|Add2~1\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~_wirecell_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~_wirecell_combout\,
	datad => VCC,
	cin => \U0_AM|Add2~1\,
	combout => \U0_AM|Add2~2_combout\,
	cout => \U0_AM|Add2~3\);

-- Location: LCCOMB_X22_Y16_N4
\U0_AM|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add2~4_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~_wirecell_combout\ & (\U0_AM|Add2~3\ $ (GND))) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~_wirecell_combout\ 
-- & (!\U0_AM|Add2~3\ & VCC))
-- \U0_AM|Add2~5\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~_wirecell_combout\ & !\U0_AM|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~_wirecell_combout\,
	datad => VCC,
	cin => \U0_AM|Add2~3\,
	combout => \U0_AM|Add2~4_combout\,
	cout => \U0_AM|Add2~5\);

-- Location: LCCOMB_X22_Y16_N6
\U0_AM|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add2~6_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~_wirecell_combout\ & (!\U0_AM|Add2~5\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~_wirecell_combout\ & 
-- ((\U0_AM|Add2~5\) # (GND)))
-- \U0_AM|Add2~7\ = CARRY((!\U0_AM|Add2~5\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~_wirecell_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~_wirecell_combout\,
	datad => VCC,
	cin => \U0_AM|Add2~5\,
	combout => \U0_AM|Add2~6_combout\,
	cout => \U0_AM|Add2~7\);

-- Location: LCCOMB_X22_Y16_N8
\U0_AM|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add2~8_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~_wirecell_combout\ & (\U0_AM|Add2~7\ $ (GND))) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~_wirecell_combout\ 
-- & (!\U0_AM|Add2~7\ & VCC))
-- \U0_AM|Add2~9\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~_wirecell_combout\ & !\U0_AM|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~_wirecell_combout\,
	datad => VCC,
	cin => \U0_AM|Add2~7\,
	combout => \U0_AM|Add2~8_combout\,
	cout => \U0_AM|Add2~9\);

-- Location: LCCOMB_X22_Y16_N10
\U0_AM|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add2~10_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~_wirecell_combout\ & (!\U0_AM|Add2~9\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~_wirecell_combout\ & 
-- ((\U0_AM|Add2~9\) # (GND)))
-- \U0_AM|Add2~11\ = CARRY((!\U0_AM|Add2~9\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~_wirecell_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~_wirecell_combout\,
	datad => VCC,
	cin => \U0_AM|Add2~9\,
	combout => \U0_AM|Add2~10_combout\,
	cout => \U0_AM|Add2~11\);

-- Location: LCCOMB_X22_Y16_N12
\U0_AM|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add2~12_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~_wirecell_combout\ & (\U0_AM|Add2~11\ $ (GND))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~_wirecell_combout\ & (!\U0_AM|Add2~11\ & VCC))
-- \U0_AM|Add2~13\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~_wirecell_combout\ & !\U0_AM|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~_wirecell_combout\,
	datad => VCC,
	cin => \U0_AM|Add2~11\,
	combout => \U0_AM|Add2~12_combout\,
	cout => \U0_AM|Add2~13\);

-- Location: LCCOMB_X22_Y16_N14
\U0_AM|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add2~14_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~_wirecell_combout\ & (!\U0_AM|Add2~13\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~_wirecell_combout\ & 
-- ((\U0_AM|Add2~13\) # (GND)))
-- \U0_AM|Add2~15\ = CARRY((!\U0_AM|Add2~13\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~_wirecell_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~_wirecell_combout\,
	datad => VCC,
	cin => \U0_AM|Add2~13\,
	combout => \U0_AM|Add2~14_combout\,
	cout => \U0_AM|Add2~15\);

-- Location: LCCOMB_X22_Y16_N16
\U0_AM|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add2~16_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~_wirecell_combout\ & (\U0_AM|Add2~15\ $ (GND))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~_wirecell_combout\ & (!\U0_AM|Add2~15\ & VCC))
-- \U0_AM|Add2~17\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~_wirecell_combout\ & !\U0_AM|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~_wirecell_combout\,
	datad => VCC,
	cin => \U0_AM|Add2~15\,
	combout => \U0_AM|Add2~16_combout\,
	cout => \U0_AM|Add2~17\);

-- Location: LCCOMB_X22_Y16_N18
\U0_AM|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add2~18_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~_wirecell_combout\ & (!\U0_AM|Add2~17\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~_wirecell_combout\ & 
-- ((\U0_AM|Add2~17\) # (GND)))
-- \U0_AM|Add2~19\ = CARRY((!\U0_AM|Add2~17\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~_wirecell_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~_wirecell_combout\,
	datad => VCC,
	cin => \U0_AM|Add2~17\,
	combout => \U0_AM|Add2~18_combout\,
	cout => \U0_AM|Add2~19\);

-- Location: LCCOMB_X22_Y16_N20
\U0_AM|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add2~20_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~_wirecell_combout\ & (\U0_AM|Add2~19\ $ (GND))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~_wirecell_combout\ & (!\U0_AM|Add2~19\ & VCC))
-- \U0_AM|Add2~21\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~_wirecell_combout\ & !\U0_AM|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~_wirecell_combout\,
	datad => VCC,
	cin => \U0_AM|Add2~19\,
	combout => \U0_AM|Add2~20_combout\,
	cout => \U0_AM|Add2~21\);

-- Location: LCCOMB_X22_Y16_N22
\U0_AM|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add2~22_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\U0_AM|Add2~21\ & VCC)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & 
-- (!\U0_AM|Add2~21\))
-- \U0_AM|Add2~23\ = CARRY((!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & !\U0_AM|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \U0_AM|Add2~21\,
	combout => \U0_AM|Add2~22_combout\,
	cout => \U0_AM|Add2~23\);

-- Location: LCCOMB_X22_Y16_N24
\U0_AM|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add2~24_combout\ = !\U0_AM|Add2~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U0_AM|Add2~23\,
	combout => \U0_AM|Add2~24_combout\);

-- Location: DSPMULT_X20_Y2_N0
\u0_FM_Module|Mult0|auto_generated|mac_mult13\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAA_bus\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_mult13_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y2_N2
\u0_FM_Module|Mult0|auto_generated|mac_out14\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_out14_DATAOUT_bus\);

-- Location: LCCOMB_X16_Y7_N14
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (VCC))) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & VCC))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X16_Y7_N16
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X16_Y7_N18
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X16_Y7_N20
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X16_Y7_N22
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X16_Y7_N24
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X16_Y7_N26
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X16_Y7_N28
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X16_Y7_N30
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X16_Y6_N0
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X17_Y7_N14
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & 
-- (\U0_AM|Add2~0_combout\ $ (VCC))) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (\U0_AM|Add2~0_combout\ & VCC))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & \U0_AM|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datab => \U0_AM|Add2~0_combout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X17_Y7_N16
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\U0_AM|Add2~2_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\U0_AM|Add2~2_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) 
-- # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\U0_AM|Add2~2_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ 
-- & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\U0_AM|Add2~2_combout\ & 
-- ((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~2_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X17_Y7_N18
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\U0_AM|Add2~4_combout\ $ 
-- (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\U0_AM|Add2~4_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # 
-- (!\U0_AM|Add2~4_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~4_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X17_Y7_N20
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\U0_AM|Add2~6_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\U0_AM|Add2~6_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) 
-- # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\U0_AM|Add2~6_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ 
-- & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\U0_AM|Add2~6_combout\ & 
-- ((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~6_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X17_Y7_N22
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\U0_AM|Add2~8_combout\ $ 
-- (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\U0_AM|Add2~8_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # 
-- (!\U0_AM|Add2~8_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~8_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X17_Y7_N24
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- ((\U0_AM|Add2~10_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\U0_AM|Add2~10_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- ((\U0_AM|Add2~10_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\U0_AM|Add2~10_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- (!\U0_AM|Add2~10_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ 
-- & ((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (!\U0_AM|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \U0_AM|Add2~10_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X17_Y7_N26
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\U0_AM|Add2~12_combout\ $ 
-- (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\U0_AM|Add2~12_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # 
-- (!\U0_AM|Add2~12_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~12_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X17_Y7_N28
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\U0_AM|Add2~14_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\U0_AM|Add2~14_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\U0_AM|Add2~14_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\U0_AM|Add2~14_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~14_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X17_Y7_N30
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ $ 
-- (\U0_AM|Add2~16_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- ((\U0_AM|Add2~16_combout\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (\U0_AM|Add2~16_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \U0_AM|Add2~16_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X17_Y4_N10
\u0_FM_Module|Mult0|auto_generated|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~0_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT18\ $ (VCC))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT18\ & VCC))
-- \u0_FM_Module|Mult0|auto_generated|op_5~1\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT18\,
	datad => VCC,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~0_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~1\);

-- Location: LCCOMB_X17_Y4_N12
\u0_FM_Module|Mult0|auto_generated|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~2_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT19\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & 
-- (\u0_FM_Module|Mult0|auto_generated|op_5~1\ & VCC)) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~1\)))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT19\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~1\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~1\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_5~3\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT19\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~1\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT19\ & ((!\u0_FM_Module|Mult0|auto_generated|op_5~1\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT19\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~1\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~2_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~3\);

-- Location: LCCOMB_X17_Y4_N14
\u0_FM_Module|Mult0|auto_generated|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~4_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT20\ $ (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~3\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_5~5\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT20\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~3\))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT20\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT20\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~3\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~4_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~5\);

-- Location: LCCOMB_X17_Y4_N16
\u0_FM_Module|Mult0|auto_generated|op_5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~6_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT21\ & 
-- (\u0_FM_Module|Mult0|auto_generated|op_5~5\ & VCC)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT21\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~5\)))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT21\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~5\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT21\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~5\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_5~7\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT21\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~5\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_5~5\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT21\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~5\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~6_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~7\);

-- Location: LCCOMB_X17_Y4_N18
\u0_FM_Module|Mult0|auto_generated|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~8_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT22\ $ (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~7\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_5~9\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT22\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~7\))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT22\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT22\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~7\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~8_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~9\);

-- Location: LCCOMB_X17_Y4_N20
\u0_FM_Module|Mult0|auto_generated|op_5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~10_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT23\ & 
-- (\u0_FM_Module|Mult0|auto_generated|op_5~9\ & VCC)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT23\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~9\)))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT23\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~9\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT23\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~9\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_5~11\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT23\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~9\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_5~9\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT23\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~9\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~10_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~11\);

-- Location: LCCOMB_X17_Y4_N22
\u0_FM_Module|Mult0|auto_generated|op_5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~12_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT24\ $ 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~11\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_5~13\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT24\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~11\))) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT24\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT24\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~11\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~12_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~13\);

-- Location: LCCOMB_X17_Y4_N24
\u0_FM_Module|Mult0|auto_generated|op_5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~14_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT25\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\u0_FM_Module|Mult0|auto_generated|op_5~13\ & VCC)) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~13\)))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT25\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~13\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~13\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_5~15\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT25\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~13\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT25\ & ((!\u0_FM_Module|Mult0|auto_generated|op_5~13\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT25\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~13\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~14_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~15\);

-- Location: LCCOMB_X17_Y4_N26
\u0_FM_Module|Mult0|auto_generated|op_5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~16_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT26\ $ 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~15\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_5~17\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT26\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~15\))) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT26\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT26\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~15\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~16_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~17\);

-- Location: LCCOMB_X17_Y4_N28
\u0_FM_Module|Mult0|auto_generated|op_5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~18_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT27\ & 
-- (\u0_FM_Module|Mult0|auto_generated|op_5~17\ & VCC)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT27\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~17\)))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT27\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~17\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT27\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~17\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_5~19\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT27\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~17\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_5~17\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT27\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~17\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~18_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~19\);

-- Location: LCCOMB_X17_Y4_N30
\u0_FM_Module|Mult0|auto_generated|op_5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~20_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT28\ $ (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~19\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_5~21\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT28\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~19\))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT28\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT28\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~19\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~20_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~21\);

-- Location: DSPMULT_X20_Y4_N0
\u0_FM_Module|Mult0|auto_generated|mac_mult21\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAA_bus\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_mult21_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y4_N2
\u0_FM_Module|Mult0|auto_generated|mac_out22\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_out22_DATAOUT_bus\);

-- Location: DSPMULT_X20_Y3_N0
\u0_FM_Module|Mult0|auto_generated|mac_mult7\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAA_bus\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_mult7_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y3_N2
\u0_FM_Module|Mult0|auto_generated|mac_out8\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_out8_DATAOUT_bus\);

-- Location: DSPMULT_X20_Y5_N0
\u0_FM_Module|Mult0|auto_generated|mac_mult5\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAA_bus\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y5_N2
\u0_FM_Module|Mult0|auto_generated|mac_out6\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y5_N8
\u0_FM_Module|Mult0|auto_generated|op_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~0_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out6~dataout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out22~dataout\ $ (VCC))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~dataout\ & 
-- (\u0_FM_Module|Mult0|auto_generated|mac_out22~dataout\ & VCC))
-- \u0_FM_Module|Mult0|auto_generated|op_3~1\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out6~dataout\ & \u0_FM_Module|Mult0|auto_generated|mac_out22~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6~dataout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out22~dataout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~0_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~1\);

-- Location: LCCOMB_X19_Y5_N10
\u0_FM_Module|Mult0|auto_generated|op_3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~2_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT1\ & (\u0_FM_Module|Mult0|auto_generated|op_3~1\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT1\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~1\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT1\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~1\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT1\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~1\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~3\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT1\ & !\u0_FM_Module|Mult0|auto_generated|op_3~1\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~1\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT1\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT1\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~1\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~2_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~3\);

-- Location: LCCOMB_X19_Y5_N12
\u0_FM_Module|Mult0|auto_generated|op_3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~4_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT2\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT2\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~3\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~5\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT2\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT2\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~3\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT2\ & (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT2\ & !\u0_FM_Module|Mult0|auto_generated|op_3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT2\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT2\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~3\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~4_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~5\);

-- Location: LCCOMB_X19_Y5_N14
\u0_FM_Module|Mult0|auto_generated|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~6_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT3\ & (\u0_FM_Module|Mult0|auto_generated|op_3~5\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT3\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~5\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT3\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~5\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT3\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~5\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~7\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT3\ & !\u0_FM_Module|Mult0|auto_generated|op_3~5\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~5\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT3\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT3\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~5\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~6_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~7\);

-- Location: LCCOMB_X19_Y5_N16
\u0_FM_Module|Mult0|auto_generated|op_3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~8_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT4\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT4\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~7\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~9\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT4\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT4\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~7\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT4\ & (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT4\ & !\u0_FM_Module|Mult0|auto_generated|op_3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT4\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT4\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~7\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~8_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~9\);

-- Location: LCCOMB_X19_Y5_N18
\u0_FM_Module|Mult0|auto_generated|op_3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~10_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT5\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT5\ & (\u0_FM_Module|Mult0|auto_generated|op_3~9\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~9\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT5\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT5\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~9\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~9\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~11\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT5\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT5\ & !\u0_FM_Module|Mult0|auto_generated|op_3~9\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT5\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~9\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT5\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT5\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~9\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~10_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~11\);

-- Location: LCCOMB_X19_Y5_N20
\u0_FM_Module|Mult0|auto_generated|op_3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~12_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT6\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT6\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~11\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~13\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT6\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT6\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~11\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT6\ & (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT6\ & !\u0_FM_Module|Mult0|auto_generated|op_3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT6\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT6\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~11\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~12_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~13\);

-- Location: LCCOMB_X19_Y5_N22
\u0_FM_Module|Mult0|auto_generated|op_3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~14_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT7\ & (\u0_FM_Module|Mult0|auto_generated|op_3~13\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT7\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~13\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT7\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~13\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT7\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~13\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~15\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT7\ & !\u0_FM_Module|Mult0|auto_generated|op_3~13\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~13\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT7\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT7\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~13\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~14_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~15\);

-- Location: LCCOMB_X19_Y5_N24
\u0_FM_Module|Mult0|auto_generated|op_3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~16_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT8\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT8\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~15\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~17\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT8\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT8\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~15\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT8\ & (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT8\ & !\u0_FM_Module|Mult0|auto_generated|op_3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT8\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT8\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~15\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~16_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~17\);

-- Location: LCCOMB_X19_Y5_N26
\u0_FM_Module|Mult0|auto_generated|op_3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~18_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT9\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT9\ & (\u0_FM_Module|Mult0|auto_generated|op_3~17\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT9\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~17\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT9\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT9\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~17\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~17\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~19\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT9\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT9\ & !\u0_FM_Module|Mult0|auto_generated|op_3~17\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT9\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~17\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT9\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT9\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~17\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~18_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~19\);

-- Location: LCCOMB_X19_Y5_N28
\u0_FM_Module|Mult0|auto_generated|op_3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~20_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT10\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT10\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~19\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~21\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT10\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT10\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~19\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT10\ & (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT10\ & !\u0_FM_Module|Mult0|auto_generated|op_3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT10\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT10\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~19\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~20_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~21\);

-- Location: LCCOMB_X19_Y5_N30
\u0_FM_Module|Mult0|auto_generated|op_3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~22_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT11\ & (\u0_FM_Module|Mult0|auto_generated|op_3~21\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT11\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~21\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT11\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~21\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT11\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~21\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~23\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT11\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT11\ & !\u0_FM_Module|Mult0|auto_generated|op_3~21\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~21\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT11\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT11\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~21\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~22_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~23\);

-- Location: LCCOMB_X19_Y4_N0
\u0_FM_Module|Mult0|auto_generated|op_3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~24_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT12\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT12\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~23\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~25\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT12\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT12\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~23\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT12\ & (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT12\ & !\u0_FM_Module|Mult0|auto_generated|op_3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT12\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT12\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~23\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~24_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~25\);

-- Location: LCCOMB_X19_Y4_N2
\u0_FM_Module|Mult0|auto_generated|op_3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~26_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT13\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT13\ & (\u0_FM_Module|Mult0|auto_generated|op_3~25\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT13\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~25\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT13\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT13\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~25\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~25\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~27\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT13\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT13\ & !\u0_FM_Module|Mult0|auto_generated|op_3~25\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT13\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~25\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT13\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT13\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~25\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~26_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~27\);

-- Location: LCCOMB_X19_Y4_N4
\u0_FM_Module|Mult0|auto_generated|op_3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~28_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT14\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT14\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~27\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~29\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT14\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT14\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~27\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT14\ & (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT14\ & !\u0_FM_Module|Mult0|auto_generated|op_3~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT14\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT14\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~27\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~28_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~29\);

-- Location: LCCOMB_X19_Y4_N6
\u0_FM_Module|Mult0|auto_generated|op_3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~30_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT15\ & (\u0_FM_Module|Mult0|auto_generated|op_3~29\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT15\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~29\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT15\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~29\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT15\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~29\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~31\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT15\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT15\ & !\u0_FM_Module|Mult0|auto_generated|op_3~29\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~29\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT15\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT15\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~29\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~30_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~31\);

-- Location: LCCOMB_X19_Y4_N8
\u0_FM_Module|Mult0|auto_generated|op_3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~32_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT16\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT16\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~31\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~33\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT16\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT16\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~31\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT16\ & (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT16\ & !\u0_FM_Module|Mult0|auto_generated|op_3~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT16\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT16\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~31\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~32_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~33\);

-- Location: LCCOMB_X19_Y4_N10
\u0_FM_Module|Mult0|auto_generated|op_3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~34_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT17\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT17\ & (\u0_FM_Module|Mult0|auto_generated|op_3~33\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT17\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~33\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT17\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT17\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~33\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT17\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~33\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~35\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT17\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT17\ & !\u0_FM_Module|Mult0|auto_generated|op_3~33\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT17\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~33\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT17\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT17\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~33\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~34_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~35\);

-- Location: LCCOMB_X19_Y4_N12
\u0_FM_Module|Mult0|auto_generated|op_3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~36_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT18\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out8~dataout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~35\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~37\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT18\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out8~dataout\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~35\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT18\ & (\u0_FM_Module|Mult0|auto_generated|mac_out8~dataout\ & !\u0_FM_Module|Mult0|auto_generated|op_3~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT18\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out8~dataout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~35\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~36_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~37\);

-- Location: LCCOMB_X19_Y4_N14
\u0_FM_Module|Mult0|auto_generated|op_3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~38_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT19\ & (\u0_FM_Module|Mult0|auto_generated|op_3~37\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT19\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~37\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT19\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~37\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT19\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~37\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~39\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT1\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT19\ & !\u0_FM_Module|Mult0|auto_generated|op_3~37\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~37\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT1\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT19\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~37\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~38_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~39\);

-- Location: LCCOMB_X19_Y4_N16
\u0_FM_Module|Mult0|auto_generated|op_3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~40_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT20\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT2\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~39\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~41\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT20\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT2\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~39\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT20\ & (\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT2\ & !\u0_FM_Module|Mult0|auto_generated|op_3~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT20\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT2\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~39\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~40_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~41\);

-- Location: LCCOMB_X19_Y4_N18
\u0_FM_Module|Mult0|auto_generated|op_3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~42_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT21\ & (\u0_FM_Module|Mult0|auto_generated|op_3~41\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT21\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~41\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT21\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~41\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT21\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~41\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~43\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT3\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT21\ & !\u0_FM_Module|Mult0|auto_generated|op_3~41\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~41\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT3\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT21\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~41\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~42_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~43\);

-- Location: LCCOMB_X19_Y4_N20
\u0_FM_Module|Mult0|auto_generated|op_3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~44_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT22\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT4\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~43\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~45\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT22\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT4\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~43\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT22\ & (\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT4\ & !\u0_FM_Module|Mult0|auto_generated|op_3~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT22\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT4\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~43\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~44_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~45\);

-- Location: LCCOMB_X19_Y4_N22
\u0_FM_Module|Mult0|auto_generated|op_3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~46_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT23\ & (\u0_FM_Module|Mult0|auto_generated|op_3~45\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT23\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~45\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT23\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~45\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT23\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~45\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~47\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT5\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT23\ & !\u0_FM_Module|Mult0|auto_generated|op_3~45\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~45\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT5\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT23\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~45\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~46_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~47\);

-- Location: LCCOMB_X19_Y4_N24
\u0_FM_Module|Mult0|auto_generated|op_3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~48_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT6\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT24\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~47\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~49\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT6\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT24\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~47\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT6\ & (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT24\ & !\u0_FM_Module|Mult0|auto_generated|op_3~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT6\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT24\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~47\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~48_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~49\);

-- Location: LCCOMB_X19_Y4_N26
\u0_FM_Module|Mult0|auto_generated|op_3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~50_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT25\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT7\ & (\u0_FM_Module|Mult0|auto_generated|op_3~49\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT7\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~49\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT25\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT7\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~49\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT7\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~49\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~51\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT25\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT7\ & !\u0_FM_Module|Mult0|auto_generated|op_3~49\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT25\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~49\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT25\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT7\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~49\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~50_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~51\);

-- Location: LCCOMB_X19_Y4_N28
\u0_FM_Module|Mult0|auto_generated|op_3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~52_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT8\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT26\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~51\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~53\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT8\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT26\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~51\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT8\ & (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT26\ & !\u0_FM_Module|Mult0|auto_generated|op_3~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT8\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT26\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~51\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~52_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~53\);

-- Location: LCCOMB_X19_Y4_N30
\u0_FM_Module|Mult0|auto_generated|op_3~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~54_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT9\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT27\ & (\u0_FM_Module|Mult0|auto_generated|op_3~53\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT27\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~53\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT9\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT27\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~53\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT27\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~53\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~55\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT9\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT27\ & !\u0_FM_Module|Mult0|auto_generated|op_3~53\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT9\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~53\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT9\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT27\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~53\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~54_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~55\);

-- Location: LCCOMB_X19_Y3_N0
\u0_FM_Module|Mult0|auto_generated|op_3~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~56_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT28\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT10\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~55\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~57\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT28\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT10\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~55\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT28\ & (\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT10\ & !\u0_FM_Module|Mult0|auto_generated|op_3~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT28\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT10\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~55\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~56_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~57\);

-- Location: DSPMULT_X20_Y6_N0
\u0_FM_Module|Mult0|auto_generated|mac_mult11\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAA_bus\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_mult11_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y6_N2
\u0_FM_Module|Mult0|auto_generated|mac_out12\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_out12_DATAOUT_bus\);

-- Location: DSPMULT_X20_Y9_N0
\u0_FM_Module|Mult0|auto_generated|mac_mult3\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y9_N2
\u0_FM_Module|Mult0|auto_generated|mac_out4\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X18_Y6_N6
\u0_FM_Module|Mult0|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~0_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out12~dataout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~dataout\ & 
-- (\u0_FM_Module|Mult0|auto_generated|mac_out4~dataout\ & VCC))
-- \u0_FM_Module|Mult0|auto_generated|op_1~1\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~dataout\ & \u0_FM_Module|Mult0|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~dataout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~0_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X18_Y6_N8
\u0_FM_Module|Mult0|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~2_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT1\ & (\u0_FM_Module|Mult0|auto_generated|op_1~1\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT1\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~1\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT1\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~1\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT1\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~3\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT1\ & !\u0_FM_Module|Mult0|auto_generated|op_1~1\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~1\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT1\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~1\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~2_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X18_Y6_N10
\u0_FM_Module|Mult0|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~4_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT2\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~5\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT2\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT2\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~3\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT2\ & (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT2\ & !\u0_FM_Module|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT2\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~3\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~4_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X18_Y6_N12
\u0_FM_Module|Mult0|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~6_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT3\ & (\u0_FM_Module|Mult0|auto_generated|op_1~5\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT3\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~5\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT3\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~5\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT3\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~7\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT3\ & !\u0_FM_Module|Mult0|auto_generated|op_1~5\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~5\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT3\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~5\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~6_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X18_Y6_N14
\u0_FM_Module|Mult0|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~8_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT4\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~9\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT4\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT4\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~7\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT4\ & (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT4\ & !\u0_FM_Module|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT4\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~7\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~8_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X18_Y6_N16
\u0_FM_Module|Mult0|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~10_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT5\ & (\u0_FM_Module|Mult0|auto_generated|op_1~9\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT5\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~9\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT5\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~9\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT5\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~11\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT5\ & !\u0_FM_Module|Mult0|auto_generated|op_1~9\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~9\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT5\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~9\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~10_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X18_Y6_N18
\u0_FM_Module|Mult0|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~12_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT6\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~13\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT6\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT6\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~11\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT6\ & (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT6\ & !\u0_FM_Module|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT6\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~11\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~12_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X18_Y6_N20
\u0_FM_Module|Mult0|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~14_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT7\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT7\ & (\u0_FM_Module|Mult0|auto_generated|op_1~13\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~13\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT7\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~13\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~15\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT7\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT7\ & !\u0_FM_Module|Mult0|auto_generated|op_1~13\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT7\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~13\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT7\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~13\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~14_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X18_Y6_N22
\u0_FM_Module|Mult0|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~16_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT8\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~17\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT8\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT8\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~15\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT8\ & (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT8\ & !\u0_FM_Module|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT8\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~15\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~16_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X18_Y6_N24
\u0_FM_Module|Mult0|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~18_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT9\ & (\u0_FM_Module|Mult0|auto_generated|op_1~17\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT9\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~17\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT9\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~17\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT9\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~19\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT9\ & !\u0_FM_Module|Mult0|auto_generated|op_1~17\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~17\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT9\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~17\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~18_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X18_Y6_N26
\u0_FM_Module|Mult0|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~20_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT10\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~21\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT10\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT10\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~19\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT10\ & (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT10\ & !\u0_FM_Module|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT10\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~19\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~20_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X18_Y6_N28
\u0_FM_Module|Mult0|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~22_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT11\ & (\u0_FM_Module|Mult0|auto_generated|op_1~21\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT11\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~21\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT11\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~21\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT11\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~23\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT11\ & !\u0_FM_Module|Mult0|auto_generated|op_1~21\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~21\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT11\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~21\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~22_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X18_Y6_N30
\u0_FM_Module|Mult0|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~24_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT12\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~25\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT12\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT12\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~23\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT12\ & (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT12\ & !\u0_FM_Module|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT12\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~23\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~24_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X18_Y5_N0
\u0_FM_Module|Mult0|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~26_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT13\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT13\ & (\u0_FM_Module|Mult0|auto_generated|op_1~25\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT13\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~25\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT13\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT13\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~25\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~25\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~27\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT13\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT13\ & !\u0_FM_Module|Mult0|auto_generated|op_1~25\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT13\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~25\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT13\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~25\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~26_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~27\);

-- Location: LCCOMB_X18_Y5_N2
\u0_FM_Module|Mult0|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~28_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT14\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT14\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~27\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~29\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT14\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT14\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~27\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT14\ & (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT14\ & !\u0_FM_Module|Mult0|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT14\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT14\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~27\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~28_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~29\);

-- Location: LCCOMB_X18_Y5_N4
\u0_FM_Module|Mult0|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~30_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT15\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT15\ & (\u0_FM_Module|Mult0|auto_generated|op_1~29\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT15\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~29\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT15\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT15\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~29\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT15\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~29\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~31\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT15\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT15\ & !\u0_FM_Module|Mult0|auto_generated|op_1~29\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT15\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~29\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT15\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT15\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~29\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~30_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~31\);

-- Location: LCCOMB_X18_Y5_N6
\u0_FM_Module|Mult0|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~32_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT16\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT16\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~31\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~33\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT16\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT16\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~31\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT16\ & (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT16\ & !\u0_FM_Module|Mult0|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT16\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~31\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~32_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~33\);

-- Location: LCCOMB_X18_Y5_N8
\u0_FM_Module|Mult0|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~34_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT17\ & (\u0_FM_Module|Mult0|auto_generated|op_1~33\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT17\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~33\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT17\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~33\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT17\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~33\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~35\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT17\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT17\ & !\u0_FM_Module|Mult0|auto_generated|op_1~33\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~33\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT17\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT17\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~33\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~34_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~35\);

-- Location: LCCOMB_X18_Y5_N10
\u0_FM_Module|Mult0|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~36_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_3~0_combout\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT18\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~35\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~37\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_3~0_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT18\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~35\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~0_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT18\ & !\u0_FM_Module|Mult0|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_3~0_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT18\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~35\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~36_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~37\);

-- Location: LCCOMB_X18_Y5_N12
\u0_FM_Module|Mult0|auto_generated|op_1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~38_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_3~2_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT19\ & (\u0_FM_Module|Mult0|auto_generated|op_1~37\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT19\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~37\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_3~2_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT19\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~37\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT19\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~37\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~39\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_3~2_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT19\ & !\u0_FM_Module|Mult0|auto_generated|op_1~37\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~2_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~37\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_3~2_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT19\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~37\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~38_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~39\);

-- Location: LCCOMB_X18_Y5_N14
\u0_FM_Module|Mult0|auto_generated|op_1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~40_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT20\ $ (\u0_FM_Module|Mult0|auto_generated|op_3~4_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~39\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~41\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT20\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~4_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~39\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT20\ & (\u0_FM_Module|Mult0|auto_generated|op_3~4_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT20\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~4_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~39\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~40_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~41\);

-- Location: LCCOMB_X18_Y5_N16
\u0_FM_Module|Mult0|auto_generated|op_1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~42_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT21\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~6_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~41\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~6_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~41\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT21\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~6_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~41\)) # (!\u0_FM_Module|Mult0|auto_generated|op_3~6_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~41\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~43\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT21\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~6_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~41\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT21\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~41\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT21\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~6_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~41\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~42_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~43\);

-- Location: LCCOMB_X18_Y5_N18
\u0_FM_Module|Mult0|auto_generated|op_1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~44_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT22\ $ (\u0_FM_Module|Mult0|auto_generated|op_3~8_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~43\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~45\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT22\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~8_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~43\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT22\ & (\u0_FM_Module|Mult0|auto_generated|op_3~8_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT22\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~8_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~43\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~44_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~45\);

-- Location: LCCOMB_X18_Y5_N20
\u0_FM_Module|Mult0|auto_generated|op_1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~46_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT23\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~10_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~45\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~10_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~45\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT23\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~10_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~45\)) # (!\u0_FM_Module|Mult0|auto_generated|op_3~10_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~45\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~47\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT23\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~10_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~45\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT23\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~45\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT23\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~10_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~45\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~46_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~47\);

-- Location: LCCOMB_X18_Y5_N22
\u0_FM_Module|Mult0|auto_generated|op_1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~48_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_3~12_combout\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT24\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~47\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~49\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_3~12_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT24\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~47\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~12_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT24\ & !\u0_FM_Module|Mult0|auto_generated|op_1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_3~12_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT24\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~47\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~48_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~49\);

-- Location: LCCOMB_X18_Y5_N24
\u0_FM_Module|Mult0|auto_generated|op_1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~50_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT25\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~14_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~49\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~14_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~49\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT25\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~14_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~49\)) # (!\u0_FM_Module|Mult0|auto_generated|op_3~14_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~49\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~51\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT25\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~14_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~49\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT25\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~49\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT25\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~14_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~49\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~50_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~51\);

-- Location: LCCOMB_X18_Y5_N26
\u0_FM_Module|Mult0|auto_generated|op_1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~52_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT26\ $ (\u0_FM_Module|Mult0|auto_generated|op_3~16_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~51\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~53\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT26\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~16_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~51\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT26\ & (\u0_FM_Module|Mult0|auto_generated|op_3~16_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT26\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~16_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~51\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~52_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~53\);

-- Location: LCCOMB_X18_Y5_N28
\u0_FM_Module|Mult0|auto_generated|op_1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~54_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT27\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~18_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~53\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~18_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~53\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT27\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~18_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~53\)) # (!\u0_FM_Module|Mult0|auto_generated|op_3~18_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~53\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~55\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT27\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~18_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~53\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT27\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~53\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT27\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~18_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~53\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~54_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~55\);

-- Location: LCCOMB_X18_Y5_N30
\u0_FM_Module|Mult0|auto_generated|op_1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~56_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT28\ $ (\u0_FM_Module|Mult0|auto_generated|op_3~20_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~55\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~57\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT28\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~20_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~55\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT28\ & (\u0_FM_Module|Mult0|auto_generated|op_3~20_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT28\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~20_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~55\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~56_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~57\);

-- Location: LCCOMB_X18_Y4_N0
\u0_FM_Module|Mult0|auto_generated|op_1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~58_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT29\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~22_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~57\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~22_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~57\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT29\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~22_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~57\)) # (!\u0_FM_Module|Mult0|auto_generated|op_3~22_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~57\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~59\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT29\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~22_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~57\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT29\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~57\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT29\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~22_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~57\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~58_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~59\);

-- Location: LCCOMB_X18_Y4_N2
\u0_FM_Module|Mult0|auto_generated|op_1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~60_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT30\ $ (\u0_FM_Module|Mult0|auto_generated|op_3~24_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~59\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~61\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT30\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~24_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~59\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT30\ & (\u0_FM_Module|Mult0|auto_generated|op_3~24_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT30\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~24_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~59\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~60_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~61\);

-- Location: LCCOMB_X18_Y4_N4
\u0_FM_Module|Mult0|auto_generated|op_1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~62_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT31\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~26_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~61\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~26_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~61\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT31\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~26_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~61\)) # (!\u0_FM_Module|Mult0|auto_generated|op_3~26_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~61\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~63\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT31\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~26_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~61\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT31\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~61\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT31\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~26_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~61\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~62_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~63\);

-- Location: LCCOMB_X18_Y4_N6
\u0_FM_Module|Mult0|auto_generated|op_1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~64_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_3~28_combout\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT32\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~63\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~65\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_3~28_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT32\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~63\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~28_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT32\ & !\u0_FM_Module|Mult0|auto_generated|op_1~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_3~28_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT32\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~63\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~64_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~65\);

-- Location: LCCOMB_X18_Y4_N8
\u0_FM_Module|Mult0|auto_generated|op_1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~66_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_3~30_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT33\ & (\u0_FM_Module|Mult0|auto_generated|op_1~65\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT33\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~65\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_3~30_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT33\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~65\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT33\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~65\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~67\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_3~30_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT33\ & !\u0_FM_Module|Mult0|auto_generated|op_1~65\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~30_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~65\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_3~30_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT33\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~65\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~66_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~67\);

-- Location: LCCOMB_X18_Y4_N10
\u0_FM_Module|Mult0|auto_generated|op_1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~68_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT34\ $ (\u0_FM_Module|Mult0|auto_generated|op_3~32_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~67\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~69\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT34\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~32_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~67\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT34\ & (\u0_FM_Module|Mult0|auto_generated|op_3~32_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT34\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~32_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~67\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~68_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~69\);

-- Location: LCCOMB_X18_Y4_N12
\u0_FM_Module|Mult0|auto_generated|op_1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~70_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_3~34_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT35\ & (\u0_FM_Module|Mult0|auto_generated|op_1~69\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT35\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~69\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_3~34_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT35\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~69\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT35\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~69\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~71\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_3~34_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT35\ & !\u0_FM_Module|Mult0|auto_generated|op_1~69\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~34_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~69\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_3~34_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out12~DATAOUT35\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~69\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~70_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~71\);

-- Location: LCCOMB_X18_Y4_N14
\u0_FM_Module|Mult0|auto_generated|op_1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~72_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_5~0_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_3~36_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~71\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~73\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_5~0_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~36_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~71\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~0_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_3~36_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_5~0_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~36_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~71\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~72_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~73\);

-- Location: LCCOMB_X18_Y4_N16
\u0_FM_Module|Mult0|auto_generated|op_1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~74_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_5~2_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~38_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~73\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~38_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~73\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_5~2_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~38_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~73\)) # (!\u0_FM_Module|Mult0|auto_generated|op_3~38_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~73\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~75\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_5~2_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~38_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~73\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~2_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~73\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_5~2_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~38_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~73\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~74_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~75\);

-- Location: LCCOMB_X18_Y4_N18
\u0_FM_Module|Mult0|auto_generated|op_1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~76_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_5~4_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_3~40_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~75\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~77\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_5~4_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~40_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~75\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~4_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_3~40_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_5~4_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~40_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~75\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~76_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~77\);

-- Location: LCCOMB_X18_Y4_N20
\u0_FM_Module|Mult0|auto_generated|op_1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~78_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_5~6_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~42_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~77\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~42_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~77\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_5~6_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~42_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~77\)) # (!\u0_FM_Module|Mult0|auto_generated|op_3~42_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~77\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~79\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_5~6_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~42_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~77\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~6_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~77\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_5~6_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~42_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~77\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~78_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~79\);

-- Location: LCCOMB_X18_Y4_N22
\u0_FM_Module|Mult0|auto_generated|op_1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~80_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_3~44_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_5~8_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~79\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~81\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_3~44_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~8_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~79\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~44_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_5~8_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_3~44_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_5~8_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~79\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~80_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~81\);

-- Location: LCCOMB_X18_Y4_N24
\u0_FM_Module|Mult0|auto_generated|op_1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~82_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_5~10_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~46_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~81\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~46_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~81\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_5~10_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~46_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~81\)) # (!\u0_FM_Module|Mult0|auto_generated|op_3~46_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~81\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~83\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_5~10_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~46_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~81\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~10_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~81\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_5~10_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~46_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~81\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~82_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~83\);

-- Location: LCCOMB_X18_Y4_N26
\u0_FM_Module|Mult0|auto_generated|op_1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~84_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_5~12_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_3~48_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~83\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~85\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_5~12_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~48_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~83\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~12_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_3~48_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_5~12_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~48_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~83\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~84_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~85\);

-- Location: LCCOMB_X18_Y4_N28
\u0_FM_Module|Mult0|auto_generated|op_1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~86_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_3~50_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~14_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~85\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~14_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~85\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_3~50_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~14_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~85\)) # (!\u0_FM_Module|Mult0|auto_generated|op_5~14_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~85\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~87\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_3~50_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~14_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~85\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~50_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~85\) # (!\u0_FM_Module|Mult0|auto_generated|op_5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_3~50_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_5~14_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~85\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~86_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~87\);

-- Location: LCCOMB_X18_Y4_N30
\u0_FM_Module|Mult0|auto_generated|op_1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~88_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_3~52_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_5~16_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~87\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~89\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_3~52_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~16_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~87\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~52_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_5~16_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_3~52_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_5~16_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~87\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~88_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~89\);

-- Location: LCCOMB_X18_Y3_N0
\u0_FM_Module|Mult0|auto_generated|op_1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~90_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_3~54_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~18_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~89\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~18_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~89\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_3~54_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~18_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~89\)) # (!\u0_FM_Module|Mult0|auto_generated|op_5~18_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~89\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~91\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_3~54_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~18_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~89\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~54_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~89\) # (!\u0_FM_Module|Mult0|auto_generated|op_5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_3~54_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_5~18_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~89\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~90_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~91\);

-- Location: LCCOMB_X18_Y3_N2
\u0_FM_Module|Mult0|auto_generated|op_1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~92_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_5~20_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_3~56_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~91\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~93\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_5~20_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~56_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~91\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~20_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_3~56_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_5~20_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~56_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~91\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~92_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~93\);

-- Location: DSPMULT_X20_Y7_N0
\u0_FM_Module|Mult0|auto_generated|mac_mult15\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAA_bus\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_mult15_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y7_N2
\u0_FM_Module|Mult0|auto_generated|mac_out16\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_out16_DATAOUT_bus\);

-- Location: DSPMULT_X20_Y8_N0
\u0_FM_Module|Mult0|auto_generated|mac_mult23\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAA_bus\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_mult23_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y8_N2
\u0_FM_Module|Mult0|auto_generated|mac_out24\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_out24_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y8_N10
\u0_FM_Module|Mult0|auto_generated|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~0_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT18\ & (\u0_FM_Module|Mult0|auto_generated|mac_out24~dataout\ $ (VCC))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT18\ & 
-- (\u0_FM_Module|Mult0|auto_generated|mac_out24~dataout\ & VCC))
-- \u0_FM_Module|Mult0|auto_generated|op_6~1\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT18\ & \u0_FM_Module|Mult0|auto_generated|mac_out24~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT18\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out24~dataout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~0_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~1\);

-- Location: LCCOMB_X21_Y8_N12
\u0_FM_Module|Mult0|auto_generated|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~2_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT1\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT19\ & (\u0_FM_Module|Mult0|auto_generated|op_6~1\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT19\ & (!\u0_FM_Module|Mult0|auto_generated|op_6~1\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT1\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT19\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~1\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~1\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_6~3\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT1\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT19\ & !\u0_FM_Module|Mult0|auto_generated|op_6~1\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT1\ & ((!\u0_FM_Module|Mult0|auto_generated|op_6~1\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT1\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT19\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~1\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~2_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~3\);

-- Location: LCCOMB_X21_Y8_N14
\u0_FM_Module|Mult0|auto_generated|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~4_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT2\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT20\ $ (!\u0_FM_Module|Mult0|auto_generated|op_6~3\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_6~5\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT2\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT20\) # (!\u0_FM_Module|Mult0|auto_generated|op_6~3\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT2\ & (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT20\ & !\u0_FM_Module|Mult0|auto_generated|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT2\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT20\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~3\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~4_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~5\);

-- Location: LCCOMB_X21_Y8_N16
\u0_FM_Module|Mult0|auto_generated|op_6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~6_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT3\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT21\ & (\u0_FM_Module|Mult0|auto_generated|op_6~5\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT21\ & (!\u0_FM_Module|Mult0|auto_generated|op_6~5\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT3\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT21\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~5\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~5\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_6~7\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT3\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT21\ & !\u0_FM_Module|Mult0|auto_generated|op_6~5\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT3\ & ((!\u0_FM_Module|Mult0|auto_generated|op_6~5\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT3\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT21\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~5\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~6_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~7\);

-- Location: LCCOMB_X21_Y8_N18
\u0_FM_Module|Mult0|auto_generated|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~8_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT22\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT4\ $ (!\u0_FM_Module|Mult0|auto_generated|op_6~7\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_6~9\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT22\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT4\) # (!\u0_FM_Module|Mult0|auto_generated|op_6~7\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT22\ & (\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT4\ & !\u0_FM_Module|Mult0|auto_generated|op_6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT22\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT4\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~7\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~8_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~9\);

-- Location: LCCOMB_X21_Y8_N20
\u0_FM_Module|Mult0|auto_generated|op_6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~10_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT5\ & (\u0_FM_Module|Mult0|auto_generated|op_6~9\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT5\ & (!\u0_FM_Module|Mult0|auto_generated|op_6~9\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT5\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~9\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT5\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~9\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_6~11\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT23\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT5\ & !\u0_FM_Module|Mult0|auto_generated|op_6~9\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((!\u0_FM_Module|Mult0|auto_generated|op_6~9\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT23\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT5\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~9\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~10_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~11\);

-- Location: LCCOMB_X21_Y8_N22
\u0_FM_Module|Mult0|auto_generated|op_6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~12_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT6\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT24\ $ (!\u0_FM_Module|Mult0|auto_generated|op_6~11\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_6~13\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT6\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT24\) # (!\u0_FM_Module|Mult0|auto_generated|op_6~11\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT6\ & (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT24\ & !\u0_FM_Module|Mult0|auto_generated|op_6~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT6\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT24\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~11\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~12_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~13\);

-- Location: LCCOMB_X21_Y8_N24
\u0_FM_Module|Mult0|auto_generated|op_6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~14_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT7\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT25\ & (\u0_FM_Module|Mult0|auto_generated|op_6~13\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT25\ & (!\u0_FM_Module|Mult0|auto_generated|op_6~13\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT7\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT25\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~13\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT25\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~13\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_6~15\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT7\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT25\ & !\u0_FM_Module|Mult0|auto_generated|op_6~13\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT7\ & ((!\u0_FM_Module|Mult0|auto_generated|op_6~13\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT7\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT25\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~13\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~14_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~15\);

-- Location: LCCOMB_X21_Y8_N26
\u0_FM_Module|Mult0|auto_generated|op_6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~16_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT8\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT26\ $ (!\u0_FM_Module|Mult0|auto_generated|op_6~15\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_6~17\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT8\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT26\) # (!\u0_FM_Module|Mult0|auto_generated|op_6~15\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT8\ & (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT26\ & !\u0_FM_Module|Mult0|auto_generated|op_6~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT8\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT26\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~15\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~16_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~17\);

-- Location: LCCOMB_X21_Y8_N28
\u0_FM_Module|Mult0|auto_generated|op_6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~18_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT27\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT9\ & (\u0_FM_Module|Mult0|auto_generated|op_6~17\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT9\ & (!\u0_FM_Module|Mult0|auto_generated|op_6~17\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT27\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT9\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~17\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT9\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~17\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_6~19\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT27\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT9\ & !\u0_FM_Module|Mult0|auto_generated|op_6~17\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT27\ & ((!\u0_FM_Module|Mult0|auto_generated|op_6~17\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT27\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT9\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~17\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~18_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~19\);

-- Location: LCCOMB_X21_Y8_N30
\u0_FM_Module|Mult0|auto_generated|op_6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~20_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT28\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT10\ $ (!\u0_FM_Module|Mult0|auto_generated|op_6~19\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_6~21\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT28\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT10\) # (!\u0_FM_Module|Mult0|auto_generated|op_6~19\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT28\ & (\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT10\ & !\u0_FM_Module|Mult0|auto_generated|op_6~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT28\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT10\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~19\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~20_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~21\);

-- Location: LCCOMB_X19_Y9_N8
\u0_FM_Module|Mult0|auto_generated|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~0_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT18\ & (\u0_FM_Module|Mult0|auto_generated|mac_out14~dataout\ $ (VCC))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT18\ & 
-- (\u0_FM_Module|Mult0|auto_generated|mac_out14~dataout\ & VCC))
-- \u0_FM_Module|Mult0|auto_generated|op_4~1\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT18\ & \u0_FM_Module|Mult0|auto_generated|mac_out14~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT18\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out14~dataout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~0_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~1\);

-- Location: LCCOMB_X19_Y9_N10
\u0_FM_Module|Mult0|auto_generated|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~2_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT1\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT19\ & (\u0_FM_Module|Mult0|auto_generated|op_4~1\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT19\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~1\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT1\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT19\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~1\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~1\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~3\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT1\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT19\ & !\u0_FM_Module|Mult0|auto_generated|op_4~1\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT1\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~1\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT1\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT19\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~1\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~2_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~3\);

-- Location: LCCOMB_X19_Y9_N12
\u0_FM_Module|Mult0|auto_generated|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~4_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT20\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT2\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~3\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~5\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT20\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT2\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~3\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT20\ & (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT2\ & !\u0_FM_Module|Mult0|auto_generated|op_4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT20\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT2\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~3\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~4_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~5\);

-- Location: LCCOMB_X19_Y9_N14
\u0_FM_Module|Mult0|auto_generated|op_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~6_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT3\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT21\ & (\u0_FM_Module|Mult0|auto_generated|op_4~5\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT21\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~5\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT3\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT21\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~5\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT21\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~5\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~7\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT3\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT21\ & !\u0_FM_Module|Mult0|auto_generated|op_4~5\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT3\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~5\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT3\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~5\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~6_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~7\);

-- Location: LCCOMB_X19_Y9_N16
\u0_FM_Module|Mult0|auto_generated|op_4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~8_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT4\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT22\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~7\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~9\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT4\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT22\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~7\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT4\ & (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT22\ & !\u0_FM_Module|Mult0|auto_generated|op_4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT4\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT22\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~7\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~8_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~9\);

-- Location: LCCOMB_X19_Y9_N18
\u0_FM_Module|Mult0|auto_generated|op_4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~10_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT5\ & (\u0_FM_Module|Mult0|auto_generated|op_4~9\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT5\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~9\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT5\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~9\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT5\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~9\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~11\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT23\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT5\ & !\u0_FM_Module|Mult0|auto_generated|op_4~9\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~9\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT23\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT5\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~9\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~10_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~11\);

-- Location: LCCOMB_X19_Y9_N20
\u0_FM_Module|Mult0|auto_generated|op_4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~12_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT6\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT24\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~11\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~13\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT6\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT24\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~11\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT6\ & (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT24\ & !\u0_FM_Module|Mult0|auto_generated|op_4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT6\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT24\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~11\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~12_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~13\);

-- Location: LCCOMB_X19_Y9_N22
\u0_FM_Module|Mult0|auto_generated|op_4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~14_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT25\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT7\ & (\u0_FM_Module|Mult0|auto_generated|op_4~13\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT7\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~13\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT25\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT7\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~13\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT7\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~13\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~15\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT25\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT7\ & !\u0_FM_Module|Mult0|auto_generated|op_4~13\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT25\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~13\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT25\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT7\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~13\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~14_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~15\);

-- Location: LCCOMB_X19_Y9_N24
\u0_FM_Module|Mult0|auto_generated|op_4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~16_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT8\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT26\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~15\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~17\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT8\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT26\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~15\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT8\ & (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT26\ & !\u0_FM_Module|Mult0|auto_generated|op_4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT8\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT26\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~15\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~16_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~17\);

-- Location: LCCOMB_X19_Y9_N26
\u0_FM_Module|Mult0|auto_generated|op_4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~18_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT9\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT27\ & (\u0_FM_Module|Mult0|auto_generated|op_4~17\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT27\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~17\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT9\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT27\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~17\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT27\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~17\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~19\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT9\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT27\ & !\u0_FM_Module|Mult0|auto_generated|op_4~17\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT9\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~17\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT9\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT27\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~17\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~18_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~19\);

-- Location: LCCOMB_X19_Y9_N28
\u0_FM_Module|Mult0|auto_generated|op_4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~20_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT10\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT28\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~19\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~21\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT10\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT28\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~19\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT10\ & (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT28\ & !\u0_FM_Module|Mult0|auto_generated|op_4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT10\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT28\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~19\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~20_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~21\);

-- Location: LCCOMB_X19_Y9_N30
\u0_FM_Module|Mult0|auto_generated|op_4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~22_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT11\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT29\ & (\u0_FM_Module|Mult0|auto_generated|op_4~21\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT29\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~21\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT11\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT29\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~21\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT29\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~21\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~23\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT11\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT29\ & !\u0_FM_Module|Mult0|auto_generated|op_4~21\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT11\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~21\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT11\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT29\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~21\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~22_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~23\);

-- Location: LCCOMB_X19_Y8_N0
\u0_FM_Module|Mult0|auto_generated|op_4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~24_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT30\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT12\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~23\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~25\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT30\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT12\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~23\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT30\ & (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT12\ & !\u0_FM_Module|Mult0|auto_generated|op_4~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT30\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT12\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~23\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~24_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~25\);

-- Location: LCCOMB_X19_Y8_N2
\u0_FM_Module|Mult0|auto_generated|op_4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~26_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT13\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT31\ & (\u0_FM_Module|Mult0|auto_generated|op_4~25\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT31\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~25\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT13\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT31\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~25\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT31\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~25\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~27\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT13\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT31\ & !\u0_FM_Module|Mult0|auto_generated|op_4~25\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT13\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~25\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT13\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT31\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~25\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~26_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~27\);

-- Location: LCCOMB_X19_Y8_N4
\u0_FM_Module|Mult0|auto_generated|op_4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~28_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT14\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT32\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~27\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~29\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT14\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT32\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~27\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT14\ & (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT32\ & !\u0_FM_Module|Mult0|auto_generated|op_4~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT14\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT32\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~27\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~28_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~29\);

-- Location: LCCOMB_X19_Y8_N6
\u0_FM_Module|Mult0|auto_generated|op_4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~30_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT33\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT15\ & (\u0_FM_Module|Mult0|auto_generated|op_4~29\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT15\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~29\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT33\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT15\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~29\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT15\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~29\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~31\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT33\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT15\ & !\u0_FM_Module|Mult0|auto_generated|op_4~29\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT33\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~29\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT33\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT15\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~29\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~30_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~31\);

-- Location: LCCOMB_X19_Y8_N8
\u0_FM_Module|Mult0|auto_generated|op_4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~32_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT34\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT16\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~31\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~33\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT34\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT16\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~31\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT34\ & (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT16\ & !\u0_FM_Module|Mult0|auto_generated|op_4~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT34\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT16\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~31\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~32_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~33\);

-- Location: LCCOMB_X19_Y8_N10
\u0_FM_Module|Mult0|auto_generated|op_4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~34_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT17\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT35\ & (\u0_FM_Module|Mult0|auto_generated|op_4~33\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT35\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~33\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT17\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT35\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~33\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT35\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~33\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~35\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT17\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT35\ & !\u0_FM_Module|Mult0|auto_generated|op_4~33\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT17\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~33\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT17\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out4~DATAOUT35\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~33\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~34_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~35\);

-- Location: LCCOMB_X19_Y8_N12
\u0_FM_Module|Mult0|auto_generated|op_4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~36_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out16~dataout\ $ (\u0_FM_Module|Mult0|auto_generated|op_6~0_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~35\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~37\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out16~dataout\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~0_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~35\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out16~dataout\ & (\u0_FM_Module|Mult0|auto_generated|op_6~0_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_4~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out16~dataout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_6~0_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~35\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~36_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~37\);

-- Location: LCCOMB_X19_Y8_N14
\u0_FM_Module|Mult0|auto_generated|op_4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~38_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_6~2_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT1\ & (\u0_FM_Module|Mult0|auto_generated|op_4~37\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT1\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~37\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_6~2_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT1\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~37\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT1\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~37\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~39\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_6~2_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT1\ & !\u0_FM_Module|Mult0|auto_generated|op_4~37\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~2_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~37\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_6~2_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT1\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~37\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~38_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~39\);

-- Location: LCCOMB_X19_Y8_N16
\u0_FM_Module|Mult0|auto_generated|op_4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~40_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_6~4_combout\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT2\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~39\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~41\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_6~4_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT2\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~39\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~4_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT2\ & !\u0_FM_Module|Mult0|auto_generated|op_4~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_6~4_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT2\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~39\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~40_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~41\);

-- Location: LCCOMB_X19_Y8_N18
\u0_FM_Module|Mult0|auto_generated|op_4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~42_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_6~6_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT3\ & (\u0_FM_Module|Mult0|auto_generated|op_4~41\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT3\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~41\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_6~6_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT3\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~41\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT3\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~41\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~43\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_6~6_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT3\ & !\u0_FM_Module|Mult0|auto_generated|op_4~41\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~6_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~41\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_6~6_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT3\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~41\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~42_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~43\);

-- Location: LCCOMB_X19_Y8_N20
\u0_FM_Module|Mult0|auto_generated|op_4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~44_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_6~8_combout\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT4\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~43\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~45\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_6~8_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT4\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~43\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~8_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT4\ & !\u0_FM_Module|Mult0|auto_generated|op_4~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_6~8_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT4\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~43\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~44_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~45\);

-- Location: LCCOMB_X19_Y8_N22
\u0_FM_Module|Mult0|auto_generated|op_4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~46_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT5\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~10_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~45\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~10_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~45\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT5\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~10_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~45\)) # (!\u0_FM_Module|Mult0|auto_generated|op_6~10_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~45\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~47\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT5\ & (!\u0_FM_Module|Mult0|auto_generated|op_6~10_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_4~45\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT5\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~45\) # (!\u0_FM_Module|Mult0|auto_generated|op_6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT5\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_6~10_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~45\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~46_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~47\);

-- Location: LCCOMB_X19_Y8_N24
\u0_FM_Module|Mult0|auto_generated|op_4~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~48_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_6~12_combout\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT6\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~47\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~49\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_6~12_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT6\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~47\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~12_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT6\ & !\u0_FM_Module|Mult0|auto_generated|op_4~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_6~12_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT6\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~47\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~48_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~49\);

-- Location: LCCOMB_X19_Y8_N26
\u0_FM_Module|Mult0|auto_generated|op_4~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~50_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_6~14_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT7\ & (\u0_FM_Module|Mult0|auto_generated|op_4~49\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT7\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~49\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_6~14_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT7\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~49\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT7\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~49\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~51\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_6~14_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT7\ & !\u0_FM_Module|Mult0|auto_generated|op_4~49\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~14_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~49\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_6~14_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT7\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~49\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~50_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~51\);

-- Location: LCCOMB_X19_Y8_N28
\u0_FM_Module|Mult0|auto_generated|op_4~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~52_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_6~16_combout\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT8\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~51\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~53\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_6~16_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT8\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~51\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~16_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT8\ & !\u0_FM_Module|Mult0|auto_generated|op_4~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_6~16_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT8\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~51\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~52_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~53\);

-- Location: LCCOMB_X19_Y8_N30
\u0_FM_Module|Mult0|auto_generated|op_4~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~54_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_6~18_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT9\ & (\u0_FM_Module|Mult0|auto_generated|op_4~53\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT9\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~53\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_6~18_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT9\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~53\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT9\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~53\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~55\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_6~18_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT9\ & !\u0_FM_Module|Mult0|auto_generated|op_4~53\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~18_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~53\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_6~18_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT9\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~53\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~54_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~55\);

-- Location: LCCOMB_X19_Y7_N0
\u0_FM_Module|Mult0|auto_generated|op_4~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~56_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT10\ $ (\u0_FM_Module|Mult0|auto_generated|op_6~20_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~55\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~57\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT10\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~20_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~55\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT10\ & (\u0_FM_Module|Mult0|auto_generated|op_6~20_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_4~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT10\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_6~20_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~55\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~56_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~57\);

-- Location: DSPMULT_X20_Y10_N0
\u0_FM_Module|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y10_N2
\u0_FM_Module|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X18_Y10_N6
\u0_FM_Module|Mult0|auto_generated|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~0_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\u0_FM_Module|Mult0|auto_generated|op_1~0_combout\ $ (VCC))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT18\ & 
-- (\u0_FM_Module|Mult0|auto_generated|op_1~0_combout\ & VCC))
-- \u0_FM_Module|Mult0|auto_generated|op_2~1\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT18\ & \u0_FM_Module|Mult0|auto_generated|op_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~0_combout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~0_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~1\);

-- Location: LCCOMB_X18_Y10_N8
\u0_FM_Module|Mult0|auto_generated|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~2_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~2_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\u0_FM_Module|Mult0|auto_generated|op_2~1\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~1\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~2_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~1\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~1\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~3\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~2_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\u0_FM_Module|Mult0|auto_generated|op_2~1\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~2_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~1\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~2_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~1\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~2_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~3\);

-- Location: LCCOMB_X18_Y10_N10
\u0_FM_Module|Mult0|auto_generated|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~4_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (\u0_FM_Module|Mult0|auto_generated|op_1~4_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~3\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~5\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~4_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~3\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT20\ & (\u0_FM_Module|Mult0|auto_generated|op_1~4_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~3\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~4_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~5\);

-- Location: LCCOMB_X18_Y10_N12
\u0_FM_Module|Mult0|auto_generated|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~6_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~6_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT21\ & (\u0_FM_Module|Mult0|auto_generated|op_2~5\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~5\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~6_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~5\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~5\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~7\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~6_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\u0_FM_Module|Mult0|auto_generated|op_2~5\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~6_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~5\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~6_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~5\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~6_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~7\);

-- Location: LCCOMB_X18_Y10_N14
\u0_FM_Module|Mult0|auto_generated|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~8_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (\u0_FM_Module|Mult0|auto_generated|op_1~8_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~7\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~9\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~8_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~7\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT22\ & (\u0_FM_Module|Mult0|auto_generated|op_1~8_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~7\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~8_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~9\);

-- Location: LCCOMB_X18_Y10_N16
\u0_FM_Module|Mult0|auto_generated|op_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~10_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~10_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT23\ & (\u0_FM_Module|Mult0|auto_generated|op_2~9\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~9\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~10_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~9\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~9\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~11\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~10_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT23\ & !\u0_FM_Module|Mult0|auto_generated|op_2~9\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~10_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~9\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~10_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~9\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~10_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~11\);

-- Location: LCCOMB_X18_Y10_N18
\u0_FM_Module|Mult0|auto_generated|op_2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~12_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\u0_FM_Module|Mult0|auto_generated|op_1~12_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~11\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~13\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~12_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~11\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT24\ & (\u0_FM_Module|Mult0|auto_generated|op_1~12_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~11\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~12_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~13\);

-- Location: LCCOMB_X18_Y10_N20
\u0_FM_Module|Mult0|auto_generated|op_2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~14_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~14_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~13\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~14_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~13\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~14_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~13\)) # (!\u0_FM_Module|Mult0|auto_generated|op_1~14_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~13\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~15\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~14_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~13\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~13\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~13\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~14_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~15\);

-- Location: LCCOMB_X18_Y10_N22
\u0_FM_Module|Mult0|auto_generated|op_2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~16_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\u0_FM_Module|Mult0|auto_generated|op_1~16_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~15\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~17\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~16_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~15\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\u0_FM_Module|Mult0|auto_generated|op_1~16_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~15\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~16_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~17\);

-- Location: LCCOMB_X18_Y10_N24
\u0_FM_Module|Mult0|auto_generated|op_2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~18_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~18_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~17\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~18_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~17\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~18_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~17\)) # (!\u0_FM_Module|Mult0|auto_generated|op_1~18_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~17\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~19\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~18_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~17\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~17\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~17\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~18_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~19\);

-- Location: LCCOMB_X18_Y10_N26
\u0_FM_Module|Mult0|auto_generated|op_2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~20_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_1~20_combout\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~19\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~21\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~20_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT28\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~19\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~20_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT28\ & !\u0_FM_Module|Mult0|auto_generated|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~20_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~19\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~20_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~21\);

-- Location: LCCOMB_X18_Y10_N28
\u0_FM_Module|Mult0|auto_generated|op_2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~22_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~22_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~21\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~22_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~21\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~22_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~21\)) # (!\u0_FM_Module|Mult0|auto_generated|op_1~22_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~21\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~23\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~22_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~21\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~21\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~21\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~22_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~23\);

-- Location: LCCOMB_X18_Y10_N30
\u0_FM_Module|Mult0|auto_generated|op_2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~24_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (\u0_FM_Module|Mult0|auto_generated|op_1~24_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~23\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~25\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT30\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~24_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~23\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT30\ & (\u0_FM_Module|Mult0|auto_generated|op_1~24_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~23\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~24_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~25\);

-- Location: LCCOMB_X18_Y9_N0
\u0_FM_Module|Mult0|auto_generated|op_2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~26_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~26_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT31\ & (\u0_FM_Module|Mult0|auto_generated|op_2~25\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~25\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~26_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT31\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~25\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~25\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~27\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~26_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT31\ & !\u0_FM_Module|Mult0|auto_generated|op_2~25\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~26_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~25\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~26_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~25\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~26_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~27\);

-- Location: LCCOMB_X18_Y9_N2
\u0_FM_Module|Mult0|auto_generated|op_2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~28_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT32\ $ (\u0_FM_Module|Mult0|auto_generated|op_1~28_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~27\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~29\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT32\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~28_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~27\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT32\ & (\u0_FM_Module|Mult0|auto_generated|op_1~28_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT32\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~27\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~28_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~29\);

-- Location: LCCOMB_X18_Y9_N4
\u0_FM_Module|Mult0|auto_generated|op_2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~30_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~30_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~29\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~30_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~29\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~30_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~29\)) # (!\u0_FM_Module|Mult0|auto_generated|op_1~30_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~29\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~31\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~30_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~29\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~29\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT33\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~29\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~30_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~31\);

-- Location: LCCOMB_X18_Y9_N6
\u0_FM_Module|Mult0|auto_generated|op_2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~32_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT34\ $ (\u0_FM_Module|Mult0|auto_generated|op_1~32_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~31\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~33\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT34\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~32_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~31\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT34\ & (\u0_FM_Module|Mult0|auto_generated|op_1~32_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT34\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~31\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~32_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~33\);

-- Location: LCCOMB_X18_Y9_N8
\u0_FM_Module|Mult0|auto_generated|op_2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~34_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~34_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT35\ & (\u0_FM_Module|Mult0|auto_generated|op_2~33\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT35\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~33\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~34_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT35\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~33\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT35\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~33\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~35\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~34_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT35\ & !\u0_FM_Module|Mult0|auto_generated|op_2~33\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~34_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~33\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~34_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out2~DATAOUT35\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~33\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~34_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~35\);

-- Location: LCCOMB_X18_Y9_N10
\u0_FM_Module|Mult0|auto_generated|op_2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~36_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_1~36_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_4~0_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~35\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~37\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~36_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~0_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~35\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~36_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~0_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~36_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~0_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~35\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~36_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~37\);

-- Location: LCCOMB_X18_Y9_N12
\u0_FM_Module|Mult0|auto_generated|op_2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~38_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~38_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~2_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~37\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~2_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~37\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~38_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~2_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~37\)) # (!\u0_FM_Module|Mult0|auto_generated|op_4~2_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~37\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~39\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~38_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~2_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~37\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~38_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~37\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~38_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~2_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~37\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~38_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~39\);

-- Location: LCCOMB_X18_Y9_N14
\u0_FM_Module|Mult0|auto_generated|op_2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~40_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_1~40_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_4~4_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~39\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~41\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~40_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~4_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~39\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~40_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~4_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~40_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~4_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~39\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~40_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~41\);

-- Location: LCCOMB_X18_Y9_N16
\u0_FM_Module|Mult0|auto_generated|op_2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~42_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~42_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~6_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~41\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~6_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~41\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~42_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~6_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~41\)) # (!\u0_FM_Module|Mult0|auto_generated|op_4~6_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~41\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~43\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~42_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~6_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~41\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~42_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~41\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~42_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~6_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~41\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~42_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~43\);

-- Location: LCCOMB_X18_Y9_N18
\u0_FM_Module|Mult0|auto_generated|op_2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~44_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_1~44_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_4~8_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~43\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~45\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~44_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~8_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~43\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~44_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~8_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~44_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~8_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~43\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~44_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~45\);

-- Location: LCCOMB_X18_Y9_N20
\u0_FM_Module|Mult0|auto_generated|op_2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~46_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~46_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~10_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~45\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~10_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~45\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~46_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~10_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~45\)) # (!\u0_FM_Module|Mult0|auto_generated|op_4~10_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~45\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~47\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~46_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~10_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~45\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~46_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~45\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~46_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~10_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~45\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~46_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~47\);

-- Location: LCCOMB_X18_Y9_N22
\u0_FM_Module|Mult0|auto_generated|op_2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~48_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_4~12_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_1~48_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~47\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~49\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_4~12_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~48_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~47\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~12_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~48_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_4~12_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~48_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~47\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~48_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~49\);

-- Location: LCCOMB_X18_Y9_N24
\u0_FM_Module|Mult0|auto_generated|op_2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~50_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_4~14_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~50_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~49\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~50_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~49\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_4~14_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~50_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~49\)) # (!\u0_FM_Module|Mult0|auto_generated|op_1~50_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~49\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~51\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_4~14_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~50_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~49\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~14_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~49\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_4~14_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~50_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~49\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~50_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~51\);

-- Location: LCCOMB_X18_Y9_N26
\u0_FM_Module|Mult0|auto_generated|op_2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~52_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_1~52_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_4~16_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~51\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~53\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~52_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~16_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~51\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~52_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~16_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~52_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~16_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~51\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~52_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~53\);

-- Location: LCCOMB_X18_Y9_N28
\u0_FM_Module|Mult0|auto_generated|op_2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~54_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~54_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~18_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~53\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~18_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~53\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~54_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~18_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~53\)) # (!\u0_FM_Module|Mult0|auto_generated|op_4~18_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~53\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~55\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~54_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~18_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~53\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~54_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~53\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~54_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~18_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~53\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~54_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~55\);

-- Location: LCCOMB_X18_Y9_N30
\u0_FM_Module|Mult0|auto_generated|op_2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~56_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_1~56_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_4~20_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~55\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~57\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~56_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~20_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~55\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~56_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~20_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~56_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~20_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~55\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~56_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~57\);

-- Location: LCCOMB_X18_Y8_N0
\u0_FM_Module|Mult0|auto_generated|op_2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~58_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_4~22_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~58_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~57\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~58_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~57\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_4~22_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~58_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~57\)) # (!\u0_FM_Module|Mult0|auto_generated|op_1~58_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~57\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~59\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_4~22_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~58_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~57\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~22_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~57\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_4~22_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~58_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~57\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~58_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~59\);

-- Location: LCCOMB_X18_Y8_N2
\u0_FM_Module|Mult0|auto_generated|op_2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~60_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_1~60_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_4~24_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~59\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~61\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~60_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~24_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~59\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~60_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~24_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~60_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~24_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~59\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~60_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~61\);

-- Location: LCCOMB_X18_Y8_N4
\u0_FM_Module|Mult0|auto_generated|op_2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~62_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~62_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~26_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~61\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~26_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~61\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~62_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~26_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~61\)) # (!\u0_FM_Module|Mult0|auto_generated|op_4~26_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~61\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~63\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~62_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~26_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~61\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~62_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~61\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~62_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~26_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~61\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~62_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~63\);

-- Location: LCCOMB_X18_Y8_N6
\u0_FM_Module|Mult0|auto_generated|op_2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~64_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_4~28_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_1~64_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~63\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~65\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_4~28_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~64_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~63\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~28_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~64_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_4~28_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~64_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~63\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~64_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~65\);

-- Location: LCCOMB_X18_Y8_N8
\u0_FM_Module|Mult0|auto_generated|op_2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~66_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_4~30_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~66_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~65\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~66_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~65\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_4~30_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~66_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~65\)) # (!\u0_FM_Module|Mult0|auto_generated|op_1~66_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~65\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~67\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_4~30_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~66_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~65\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~30_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~65\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_4~30_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~66_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~65\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~66_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~67\);

-- Location: LCCOMB_X18_Y8_N10
\u0_FM_Module|Mult0|auto_generated|op_2~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~68_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_1~68_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_4~32_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~67\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~69\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~68_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~32_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~67\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~68_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~32_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~68_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~32_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~67\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~68_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~69\);

-- Location: LCCOMB_X18_Y8_N12
\u0_FM_Module|Mult0|auto_generated|op_2~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~70_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~70_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~34_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~69\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~34_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~69\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~70_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~34_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~69\)) # (!\u0_FM_Module|Mult0|auto_generated|op_4~34_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~69\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~71\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~70_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~34_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~69\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~70_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~69\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~70_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~34_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~69\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~70_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~71\);

-- Location: LCCOMB_X18_Y8_N14
\u0_FM_Module|Mult0|auto_generated|op_2~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~72_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_1~72_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_4~36_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~71\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~73\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~72_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~36_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~71\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~72_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~36_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~72_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~36_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~71\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~72_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~73\);

-- Location: LCCOMB_X18_Y8_N16
\u0_FM_Module|Mult0|auto_generated|op_2~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~74_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~74_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~38_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~73\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~38_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~73\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~74_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~38_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~73\)) # (!\u0_FM_Module|Mult0|auto_generated|op_4~38_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~73\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~75\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~74_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~38_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~73\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~74_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~73\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~74_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~38_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~73\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~74_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~75\);

-- Location: LCCOMB_X18_Y8_N18
\u0_FM_Module|Mult0|auto_generated|op_2~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~76_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_1~76_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_4~40_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~75\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~77\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~76_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~40_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~75\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~76_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~40_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~76_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~40_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~75\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~76_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~77\);

-- Location: LCCOMB_X18_Y8_N20
\u0_FM_Module|Mult0|auto_generated|op_2~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~78_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~78_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~42_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~77\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~42_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~77\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~78_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~42_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~77\)) # (!\u0_FM_Module|Mult0|auto_generated|op_4~42_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~77\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~79\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~78_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~42_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~77\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~78_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~77\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~78_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~42_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~77\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~78_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~79\);

-- Location: LCCOMB_X18_Y8_N22
\u0_FM_Module|Mult0|auto_generated|op_2~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~80_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_4~44_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_1~80_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~79\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~81\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_4~44_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~80_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~79\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~44_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~80_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_4~44_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~80_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~79\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~80_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~81\);

-- Location: LCCOMB_X18_Y8_N24
\u0_FM_Module|Mult0|auto_generated|op_2~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~82_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~82_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~46_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~81\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~46_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~81\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~82_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~46_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~81\)) # (!\u0_FM_Module|Mult0|auto_generated|op_4~46_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~81\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~83\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~82_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~46_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~81\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~82_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~81\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~82_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~46_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~81\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~82_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~83\);

-- Location: LCCOMB_X18_Y8_N26
\u0_FM_Module|Mult0|auto_generated|op_2~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~84_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_1~84_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_4~48_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~83\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~85\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~84_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~48_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~83\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~84_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~48_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~84_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~48_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~83\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~84_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~85\);

-- Location: LCCOMB_X18_Y8_N28
\u0_FM_Module|Mult0|auto_generated|op_2~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~86_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~86_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~50_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~85\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~50_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~85\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~86_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~50_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~85\)) # (!\u0_FM_Module|Mult0|auto_generated|op_4~50_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~85\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~87\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~86_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~50_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~85\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~86_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~85\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~86_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~50_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~85\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~86_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~87\);

-- Location: LCCOMB_X18_Y8_N30
\u0_FM_Module|Mult0|auto_generated|op_2~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~88_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_1~88_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_4~52_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~87\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~89\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~88_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~52_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~87\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~88_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~52_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~88_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~52_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~87\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~88_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~89\);

-- Location: LCCOMB_X18_Y7_N0
\u0_FM_Module|Mult0|auto_generated|op_2~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~90_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~90_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~54_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~89\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~54_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~89\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~90_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~54_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~89\)) # (!\u0_FM_Module|Mult0|auto_generated|op_4~54_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~89\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~91\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~90_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~54_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~89\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~90_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~89\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~90_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~54_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~89\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~90_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~91\);

-- Location: LCCOMB_X18_Y7_N2
\u0_FM_Module|Mult0|auto_generated|op_2~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~92_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_1~92_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_4~56_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~91\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~93\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~92_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~56_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~91\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~92_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~56_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~92_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~56_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~91\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~92_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~93\);

-- Location: LCCOMB_X16_Y14_N14
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (VCC))) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & VCC))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X16_Y14_N16
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X16_Y14_N18
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X16_Y14_N20
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X16_Y14_N22
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X16_Y14_N24
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X16_Y14_N26
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X16_Y14_N28
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X16_Y14_N30
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X16_Y13_N0
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X17_Y14_N14
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~combout\ $ (VCC))) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~combout\ & VCC))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & 
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~combout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X17_Y14_N16
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X17_Y14_N18
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][2]~combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X17_Y14_N20
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][3]~combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X17_Y14_N22
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][4]~combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X17_Y14_N24
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][5]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X17_Y14_N26
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][6]~combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X17_Y14_N28
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][7]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X17_Y14_N30
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][8]~combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: DSPMULT_X20_Y16_N0
\u0_FM_Module|Mult1|auto_generated|mac_mult13\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAA_bus\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_mult13_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y16_N2
\u0_FM_Module|Mult1|auto_generated|mac_out14\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_out14_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y16_N10
\u0_FM_Module|Mult1|auto_generated|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~0_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT18\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (VCC))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT18\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & VCC))
-- \u0_FM_Module|Mult1|auto_generated|op_5~1\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT18\ & \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT18\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~0_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~1\);

-- Location: LCCOMB_X17_Y16_N12
\u0_FM_Module|Mult1|auto_generated|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~2_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT19\ & 
-- (\u0_FM_Module|Mult1|auto_generated|op_5~1\ & VCC)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT19\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~1\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT19\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~1\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT19\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~1\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_5~3\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT19\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~1\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_5~1\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT19\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~1\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~2_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~3\);

-- Location: LCCOMB_X17_Y16_N14
\u0_FM_Module|Mult1|auto_generated|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~4_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT20\ $ (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~3\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_5~5\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT20\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~3\))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT20\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT20\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~3\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~4_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~5\);

-- Location: LCCOMB_X17_Y16_N16
\u0_FM_Module|Mult1|auto_generated|op_5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~6_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT21\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|op_5~5\ & VCC)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~5\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT21\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~5\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~5\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_5~7\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT21\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~5\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT21\ & ((!\u0_FM_Module|Mult1|auto_generated|op_5~5\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT21\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~5\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~6_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~7\);

-- Location: LCCOMB_X17_Y16_N18
\u0_FM_Module|Mult1|auto_generated|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~8_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT22\ $ (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~7\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_5~9\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT22\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~7\))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT22\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT22\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~7\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~8_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~9\);

-- Location: LCCOMB_X17_Y16_N20
\u0_FM_Module|Mult1|auto_generated|op_5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~10_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT23\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|op_5~9\ & VCC)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~9\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT23\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~9\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~9\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_5~11\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT23\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~9\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT23\ & ((!\u0_FM_Module|Mult1|auto_generated|op_5~9\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT23\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~9\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~10_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~11\);

-- Location: LCCOMB_X17_Y16_N22
\u0_FM_Module|Mult1|auto_generated|op_5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~12_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT24\ $ 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~11\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_5~13\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT24\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~11\))) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT24\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT24\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~11\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~12_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~13\);

-- Location: LCCOMB_X17_Y16_N24
\u0_FM_Module|Mult1|auto_generated|op_5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~14_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT25\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|op_5~13\ & VCC)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~13\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT25\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~13\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~13\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_5~15\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT25\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~13\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT25\ & ((!\u0_FM_Module|Mult1|auto_generated|op_5~13\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT25\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~13\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~14_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~15\);

-- Location: LCCOMB_X17_Y16_N26
\u0_FM_Module|Mult1|auto_generated|op_5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~16_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT26\ $ (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~15\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_5~17\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT26\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~15\))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT26\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT26\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~15\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~16_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~17\);

-- Location: LCCOMB_X17_Y16_N28
\u0_FM_Module|Mult1|auto_generated|op_5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~18_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT27\ & 
-- (\u0_FM_Module|Mult1|auto_generated|op_5~17\ & VCC)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT27\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~17\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT27\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~17\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT27\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~17\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_5~19\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT27\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~17\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_5~17\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT27\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~17\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~18_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~19\);

-- Location: LCCOMB_X17_Y16_N30
\u0_FM_Module|Mult1|auto_generated|op_5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~20_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT28\ $ 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~19\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_5~21\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT28\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~19\))) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT28\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT28\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~19\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~20_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~21\);

-- Location: DSPMULT_X20_Y20_N0
\u0_FM_Module|Mult1|auto_generated|mac_mult21\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAA_bus\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_mult21_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y20_N2
\u0_FM_Module|Mult1|auto_generated|mac_out22\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_out22_DATAOUT_bus\);

-- Location: DSPMULT_X20_Y19_N0
\u0_FM_Module|Mult1|auto_generated|mac_mult7\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAA_bus\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_mult7_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y19_N2
\u0_FM_Module|Mult1|auto_generated|mac_out8\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_out8_DATAOUT_bus\);

-- Location: DSPMULT_X20_Y21_N0
\u0_FM_Module|Mult1|auto_generated|mac_mult5\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAA_bus\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y21_N2
\u0_FM_Module|Mult1|auto_generated|mac_out6\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y21_N8
\u0_FM_Module|Mult1|auto_generated|op_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~0_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out6~dataout\ & (\u0_FM_Module|Mult1|auto_generated|mac_out22~dataout\ $ (VCC))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~dataout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_out22~dataout\ & VCC))
-- \u0_FM_Module|Mult1|auto_generated|op_3~1\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~dataout\ & \u0_FM_Module|Mult1|auto_generated|mac_out22~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~dataout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~dataout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~0_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~1\);

-- Location: LCCOMB_X19_Y21_N10
\u0_FM_Module|Mult1|auto_generated|op_3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~2_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT1\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT1\ & (\u0_FM_Module|Mult1|auto_generated|op_3~1\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT1\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~1\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT1\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT1\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~1\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT1\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~1\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~3\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT1\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT1\ & !\u0_FM_Module|Mult1|auto_generated|op_3~1\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT1\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~1\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT1\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT1\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~1\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~2_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~3\);

-- Location: LCCOMB_X19_Y21_N12
\u0_FM_Module|Mult1|auto_generated|op_3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~4_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT2\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT2\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~3\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~5\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT2\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT2\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~3\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT2\ & (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT2\ & !\u0_FM_Module|Mult1|auto_generated|op_3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT2\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT2\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~3\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~4_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~5\);

-- Location: LCCOMB_X19_Y21_N14
\u0_FM_Module|Mult1|auto_generated|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~6_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT3\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT3\ & (\u0_FM_Module|Mult1|auto_generated|op_3~5\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT3\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~5\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT3\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT3\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~5\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT3\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~5\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~7\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT3\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT3\ & !\u0_FM_Module|Mult1|auto_generated|op_3~5\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT3\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~5\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT3\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT3\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~5\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~6_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~7\);

-- Location: LCCOMB_X19_Y21_N16
\u0_FM_Module|Mult1|auto_generated|op_3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~8_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT4\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT4\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~7\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~9\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT4\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT4\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~7\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT4\ & (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT4\ & !\u0_FM_Module|Mult1|auto_generated|op_3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT4\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT4\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~7\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~8_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~9\);

-- Location: LCCOMB_X19_Y21_N18
\u0_FM_Module|Mult1|auto_generated|op_3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~10_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT5\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT5\ & (\u0_FM_Module|Mult1|auto_generated|op_3~9\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT5\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~9\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT5\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT5\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~9\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT5\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~9\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~11\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT5\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT5\ & !\u0_FM_Module|Mult1|auto_generated|op_3~9\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT5\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~9\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT5\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT5\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~9\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~10_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~11\);

-- Location: LCCOMB_X19_Y21_N20
\u0_FM_Module|Mult1|auto_generated|op_3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~12_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT6\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT6\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~11\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~13\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT6\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT6\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~11\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT6\ & (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT6\ & !\u0_FM_Module|Mult1|auto_generated|op_3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT6\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT6\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~11\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~12_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~13\);

-- Location: LCCOMB_X19_Y21_N22
\u0_FM_Module|Mult1|auto_generated|op_3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~14_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT7\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT7\ & (\u0_FM_Module|Mult1|auto_generated|op_3~13\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT7\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~13\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT7\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT7\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~13\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT7\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~13\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~15\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT7\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT7\ & !\u0_FM_Module|Mult1|auto_generated|op_3~13\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT7\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~13\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT7\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT7\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~13\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~14_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~15\);

-- Location: LCCOMB_X19_Y21_N24
\u0_FM_Module|Mult1|auto_generated|op_3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~16_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT8\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT8\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~15\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~17\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT8\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT8\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~15\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT8\ & (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT8\ & !\u0_FM_Module|Mult1|auto_generated|op_3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT8\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT8\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~15\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~16_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~17\);

-- Location: LCCOMB_X19_Y21_N26
\u0_FM_Module|Mult1|auto_generated|op_3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~18_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT9\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT9\ & (\u0_FM_Module|Mult1|auto_generated|op_3~17\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT9\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~17\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT9\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT9\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~17\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT9\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~17\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~19\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT9\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT9\ & !\u0_FM_Module|Mult1|auto_generated|op_3~17\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT9\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~17\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT9\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT9\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~17\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~18_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~19\);

-- Location: LCCOMB_X19_Y21_N28
\u0_FM_Module|Mult1|auto_generated|op_3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~20_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT10\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT10\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~19\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~21\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT10\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT10\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~19\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT10\ & (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT10\ & !\u0_FM_Module|Mult1|auto_generated|op_3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT10\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT10\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~19\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~20_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~21\);

-- Location: LCCOMB_X19_Y21_N30
\u0_FM_Module|Mult1|auto_generated|op_3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~22_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT11\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT11\ & (\u0_FM_Module|Mult1|auto_generated|op_3~21\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT11\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~21\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT11\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT11\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~21\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT11\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~21\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~23\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT11\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT11\ & !\u0_FM_Module|Mult1|auto_generated|op_3~21\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT11\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~21\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT11\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT11\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~21\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~22_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~23\);

-- Location: LCCOMB_X19_Y20_N0
\u0_FM_Module|Mult1|auto_generated|op_3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~24_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT12\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT12\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~23\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~25\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT12\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT12\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~23\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT12\ & (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT12\ & !\u0_FM_Module|Mult1|auto_generated|op_3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT12\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT12\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~23\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~24_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~25\);

-- Location: LCCOMB_X19_Y20_N2
\u0_FM_Module|Mult1|auto_generated|op_3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~26_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT13\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT13\ & (\u0_FM_Module|Mult1|auto_generated|op_3~25\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT13\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~25\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT13\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT13\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~25\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT13\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~25\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~27\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT13\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT13\ & !\u0_FM_Module|Mult1|auto_generated|op_3~25\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT13\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~25\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT13\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT13\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~25\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~26_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~27\);

-- Location: LCCOMB_X19_Y20_N4
\u0_FM_Module|Mult1|auto_generated|op_3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~28_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT14\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT14\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~27\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~29\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT14\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT14\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~27\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT14\ & (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT14\ & !\u0_FM_Module|Mult1|auto_generated|op_3~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT14\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT14\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~27\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~28_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~29\);

-- Location: LCCOMB_X19_Y20_N6
\u0_FM_Module|Mult1|auto_generated|op_3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~30_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT15\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT15\ & (\u0_FM_Module|Mult1|auto_generated|op_3~29\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT15\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~29\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT15\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT15\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~29\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT15\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~29\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~31\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT15\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT15\ & !\u0_FM_Module|Mult1|auto_generated|op_3~29\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT15\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~29\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT15\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT15\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~29\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~30_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~31\);

-- Location: LCCOMB_X19_Y20_N8
\u0_FM_Module|Mult1|auto_generated|op_3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~32_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT16\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT16\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~31\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~33\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT16\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT16\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~31\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT16\ & (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT16\ & !\u0_FM_Module|Mult1|auto_generated|op_3~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT16\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT16\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~31\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~32_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~33\);

-- Location: LCCOMB_X19_Y20_N10
\u0_FM_Module|Mult1|auto_generated|op_3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~34_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT17\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT17\ & (\u0_FM_Module|Mult1|auto_generated|op_3~33\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT17\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~33\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT17\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT17\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~33\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT17\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~33\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~35\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT17\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT17\ & !\u0_FM_Module|Mult1|auto_generated|op_3~33\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT17\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~33\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT17\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT17\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~33\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~34_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~35\);

-- Location: LCCOMB_X19_Y20_N12
\u0_FM_Module|Mult1|auto_generated|op_3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~36_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT18\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out8~dataout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~35\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~37\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT18\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~dataout\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~35\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT18\ & (\u0_FM_Module|Mult1|auto_generated|mac_out8~dataout\ & !\u0_FM_Module|Mult1|auto_generated|op_3~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT18\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out8~dataout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~35\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~36_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~37\);

-- Location: LCCOMB_X19_Y20_N14
\u0_FM_Module|Mult1|auto_generated|op_3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~38_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT1\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT19\ & (\u0_FM_Module|Mult1|auto_generated|op_3~37\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT19\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~37\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT1\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT19\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~37\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT19\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~37\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~39\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT1\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT19\ & !\u0_FM_Module|Mult1|auto_generated|op_3~37\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT1\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~37\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT1\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT19\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~37\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~38_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~39\);

-- Location: LCCOMB_X19_Y20_N16
\u0_FM_Module|Mult1|auto_generated|op_3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~40_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT20\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT2\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~39\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~41\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT20\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT2\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~39\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT20\ & (\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT2\ & !\u0_FM_Module|Mult1|auto_generated|op_3~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT20\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT2\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~39\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~40_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~41\);

-- Location: LCCOMB_X19_Y20_N18
\u0_FM_Module|Mult1|auto_generated|op_3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~42_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT21\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT3\ & (\u0_FM_Module|Mult1|auto_generated|op_3~41\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT3\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~41\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT21\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT3\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~41\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT3\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~41\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~43\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT21\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT3\ & !\u0_FM_Module|Mult1|auto_generated|op_3~41\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT21\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~41\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT21\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT3\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~41\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~42_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~43\);

-- Location: LCCOMB_X19_Y20_N20
\u0_FM_Module|Mult1|auto_generated|op_3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~44_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT4\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT22\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~43\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~45\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT4\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT22\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~43\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT4\ & (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT22\ & !\u0_FM_Module|Mult1|auto_generated|op_3~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT4\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT22\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~43\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~44_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~45\);

-- Location: LCCOMB_X19_Y20_N22
\u0_FM_Module|Mult1|auto_generated|op_3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~46_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT23\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT5\ & (\u0_FM_Module|Mult1|auto_generated|op_3~45\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT5\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~45\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT23\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT5\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~45\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT5\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~45\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~47\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT23\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT5\ & !\u0_FM_Module|Mult1|auto_generated|op_3~45\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT23\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~45\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT23\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT5\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~45\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~46_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~47\);

-- Location: LCCOMB_X19_Y20_N24
\u0_FM_Module|Mult1|auto_generated|op_3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~48_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT24\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT6\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~47\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~49\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT24\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT6\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~47\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT24\ & (\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT6\ & !\u0_FM_Module|Mult1|auto_generated|op_3~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT24\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT6\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~47\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~48_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~49\);

-- Location: LCCOMB_X19_Y20_N26
\u0_FM_Module|Mult1|auto_generated|op_3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~50_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT25\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT7\ & (\u0_FM_Module|Mult1|auto_generated|op_3~49\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT7\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~49\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT25\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT7\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~49\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT7\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~49\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~51\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT25\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT7\ & !\u0_FM_Module|Mult1|auto_generated|op_3~49\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT25\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~49\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT25\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT7\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~49\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~50_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~51\);

-- Location: LCCOMB_X19_Y20_N28
\u0_FM_Module|Mult1|auto_generated|op_3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~52_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT8\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT26\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~51\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~53\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT8\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT26\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~51\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT8\ & (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT26\ & !\u0_FM_Module|Mult1|auto_generated|op_3~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT8\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT26\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~51\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~52_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~53\);

-- Location: LCCOMB_X19_Y20_N30
\u0_FM_Module|Mult1|auto_generated|op_3~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~54_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT9\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT27\ & (\u0_FM_Module|Mult1|auto_generated|op_3~53\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT27\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~53\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT9\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT27\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~53\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT27\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~53\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~55\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT9\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT27\ & !\u0_FM_Module|Mult1|auto_generated|op_3~53\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT9\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~53\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT9\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT27\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~53\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~54_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~55\);

-- Location: LCCOMB_X19_Y19_N0
\u0_FM_Module|Mult1|auto_generated|op_3~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~56_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT28\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT10\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~55\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~57\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT28\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT10\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~55\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT28\ & (\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT10\ & !\u0_FM_Module|Mult1|auto_generated|op_3~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT28\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT10\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~55\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~56_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~57\);

-- Location: DSPMULT_X20_Y18_N0
\u0_FM_Module|Mult1|auto_generated|mac_mult11\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAA_bus\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_mult11_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y18_N2
\u0_FM_Module|Mult1|auto_generated|mac_out12\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_out12_DATAOUT_bus\);

-- Location: DSPMULT_X20_Y17_N0
\u0_FM_Module|Mult1|auto_generated|mac_mult3\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAA_bus\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y17_N2
\u0_FM_Module|Mult1|auto_generated|mac_out4\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y18_N6
\u0_FM_Module|Mult1|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~0_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out12~dataout\ & (\u0_FM_Module|Mult1|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~dataout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_out4~dataout\ & VCC))
-- \u0_FM_Module|Mult1|auto_generated|op_1~1\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~dataout\ & \u0_FM_Module|Mult1|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~dataout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~0_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~1\);

-- Location: LCCOMB_X19_Y18_N8
\u0_FM_Module|Mult1|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~2_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT1\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT1\ & (\u0_FM_Module|Mult1|auto_generated|op_1~1\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT1\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~1\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT1\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~1\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~1\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~3\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT1\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT1\ & !\u0_FM_Module|Mult1|auto_generated|op_1~1\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT1\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~1\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT1\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~1\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~2_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~3\);

-- Location: LCCOMB_X19_Y18_N10
\u0_FM_Module|Mult1|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~4_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT2\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT2\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~3\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~5\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT2\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT2\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~3\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT2\ & (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT2\ & !\u0_FM_Module|Mult1|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT2\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT2\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~3\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~4_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~5\);

-- Location: LCCOMB_X19_Y18_N12
\u0_FM_Module|Mult1|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~6_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT3\ & (\u0_FM_Module|Mult1|auto_generated|op_1~5\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT3\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~5\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT3\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~5\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT3\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~5\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~7\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT3\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT3\ & !\u0_FM_Module|Mult1|auto_generated|op_1~5\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~5\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT3\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT3\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~5\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~6_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~7\);

-- Location: LCCOMB_X19_Y18_N14
\u0_FM_Module|Mult1|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~8_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT4\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT4\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~7\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~9\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT4\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT4\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~7\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT4\ & (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT4\ & !\u0_FM_Module|Mult1|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT4\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~7\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~8_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~9\);

-- Location: LCCOMB_X19_Y18_N16
\u0_FM_Module|Mult1|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~10_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT5\ & (\u0_FM_Module|Mult1|auto_generated|op_1~9\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT5\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~9\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT5\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~9\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT5\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~9\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~11\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT5\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT5\ & !\u0_FM_Module|Mult1|auto_generated|op_1~9\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~9\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT5\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT5\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~9\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~10_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~11\);

-- Location: LCCOMB_X19_Y18_N18
\u0_FM_Module|Mult1|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~12_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT6\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT6\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~11\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~13\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT6\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT6\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~11\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT6\ & (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT6\ & !\u0_FM_Module|Mult1|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT6\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT6\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~11\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~12_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~13\);

-- Location: LCCOMB_X19_Y18_N20
\u0_FM_Module|Mult1|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~14_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT7\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT7\ & (\u0_FM_Module|Mult1|auto_generated|op_1~13\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT7\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~13\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT7\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~13\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~13\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~15\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT7\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT7\ & !\u0_FM_Module|Mult1|auto_generated|op_1~13\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT7\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~13\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT7\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~13\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~14_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~15\);

-- Location: LCCOMB_X19_Y18_N22
\u0_FM_Module|Mult1|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~16_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT8\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT8\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~15\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~17\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT8\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT8\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~15\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT8\ & (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT8\ & !\u0_FM_Module|Mult1|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT8\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT8\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~15\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~16_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~17\);

-- Location: LCCOMB_X19_Y18_N24
\u0_FM_Module|Mult1|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~18_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT9\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT9\ & (\u0_FM_Module|Mult1|auto_generated|op_1~17\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT9\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~17\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT9\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT9\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~17\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~17\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~19\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT9\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT9\ & !\u0_FM_Module|Mult1|auto_generated|op_1~17\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT9\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~17\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT9\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~17\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~18_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~19\);

-- Location: LCCOMB_X19_Y18_N26
\u0_FM_Module|Mult1|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~20_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT10\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT10\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~19\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~21\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT10\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT10\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~19\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT10\ & (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT10\ & !\u0_FM_Module|Mult1|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT10\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~19\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~20_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~21\);

-- Location: LCCOMB_X19_Y18_N28
\u0_FM_Module|Mult1|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~22_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT11\ & (\u0_FM_Module|Mult1|auto_generated|op_1~21\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT11\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~21\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT11\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~21\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT11\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~21\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~23\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT11\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT11\ & !\u0_FM_Module|Mult1|auto_generated|op_1~21\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~21\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT11\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT11\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~21\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~22_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~23\);

-- Location: LCCOMB_X19_Y18_N30
\u0_FM_Module|Mult1|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~24_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT12\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT12\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~23\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~25\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT12\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT12\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~23\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT12\ & (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT12\ & !\u0_FM_Module|Mult1|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT12\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT12\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~23\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~24_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~25\);

-- Location: LCCOMB_X19_Y17_N0
\u0_FM_Module|Mult1|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~26_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT13\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT13\ & (\u0_FM_Module|Mult1|auto_generated|op_1~25\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT13\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~25\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT13\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT13\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~25\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT13\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~25\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~27\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT13\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT13\ & !\u0_FM_Module|Mult1|auto_generated|op_1~25\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT13\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~25\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT13\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~25\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~26_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~27\);

-- Location: LCCOMB_X19_Y17_N2
\u0_FM_Module|Mult1|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~28_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT14\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT14\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~27\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~29\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT14\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT14\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~27\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT14\ & (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT14\ & !\u0_FM_Module|Mult1|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT14\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT14\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~27\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~28_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~29\);

-- Location: LCCOMB_X19_Y17_N4
\u0_FM_Module|Mult1|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~30_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT15\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT15\ & (\u0_FM_Module|Mult1|auto_generated|op_1~29\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT15\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~29\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT15\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT15\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~29\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT15\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~29\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~31\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT15\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT15\ & !\u0_FM_Module|Mult1|auto_generated|op_1~29\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT15\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~29\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT15\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT15\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~29\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~30_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~31\);

-- Location: LCCOMB_X19_Y17_N6
\u0_FM_Module|Mult1|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~32_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT16\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT16\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~31\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~33\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT16\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT16\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~31\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT16\ & (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT16\ & !\u0_FM_Module|Mult1|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT16\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~31\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~32_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~33\);

-- Location: LCCOMB_X19_Y17_N8
\u0_FM_Module|Mult1|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~34_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT17\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT17\ & (\u0_FM_Module|Mult1|auto_generated|op_1~33\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT17\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~33\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT17\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT17\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~33\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT17\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~33\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~35\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT17\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT17\ & !\u0_FM_Module|Mult1|auto_generated|op_1~33\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT17\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~33\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT17\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT17\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~33\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~34_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~35\);

-- Location: LCCOMB_X19_Y17_N10
\u0_FM_Module|Mult1|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~36_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT18\ $ (\u0_FM_Module|Mult1|auto_generated|op_3~0_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~35\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~37\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT18\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~0_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~35\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT18\ & (\u0_FM_Module|Mult1|auto_generated|op_3~0_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT18\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~0_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~35\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~36_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~37\);

-- Location: LCCOMB_X19_Y17_N12
\u0_FM_Module|Mult1|auto_generated|op_1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~38_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT19\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~2_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~37\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~2_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~37\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT19\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~2_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~37\)) # (!\u0_FM_Module|Mult1|auto_generated|op_3~2_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~37\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~39\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT19\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~2_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~37\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT19\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~37\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT19\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~2_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~37\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~38_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~39\);

-- Location: LCCOMB_X19_Y17_N14
\u0_FM_Module|Mult1|auto_generated|op_1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~40_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_3~4_combout\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT20\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~39\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~41\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_3~4_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT20\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~39\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~4_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT20\ & !\u0_FM_Module|Mult1|auto_generated|op_1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_3~4_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT20\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~39\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~40_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~41\);

-- Location: LCCOMB_X19_Y17_N16
\u0_FM_Module|Mult1|auto_generated|op_1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~42_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT21\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~6_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~41\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~6_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~41\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT21\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~6_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~41\)) # (!\u0_FM_Module|Mult1|auto_generated|op_3~6_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~41\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~43\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT21\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~6_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~41\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT21\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~41\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT21\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~6_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~41\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~42_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~43\);

-- Location: LCCOMB_X19_Y17_N18
\u0_FM_Module|Mult1|auto_generated|op_1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~44_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT22\ $ (\u0_FM_Module|Mult1|auto_generated|op_3~8_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~43\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~45\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT22\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~8_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~43\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT22\ & (\u0_FM_Module|Mult1|auto_generated|op_3~8_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT22\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~8_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~43\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~44_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~45\);

-- Location: LCCOMB_X19_Y17_N20
\u0_FM_Module|Mult1|auto_generated|op_1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~46_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_3~10_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT23\ & (\u0_FM_Module|Mult1|auto_generated|op_1~45\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT23\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~45\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_3~10_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT23\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~45\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT23\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~45\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~47\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_3~10_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT23\ & !\u0_FM_Module|Mult1|auto_generated|op_1~45\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~10_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~45\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_3~10_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT23\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~45\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~46_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~47\);

-- Location: LCCOMB_X19_Y17_N22
\u0_FM_Module|Mult1|auto_generated|op_1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~48_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_3~12_combout\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT24\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~47\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~49\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_3~12_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT24\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~47\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~12_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT24\ & !\u0_FM_Module|Mult1|auto_generated|op_1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_3~12_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT24\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~47\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~48_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~49\);

-- Location: LCCOMB_X19_Y17_N24
\u0_FM_Module|Mult1|auto_generated|op_1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~50_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT25\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~14_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~49\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~14_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~49\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT25\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~14_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~49\)) # (!\u0_FM_Module|Mult1|auto_generated|op_3~14_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~49\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~51\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT25\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~14_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~49\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT25\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~49\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT25\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~14_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~49\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~50_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~51\);

-- Location: LCCOMB_X19_Y17_N26
\u0_FM_Module|Mult1|auto_generated|op_1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~52_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT26\ $ (\u0_FM_Module|Mult1|auto_generated|op_3~16_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~51\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~53\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT26\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~16_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~51\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT26\ & (\u0_FM_Module|Mult1|auto_generated|op_3~16_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT26\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~16_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~51\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~52_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~53\);

-- Location: LCCOMB_X19_Y17_N28
\u0_FM_Module|Mult1|auto_generated|op_1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~54_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_3~18_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT27\ & (\u0_FM_Module|Mult1|auto_generated|op_1~53\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT27\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~53\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_3~18_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT27\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~53\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT27\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~53\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~55\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_3~18_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT27\ & !\u0_FM_Module|Mult1|auto_generated|op_1~53\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~18_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~53\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_3~18_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT27\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~53\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~54_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~55\);

-- Location: LCCOMB_X19_Y17_N30
\u0_FM_Module|Mult1|auto_generated|op_1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~56_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT28\ $ (\u0_FM_Module|Mult1|auto_generated|op_3~20_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~55\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~57\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT28\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~20_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~55\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT28\ & (\u0_FM_Module|Mult1|auto_generated|op_3~20_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT28\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~20_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~55\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~56_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~57\);

-- Location: LCCOMB_X19_Y16_N0
\u0_FM_Module|Mult1|auto_generated|op_1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~58_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT29\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~22_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~57\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~22_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~57\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT29\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~22_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~57\)) # (!\u0_FM_Module|Mult1|auto_generated|op_3~22_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~57\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~59\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT29\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~22_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~57\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT29\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~57\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT29\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~22_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~57\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~58_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~59\);

-- Location: LCCOMB_X19_Y16_N2
\u0_FM_Module|Mult1|auto_generated|op_1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~60_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT30\ $ (\u0_FM_Module|Mult1|auto_generated|op_3~24_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~59\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~61\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT30\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~24_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~59\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT30\ & (\u0_FM_Module|Mult1|auto_generated|op_3~24_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT30\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~24_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~59\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~60_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~61\);

-- Location: LCCOMB_X19_Y16_N4
\u0_FM_Module|Mult1|auto_generated|op_1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~62_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT31\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~26_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~61\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~26_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~61\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT31\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~26_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~61\)) # (!\u0_FM_Module|Mult1|auto_generated|op_3~26_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~61\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~63\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT31\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~26_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~61\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT31\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~61\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT31\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~26_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~61\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~62_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~63\);

-- Location: LCCOMB_X19_Y16_N6
\u0_FM_Module|Mult1|auto_generated|op_1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~64_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT32\ $ (\u0_FM_Module|Mult1|auto_generated|op_3~28_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~63\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~65\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT32\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~28_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~63\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT32\ & (\u0_FM_Module|Mult1|auto_generated|op_3~28_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT32\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~28_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~63\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~64_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~65\);

-- Location: LCCOMB_X19_Y16_N8
\u0_FM_Module|Mult1|auto_generated|op_1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~66_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_3~30_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT33\ & (\u0_FM_Module|Mult1|auto_generated|op_1~65\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT33\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~65\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_3~30_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT33\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~65\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT33\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~65\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~67\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_3~30_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT33\ & !\u0_FM_Module|Mult1|auto_generated|op_1~65\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~30_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~65\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_3~30_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT33\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~65\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~66_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~67\);

-- Location: LCCOMB_X19_Y16_N10
\u0_FM_Module|Mult1|auto_generated|op_1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~68_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT34\ $ (\u0_FM_Module|Mult1|auto_generated|op_3~32_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~67\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~69\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT34\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~32_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~67\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT34\ & (\u0_FM_Module|Mult1|auto_generated|op_3~32_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT34\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~32_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~67\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~68_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~69\);

-- Location: LCCOMB_X19_Y16_N12
\u0_FM_Module|Mult1|auto_generated|op_1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~70_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_3~34_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT35\ & (\u0_FM_Module|Mult1|auto_generated|op_1~69\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT35\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~69\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_3~34_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT35\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~69\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT35\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~69\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~71\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_3~34_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT35\ & !\u0_FM_Module|Mult1|auto_generated|op_1~69\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~34_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~69\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_3~34_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out12~DATAOUT35\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~69\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~70_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~71\);

-- Location: LCCOMB_X19_Y16_N14
\u0_FM_Module|Mult1|auto_generated|op_1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~72_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_3~36_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_5~0_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~71\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~73\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_3~36_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~0_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~71\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~36_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_5~0_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_3~36_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_5~0_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~71\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~72_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~73\);

-- Location: LCCOMB_X19_Y16_N16
\u0_FM_Module|Mult1|auto_generated|op_1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~74_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_5~2_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~38_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~73\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~38_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~73\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_5~2_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~38_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~73\)) # (!\u0_FM_Module|Mult1|auto_generated|op_3~38_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~73\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~75\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_5~2_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~38_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~73\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~2_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~73\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_5~2_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~38_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~73\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~74_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~75\);

-- Location: LCCOMB_X19_Y16_N18
\u0_FM_Module|Mult1|auto_generated|op_1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~76_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_5~4_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_3~40_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~75\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~77\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_5~4_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~40_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~75\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~4_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_3~40_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_5~4_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~40_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~75\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~76_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~77\);

-- Location: LCCOMB_X19_Y16_N20
\u0_FM_Module|Mult1|auto_generated|op_1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~78_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_3~42_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~6_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~77\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~6_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~77\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_3~42_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~6_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~77\)) # (!\u0_FM_Module|Mult1|auto_generated|op_5~6_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~77\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~79\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_3~42_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~6_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~77\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~42_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~77\) # (!\u0_FM_Module|Mult1|auto_generated|op_5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_3~42_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_5~6_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~77\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~78_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~79\);

-- Location: LCCOMB_X19_Y16_N22
\u0_FM_Module|Mult1|auto_generated|op_1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~80_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_3~44_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_5~8_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~79\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~81\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_3~44_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~8_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~79\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~44_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_5~8_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_3~44_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_5~8_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~79\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~80_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~81\);

-- Location: LCCOMB_X19_Y16_N24
\u0_FM_Module|Mult1|auto_generated|op_1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~82_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_5~10_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~46_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~81\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~46_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~81\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_5~10_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~46_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~81\)) # (!\u0_FM_Module|Mult1|auto_generated|op_3~46_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~81\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~83\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_5~10_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~46_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~81\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~10_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~81\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_5~10_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~46_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~81\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~82_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~83\);

-- Location: LCCOMB_X19_Y16_N26
\u0_FM_Module|Mult1|auto_generated|op_1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~84_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_5~12_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_3~48_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~83\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~85\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_5~12_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~48_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~83\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~12_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_3~48_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_5~12_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~48_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~83\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~84_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~85\);

-- Location: LCCOMB_X19_Y16_N28
\u0_FM_Module|Mult1|auto_generated|op_1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~86_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_3~50_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~14_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~85\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~14_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~85\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_3~50_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~14_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~85\)) # (!\u0_FM_Module|Mult1|auto_generated|op_5~14_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~85\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~87\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_3~50_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~14_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~85\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~50_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~85\) # (!\u0_FM_Module|Mult1|auto_generated|op_5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_3~50_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_5~14_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~85\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~86_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~87\);

-- Location: LCCOMB_X19_Y16_N30
\u0_FM_Module|Mult1|auto_generated|op_1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~88_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_5~16_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_3~52_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~87\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~89\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_5~16_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~52_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~87\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~16_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_3~52_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_5~16_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~52_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~87\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~88_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~89\);

-- Location: LCCOMB_X19_Y15_N0
\u0_FM_Module|Mult1|auto_generated|op_1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~90_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_5~18_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~54_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~89\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~54_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~89\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_5~18_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~54_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~89\)) # (!\u0_FM_Module|Mult1|auto_generated|op_3~54_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~89\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~91\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_5~18_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~54_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~89\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~18_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~89\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_5~18_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~54_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~89\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~90_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~91\);

-- Location: LCCOMB_X19_Y15_N2
\u0_FM_Module|Mult1|auto_generated|op_1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~92_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_5~20_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_3~56_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~91\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~93\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_5~20_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~56_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~91\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~20_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_3~56_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_5~20_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~56_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~91\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~92_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~93\);

-- Location: DSPMULT_X20_Y22_N0
\u0_FM_Module|Mult1|auto_generated|mac_mult23\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAA_bus\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_mult23_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y22_N2
\u0_FM_Module|Mult1|auto_generated|mac_out24\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_out24_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y22_N10
\u0_FM_Module|Mult1|auto_generated|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~0_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out24~dataout\ & (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT18\ $ (VCC))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out24~dataout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT18\ & VCC))
-- \u0_FM_Module|Mult1|auto_generated|op_6~1\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out24~dataout\ & \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out24~dataout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT18\,
	datad => VCC,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~0_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~1\);

-- Location: LCCOMB_X21_Y22_N12
\u0_FM_Module|Mult1|auto_generated|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~2_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT19\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT1\ & (\u0_FM_Module|Mult1|auto_generated|op_6~1\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT1\ & (!\u0_FM_Module|Mult1|auto_generated|op_6~1\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT19\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT1\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~1\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT1\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~1\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_6~3\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT19\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT1\ & !\u0_FM_Module|Mult1|auto_generated|op_6~1\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT19\ & ((!\u0_FM_Module|Mult1|auto_generated|op_6~1\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT19\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT1\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~1\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~2_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~3\);

-- Location: LCCOMB_X21_Y22_N14
\u0_FM_Module|Mult1|auto_generated|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~4_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT20\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT2\ $ (!\u0_FM_Module|Mult1|auto_generated|op_6~3\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_6~5\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT20\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT2\) # (!\u0_FM_Module|Mult1|auto_generated|op_6~3\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT20\ & (\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT2\ & !\u0_FM_Module|Mult1|auto_generated|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT20\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT2\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~3\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~4_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~5\);

-- Location: LCCOMB_X21_Y22_N16
\u0_FM_Module|Mult1|auto_generated|op_6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~6_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT3\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT21\ & (\u0_FM_Module|Mult1|auto_generated|op_6~5\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT21\ & (!\u0_FM_Module|Mult1|auto_generated|op_6~5\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT3\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT21\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~5\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT21\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~5\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_6~7\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT3\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT21\ & !\u0_FM_Module|Mult1|auto_generated|op_6~5\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT3\ & ((!\u0_FM_Module|Mult1|auto_generated|op_6~5\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT3\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT21\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~5\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~6_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~7\);

-- Location: LCCOMB_X21_Y22_N18
\u0_FM_Module|Mult1|auto_generated|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~8_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT22\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT4\ $ (!\u0_FM_Module|Mult1|auto_generated|op_6~7\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_6~9\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT22\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT4\) # (!\u0_FM_Module|Mult1|auto_generated|op_6~7\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT22\ & (\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT4\ & !\u0_FM_Module|Mult1|auto_generated|op_6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT22\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT4\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~7\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~8_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~9\);

-- Location: LCCOMB_X21_Y22_N20
\u0_FM_Module|Mult1|auto_generated|op_6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~10_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT5\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT23\ & (\u0_FM_Module|Mult1|auto_generated|op_6~9\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT23\ & (!\u0_FM_Module|Mult1|auto_generated|op_6~9\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT5\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT23\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~9\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT23\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~9\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_6~11\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT5\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT23\ & !\u0_FM_Module|Mult1|auto_generated|op_6~9\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT5\ & ((!\u0_FM_Module|Mult1|auto_generated|op_6~9\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT5\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT23\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~9\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~10_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~11\);

-- Location: LCCOMB_X21_Y22_N22
\u0_FM_Module|Mult1|auto_generated|op_6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~12_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT6\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT24\ $ (!\u0_FM_Module|Mult1|auto_generated|op_6~11\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_6~13\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT6\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT24\) # (!\u0_FM_Module|Mult1|auto_generated|op_6~11\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT6\ & (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT24\ & !\u0_FM_Module|Mult1|auto_generated|op_6~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT6\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT24\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~11\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~12_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~13\);

-- Location: LCCOMB_X21_Y22_N24
\u0_FM_Module|Mult1|auto_generated|op_6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~14_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT25\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT7\ & (\u0_FM_Module|Mult1|auto_generated|op_6~13\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT7\ & (!\u0_FM_Module|Mult1|auto_generated|op_6~13\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT25\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT7\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~13\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT7\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~13\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_6~15\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT25\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT7\ & !\u0_FM_Module|Mult1|auto_generated|op_6~13\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT25\ & ((!\u0_FM_Module|Mult1|auto_generated|op_6~13\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT25\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT7\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~13\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~14_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~15\);

-- Location: LCCOMB_X21_Y22_N26
\u0_FM_Module|Mult1|auto_generated|op_6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~16_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT8\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT26\ $ (!\u0_FM_Module|Mult1|auto_generated|op_6~15\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_6~17\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT8\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT26\) # (!\u0_FM_Module|Mult1|auto_generated|op_6~15\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT8\ & (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT26\ & !\u0_FM_Module|Mult1|auto_generated|op_6~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT8\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT26\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~15\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~16_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~17\);

-- Location: LCCOMB_X21_Y22_N28
\u0_FM_Module|Mult1|auto_generated|op_6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~18_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT27\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT9\ & (\u0_FM_Module|Mult1|auto_generated|op_6~17\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT9\ & (!\u0_FM_Module|Mult1|auto_generated|op_6~17\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT27\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT9\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~17\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT9\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~17\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_6~19\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT27\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT9\ & !\u0_FM_Module|Mult1|auto_generated|op_6~17\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT27\ & ((!\u0_FM_Module|Mult1|auto_generated|op_6~17\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT27\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT9\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~17\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~18_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~19\);

-- Location: LCCOMB_X21_Y22_N30
\u0_FM_Module|Mult1|auto_generated|op_6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~20_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT28\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT10\ $ (!\u0_FM_Module|Mult1|auto_generated|op_6~19\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_6~21\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT28\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT10\) # (!\u0_FM_Module|Mult1|auto_generated|op_6~19\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT28\ & (\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT10\ & !\u0_FM_Module|Mult1|auto_generated|op_6~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT28\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT10\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~19\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~20_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~21\);

-- Location: DSPMULT_X20_Y15_N0
\u0_FM_Module|Mult1|auto_generated|mac_mult15\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAA_bus\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_mult15_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y15_N2
\u0_FM_Module|Mult1|auto_generated|mac_out16\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_out16_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y17_N8
\u0_FM_Module|Mult1|auto_generated|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~0_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out14~dataout\ & (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT18\ $ (VCC))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~dataout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT18\ & VCC))
-- \u0_FM_Module|Mult1|auto_generated|op_4~1\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~dataout\ & \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~dataout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~0_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~1\);

-- Location: LCCOMB_X21_Y17_N10
\u0_FM_Module|Mult1|auto_generated|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~2_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT1\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT19\ & (\u0_FM_Module|Mult1|auto_generated|op_4~1\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT19\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~1\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT1\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT19\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~1\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT19\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~1\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~3\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT1\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT19\ & !\u0_FM_Module|Mult1|auto_generated|op_4~1\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT1\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~1\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT1\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT19\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~1\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~2_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~3\);

-- Location: LCCOMB_X21_Y17_N12
\u0_FM_Module|Mult1|auto_generated|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~4_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT2\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT20\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~3\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~5\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT2\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT20\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~3\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT2\ & (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT20\ & !\u0_FM_Module|Mult1|auto_generated|op_4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT2\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~3\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~4_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~5\);

-- Location: LCCOMB_X21_Y17_N14
\u0_FM_Module|Mult1|auto_generated|op_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~6_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT21\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT3\ & (\u0_FM_Module|Mult1|auto_generated|op_4~5\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT3\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~5\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT21\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT3\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~5\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT3\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~5\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~7\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT21\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT3\ & !\u0_FM_Module|Mult1|auto_generated|op_4~5\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT21\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~5\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT21\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT3\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~5\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~6_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~7\);

-- Location: LCCOMB_X21_Y17_N16
\u0_FM_Module|Mult1|auto_generated|op_4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~8_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT4\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT22\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~7\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~9\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT4\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT22\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~7\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT4\ & (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT22\ & !\u0_FM_Module|Mult1|auto_generated|op_4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT4\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT22\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~7\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~8_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~9\);

-- Location: LCCOMB_X21_Y17_N18
\u0_FM_Module|Mult1|auto_generated|op_4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~10_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT23\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT5\ & (\u0_FM_Module|Mult1|auto_generated|op_4~9\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT5\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~9\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT23\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT5\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~9\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT5\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~9\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~11\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT23\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT5\ & !\u0_FM_Module|Mult1|auto_generated|op_4~9\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT23\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~9\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT23\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT5\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~9\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~10_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~11\);

-- Location: LCCOMB_X21_Y17_N20
\u0_FM_Module|Mult1|auto_generated|op_4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~12_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT24\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT6\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~11\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~13\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT24\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT6\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~11\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT24\ & (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT6\ & !\u0_FM_Module|Mult1|auto_generated|op_4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT24\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT6\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~11\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~12_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~13\);

-- Location: LCCOMB_X21_Y17_N22
\u0_FM_Module|Mult1|auto_generated|op_4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~14_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT25\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT7\ & (\u0_FM_Module|Mult1|auto_generated|op_4~13\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT7\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~13\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT25\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT7\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~13\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT7\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~13\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~15\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT25\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT7\ & !\u0_FM_Module|Mult1|auto_generated|op_4~13\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT25\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~13\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT25\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT7\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~13\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~14_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~15\);

-- Location: LCCOMB_X21_Y17_N24
\u0_FM_Module|Mult1|auto_generated|op_4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~16_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT26\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT8\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~15\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~17\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT26\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT8\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~15\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT26\ & (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT8\ & !\u0_FM_Module|Mult1|auto_generated|op_4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT26\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT8\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~15\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~16_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~17\);

-- Location: LCCOMB_X21_Y17_N26
\u0_FM_Module|Mult1|auto_generated|op_4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~18_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT27\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT9\ & (\u0_FM_Module|Mult1|auto_generated|op_4~17\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT9\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~17\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT27\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT9\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~17\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT9\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~17\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~19\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT27\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT9\ & !\u0_FM_Module|Mult1|auto_generated|op_4~17\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT27\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~17\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT27\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT9\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~17\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~18_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~19\);

-- Location: LCCOMB_X21_Y17_N28
\u0_FM_Module|Mult1|auto_generated|op_4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~20_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT28\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT10\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~19\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~21\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT28\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT10\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~19\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT28\ & (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT10\ & !\u0_FM_Module|Mult1|auto_generated|op_4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT28\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT10\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~19\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~20_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~21\);

-- Location: LCCOMB_X21_Y17_N30
\u0_FM_Module|Mult1|auto_generated|op_4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~22_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT11\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT29\ & (\u0_FM_Module|Mult1|auto_generated|op_4~21\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT29\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~21\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT11\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT29\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~21\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT29\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~21\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~23\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT11\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT29\ & !\u0_FM_Module|Mult1|auto_generated|op_4~21\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT11\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~21\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT11\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT29\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~21\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~22_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~23\);

-- Location: LCCOMB_X21_Y16_N0
\u0_FM_Module|Mult1|auto_generated|op_4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~24_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT12\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT30\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~23\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~25\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT12\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT30\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~23\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT12\ & (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT30\ & !\u0_FM_Module|Mult1|auto_generated|op_4~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT12\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT30\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~23\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~24_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~25\);

-- Location: LCCOMB_X21_Y16_N2
\u0_FM_Module|Mult1|auto_generated|op_4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~26_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT31\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT13\ & (\u0_FM_Module|Mult1|auto_generated|op_4~25\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT13\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~25\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT31\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT13\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~25\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT13\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~25\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~27\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT31\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT13\ & !\u0_FM_Module|Mult1|auto_generated|op_4~25\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT31\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~25\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT31\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT13\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~25\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~26_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~27\);

-- Location: LCCOMB_X21_Y16_N4
\u0_FM_Module|Mult1|auto_generated|op_4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~28_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT14\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT32\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~27\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~29\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT14\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT32\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~27\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT14\ & (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT32\ & !\u0_FM_Module|Mult1|auto_generated|op_4~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT14\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT32\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~27\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~28_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~29\);

-- Location: LCCOMB_X21_Y16_N6
\u0_FM_Module|Mult1|auto_generated|op_4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~30_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT33\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT15\ & (\u0_FM_Module|Mult1|auto_generated|op_4~29\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT15\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~29\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT33\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT15\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~29\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT15\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~29\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~31\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT33\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT15\ & !\u0_FM_Module|Mult1|auto_generated|op_4~29\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT33\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~29\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT33\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT15\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~29\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~30_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~31\);

-- Location: LCCOMB_X21_Y16_N8
\u0_FM_Module|Mult1|auto_generated|op_4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~32_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT16\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT34\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~31\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~33\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT16\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT34\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~31\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT16\ & (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT34\ & !\u0_FM_Module|Mult1|auto_generated|op_4~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT16\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT34\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~31\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~32_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~33\);

-- Location: LCCOMB_X21_Y16_N10
\u0_FM_Module|Mult1|auto_generated|op_4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~34_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT35\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT17\ & (\u0_FM_Module|Mult1|auto_generated|op_4~33\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT17\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~33\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT35\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT17\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~33\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT17\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~33\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~35\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT35\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT17\ & !\u0_FM_Module|Mult1|auto_generated|op_4~33\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT35\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~33\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out4~DATAOUT35\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT17\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~33\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~34_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~35\);

-- Location: LCCOMB_X21_Y16_N12
\u0_FM_Module|Mult1|auto_generated|op_4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~36_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out16~dataout\ $ (\u0_FM_Module|Mult1|auto_generated|op_6~0_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~35\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~37\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out16~dataout\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~0_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~35\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out16~dataout\ & (\u0_FM_Module|Mult1|auto_generated|op_6~0_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_4~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out16~dataout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_6~0_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~35\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~36_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~37\);

-- Location: LCCOMB_X21_Y16_N14
\u0_FM_Module|Mult1|auto_generated|op_4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~38_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_6~2_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT1\ & (\u0_FM_Module|Mult1|auto_generated|op_4~37\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT1\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~37\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_6~2_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT1\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~37\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT1\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~37\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~39\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_6~2_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT1\ & !\u0_FM_Module|Mult1|auto_generated|op_4~37\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~2_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~37\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_6~2_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT1\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~37\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~38_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~39\);

-- Location: LCCOMB_X21_Y16_N16
\u0_FM_Module|Mult1|auto_generated|op_4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~40_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT2\ $ (\u0_FM_Module|Mult1|auto_generated|op_6~4_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~39\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~41\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT2\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~4_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~39\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT2\ & (\u0_FM_Module|Mult1|auto_generated|op_6~4_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_4~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT2\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_6~4_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~39\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~40_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~41\);

-- Location: LCCOMB_X21_Y16_N18
\u0_FM_Module|Mult1|auto_generated|op_4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~42_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_6~6_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT3\ & (\u0_FM_Module|Mult1|auto_generated|op_4~41\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT3\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~41\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_6~6_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT3\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~41\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT3\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~41\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~43\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_6~6_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT3\ & !\u0_FM_Module|Mult1|auto_generated|op_4~41\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~6_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~41\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_6~6_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT3\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~41\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~42_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~43\);

-- Location: LCCOMB_X21_Y16_N20
\u0_FM_Module|Mult1|auto_generated|op_4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~44_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_6~8_combout\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT4\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~43\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~45\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_6~8_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT4\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~43\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~8_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT4\ & !\u0_FM_Module|Mult1|auto_generated|op_4~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_6~8_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT4\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~43\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~44_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~45\);

-- Location: LCCOMB_X21_Y16_N22
\u0_FM_Module|Mult1|auto_generated|op_4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~46_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_6~10_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT5\ & (\u0_FM_Module|Mult1|auto_generated|op_4~45\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT5\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~45\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_6~10_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT5\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~45\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT5\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~45\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~47\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_6~10_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT5\ & !\u0_FM_Module|Mult1|auto_generated|op_4~45\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~10_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~45\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_6~10_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT5\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~45\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~46_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~47\);

-- Location: LCCOMB_X21_Y16_N24
\u0_FM_Module|Mult1|auto_generated|op_4~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~48_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT6\ $ (\u0_FM_Module|Mult1|auto_generated|op_6~12_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~47\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~49\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT6\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~12_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~47\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT6\ & (\u0_FM_Module|Mult1|auto_generated|op_6~12_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_4~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT6\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_6~12_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~47\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~48_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~49\);

-- Location: LCCOMB_X21_Y16_N26
\u0_FM_Module|Mult1|auto_generated|op_4~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~50_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT7\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~14_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_4~49\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~14_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~49\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT7\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~14_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~49\)) # (!\u0_FM_Module|Mult1|auto_generated|op_6~14_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~49\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~51\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT7\ & (!\u0_FM_Module|Mult1|auto_generated|op_6~14_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_4~49\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT7\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~49\) # (!\u0_FM_Module|Mult1|auto_generated|op_6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT7\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_6~14_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~49\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~50_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~51\);

-- Location: LCCOMB_X21_Y16_N28
\u0_FM_Module|Mult1|auto_generated|op_4~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~52_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT8\ $ (\u0_FM_Module|Mult1|auto_generated|op_6~16_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~51\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~53\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT8\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~16_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~51\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT8\ & (\u0_FM_Module|Mult1|auto_generated|op_6~16_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_4~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT8\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_6~16_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~51\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~52_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~53\);

-- Location: LCCOMB_X21_Y16_N30
\u0_FM_Module|Mult1|auto_generated|op_4~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~54_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT9\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~18_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_4~53\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~18_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~53\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT9\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~18_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~53\)) # (!\u0_FM_Module|Mult1|auto_generated|op_6~18_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~53\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~55\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT9\ & (!\u0_FM_Module|Mult1|auto_generated|op_6~18_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_4~53\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT9\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~53\) # (!\u0_FM_Module|Mult1|auto_generated|op_6~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT9\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_6~18_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~53\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~54_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~55\);

-- Location: LCCOMB_X21_Y15_N0
\u0_FM_Module|Mult1|auto_generated|op_4~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~56_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_6~20_combout\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT10\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~55\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~57\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_6~20_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT10\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~55\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~20_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT10\ & !\u0_FM_Module|Mult1|auto_generated|op_4~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_6~20_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT10\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~55\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~56_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~57\);

-- Location: DSPMULT_X20_Y14_N0
\u0_FM_Module|Mult1|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y14_N2
\u0_FM_Module|Mult1|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X18_Y18_N6
\u0_FM_Module|Mult1|auto_generated|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~0_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT18\ & (\u0_FM_Module|Mult1|auto_generated|op_1~0_combout\ $ (VCC))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT18\ & 
-- (\u0_FM_Module|Mult1|auto_generated|op_1~0_combout\ & VCC))
-- \u0_FM_Module|Mult1|auto_generated|op_2~1\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT18\ & \u0_FM_Module|Mult1|auto_generated|op_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~0_combout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~0_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~1\);

-- Location: LCCOMB_X18_Y18_N8
\u0_FM_Module|Mult1|auto_generated|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~2_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~2_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~1\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~2_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~1\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~2_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~1\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~2_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~1\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~3\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~2_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~1\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~1\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~1\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~2_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~3\);

-- Location: LCCOMB_X18_Y18_N10
\u0_FM_Module|Mult1|auto_generated|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~4_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT20\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~4_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~3\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~5\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT20\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~4_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~3\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT20\ & (\u0_FM_Module|Mult1|auto_generated|op_1~4_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~3\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~4_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~5\);

-- Location: LCCOMB_X18_Y18_N12
\u0_FM_Module|Mult1|auto_generated|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~6_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_1~6_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT21\ & (\u0_FM_Module|Mult1|auto_generated|op_2~5\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT21\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~5\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_1~6_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT21\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~5\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~5\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~7\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~6_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT21\ & !\u0_FM_Module|Mult1|auto_generated|op_2~5\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~6_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~5\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~6_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~5\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~6_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~7\);

-- Location: LCCOMB_X18_Y18_N14
\u0_FM_Module|Mult1|auto_generated|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~8_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT22\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~8_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~7\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~9\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT22\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~8_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~7\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT22\ & (\u0_FM_Module|Mult1|auto_generated|op_1~8_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT22\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~7\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~8_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~9\);

-- Location: LCCOMB_X18_Y18_N16
\u0_FM_Module|Mult1|auto_generated|op_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~10_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT23\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~10_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~9\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~10_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~9\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT23\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~10_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~9\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~10_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~9\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~11\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT23\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~10_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~9\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT23\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~9\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT23\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~9\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~10_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~11\);

-- Location: LCCOMB_X18_Y18_N18
\u0_FM_Module|Mult1|auto_generated|op_2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~12_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT24\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~12_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~11\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~13\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT24\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~12_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~11\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT24\ & (\u0_FM_Module|Mult1|auto_generated|op_1~12_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~11\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~12_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~13\);

-- Location: LCCOMB_X18_Y18_N20
\u0_FM_Module|Mult1|auto_generated|op_2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~14_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_1~14_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT25\ & (\u0_FM_Module|Mult1|auto_generated|op_2~13\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT25\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~13\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_1~14_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT25\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~13\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~13\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~15\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~14_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT25\ & !\u0_FM_Module|Mult1|auto_generated|op_2~13\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~14_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~13\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~14_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~13\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~14_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~15\);

-- Location: LCCOMB_X18_Y18_N22
\u0_FM_Module|Mult1|auto_generated|op_2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~16_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT26\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~16_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~15\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~17\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT26\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~16_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~15\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT26\ & (\u0_FM_Module|Mult1|auto_generated|op_1~16_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT26\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~15\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~16_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~17\);

-- Location: LCCOMB_X18_Y18_N24
\u0_FM_Module|Mult1|auto_generated|op_2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~18_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~18_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~17\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~18_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~17\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~18_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~17\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~18_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~17\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~19\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT27\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~18_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~17\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~17\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT27\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~17\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~18_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~19\);

-- Location: LCCOMB_X18_Y18_N26
\u0_FM_Module|Mult1|auto_generated|op_2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~20_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_1~20_combout\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT28\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~19\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~21\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~20_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT28\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~19\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~20_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT28\ & !\u0_FM_Module|Mult1|auto_generated|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~20_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~19\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~20_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~21\);

-- Location: LCCOMB_X18_Y18_N28
\u0_FM_Module|Mult1|auto_generated|op_2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~22_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~22_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~21\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~22_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~21\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~22_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~21\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~22_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~21\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~23\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT29\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~22_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~21\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~21\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT29\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~21\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~22_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~23\);

-- Location: LCCOMB_X18_Y18_N30
\u0_FM_Module|Mult1|auto_generated|op_2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~24_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_1~24_combout\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT30\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~23\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~25\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~24_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT30\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~23\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~24_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT30\ & !\u0_FM_Module|Mult1|auto_generated|op_2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~24_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~23\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~24_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~25\);

-- Location: LCCOMB_X18_Y17_N0
\u0_FM_Module|Mult1|auto_generated|op_2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~26_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT31\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~26_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~25\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~26_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~25\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT31\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~26_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~25\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~26_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~25\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~27\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT31\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~26_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~25\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT31\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~25\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT31\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~25\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~26_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~27\);

-- Location: LCCOMB_X18_Y17_N2
\u0_FM_Module|Mult1|auto_generated|op_2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~28_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT32\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~28_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~27\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~29\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT32\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~28_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~27\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT32\ & (\u0_FM_Module|Mult1|auto_generated|op_1~28_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT32\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~27\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~28_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~29\);

-- Location: LCCOMB_X18_Y17_N4
\u0_FM_Module|Mult1|auto_generated|op_2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~30_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_1~30_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT33\ & (\u0_FM_Module|Mult1|auto_generated|op_2~29\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT33\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~29\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_1~30_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT33\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~29\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT33\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~29\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~31\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~30_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT33\ & !\u0_FM_Module|Mult1|auto_generated|op_2~29\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~30_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~29\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~30_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT33\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~29\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~30_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~31\);

-- Location: LCCOMB_X18_Y17_N6
\u0_FM_Module|Mult1|auto_generated|op_2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~32_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_1~32_combout\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT34\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~31\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~33\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~32_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT34\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~31\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~32_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT34\ & !\u0_FM_Module|Mult1|auto_generated|op_2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~32_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT34\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~31\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~32_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~33\);

-- Location: LCCOMB_X18_Y17_N8
\u0_FM_Module|Mult1|auto_generated|op_2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~34_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT35\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~34_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~33\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~34_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~33\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT35\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~34_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~33\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~34_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~33\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~35\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT35\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~34_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~33\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT35\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~33\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out2~DATAOUT35\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~33\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~34_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~35\);

-- Location: LCCOMB_X18_Y17_N10
\u0_FM_Module|Mult1|auto_generated|op_2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~36_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_4~0_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~36_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~35\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~37\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~0_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~36_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~35\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~0_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~36_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~0_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~35\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~36_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~37\);

-- Location: LCCOMB_X18_Y17_N12
\u0_FM_Module|Mult1|auto_generated|op_2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~38_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_4~2_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~38_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~37\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~38_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~37\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_4~2_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~38_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~37\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~38_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~37\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~39\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~2_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~38_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~37\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~2_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~37\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~2_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~38_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~37\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~38_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~39\);

-- Location: LCCOMB_X18_Y17_N14
\u0_FM_Module|Mult1|auto_generated|op_2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~40_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_4~4_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~40_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~39\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~41\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~4_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~40_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~39\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~4_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~40_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~4_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~40_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~39\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~40_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~41\);

-- Location: LCCOMB_X18_Y17_N16
\u0_FM_Module|Mult1|auto_generated|op_2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~42_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_4~6_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~42_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~41\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~42_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~41\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_4~6_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~42_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~41\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~42_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~41\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~43\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~6_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~42_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~41\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~6_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~41\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~6_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~42_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~41\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~42_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~43\);

-- Location: LCCOMB_X18_Y17_N18
\u0_FM_Module|Mult1|auto_generated|op_2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~44_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_4~8_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~44_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~43\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~45\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~8_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~44_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~43\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~8_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~44_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~8_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~44_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~43\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~44_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~45\);

-- Location: LCCOMB_X18_Y17_N20
\u0_FM_Module|Mult1|auto_generated|op_2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~46_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_4~10_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~46_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~45\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~46_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~45\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_4~10_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~46_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~45\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~46_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~45\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~47\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~10_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~46_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~45\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~10_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~45\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~10_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~46_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~45\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~46_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~47\);

-- Location: LCCOMB_X18_Y17_N22
\u0_FM_Module|Mult1|auto_generated|op_2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~48_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_4~12_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~48_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~47\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~49\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~12_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~48_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~47\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~12_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~48_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~12_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~48_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~47\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~48_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~49\);

-- Location: LCCOMB_X18_Y17_N24
\u0_FM_Module|Mult1|auto_generated|op_2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~50_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_1~50_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~14_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~49\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~14_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~49\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_1~50_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~14_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~49\)) # (!\u0_FM_Module|Mult1|auto_generated|op_4~14_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~49\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~51\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~50_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~14_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~49\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~50_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~49\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~50_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_4~14_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~49\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~50_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~51\);

-- Location: LCCOMB_X18_Y17_N26
\u0_FM_Module|Mult1|auto_generated|op_2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~52_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_4~16_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~52_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~51\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~53\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~16_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~52_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~51\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~16_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~52_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~16_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~52_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~51\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~52_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~53\);

-- Location: LCCOMB_X18_Y17_N28
\u0_FM_Module|Mult1|auto_generated|op_2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~54_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_4~18_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~54_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~53\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~54_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~53\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_4~18_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~54_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~53\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~54_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~53\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~55\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~18_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~54_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~53\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~18_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~53\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~18_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~54_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~53\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~54_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~55\);

-- Location: LCCOMB_X18_Y17_N30
\u0_FM_Module|Mult1|auto_generated|op_2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~56_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_1~56_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_4~20_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~55\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~57\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~56_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~20_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~55\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~56_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_4~20_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~56_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_4~20_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~55\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~56_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~57\);

-- Location: LCCOMB_X18_Y16_N0
\u0_FM_Module|Mult1|auto_generated|op_2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~58_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_4~22_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~58_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~57\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~58_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~57\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_4~22_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~58_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~57\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~58_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~57\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~59\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~22_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~58_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~57\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~22_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~57\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~22_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~58_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~57\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~58_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~59\);

-- Location: LCCOMB_X18_Y16_N2
\u0_FM_Module|Mult1|auto_generated|op_2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~60_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_1~60_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_4~24_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~59\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~61\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~60_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~24_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~59\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~60_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_4~24_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~60_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_4~24_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~59\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~60_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~61\);

-- Location: LCCOMB_X18_Y16_N4
\u0_FM_Module|Mult1|auto_generated|op_2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~62_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_1~62_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~26_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~61\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~26_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~61\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_1~62_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~26_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~61\)) # (!\u0_FM_Module|Mult1|auto_generated|op_4~26_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~61\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~63\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~62_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~26_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~61\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~62_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~61\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~62_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_4~26_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~61\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~62_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~63\);

-- Location: LCCOMB_X18_Y16_N6
\u0_FM_Module|Mult1|auto_generated|op_2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~64_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_1~64_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_4~28_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~63\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~65\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~64_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~28_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~63\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~64_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_4~28_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~64_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_4~28_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~63\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~64_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~65\);

-- Location: LCCOMB_X18_Y16_N8
\u0_FM_Module|Mult1|auto_generated|op_2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~66_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_4~30_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~66_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~65\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~66_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~65\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_4~30_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~66_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~65\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~66_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~65\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~67\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~30_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~66_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~65\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~30_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~65\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~30_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~66_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~65\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~66_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~67\);

-- Location: LCCOMB_X18_Y16_N10
\u0_FM_Module|Mult1|auto_generated|op_2~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~68_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_4~32_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~68_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~67\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~69\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~32_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~68_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~67\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~32_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~68_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~32_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~68_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~67\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~68_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~69\);

-- Location: LCCOMB_X18_Y16_N12
\u0_FM_Module|Mult1|auto_generated|op_2~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~70_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_4~34_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~70_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~69\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~70_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~69\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_4~34_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~70_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~69\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~70_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~69\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~71\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~34_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~70_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~69\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~34_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~69\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~34_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~70_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~69\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~70_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~71\);

-- Location: LCCOMB_X18_Y16_N14
\u0_FM_Module|Mult1|auto_generated|op_2~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~72_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_4~36_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~72_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~71\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~73\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~36_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~72_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~71\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~36_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~72_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~36_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~72_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~71\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~72_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~73\);

-- Location: LCCOMB_X18_Y16_N16
\u0_FM_Module|Mult1|auto_generated|op_2~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~74_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_4~38_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~74_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~73\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~74_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~73\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_4~38_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~74_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~73\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~74_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~73\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~75\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~38_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~74_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~73\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~38_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~73\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~38_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~74_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~73\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~74_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~75\);

-- Location: LCCOMB_X18_Y16_N18
\u0_FM_Module|Mult1|auto_generated|op_2~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~76_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_4~40_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~76_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~75\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~77\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~40_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~76_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~75\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~40_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~76_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~40_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~76_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~75\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~76_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~77\);

-- Location: LCCOMB_X18_Y16_N20
\u0_FM_Module|Mult1|auto_generated|op_2~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~78_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_1~78_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~42_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~77\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~42_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~77\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_1~78_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~42_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~77\)) # (!\u0_FM_Module|Mult1|auto_generated|op_4~42_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~77\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~79\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~78_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~42_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~77\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~78_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~77\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~78_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_4~42_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~77\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~78_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~79\);

-- Location: LCCOMB_X18_Y16_N22
\u0_FM_Module|Mult1|auto_generated|op_2~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~80_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_4~44_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~80_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~79\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~81\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~44_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~80_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~79\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~44_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~80_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~44_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~80_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~79\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~80_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~81\);

-- Location: LCCOMB_X18_Y16_N24
\u0_FM_Module|Mult1|auto_generated|op_2~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~82_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_4~46_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~82_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~81\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~82_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~81\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_4~46_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~82_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~81\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~82_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~81\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~83\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~46_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~82_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~81\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~46_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~81\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~46_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~82_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~81\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~82_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~83\);

-- Location: LCCOMB_X18_Y16_N26
\u0_FM_Module|Mult1|auto_generated|op_2~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~84_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_1~84_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_4~48_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~83\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~85\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~84_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~48_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~83\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~84_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_4~48_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~84_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_4~48_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~83\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~84_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~85\);

-- Location: LCCOMB_X18_Y16_N28
\u0_FM_Module|Mult1|auto_generated|op_2~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~86_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_4~50_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~86_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~85\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~86_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~85\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_4~50_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~86_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~85\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~86_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~85\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~87\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~50_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~86_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~85\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~50_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~85\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~50_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~86_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~85\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~86_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~87\);

-- Location: LCCOMB_X18_Y16_N30
\u0_FM_Module|Mult1|auto_generated|op_2~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~88_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_1~88_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_4~52_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~87\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~89\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~88_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~52_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~87\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~88_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_4~52_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~88_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_4~52_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~87\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~88_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~89\);

-- Location: LCCOMB_X18_Y15_N0
\u0_FM_Module|Mult1|auto_generated|op_2~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~90_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_4~54_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~90_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~89\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~90_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~89\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_4~54_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~90_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~89\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~90_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~89\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~91\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~54_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~90_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~89\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~54_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~89\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~54_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~90_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~89\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~90_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~91\);

-- Location: LCCOMB_X18_Y15_N2
\u0_FM_Module|Mult1|auto_generated|op_2~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~92_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_1~92_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_4~56_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~91\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~93\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~92_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~56_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~91\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~92_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_4~56_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~92_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_4~56_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~91\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~92_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~93\);

-- Location: LCCOMB_X18_Y15_N26
\u0_FM_Module|freq_temp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~0_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~92_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~92_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~92_combout\,
	combout => \u0_FM_Module|freq_temp~0_combout\);

-- Location: FF_X18_Y15_N27
\u0_FM_Module|freq_temp[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~0_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(64));

-- Location: LCCOMB_X18_Y15_N28
\u0_FM_Module|freq_temp~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~1_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~90_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~90_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~90_combout\,
	combout => \u0_FM_Module|freq_temp~1_combout\);

-- Location: FF_X18_Y15_N29
\u0_FM_Module|freq_temp[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~1_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(63));

-- Location: LCCOMB_X18_Y12_N16
\u0_FM_Module|freq_temp~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~2_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~88_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|op_2~88_combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~88_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|freq_temp~2_combout\);

-- Location: FF_X18_Y12_N17
\u0_FM_Module|freq_temp[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~2_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(62));

-- Location: LCCOMB_X18_Y12_N2
\u0_FM_Module|freq_temp~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~3_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~86_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~86_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~86_combout\,
	combout => \u0_FM_Module|freq_temp~3_combout\);

-- Location: FF_X18_Y12_N3
\u0_FM_Module|freq_temp[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~3_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(61));

-- Location: LCCOMB_X18_Y12_N12
\u0_FM_Module|Add1|auto_generated|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~0_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(61))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|freq_temp\(61),
	combout => \u0_FM_Module|Add1|auto_generated|_~0_combout\);

-- Location: LCCOMB_X14_Y8_N0
\u0_FM_Module|freq_temp~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~4_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~84_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~84_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~84_combout\,
	combout => \u0_FM_Module|freq_temp~4_combout\);

-- Location: FF_X14_Y8_N1
\u0_FM_Module|freq_temp[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~4_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(60));

-- Location: LCCOMB_X18_Y12_N6
\u0_FM_Module|freq_temp~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~5_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~82_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|op_2~82_combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~82_combout\,
	combout => \u0_FM_Module|freq_temp~5_combout\);

-- Location: FF_X18_Y12_N7
\u0_FM_Module|freq_temp[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~5_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(59));

-- Location: LCCOMB_X18_Y12_N8
\u0_FM_Module|freq_temp~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~6_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~80_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|op_2~80_combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~80_combout\,
	combout => \u0_FM_Module|freq_temp~6_combout\);

-- Location: FF_X18_Y12_N9
\u0_FM_Module|freq_temp[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~6_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(58));

-- Location: LCCOMB_X18_Y13_N30
\u0_FM_Module|freq_temp~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~7_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~78_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_2~78_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~78_combout\,
	combout => \u0_FM_Module|freq_temp~7_combout\);

-- Location: FF_X18_Y13_N31
\u0_FM_Module|freq_temp[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~7_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(57));

-- Location: LCCOMB_X19_Y10_N16
\u0_FM_Module|Add1|auto_generated|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~1_combout\ = \u0_FM_Module|freq_temp\(57) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|freq_temp\(57),
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|Add1|auto_generated|_~1_combout\);

-- Location: LCCOMB_X14_Y8_N18
\u0_FM_Module|freq_temp~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~8_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~76_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|op_2~76_combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~76_combout\,
	combout => \u0_FM_Module|freq_temp~8_combout\);

-- Location: FF_X14_Y8_N19
\u0_FM_Module|freq_temp[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~8_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(56));

-- Location: LCCOMB_X18_Y12_N18
\u0_FM_Module|freq_temp~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~9_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~74_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~74_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~74_combout\,
	combout => \u0_FM_Module|freq_temp~9_combout\);

-- Location: FF_X18_Y12_N19
\u0_FM_Module|freq_temp[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~9_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(55));

-- Location: LCCOMB_X17_Y12_N0
\u0_FM_Module|freq_temp~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~10_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~72_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~72_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~72_combout\,
	combout => \u0_FM_Module|freq_temp~10_combout\);

-- Location: FF_X17_Y12_N1
\u0_FM_Module|freq_temp[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~10_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(54));

-- Location: LCCOMB_X16_Y10_N0
\u0_FM_Module|freq_temp~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~11_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~70_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|op_2~70_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~70_combout\,
	combout => \u0_FM_Module|freq_temp~11_combout\);

-- Location: FF_X16_Y10_N1
\u0_FM_Module|freq_temp[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~11_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(53));

-- Location: LCCOMB_X16_Y10_N26
\u0_FM_Module|Add1|auto_generated|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~2_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(53))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|freq_temp\(53),
	combout => \u0_FM_Module|Add1|auto_generated|_~2_combout\);

-- Location: LCCOMB_X17_Y12_N10
\u0_FM_Module|freq_temp~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~12_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~68_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|op_2~68_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~68_combout\,
	combout => \u0_FM_Module|freq_temp~12_combout\);

-- Location: FF_X17_Y12_N11
\u0_FM_Module|freq_temp[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~12_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(52));

-- Location: LCCOMB_X17_Y12_N20
\u0_FM_Module|freq_temp~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~13_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~66_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|op_2~66_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~66_combout\,
	combout => \u0_FM_Module|freq_temp~13_combout\);

-- Location: FF_X17_Y12_N21
\u0_FM_Module|freq_temp[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~13_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(51));

-- Location: LCCOMB_X17_Y12_N14
\u0_FM_Module|freq_temp~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~14_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~64_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_2~64_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~64_combout\,
	combout => \u0_FM_Module|freq_temp~14_combout\);

-- Location: FF_X17_Y12_N15
\u0_FM_Module|freq_temp[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~14_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(50));

-- Location: LCCOMB_X17_Y12_N8
\u0_FM_Module|freq_temp~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~15_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~62_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_2~62_combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~62_combout\,
	combout => \u0_FM_Module|freq_temp~15_combout\);

-- Location: FF_X17_Y12_N9
\u0_FM_Module|freq_temp[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~15_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(49));

-- Location: LCCOMB_X17_Y12_N2
\u0_FM_Module|freq_temp~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~16_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~60_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|op_2~60_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~60_combout\,
	combout => \u0_FM_Module|freq_temp~16_combout\);

-- Location: FF_X17_Y12_N3
\u0_FM_Module|freq_temp[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~16_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(48));

-- Location: LCCOMB_X17_Y12_N28
\u0_FM_Module|freq_temp~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~17_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~58_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|op_2~58_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~58_combout\,
	combout => \u0_FM_Module|freq_temp~17_combout\);

-- Location: FF_X17_Y12_N29
\u0_FM_Module|freq_temp[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~17_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(47));

-- Location: LCCOMB_X17_Y12_N22
\u0_FM_Module|freq_temp~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~18_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~56_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~56_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~56_combout\,
	combout => \u0_FM_Module|freq_temp~18_combout\);

-- Location: FF_X17_Y12_N23
\u0_FM_Module|freq_temp[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~18_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(46));

-- Location: LCCOMB_X17_Y12_N24
\u0_FM_Module|freq_temp~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~19_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~54_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult0|auto_generated|op_2~54_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~54_combout\,
	combout => \u0_FM_Module|freq_temp~19_combout\);

-- Location: FF_X17_Y12_N25
\u0_FM_Module|freq_temp[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~19_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(45));

-- Location: LCCOMB_X17_Y12_N18
\u0_FM_Module|freq_temp~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~20_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~52_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_2~52_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~52_combout\,
	combout => \u0_FM_Module|freq_temp~20_combout\);

-- Location: FF_X17_Y12_N19
\u0_FM_Module|freq_temp[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~20_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(44));

-- Location: LCCOMB_X17_Y12_N4
\u0_FM_Module|Add1|auto_generated|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~3_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(44))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|freq_temp\(44),
	combout => \u0_FM_Module|Add1|auto_generated|_~3_combout\);

-- Location: LCCOMB_X16_Y10_N12
\u0_FM_Module|freq_temp~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~21_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~50_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_2~50_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~50_combout\,
	combout => \u0_FM_Module|freq_temp~21_combout\);

-- Location: FF_X16_Y10_N13
\u0_FM_Module|freq_temp[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~21_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(43));

-- Location: LCCOMB_X16_Y10_N22
\u0_FM_Module|Add1|auto_generated|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~4_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|freq_temp\(43),
	combout => \u0_FM_Module|Add1|auto_generated|_~4_combout\);

-- Location: LCCOMB_X18_Y11_N0
\u0_FM_Module|freq_temp~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~22_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~48_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_2~48_combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~48_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|freq_temp~22_combout\);

-- Location: FF_X18_Y11_N1
\u0_FM_Module|freq_temp[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~22_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(42));

-- Location: LCCOMB_X18_Y11_N2
\u0_FM_Module|Add1|auto_generated|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~5_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(42))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|freq_temp\(42),
	combout => \u0_FM_Module|Add1|auto_generated|_~5_combout\);

-- Location: LCCOMB_X18_Y11_N28
\u0_FM_Module|freq_temp~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~23_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~46_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_2~46_combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~46_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|freq_temp~23_combout\);

-- Location: FF_X18_Y11_N29
\u0_FM_Module|freq_temp[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~23_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(41));

-- Location: LCCOMB_X18_Y11_N22
\u0_FM_Module|Add1|auto_generated|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~6_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(41))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|freq_temp\(41),
	combout => \u0_FM_Module|Add1|auto_generated|_~6_combout\);

-- Location: LCCOMB_X18_Y11_N24
\u0_FM_Module|freq_temp~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~24_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~44_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult0|auto_generated|op_2~44_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|op_2~44_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|freq_temp~24_combout\);

-- Location: FF_X18_Y11_N25
\u0_FM_Module|freq_temp[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~24_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(40));

-- Location: LCCOMB_X18_Y11_N10
\u0_FM_Module|freq_temp~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~25_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~42_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_2~42_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~42_combout\,
	combout => \u0_FM_Module|freq_temp~25_combout\);

-- Location: FF_X18_Y11_N11
\u0_FM_Module|freq_temp[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~25_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(39));

-- Location: LCCOMB_X18_Y11_N12
\u0_FM_Module|Add1|auto_generated|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~7_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|freq_temp\(39),
	combout => \u0_FM_Module|Add1|auto_generated|_~7_combout\);

-- Location: LCCOMB_X18_Y11_N30
\u0_FM_Module|freq_temp~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~26_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~40_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~40_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~40_combout\,
	combout => \u0_FM_Module|freq_temp~26_combout\);

-- Location: FF_X18_Y11_N31
\u0_FM_Module|freq_temp[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~26_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(38));

-- Location: LCCOMB_X18_Y11_N16
\u0_FM_Module|freq_temp~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~27_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~38_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_2~38_combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~38_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|freq_temp~27_combout\);

-- Location: FF_X18_Y11_N17
\u0_FM_Module|freq_temp[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~27_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(37));

-- Location: LCCOMB_X18_Y11_N26
\u0_FM_Module|freq_temp~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~28_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~36_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~36_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~36_combout\,
	combout => \u0_FM_Module|freq_temp~28_combout\);

-- Location: FF_X18_Y11_N27
\u0_FM_Module|freq_temp[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~28_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(36));

-- Location: LCCOMB_X18_Y11_N4
\u0_FM_Module|freq_temp~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~29_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~34_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_2~34_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~34_combout\,
	combout => \u0_FM_Module|freq_temp~29_combout\);

-- Location: FF_X18_Y11_N5
\u0_FM_Module|freq_temp[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~29_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(35));

-- Location: LCCOMB_X18_Y11_N6
\u0_FM_Module|Add1|auto_generated|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~8_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|freq_temp\(35),
	combout => \u0_FM_Module|Add1|auto_generated|_~8_combout\);

-- Location: LCCOMB_X18_Y11_N8
\u0_FM_Module|freq_temp~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~30_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~32_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_2~32_combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~32_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|freq_temp~30_combout\);

-- Location: FF_X18_Y11_N9
\u0_FM_Module|freq_temp[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~30_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(34));

-- Location: LCCOMB_X18_Y11_N18
\u0_FM_Module|freq_temp~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~31_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~30_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_2~30_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~30_combout\,
	combout => \u0_FM_Module|freq_temp~31_combout\);

-- Location: FF_X18_Y11_N19
\u0_FM_Module|freq_temp[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~31_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(33));

-- Location: LCCOMB_X18_Y11_N20
\u0_FM_Module|Add1|auto_generated|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~9_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(33))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|freq_temp\(33),
	combout => \u0_FM_Module|Add1|auto_generated|_~9_combout\);

-- Location: LCCOMB_X17_Y10_N0
\u0_FM_Module|freq_temp~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~32_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~28_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_2~28_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~28_combout\,
	combout => \u0_FM_Module|freq_temp~32_combout\);

-- Location: FF_X17_Y10_N1
\u0_FM_Module|freq_temp[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~32_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(32));

-- Location: LCCOMB_X17_Y10_N26
\u0_FM_Module|Add1|auto_generated|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~10_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|freq_temp\(32),
	combout => \u0_FM_Module|Add1|auto_generated|_~10_combout\);

-- Location: LCCOMB_X17_Y10_N28
\u0_FM_Module|freq_temp~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~33_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~26_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|op_2~26_combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~26_combout\,
	combout => \u0_FM_Module|freq_temp~33_combout\);

-- Location: FF_X17_Y10_N29
\u0_FM_Module|freq_temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~33_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(31));

-- Location: LCCOMB_X17_Y10_N6
\u0_FM_Module|Add1|auto_generated|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~11_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|freq_temp\(31),
	combout => \u0_FM_Module|Add1|auto_generated|_~11_combout\);

-- Location: LCCOMB_X18_Y10_N0
\u0_FM_Module|freq_temp~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~34_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~24_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_2~24_combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~24_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|freq_temp~34_combout\);

-- Location: FF_X18_Y10_N1
\u0_FM_Module|freq_temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~34_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(30));

-- Location: LCCOMB_X17_Y10_N24
\u0_FM_Module|freq_temp~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~35_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~22_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_2~22_combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~22_combout\,
	combout => \u0_FM_Module|freq_temp~35_combout\);

-- Location: FF_X17_Y10_N25
\u0_FM_Module|freq_temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~35_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(29));

-- Location: LCCOMB_X17_Y10_N18
\u0_FM_Module|Add1|auto_generated|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~12_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|freq_temp\(29),
	combout => \u0_FM_Module|Add1|auto_generated|_~12_combout\);

-- Location: LCCOMB_X18_Y18_N0
\u0_FM_Module|freq_temp~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~36_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~20_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult0|auto_generated|op_2~20_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|op_2~20_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|freq_temp~36_combout\);

-- Location: FF_X18_Y18_N1
\u0_FM_Module|freq_temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~36_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(28));

-- Location: LCCOMB_X16_Y10_N24
\u0_FM_Module|freq_temp~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~37_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~18_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|op_2~18_combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~18_combout\,
	combout => \u0_FM_Module|freq_temp~37_combout\);

-- Location: FF_X16_Y10_N25
\u0_FM_Module|freq_temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~37_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(27));

-- Location: LCCOMB_X16_Y10_N18
\u0_FM_Module|Add1|auto_generated|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~13_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|freq_temp\(27),
	combout => \u0_FM_Module|Add1|auto_generated|_~13_combout\);

-- Location: LCCOMB_X17_Y10_N12
\u0_FM_Module|freq_temp~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~38_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~16_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|op_2~16_combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~16_combout\,
	combout => \u0_FM_Module|freq_temp~38_combout\);

-- Location: FF_X17_Y10_N13
\u0_FM_Module|freq_temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~38_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(26));

-- Location: LCCOMB_X17_Y10_N22
\u0_FM_Module|Add1|auto_generated|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~14_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|freq_temp\(26),
	combout => \u0_FM_Module|Add1|auto_generated|_~14_combout\);

-- Location: LCCOMB_X17_Y10_N8
\u0_FM_Module|freq_temp~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~39_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~14_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|op_2~14_combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~14_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|freq_temp~39_combout\);

-- Location: FF_X17_Y10_N9
\u0_FM_Module|freq_temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~39_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(25));

-- Location: LCCOMB_X17_Y10_N10
\u0_FM_Module|Add1|auto_generated|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~15_combout\ = \u0_FM_Module|freq_temp\(25) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0_FM_Module|freq_temp\(25),
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|Add1|auto_generated|_~15_combout\);

-- Location: LCCOMB_X18_Y10_N2
\u0_FM_Module|freq_temp~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~40_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~12_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|op_2~12_combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~12_combout\,
	combout => \u0_FM_Module|freq_temp~40_combout\);

-- Location: FF_X18_Y10_N3
\u0_FM_Module|freq_temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~40_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(24));

-- Location: LCCOMB_X17_Y10_N20
\u0_FM_Module|freq_temp~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~41_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~10_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_2~10_combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~10_combout\,
	combout => \u0_FM_Module|freq_temp~41_combout\);

-- Location: FF_X17_Y10_N21
\u0_FM_Module|freq_temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~41_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(23));

-- Location: LCCOMB_X17_Y10_N14
\u0_FM_Module|Add1|auto_generated|_~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~16_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|freq_temp\(23),
	combout => \u0_FM_Module|Add1|auto_generated|_~16_combout\);

-- Location: LCCOMB_X18_Y18_N2
\u0_FM_Module|freq_temp~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~42_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~8_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_2~8_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|op_2~8_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|freq_temp~42_combout\);

-- Location: FF_X18_Y18_N3
\u0_FM_Module|freq_temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~42_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(22));

-- Location: LCCOMB_X18_Y18_N4
\u0_FM_Module|Add1|auto_generated|_~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~17_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|freq_temp\(22),
	combout => \u0_FM_Module|Add1|auto_generated|_~17_combout\);

-- Location: LCCOMB_X18_Y12_N4
\u0_FM_Module|freq_temp~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~43_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~6_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_2~6_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~6_combout\,
	combout => \u0_FM_Module|freq_temp~43_combout\);

-- Location: FF_X18_Y12_N5
\u0_FM_Module|freq_temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~43_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(21));

-- Location: LCCOMB_X18_Y10_N4
\u0_FM_Module|freq_temp~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~44_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~4_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|op_2~4_combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~4_combout\,
	combout => \u0_FM_Module|freq_temp~44_combout\);

-- Location: FF_X18_Y10_N5
\u0_FM_Module|freq_temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~44_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(20));

-- Location: LCCOMB_X18_Y11_N14
\u0_FM_Module|freq_temp~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~45_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~2_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~2_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~2_combout\,
	combout => \u0_FM_Module|freq_temp~45_combout\);

-- Location: FF_X18_Y11_N15
\u0_FM_Module|freq_temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~45_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(19));

-- Location: LCCOMB_X14_Y13_N8
\u0_FM_Module|freq_temp~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~46_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~0_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~0_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~0_combout\,
	combout => \u0_FM_Module|freq_temp~46_combout\);

-- Location: FF_X14_Y13_N9
\u0_FM_Module|freq_temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~46_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(18));

-- Location: LCCOMB_X14_Y13_N10
\u0_FM_Module|freq_temp~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~47_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|w2839w\(17))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|w2839w\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|w2839w\(17),
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|w2839w\(17),
	combout => \u0_FM_Module|freq_temp~47_combout\);

-- Location: FF_X14_Y13_N11
\u0_FM_Module|freq_temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~47_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(17));

-- Location: LCCOMB_X14_Y13_N12
\u0_FM_Module|Add1|auto_generated|_~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~18_combout\ = \u0_FM_Module|freq_temp\(17) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(17),
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|Add1|auto_generated|_~18_combout\);

-- Location: LCCOMB_X14_Y13_N14
\u0_FM_Module|freq_temp~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~48_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|w2839w\(16))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|w2839w\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult0|auto_generated|w2839w\(16),
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|w2839w\(16),
	combout => \u0_FM_Module|freq_temp~48_combout\);

-- Location: FF_X14_Y13_N15
\u0_FM_Module|freq_temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~48_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(16));

-- Location: LCCOMB_X14_Y13_N0
\u0_FM_Module|Add1|auto_generated|_~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~19_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|freq_temp\(16),
	combout => \u0_FM_Module|Add1|auto_generated|_~19_combout\);

-- Location: LCCOMB_X14_Y13_N2
\u0_FM_Module|freq_temp~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~49_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|w2839w\(15)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|w2839w\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|w2839w\(15),
	datad => \u0_FM_Module|Mult0|auto_generated|w2839w\(15),
	combout => \u0_FM_Module|freq_temp~49_combout\);

-- Location: FF_X14_Y13_N3
\u0_FM_Module|freq_temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~49_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(15));

-- Location: LCCOMB_X14_Y13_N4
\u0_FM_Module|Add1|auto_generated|_~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~20_combout\ = \u0_FM_Module|freq_temp\(15) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|freq_temp\(15),
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|Add1|auto_generated|_~20_combout\);

-- Location: LCCOMB_X19_Y10_N2
\u0_FM_Module|freq_temp~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~50_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|w2839w\(14)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|w2839w\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|w2839w\(14),
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|w2839w\(14),
	combout => \u0_FM_Module|freq_temp~50_combout\);

-- Location: FF_X19_Y10_N3
\u0_FM_Module|freq_temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~50_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(14));

-- Location: LCCOMB_X14_Y13_N6
\u0_FM_Module|freq_temp~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~51_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|w2839w\(13))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|w2839w\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult0|auto_generated|w2839w\(13),
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|w2839w\(13),
	combout => \u0_FM_Module|freq_temp~51_combout\);

-- Location: FF_X14_Y13_N7
\u0_FM_Module|freq_temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~51_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(13));

-- Location: LCCOMB_X17_Y10_N16
\u0_FM_Module|freq_temp~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~52_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|w2839w\(12)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|w2839w\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|w2839w\(12),
	datad => \u0_FM_Module|Mult0|auto_generated|w2839w\(12),
	combout => \u0_FM_Module|freq_temp~52_combout\);

-- Location: FF_X17_Y10_N17
\u0_FM_Module|freq_temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~52_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(12));

-- Location: LCCOMB_X17_Y10_N2
\u0_FM_Module|Add1|auto_generated|_~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~21_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|freq_temp\(12),
	combout => \u0_FM_Module|Add1|auto_generated|_~21_combout\);

-- Location: LCCOMB_X14_Y13_N16
\u0_FM_Module|FM_Freq_reg[0]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[0]~65_cout\ = CARRY(!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cout => \u0_FM_Module|FM_Freq_reg[0]~65_cout\);

-- Location: LCCOMB_X14_Y13_N18
\u0_FM_Module|FM_Freq_reg[0]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[0]~66_combout\ = (\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\u0_FM_Module|Add1|auto_generated|_~21_combout\ & ((\u0_FM_Module|FM_Freq_reg[0]~65_cout\) # (GND))) # (!\u0_FM_Module|Add1|auto_generated|_~21_combout\ & 
-- (!\u0_FM_Module|FM_Freq_reg[0]~65_cout\)))) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\u0_FM_Module|Add1|auto_generated|_~21_combout\ & (!\u0_FM_Module|FM_Freq_reg[0]~65_cout\)) # (!\u0_FM_Module|Add1|auto_generated|_~21_combout\ & 
-- (\u0_FM_Module|FM_Freq_reg[0]~65_cout\ & VCC))))
-- \u0_FM_Module|FM_Freq_reg[0]~67\ = CARRY((\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\u0_FM_Module|Add1|auto_generated|_~21_combout\) # (!\u0_FM_Module|FM_Freq_reg[0]~65_cout\))) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & 
-- (\u0_FM_Module|Add1|auto_generated|_~21_combout\ & !\u0_FM_Module|FM_Freq_reg[0]~65_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datab => \u0_FM_Module|Add1|auto_generated|_~21_combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[0]~65_cout\,
	combout => \u0_FM_Module|FM_Freq_reg[0]~66_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[0]~67\);

-- Location: LCCOMB_X14_Y13_N20
\u0_FM_Module|FM_Freq_reg[1]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[1]~68_combout\ = (\u0_FM_Module|FM_Freq_reg[0]~67\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(13))))) # (!\u0_FM_Module|FM_Freq_reg[0]~67\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(13) $ (GND))))
-- \u0_FM_Module|FM_Freq_reg[1]~69\ = CARRY((!\u0_FM_Module|FM_Freq_reg[0]~67\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(13),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[0]~67\,
	combout => \u0_FM_Module|FM_Freq_reg[1]~68_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[1]~69\);

-- Location: LCCOMB_X14_Y13_N22
\u0_FM_Module|FM_Freq_reg[2]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[2]~70_combout\ = (\u0_FM_Module|FM_Freq_reg[1]~69\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(14) $ (VCC)))) # (!\u0_FM_Module|FM_Freq_reg[1]~69\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(14))) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[2]~71\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(14))) # (!\u0_FM_Module|FM_Freq_reg[1]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(14),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[1]~69\,
	combout => \u0_FM_Module|FM_Freq_reg[2]~70_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[2]~71\);

-- Location: LCCOMB_X14_Y13_N24
\u0_FM_Module|FM_Freq_reg[3]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[3]~72_combout\ = ((\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\u0_FM_Module|Add1|auto_generated|_~20_combout\ $ (\u0_FM_Module|FM_Freq_reg[2]~71\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[3]~73\ = CARRY((\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((!\u0_FM_Module|FM_Freq_reg[2]~71\) # (!\u0_FM_Module|Add1|auto_generated|_~20_combout\))) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & 
-- (!\u0_FM_Module|Add1|auto_generated|_~20_combout\ & !\u0_FM_Module|FM_Freq_reg[2]~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datab => \u0_FM_Module|Add1|auto_generated|_~20_combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[2]~71\,
	combout => \u0_FM_Module|FM_Freq_reg[3]~72_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[3]~73\);

-- Location: LCCOMB_X14_Y13_N26
\u0_FM_Module|FM_Freq_reg[4]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[4]~74_combout\ = ((\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\u0_FM_Module|Add1|auto_generated|_~19_combout\ $ (!\u0_FM_Module|FM_Freq_reg[3]~73\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[4]~75\ = CARRY((\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\u0_FM_Module|Add1|auto_generated|_~19_combout\) # (!\u0_FM_Module|FM_Freq_reg[3]~73\))) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & 
-- (\u0_FM_Module|Add1|auto_generated|_~19_combout\ & !\u0_FM_Module|FM_Freq_reg[3]~73\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datab => \u0_FM_Module|Add1|auto_generated|_~19_combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[3]~73\,
	combout => \u0_FM_Module|FM_Freq_reg[4]~74_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[4]~75\);

-- Location: LCCOMB_X14_Y13_N28
\u0_FM_Module|FM_Freq_reg[5]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[5]~76_combout\ = (\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\u0_FM_Module|Add1|auto_generated|_~18_combout\ & (!\u0_FM_Module|FM_Freq_reg[4]~75\)) # (!\u0_FM_Module|Add1|auto_generated|_~18_combout\ & 
-- ((\u0_FM_Module|FM_Freq_reg[4]~75\) # (GND))))) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\u0_FM_Module|Add1|auto_generated|_~18_combout\ & (\u0_FM_Module|FM_Freq_reg[4]~75\ & VCC)) # (!\u0_FM_Module|Add1|auto_generated|_~18_combout\ & 
-- (!\u0_FM_Module|FM_Freq_reg[4]~75\))))
-- \u0_FM_Module|FM_Freq_reg[5]~77\ = CARRY((\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((!\u0_FM_Module|FM_Freq_reg[4]~75\) # (!\u0_FM_Module|Add1|auto_generated|_~18_combout\))) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & 
-- (!\u0_FM_Module|Add1|auto_generated|_~18_combout\ & !\u0_FM_Module|FM_Freq_reg[4]~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datab => \u0_FM_Module|Add1|auto_generated|_~18_combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[4]~75\,
	combout => \u0_FM_Module|FM_Freq_reg[5]~76_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[5]~77\);

-- Location: LCCOMB_X14_Y13_N30
\u0_FM_Module|FM_Freq_reg[6]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[6]~78_combout\ = (\u0_FM_Module|FM_Freq_reg[5]~77\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(18))))) # (!\u0_FM_Module|FM_Freq_reg[5]~77\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ ((\u0_FM_Module|freq_temp\(18)))))
-- \u0_FM_Module|FM_Freq_reg[6]~79\ = CARRY((!\u0_FM_Module|FM_Freq_reg[5]~77\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(18),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[5]~77\,
	combout => \u0_FM_Module|FM_Freq_reg[6]~78_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[6]~79\);

-- Location: LCCOMB_X14_Y12_N0
\u0_FM_Module|FM_Freq_reg[7]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[7]~80_combout\ = (\u0_FM_Module|FM_Freq_reg[6]~79\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(19))))) # (!\u0_FM_Module|FM_Freq_reg[6]~79\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(19) $ (GND))))
-- \u0_FM_Module|FM_Freq_reg[7]~81\ = CARRY((!\u0_FM_Module|FM_Freq_reg[6]~79\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(19),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[6]~79\,
	combout => \u0_FM_Module|FM_Freq_reg[7]~80_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[7]~81\);

-- Location: LCCOMB_X14_Y12_N2
\u0_FM_Module|FM_Freq_reg[8]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[8]~82_combout\ = (\u0_FM_Module|FM_Freq_reg[7]~81\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(20) $ (VCC)))) # (!\u0_FM_Module|FM_Freq_reg[7]~81\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(20))) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[8]~83\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(20))) # (!\u0_FM_Module|FM_Freq_reg[7]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(20),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[7]~81\,
	combout => \u0_FM_Module|FM_Freq_reg[8]~82_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[8]~83\);

-- Location: LCCOMB_X14_Y12_N4
\u0_FM_Module|FM_Freq_reg[9]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[9]~84_combout\ = (\u0_FM_Module|FM_Freq_reg[8]~83\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(21) $ (GND)))) # (!\u0_FM_Module|FM_Freq_reg[8]~83\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(21))) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[9]~85\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(21))) # (!\u0_FM_Module|FM_Freq_reg[8]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(21),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[8]~83\,
	combout => \u0_FM_Module|FM_Freq_reg[9]~84_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[9]~85\);

-- Location: LCCOMB_X14_Y12_N6
\u0_FM_Module|FM_Freq_reg[10]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[10]~86_combout\ = (\u0_FM_Module|Add1|auto_generated|_~17_combout\ & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\u0_FM_Module|FM_Freq_reg[9]~85\) # (GND))) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & 
-- (!\u0_FM_Module|FM_Freq_reg[9]~85\)))) # (!\u0_FM_Module|Add1|auto_generated|_~17_combout\ & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\u0_FM_Module|FM_Freq_reg[9]~85\)) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & (\u0_FM_Module|FM_Freq_reg[9]~85\ & 
-- VCC))))
-- \u0_FM_Module|FM_Freq_reg[10]~87\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~17_combout\ & ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\u0_FM_Module|FM_Freq_reg[9]~85\))) # (!\u0_FM_Module|Add1|auto_generated|_~17_combout\ & 
-- (\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[9]~85\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~17_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[9]~85\,
	combout => \u0_FM_Module|FM_Freq_reg[10]~86_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[10]~87\);

-- Location: LCCOMB_X14_Y12_N8
\u0_FM_Module|FM_Freq_reg[11]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[11]~88_combout\ = ((\u0_FM_Module|Add1|auto_generated|_~16_combout\ $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (!\u0_FM_Module|FM_Freq_reg[10]~87\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[11]~89\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~16_combout\ & (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[10]~87\)) # (!\u0_FM_Module|Add1|auto_generated|_~16_combout\ & 
-- ((!\u0_FM_Module|FM_Freq_reg[10]~87\) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~16_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[10]~87\,
	combout => \u0_FM_Module|FM_Freq_reg[11]~88_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[11]~89\);

-- Location: LCCOMB_X14_Y12_N10
\u0_FM_Module|FM_Freq_reg[12]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[12]~90_combout\ = (\u0_FM_Module|FM_Freq_reg[11]~89\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(24) $ (VCC)))) # (!\u0_FM_Module|FM_Freq_reg[11]~89\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(24))) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[12]~91\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(24))) # (!\u0_FM_Module|FM_Freq_reg[11]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(24),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[11]~89\,
	combout => \u0_FM_Module|FM_Freq_reg[12]~90_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[12]~91\);

-- Location: LCCOMB_X14_Y12_N12
\u0_FM_Module|FM_Freq_reg[13]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[13]~92_combout\ = ((\u0_FM_Module|Add1|auto_generated|_~15_combout\ $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\u0_FM_Module|FM_Freq_reg[12]~91\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[13]~93\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~15_combout\ & (\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[12]~91\)) # (!\u0_FM_Module|Add1|auto_generated|_~15_combout\ & 
-- ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\u0_FM_Module|FM_Freq_reg[12]~91\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~15_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[12]~91\,
	combout => \u0_FM_Module|FM_Freq_reg[13]~92_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[13]~93\);

-- Location: LCCOMB_X14_Y12_N14
\u0_FM_Module|FM_Freq_reg[14]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[14]~94_combout\ = (\u0_FM_Module|Add1|auto_generated|_~14_combout\ & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\u0_FM_Module|FM_Freq_reg[13]~93\) # (GND))) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & 
-- (!\u0_FM_Module|FM_Freq_reg[13]~93\)))) # (!\u0_FM_Module|Add1|auto_generated|_~14_combout\ & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\u0_FM_Module|FM_Freq_reg[13]~93\)) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & (\u0_FM_Module|FM_Freq_reg[13]~93\ & 
-- VCC))))
-- \u0_FM_Module|FM_Freq_reg[14]~95\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~14_combout\ & ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\u0_FM_Module|FM_Freq_reg[13]~93\))) # (!\u0_FM_Module|Add1|auto_generated|_~14_combout\ & 
-- (\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[13]~93\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~14_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[13]~93\,
	combout => \u0_FM_Module|FM_Freq_reg[14]~94_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[14]~95\);

-- Location: LCCOMB_X14_Y12_N16
\u0_FM_Module|FM_Freq_reg[15]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[15]~96_combout\ = ((\u0_FM_Module|Add1|auto_generated|_~13_combout\ $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (!\u0_FM_Module|FM_Freq_reg[14]~95\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[15]~97\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~13_combout\ & (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[14]~95\)) # (!\u0_FM_Module|Add1|auto_generated|_~13_combout\ & 
-- ((!\u0_FM_Module|FM_Freq_reg[14]~95\) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~13_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[14]~95\,
	combout => \u0_FM_Module|FM_Freq_reg[15]~96_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[15]~97\);

-- Location: LCCOMB_X14_Y12_N18
\u0_FM_Module|FM_Freq_reg[16]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[16]~98_combout\ = (\u0_FM_Module|FM_Freq_reg[15]~97\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(28) $ (VCC)))) # (!\u0_FM_Module|FM_Freq_reg[15]~97\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(28))) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[16]~99\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(28))) # (!\u0_FM_Module|FM_Freq_reg[15]~97\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(28),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[15]~97\,
	combout => \u0_FM_Module|FM_Freq_reg[16]~98_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[16]~99\);

-- Location: LCCOMB_X14_Y12_N20
\u0_FM_Module|FM_Freq_reg[17]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[17]~100_combout\ = ((\u0_FM_Module|Add1|auto_generated|_~12_combout\ $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\u0_FM_Module|FM_Freq_reg[16]~99\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[17]~101\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~12_combout\ & (\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[16]~99\)) # (!\u0_FM_Module|Add1|auto_generated|_~12_combout\ & 
-- ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\u0_FM_Module|FM_Freq_reg[16]~99\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~12_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[16]~99\,
	combout => \u0_FM_Module|FM_Freq_reg[17]~100_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[17]~101\);

-- Location: LCCOMB_X14_Y12_N22
\u0_FM_Module|FM_Freq_reg[18]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[18]~102_combout\ = (\u0_FM_Module|FM_Freq_reg[17]~101\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ ((\u0_FM_Module|freq_temp\(30))))) # (!\u0_FM_Module|FM_Freq_reg[17]~101\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(30))) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[18]~103\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(30))) # (!\u0_FM_Module|FM_Freq_reg[17]~101\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(30),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[17]~101\,
	combout => \u0_FM_Module|FM_Freq_reg[18]~102_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[18]~103\);

-- Location: LCCOMB_X14_Y12_N24
\u0_FM_Module|FM_Freq_reg[19]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[19]~104_combout\ = ((\u0_FM_Module|Add1|auto_generated|_~11_combout\ $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (!\u0_FM_Module|FM_Freq_reg[18]~103\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[19]~105\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~11_combout\ & (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[18]~103\)) # (!\u0_FM_Module|Add1|auto_generated|_~11_combout\ & 
-- ((!\u0_FM_Module|FM_Freq_reg[18]~103\) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~11_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[18]~103\,
	combout => \u0_FM_Module|FM_Freq_reg[19]~104_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[19]~105\);

-- Location: LCCOMB_X14_Y12_N26
\u0_FM_Module|FM_Freq_reg[20]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[20]~106_combout\ = ((\u0_FM_Module|Add1|auto_generated|_~10_combout\ $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (!\u0_FM_Module|FM_Freq_reg[19]~105\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[20]~107\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~10_combout\ & ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\u0_FM_Module|FM_Freq_reg[19]~105\))) # (!\u0_FM_Module|Add1|auto_generated|_~10_combout\ & 
-- (\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[19]~105\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~10_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[19]~105\,
	combout => \u0_FM_Module|FM_Freq_reg[20]~106_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[20]~107\);

-- Location: LCCOMB_X14_Y12_N28
\u0_FM_Module|FM_Freq_reg[21]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[21]~108_combout\ = ((\u0_FM_Module|Add1|auto_generated|_~9_combout\ $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\u0_FM_Module|FM_Freq_reg[20]~107\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[21]~109\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~9_combout\ & (\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[20]~107\)) # (!\u0_FM_Module|Add1|auto_generated|_~9_combout\ & 
-- ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\u0_FM_Module|FM_Freq_reg[20]~107\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~9_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[20]~107\,
	combout => \u0_FM_Module|FM_Freq_reg[21]~108_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[21]~109\);

-- Location: LCCOMB_X14_Y12_N30
\u0_FM_Module|FM_Freq_reg[22]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[22]~110_combout\ = (\u0_FM_Module|FM_Freq_reg[21]~109\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ ((\u0_FM_Module|freq_temp\(34))))) # (!\u0_FM_Module|FM_Freq_reg[21]~109\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(34))) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[22]~111\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(34))) # (!\u0_FM_Module|FM_Freq_reg[21]~109\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(34),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[21]~109\,
	combout => \u0_FM_Module|FM_Freq_reg[22]~110_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[22]~111\);

-- Location: LCCOMB_X14_Y11_N0
\u0_FM_Module|FM_Freq_reg[23]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[23]~112_combout\ = ((\u0_FM_Module|Add1|auto_generated|_~8_combout\ $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (!\u0_FM_Module|FM_Freq_reg[22]~111\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[23]~113\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~8_combout\ & (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[22]~111\)) # (!\u0_FM_Module|Add1|auto_generated|_~8_combout\ & 
-- ((!\u0_FM_Module|FM_Freq_reg[22]~111\) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~8_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[22]~111\,
	combout => \u0_FM_Module|FM_Freq_reg[23]~112_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[23]~113\);

-- Location: LCCOMB_X14_Y11_N2
\u0_FM_Module|FM_Freq_reg[24]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[24]~114_combout\ = (\u0_FM_Module|FM_Freq_reg[23]~113\ & (\u0_FM_Module|freq_temp\(36) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (VCC)))) # (!\u0_FM_Module|FM_Freq_reg[23]~113\ 
-- & ((\u0_FM_Module|freq_temp\(36) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[24]~115\ = CARRY((\u0_FM_Module|freq_temp\(36) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (!\u0_FM_Module|FM_Freq_reg[23]~113\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(36),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[23]~113\,
	combout => \u0_FM_Module|FM_Freq_reg[24]~114_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[24]~115\);

-- Location: LCCOMB_X14_Y11_N4
\u0_FM_Module|FM_Freq_reg[25]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[25]~116_combout\ = (\u0_FM_Module|FM_Freq_reg[24]~115\ & (\u0_FM_Module|freq_temp\(37) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (GND)))) # (!\u0_FM_Module|FM_Freq_reg[24]~115\ 
-- & ((\u0_FM_Module|freq_temp\(37) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[25]~117\ = CARRY((\u0_FM_Module|freq_temp\(37) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (!\u0_FM_Module|FM_Freq_reg[24]~115\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(37),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[24]~115\,
	combout => \u0_FM_Module|FM_Freq_reg[25]~116_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[25]~117\);

-- Location: LCCOMB_X14_Y11_N6
\u0_FM_Module|FM_Freq_reg[26]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[26]~118_combout\ = (\u0_FM_Module|FM_Freq_reg[25]~117\ & (\u0_FM_Module|freq_temp\(38) $ ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)))) # (!\u0_FM_Module|FM_Freq_reg[25]~117\ & 
-- ((\u0_FM_Module|freq_temp\(38) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[26]~119\ = CARRY((\u0_FM_Module|freq_temp\(38) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (!\u0_FM_Module|FM_Freq_reg[25]~117\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(38),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[25]~117\,
	combout => \u0_FM_Module|FM_Freq_reg[26]~118_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[26]~119\);

-- Location: LCCOMB_X14_Y11_N8
\u0_FM_Module|FM_Freq_reg[27]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[27]~120_combout\ = ((\u0_FM_Module|Add1|auto_generated|_~7_combout\ $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (!\u0_FM_Module|FM_Freq_reg[26]~119\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[27]~121\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~7_combout\ & (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[26]~119\)) # (!\u0_FM_Module|Add1|auto_generated|_~7_combout\ & 
-- ((!\u0_FM_Module|FM_Freq_reg[26]~119\) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~7_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[26]~119\,
	combout => \u0_FM_Module|FM_Freq_reg[27]~120_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[27]~121\);

-- Location: LCCOMB_X14_Y11_N10
\u0_FM_Module|FM_Freq_reg[28]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[28]~122_combout\ = (\u0_FM_Module|FM_Freq_reg[27]~121\ & (\u0_FM_Module|freq_temp\(40) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (VCC)))) # (!\u0_FM_Module|FM_Freq_reg[27]~121\ 
-- & ((\u0_FM_Module|freq_temp\(40) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[28]~123\ = CARRY((\u0_FM_Module|freq_temp\(40) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (!\u0_FM_Module|FM_Freq_reg[27]~121\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(40),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[27]~121\,
	combout => \u0_FM_Module|FM_Freq_reg[28]~122_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[28]~123\);

-- Location: LCCOMB_X14_Y11_N12
\u0_FM_Module|FM_Freq_reg[29]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[29]~124_combout\ = ((\u0_FM_Module|Add1|auto_generated|_~6_combout\ $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\u0_FM_Module|FM_Freq_reg[28]~123\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[29]~125\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~6_combout\ & (\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[28]~123\)) # (!\u0_FM_Module|Add1|auto_generated|_~6_combout\ & 
-- ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\u0_FM_Module|FM_Freq_reg[28]~123\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~6_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[28]~123\,
	combout => \u0_FM_Module|FM_Freq_reg[29]~124_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[29]~125\);

-- Location: LCCOMB_X14_Y11_N14
\u0_FM_Module|FM_Freq_reg[30]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[30]~126_combout\ = (\u0_FM_Module|Add1|auto_generated|_~5_combout\ & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & ((\u0_FM_Module|FM_Freq_reg[29]~125\) # (GND))) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & 
-- (!\u0_FM_Module|FM_Freq_reg[29]~125\)))) # (!\u0_FM_Module|Add1|auto_generated|_~5_combout\ & ((\U2_freq_ctrl_carrier|freq_c_reg\(0) & (!\u0_FM_Module|FM_Freq_reg[29]~125\)) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & (\u0_FM_Module|FM_Freq_reg[29]~125\ & 
-- VCC))))
-- \u0_FM_Module|FM_Freq_reg[30]~127\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~5_combout\ & ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\u0_FM_Module|FM_Freq_reg[29]~125\))) # (!\u0_FM_Module|Add1|auto_generated|_~5_combout\ & 
-- (\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[29]~125\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~5_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[29]~125\,
	combout => \u0_FM_Module|FM_Freq_reg[30]~126_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[30]~127\);

-- Location: LCCOMB_X14_Y11_N16
\u0_FM_Module|FM_Freq_reg[31]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[31]~128_combout\ = ((\u0_FM_Module|Add1|auto_generated|_~4_combout\ $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (!\u0_FM_Module|FM_Freq_reg[30]~127\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[31]~129\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~4_combout\ & (!\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[30]~127\)) # (!\u0_FM_Module|Add1|auto_generated|_~4_combout\ & 
-- ((!\u0_FM_Module|FM_Freq_reg[30]~127\) # (!\U2_freq_ctrl_carrier|freq_c_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~4_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[30]~127\,
	combout => \u0_FM_Module|FM_Freq_reg[31]~128_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[31]~129\);

-- Location: LCCOMB_X14_Y11_N18
\u0_FM_Module|FM_Freq_reg[32]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[32]~130_combout\ = ((\u0_FM_Module|Add1|auto_generated|_~3_combout\ $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (!\u0_FM_Module|FM_Freq_reg[31]~129\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[32]~131\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~3_combout\ & ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\u0_FM_Module|FM_Freq_reg[31]~129\))) # (!\u0_FM_Module|Add1|auto_generated|_~3_combout\ & 
-- (\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[31]~129\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~3_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[31]~129\,
	combout => \u0_FM_Module|FM_Freq_reg[32]~130_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[32]~131\);

-- Location: LCCOMB_X14_Y11_N20
\u0_FM_Module|FM_Freq_reg[33]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[33]~132_combout\ = (\u0_FM_Module|FM_Freq_reg[32]~131\ & (\u0_FM_Module|freq_temp\(45) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (GND)))) # (!\u0_FM_Module|FM_Freq_reg[32]~131\ 
-- & ((\u0_FM_Module|freq_temp\(45) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[33]~133\ = CARRY((\u0_FM_Module|freq_temp\(45) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (!\u0_FM_Module|FM_Freq_reg[32]~131\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(45),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[32]~131\,
	combout => \u0_FM_Module|FM_Freq_reg[33]~132_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[33]~133\);

-- Location: LCCOMB_X14_Y11_N22
\u0_FM_Module|FM_Freq_reg[34]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[34]~134_combout\ = (\u0_FM_Module|FM_Freq_reg[33]~133\ & (\u0_FM_Module|freq_temp\(46) $ ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)))) # (!\u0_FM_Module|FM_Freq_reg[33]~133\ & 
-- ((\u0_FM_Module|freq_temp\(46) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[34]~135\ = CARRY((\u0_FM_Module|freq_temp\(46) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (!\u0_FM_Module|FM_Freq_reg[33]~133\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(46),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[33]~133\,
	combout => \u0_FM_Module|FM_Freq_reg[34]~134_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[34]~135\);

-- Location: LCCOMB_X14_Y11_N24
\u0_FM_Module|FM_Freq_reg[35]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[35]~136_combout\ = (\u0_FM_Module|FM_Freq_reg[34]~135\ & ((\u0_FM_Module|freq_temp\(47) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)))) # (!\u0_FM_Module|FM_Freq_reg[34]~135\ & 
-- (\u0_FM_Module|freq_temp\(47) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (GND))))
-- \u0_FM_Module|FM_Freq_reg[35]~137\ = CARRY((!\u0_FM_Module|FM_Freq_reg[34]~135\ & (\u0_FM_Module|freq_temp\(47) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(47),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[34]~135\,
	combout => \u0_FM_Module|FM_Freq_reg[35]~136_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[35]~137\);

-- Location: LCCOMB_X14_Y11_N26
\u0_FM_Module|FM_Freq_reg[36]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[36]~138_combout\ = (\u0_FM_Module|FM_Freq_reg[35]~137\ & (\u0_FM_Module|freq_temp\(48) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (VCC)))) # (!\u0_FM_Module|FM_Freq_reg[35]~137\ 
-- & ((\u0_FM_Module|freq_temp\(48) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[36]~139\ = CARRY((\u0_FM_Module|freq_temp\(48) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (!\u0_FM_Module|FM_Freq_reg[35]~137\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(48),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[35]~137\,
	combout => \u0_FM_Module|FM_Freq_reg[36]~138_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[36]~139\);

-- Location: LCCOMB_X14_Y11_N28
\u0_FM_Module|FM_Freq_reg[37]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[37]~140_combout\ = (\u0_FM_Module|FM_Freq_reg[36]~139\ & (\u0_FM_Module|freq_temp\(49) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (GND)))) # (!\u0_FM_Module|FM_Freq_reg[36]~139\ 
-- & ((\u0_FM_Module|freq_temp\(49) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[37]~141\ = CARRY((\u0_FM_Module|freq_temp\(49) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (!\u0_FM_Module|FM_Freq_reg[36]~139\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(49),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[36]~139\,
	combout => \u0_FM_Module|FM_Freq_reg[37]~140_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[37]~141\);

-- Location: LCCOMB_X14_Y11_N30
\u0_FM_Module|FM_Freq_reg[38]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[38]~142_combout\ = (\u0_FM_Module|FM_Freq_reg[37]~141\ & (\u0_FM_Module|freq_temp\(50) $ ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)))) # (!\u0_FM_Module|FM_Freq_reg[37]~141\ & 
-- ((\u0_FM_Module|freq_temp\(50) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[38]~143\ = CARRY((\u0_FM_Module|freq_temp\(50) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (!\u0_FM_Module|FM_Freq_reg[37]~141\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(50),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[37]~141\,
	combout => \u0_FM_Module|FM_Freq_reg[38]~142_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[38]~143\);

-- Location: LCCOMB_X14_Y10_N0
\u0_FM_Module|FM_Freq_reg[39]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[39]~144_combout\ = (\u0_FM_Module|FM_Freq_reg[38]~143\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(51))))) # (!\u0_FM_Module|FM_Freq_reg[38]~143\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(51) $ (GND))))
-- \u0_FM_Module|FM_Freq_reg[39]~145\ = CARRY((!\u0_FM_Module|FM_Freq_reg[38]~143\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(51),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[38]~143\,
	combout => \u0_FM_Module|FM_Freq_reg[39]~144_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[39]~145\);

-- Location: LCCOMB_X14_Y10_N2
\u0_FM_Module|FM_Freq_reg[40]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[40]~146_combout\ = (\u0_FM_Module|FM_Freq_reg[39]~145\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(52) $ (VCC)))) # (!\u0_FM_Module|FM_Freq_reg[39]~145\ 
-- & ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(52))) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[40]~147\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(52))) # (!\u0_FM_Module|FM_Freq_reg[39]~145\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(52),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[39]~145\,
	combout => \u0_FM_Module|FM_Freq_reg[40]~146_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[40]~147\);

-- Location: LCCOMB_X14_Y10_N4
\u0_FM_Module|FM_Freq_reg[41]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[41]~148_combout\ = ((\u0_FM_Module|Add1|auto_generated|_~2_combout\ $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\u0_FM_Module|FM_Freq_reg[40]~147\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[41]~149\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~2_combout\ & (\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[40]~147\)) # (!\u0_FM_Module|Add1|auto_generated|_~2_combout\ & 
-- ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\u0_FM_Module|FM_Freq_reg[40]~147\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~2_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[40]~147\,
	combout => \u0_FM_Module|FM_Freq_reg[41]~148_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[41]~149\);

-- Location: LCCOMB_X14_Y10_N6
\u0_FM_Module|FM_Freq_reg[42]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[42]~150_combout\ = (\u0_FM_Module|FM_Freq_reg[41]~149\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ ((\u0_FM_Module|freq_temp\(54))))) # (!\u0_FM_Module|FM_Freq_reg[41]~149\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(54))) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[42]~151\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(54))) # (!\u0_FM_Module|FM_Freq_reg[41]~149\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(54),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[41]~149\,
	combout => \u0_FM_Module|FM_Freq_reg[42]~150_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[42]~151\);

-- Location: LCCOMB_X14_Y10_N8
\u0_FM_Module|FM_Freq_reg[43]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[43]~152_combout\ = (\u0_FM_Module|FM_Freq_reg[42]~151\ & ((\u0_FM_Module|freq_temp\(55) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)))) # (!\u0_FM_Module|FM_Freq_reg[42]~151\ & 
-- (\u0_FM_Module|freq_temp\(55) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (GND))))
-- \u0_FM_Module|FM_Freq_reg[43]~153\ = CARRY((!\u0_FM_Module|FM_Freq_reg[42]~151\ & (\u0_FM_Module|freq_temp\(55) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(55),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[42]~151\,
	combout => \u0_FM_Module|FM_Freq_reg[43]~152_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[43]~153\);

-- Location: LCCOMB_X14_Y10_N10
\u0_FM_Module|FM_Freq_reg[44]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[44]~154_combout\ = (\u0_FM_Module|FM_Freq_reg[43]~153\ & (\u0_FM_Module|freq_temp\(56) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (VCC)))) # (!\u0_FM_Module|FM_Freq_reg[43]~153\ 
-- & ((\u0_FM_Module|freq_temp\(56) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[44]~155\ = CARRY((\u0_FM_Module|freq_temp\(56) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (!\u0_FM_Module|FM_Freq_reg[43]~153\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(56),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[43]~153\,
	combout => \u0_FM_Module|FM_Freq_reg[44]~154_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[44]~155\);

-- Location: LCCOMB_X14_Y10_N12
\u0_FM_Module|FM_Freq_reg[45]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[45]~156_combout\ = ((\u0_FM_Module|Add1|auto_generated|_~1_combout\ $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\u0_FM_Module|FM_Freq_reg[44]~155\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[45]~157\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~1_combout\ & (\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[44]~155\)) # (!\u0_FM_Module|Add1|auto_generated|_~1_combout\ & 
-- ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\u0_FM_Module|FM_Freq_reg[44]~155\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~1_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[44]~155\,
	combout => \u0_FM_Module|FM_Freq_reg[45]~156_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[45]~157\);

-- Location: LCCOMB_X14_Y10_N14
\u0_FM_Module|FM_Freq_reg[46]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[46]~158_combout\ = (\u0_FM_Module|FM_Freq_reg[45]~157\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ ((\u0_FM_Module|freq_temp\(58))))) # (!\u0_FM_Module|FM_Freq_reg[45]~157\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(58))) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[46]~159\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(58))) # (!\u0_FM_Module|FM_Freq_reg[45]~157\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(58),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[45]~157\,
	combout => \u0_FM_Module|FM_Freq_reg[46]~158_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[46]~159\);

-- Location: LCCOMB_X14_Y10_N16
\u0_FM_Module|FM_Freq_reg[47]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[47]~160_combout\ = (\u0_FM_Module|FM_Freq_reg[46]~159\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(59))))) # (!\u0_FM_Module|FM_Freq_reg[46]~159\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(59) $ (GND))))
-- \u0_FM_Module|FM_Freq_reg[47]~161\ = CARRY((!\u0_FM_Module|FM_Freq_reg[46]~159\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(59),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[46]~159\,
	combout => \u0_FM_Module|FM_Freq_reg[47]~160_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[47]~161\);

-- Location: LCCOMB_X14_Y10_N18
\u0_FM_Module|FM_Freq_reg[48]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[48]~162_combout\ = (\u0_FM_Module|FM_Freq_reg[47]~161\ & (\u0_FM_Module|freq_temp\(60) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (VCC)))) # (!\u0_FM_Module|FM_Freq_reg[47]~161\ 
-- & ((\u0_FM_Module|freq_temp\(60) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[48]~163\ = CARRY((\u0_FM_Module|freq_temp\(60) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (!\u0_FM_Module|FM_Freq_reg[47]~161\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(60),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[47]~161\,
	combout => \u0_FM_Module|FM_Freq_reg[48]~162_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[48]~163\);

-- Location: LCCOMB_X14_Y10_N20
\u0_FM_Module|FM_Freq_reg[49]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[49]~164_combout\ = ((\u0_FM_Module|Add1|auto_generated|_~0_combout\ $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\u0_FM_Module|FM_Freq_reg[48]~163\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[49]~165\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~0_combout\ & (\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[48]~163\)) # (!\u0_FM_Module|Add1|auto_generated|_~0_combout\ & 
-- ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\u0_FM_Module|FM_Freq_reg[48]~163\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~0_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[48]~163\,
	combout => \u0_FM_Module|FM_Freq_reg[49]~164_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[49]~165\);

-- Location: LCCOMB_X14_Y10_N22
\u0_FM_Module|FM_Freq_reg[50]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[50]~166_combout\ = (\u0_FM_Module|FM_Freq_reg[49]~165\ & (\u0_FM_Module|freq_temp\(62) $ ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)))) # (!\u0_FM_Module|FM_Freq_reg[49]~165\ & 
-- ((\u0_FM_Module|freq_temp\(62) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[50]~167\ = CARRY((\u0_FM_Module|freq_temp\(62) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (!\u0_FM_Module|FM_Freq_reg[49]~165\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(62),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[49]~165\,
	combout => \u0_FM_Module|FM_Freq_reg[50]~166_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[50]~167\);

-- Location: LCCOMB_X14_Y10_N24
\u0_FM_Module|FM_Freq_reg[51]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[51]~168_combout\ = (\u0_FM_Module|FM_Freq_reg[50]~167\ & ((\u0_FM_Module|freq_temp\(63) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)))) # (!\u0_FM_Module|FM_Freq_reg[50]~167\ & 
-- (\u0_FM_Module|freq_temp\(63) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (GND))))
-- \u0_FM_Module|FM_Freq_reg[51]~169\ = CARRY((!\u0_FM_Module|FM_Freq_reg[50]~167\ & (\u0_FM_Module|freq_temp\(63) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(63),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[50]~167\,
	combout => \u0_FM_Module|FM_Freq_reg[51]~168_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[51]~169\);

-- Location: LCCOMB_X14_Y10_N26
\u0_FM_Module|FM_Freq_reg[52]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[52]~170_combout\ = (\u0_FM_Module|FM_Freq_reg[51]~169\ & (\u0_FM_Module|freq_temp\(64) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (VCC)))) # (!\u0_FM_Module|FM_Freq_reg[51]~169\ 
-- & ((\u0_FM_Module|freq_temp\(64) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[52]~171\ = CARRY((\u0_FM_Module|freq_temp\(64) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (!\u0_FM_Module|FM_Freq_reg[51]~169\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(64),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[51]~169\,
	combout => \u0_FM_Module|FM_Freq_reg[52]~170_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[52]~171\);

-- Location: FF_X14_Y10_N27
\u0_FM_Module|FM_Freq_reg[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[52]~170_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(52));

-- Location: FF_X14_Y10_N25
\u0_FM_Module|FM_Freq_reg[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[51]~168_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(51));

-- Location: FF_X14_Y10_N23
\u0_FM_Module|FM_Freq_reg[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[50]~166_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(50));

-- Location: FF_X14_Y10_N21
\u0_FM_Module|FM_Freq_reg[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[49]~164_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(49));

-- Location: FF_X14_Y10_N19
\u0_FM_Module|FM_Freq_reg[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[48]~162_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(48));

-- Location: FF_X14_Y10_N17
\u0_FM_Module|FM_Freq_reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[47]~160_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(47));

-- Location: FF_X14_Y10_N15
\u0_FM_Module|FM_Freq_reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[46]~158_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(46));

-- Location: FF_X14_Y10_N13
\u0_FM_Module|FM_Freq_reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[45]~156_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(45));

-- Location: FF_X14_Y10_N11
\u0_FM_Module|FM_Freq_reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[44]~154_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(44));

-- Location: FF_X14_Y10_N9
\u0_FM_Module|FM_Freq_reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[43]~152_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(43));

-- Location: FF_X14_Y10_N7
\u0_FM_Module|FM_Freq_reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[42]~150_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(42));

-- Location: FF_X14_Y10_N5
\u0_FM_Module|FM_Freq_reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[41]~148_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(41));

-- Location: FF_X14_Y10_N3
\u0_FM_Module|FM_Freq_reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[40]~146_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(40));

-- Location: FF_X14_Y10_N1
\u0_FM_Module|FM_Freq_reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[39]~144_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(39));

-- Location: FF_X14_Y11_N31
\u0_FM_Module|FM_Freq_reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[38]~142_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(38));

-- Location: FF_X14_Y11_N29
\u0_FM_Module|FM_Freq_reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[37]~140_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(37));

-- Location: FF_X14_Y11_N27
\u0_FM_Module|FM_Freq_reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[36]~138_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(36));

-- Location: FF_X14_Y11_N25
\u0_FM_Module|FM_Freq_reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[35]~136_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(35));

-- Location: FF_X14_Y11_N23
\u0_FM_Module|FM_Freq_reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[34]~134_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(34));

-- Location: FF_X14_Y11_N21
\u0_FM_Module|FM_Freq_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[33]~132_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(33));

-- Location: FF_X14_Y11_N19
\u0_FM_Module|FM_Freq_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[32]~130_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(32));

-- Location: FF_X14_Y11_N17
\u0_FM_Module|FM_Freq_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[31]~128_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(31));

-- Location: FF_X14_Y11_N15
\u0_FM_Module|FM_Freq_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[30]~126_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(30));

-- Location: FF_X14_Y11_N13
\u0_FM_Module|FM_Freq_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[29]~124_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(29));

-- Location: FF_X14_Y11_N11
\u0_FM_Module|FM_Freq_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[28]~122_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(28));

-- Location: FF_X14_Y11_N9
\u0_FM_Module|FM_Freq_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[27]~120_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(27));

-- Location: FF_X14_Y11_N7
\u0_FM_Module|FM_Freq_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[26]~118_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(26));

-- Location: FF_X14_Y11_N5
\u0_FM_Module|FM_Freq_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[25]~116_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(25));

-- Location: FF_X14_Y11_N3
\u0_FM_Module|FM_Freq_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[24]~114_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(24));

-- Location: FF_X14_Y11_N1
\u0_FM_Module|FM_Freq_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[23]~112_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(23));

-- Location: FF_X14_Y12_N31
\u0_FM_Module|FM_Freq_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[22]~110_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(22));

-- Location: FF_X14_Y12_N29
\u0_FM_Module|FM_Freq_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[21]~108_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(21));

-- Location: FF_X14_Y12_N27
\u0_FM_Module|FM_Freq_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[20]~106_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(20));

-- Location: FF_X14_Y12_N25
\u0_FM_Module|FM_Freq_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[19]~104_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(19));

-- Location: FF_X14_Y12_N23
\u0_FM_Module|FM_Freq_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[18]~102_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(18));

-- Location: FF_X14_Y12_N21
\u0_FM_Module|FM_Freq_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[17]~100_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(17));

-- Location: FF_X14_Y12_N19
\u0_FM_Module|FM_Freq_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[16]~98_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(16));

-- Location: FF_X14_Y12_N17
\u0_FM_Module|FM_Freq_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[15]~96_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(15));

-- Location: FF_X14_Y12_N15
\u0_FM_Module|FM_Freq_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[14]~94_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(14));

-- Location: FF_X14_Y12_N13
\u0_FM_Module|FM_Freq_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[13]~92_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(13));

-- Location: FF_X14_Y12_N11
\u0_FM_Module|FM_Freq_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[12]~90_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(12));

-- Location: FF_X14_Y12_N9
\u0_FM_Module|FM_Freq_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[11]~88_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(11));

-- Location: FF_X14_Y12_N7
\u0_FM_Module|FM_Freq_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[10]~86_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(10));

-- Location: FF_X14_Y12_N5
\u0_FM_Module|FM_Freq_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[9]~84_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(9));

-- Location: FF_X14_Y12_N3
\u0_FM_Module|FM_Freq_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[8]~82_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(8));

-- Location: FF_X14_Y12_N1
\u0_FM_Module|FM_Freq_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[7]~80_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(7));

-- Location: FF_X14_Y13_N31
\u0_FM_Module|FM_Freq_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[6]~78_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(6));

-- Location: FF_X14_Y13_N29
\u0_FM_Module|FM_Freq_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[5]~76_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(5));

-- Location: FF_X14_Y13_N27
\u0_FM_Module|FM_Freq_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[4]~74_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(4));

-- Location: FF_X14_Y13_N25
\u0_FM_Module|FM_Freq_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[3]~72_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(3));

-- Location: FF_X14_Y13_N23
\u0_FM_Module|FM_Freq_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[2]~70_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(2));

-- Location: FF_X14_Y13_N21
\u0_FM_Module|FM_Freq_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[1]~68_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(1));

-- Location: FF_X14_Y13_N19
\u0_FM_Module|FM_Freq_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[0]~66_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(0));

-- Location: LCCOMB_X13_Y12_N0
\U1_acc_32bit_carrier|add[0]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[0]~64_combout\ = (\u0_FM_Module|FM_Freq_reg\(0) & (\U1_acc_32bit_carrier|add\(0) $ (VCC))) # (!\u0_FM_Module|FM_Freq_reg\(0) & (\U1_acc_32bit_carrier|add\(0) & VCC))
-- \U1_acc_32bit_carrier|add[0]~65\ = CARRY((\u0_FM_Module|FM_Freq_reg\(0) & \U1_acc_32bit_carrier|add\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(0),
	datab => \U1_acc_32bit_carrier|add\(0),
	datad => VCC,
	combout => \U1_acc_32bit_carrier|add[0]~64_combout\,
	cout => \U1_acc_32bit_carrier|add[0]~65\);

-- Location: FF_X13_Y12_N1
\U1_acc_32bit_carrier|add[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[0]~64_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(0));

-- Location: LCCOMB_X13_Y12_N2
\U1_acc_32bit_carrier|add[1]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[1]~66_combout\ = (\u0_FM_Module|FM_Freq_reg\(1) & ((\U1_acc_32bit_carrier|add\(1) & (\U1_acc_32bit_carrier|add[0]~65\ & VCC)) # (!\U1_acc_32bit_carrier|add\(1) & (!\U1_acc_32bit_carrier|add[0]~65\)))) # 
-- (!\u0_FM_Module|FM_Freq_reg\(1) & ((\U1_acc_32bit_carrier|add\(1) & (!\U1_acc_32bit_carrier|add[0]~65\)) # (!\U1_acc_32bit_carrier|add\(1) & ((\U1_acc_32bit_carrier|add[0]~65\) # (GND)))))
-- \U1_acc_32bit_carrier|add[1]~67\ = CARRY((\u0_FM_Module|FM_Freq_reg\(1) & (!\U1_acc_32bit_carrier|add\(1) & !\U1_acc_32bit_carrier|add[0]~65\)) # (!\u0_FM_Module|FM_Freq_reg\(1) & ((!\U1_acc_32bit_carrier|add[0]~65\) # (!\U1_acc_32bit_carrier|add\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(1),
	datab => \U1_acc_32bit_carrier|add\(1),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[0]~65\,
	combout => \U1_acc_32bit_carrier|add[1]~66_combout\,
	cout => \U1_acc_32bit_carrier|add[1]~67\);

-- Location: FF_X13_Y12_N3
\U1_acc_32bit_carrier|add[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[1]~66_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(1));

-- Location: LCCOMB_X13_Y12_N4
\U1_acc_32bit_carrier|add[2]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[2]~68_combout\ = ((\u0_FM_Module|FM_Freq_reg\(2) $ (\U1_acc_32bit_carrier|add\(2) $ (\U1_acc_32bit_carrier|add[1]~67\)))) # (GND)
-- \U1_acc_32bit_carrier|add[2]~69\ = CARRY((\u0_FM_Module|FM_Freq_reg\(2) & (\U1_acc_32bit_carrier|add\(2) & !\U1_acc_32bit_carrier|add[1]~67\)) # (!\u0_FM_Module|FM_Freq_reg\(2) & ((\U1_acc_32bit_carrier|add\(2)) # (!\U1_acc_32bit_carrier|add[1]~67\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(2),
	datab => \U1_acc_32bit_carrier|add\(2),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[1]~67\,
	combout => \U1_acc_32bit_carrier|add[2]~68_combout\,
	cout => \U1_acc_32bit_carrier|add[2]~69\);

-- Location: FF_X13_Y12_N5
\U1_acc_32bit_carrier|add[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[2]~68_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(2));

-- Location: LCCOMB_X13_Y12_N6
\U1_acc_32bit_carrier|add[3]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[3]~70_combout\ = (\U1_acc_32bit_carrier|add\(3) & ((\u0_FM_Module|FM_Freq_reg\(3) & (\U1_acc_32bit_carrier|add[2]~69\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(3) & (!\U1_acc_32bit_carrier|add[2]~69\)))) # 
-- (!\U1_acc_32bit_carrier|add\(3) & ((\u0_FM_Module|FM_Freq_reg\(3) & (!\U1_acc_32bit_carrier|add[2]~69\)) # (!\u0_FM_Module|FM_Freq_reg\(3) & ((\U1_acc_32bit_carrier|add[2]~69\) # (GND)))))
-- \U1_acc_32bit_carrier|add[3]~71\ = CARRY((\U1_acc_32bit_carrier|add\(3) & (!\u0_FM_Module|FM_Freq_reg\(3) & !\U1_acc_32bit_carrier|add[2]~69\)) # (!\U1_acc_32bit_carrier|add\(3) & ((!\U1_acc_32bit_carrier|add[2]~69\) # (!\u0_FM_Module|FM_Freq_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(3),
	datab => \u0_FM_Module|FM_Freq_reg\(3),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[2]~69\,
	combout => \U1_acc_32bit_carrier|add[3]~70_combout\,
	cout => \U1_acc_32bit_carrier|add[3]~71\);

-- Location: FF_X13_Y12_N7
\U1_acc_32bit_carrier|add[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[3]~70_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(3));

-- Location: LCCOMB_X13_Y12_N8
\U1_acc_32bit_carrier|add[4]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[4]~72_combout\ = ((\u0_FM_Module|FM_Freq_reg\(4) $ (\U1_acc_32bit_carrier|add\(4) $ (\U1_acc_32bit_carrier|add[3]~71\)))) # (GND)
-- \U1_acc_32bit_carrier|add[4]~73\ = CARRY((\u0_FM_Module|FM_Freq_reg\(4) & (\U1_acc_32bit_carrier|add\(4) & !\U1_acc_32bit_carrier|add[3]~71\)) # (!\u0_FM_Module|FM_Freq_reg\(4) & ((\U1_acc_32bit_carrier|add\(4)) # (!\U1_acc_32bit_carrier|add[3]~71\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(4),
	datab => \U1_acc_32bit_carrier|add\(4),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[3]~71\,
	combout => \U1_acc_32bit_carrier|add[4]~72_combout\,
	cout => \U1_acc_32bit_carrier|add[4]~73\);

-- Location: FF_X13_Y12_N9
\U1_acc_32bit_carrier|add[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[4]~72_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(4));

-- Location: LCCOMB_X13_Y12_N10
\U1_acc_32bit_carrier|add[5]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[5]~74_combout\ = (\U1_acc_32bit_carrier|add\(5) & ((\u0_FM_Module|FM_Freq_reg\(5) & (!\U1_acc_32bit_carrier|add[4]~73\)) # (!\u0_FM_Module|FM_Freq_reg\(5) & (\U1_acc_32bit_carrier|add[4]~73\ & VCC)))) # 
-- (!\U1_acc_32bit_carrier|add\(5) & ((\u0_FM_Module|FM_Freq_reg\(5) & ((\U1_acc_32bit_carrier|add[4]~73\) # (GND))) # (!\u0_FM_Module|FM_Freq_reg\(5) & (!\U1_acc_32bit_carrier|add[4]~73\))))
-- \U1_acc_32bit_carrier|add[5]~75\ = CARRY((\U1_acc_32bit_carrier|add\(5) & (\u0_FM_Module|FM_Freq_reg\(5) & !\U1_acc_32bit_carrier|add[4]~73\)) # (!\U1_acc_32bit_carrier|add\(5) & ((\u0_FM_Module|FM_Freq_reg\(5)) # (!\U1_acc_32bit_carrier|add[4]~73\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(5),
	datab => \u0_FM_Module|FM_Freq_reg\(5),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[4]~73\,
	combout => \U1_acc_32bit_carrier|add[5]~74_combout\,
	cout => \U1_acc_32bit_carrier|add[5]~75\);

-- Location: FF_X13_Y12_N11
\U1_acc_32bit_carrier|add[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[5]~74_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(5));

-- Location: LCCOMB_X13_Y12_N12
\U1_acc_32bit_carrier|add[6]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[6]~76_combout\ = ((\U1_acc_32bit_carrier|add\(6) $ (\u0_FM_Module|FM_Freq_reg\(6) $ (!\U1_acc_32bit_carrier|add[5]~75\)))) # (GND)
-- \U1_acc_32bit_carrier|add[6]~77\ = CARRY((\U1_acc_32bit_carrier|add\(6) & ((\u0_FM_Module|FM_Freq_reg\(6)) # (!\U1_acc_32bit_carrier|add[5]~75\))) # (!\U1_acc_32bit_carrier|add\(6) & (\u0_FM_Module|FM_Freq_reg\(6) & !\U1_acc_32bit_carrier|add[5]~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(6),
	datab => \u0_FM_Module|FM_Freq_reg\(6),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[5]~75\,
	combout => \U1_acc_32bit_carrier|add[6]~76_combout\,
	cout => \U1_acc_32bit_carrier|add[6]~77\);

-- Location: FF_X13_Y12_N13
\U1_acc_32bit_carrier|add[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[6]~76_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(6));

-- Location: LCCOMB_X13_Y12_N14
\U1_acc_32bit_carrier|add[7]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[7]~78_combout\ = (\u0_FM_Module|FM_Freq_reg\(7) & ((\U1_acc_32bit_carrier|add\(7) & (\U1_acc_32bit_carrier|add[6]~77\ & VCC)) # (!\U1_acc_32bit_carrier|add\(7) & (!\U1_acc_32bit_carrier|add[6]~77\)))) # 
-- (!\u0_FM_Module|FM_Freq_reg\(7) & ((\U1_acc_32bit_carrier|add\(7) & (!\U1_acc_32bit_carrier|add[6]~77\)) # (!\U1_acc_32bit_carrier|add\(7) & ((\U1_acc_32bit_carrier|add[6]~77\) # (GND)))))
-- \U1_acc_32bit_carrier|add[7]~79\ = CARRY((\u0_FM_Module|FM_Freq_reg\(7) & (!\U1_acc_32bit_carrier|add\(7) & !\U1_acc_32bit_carrier|add[6]~77\)) # (!\u0_FM_Module|FM_Freq_reg\(7) & ((!\U1_acc_32bit_carrier|add[6]~77\) # (!\U1_acc_32bit_carrier|add\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(7),
	datab => \U1_acc_32bit_carrier|add\(7),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[6]~77\,
	combout => \U1_acc_32bit_carrier|add[7]~78_combout\,
	cout => \U1_acc_32bit_carrier|add[7]~79\);

-- Location: FF_X13_Y12_N15
\U1_acc_32bit_carrier|add[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[7]~78_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(7));

-- Location: LCCOMB_X13_Y12_N16
\U1_acc_32bit_carrier|add[8]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[8]~80_combout\ = ((\u0_FM_Module|FM_Freq_reg\(8) $ (\U1_acc_32bit_carrier|add\(8) $ (\U1_acc_32bit_carrier|add[7]~79\)))) # (GND)
-- \U1_acc_32bit_carrier|add[8]~81\ = CARRY((\u0_FM_Module|FM_Freq_reg\(8) & (\U1_acc_32bit_carrier|add\(8) & !\U1_acc_32bit_carrier|add[7]~79\)) # (!\u0_FM_Module|FM_Freq_reg\(8) & ((\U1_acc_32bit_carrier|add\(8)) # (!\U1_acc_32bit_carrier|add[7]~79\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(8),
	datab => \U1_acc_32bit_carrier|add\(8),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[7]~79\,
	combout => \U1_acc_32bit_carrier|add[8]~80_combout\,
	cout => \U1_acc_32bit_carrier|add[8]~81\);

-- Location: FF_X13_Y12_N17
\U1_acc_32bit_carrier|add[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[8]~80_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(8));

-- Location: LCCOMB_X13_Y12_N18
\U1_acc_32bit_carrier|add[9]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[9]~82_combout\ = (\u0_FM_Module|FM_Freq_reg\(9) & ((\U1_acc_32bit_carrier|add\(9) & (\U1_acc_32bit_carrier|add[8]~81\ & VCC)) # (!\U1_acc_32bit_carrier|add\(9) & (!\U1_acc_32bit_carrier|add[8]~81\)))) # 
-- (!\u0_FM_Module|FM_Freq_reg\(9) & ((\U1_acc_32bit_carrier|add\(9) & (!\U1_acc_32bit_carrier|add[8]~81\)) # (!\U1_acc_32bit_carrier|add\(9) & ((\U1_acc_32bit_carrier|add[8]~81\) # (GND)))))
-- \U1_acc_32bit_carrier|add[9]~83\ = CARRY((\u0_FM_Module|FM_Freq_reg\(9) & (!\U1_acc_32bit_carrier|add\(9) & !\U1_acc_32bit_carrier|add[8]~81\)) # (!\u0_FM_Module|FM_Freq_reg\(9) & ((!\U1_acc_32bit_carrier|add[8]~81\) # (!\U1_acc_32bit_carrier|add\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(9),
	datab => \U1_acc_32bit_carrier|add\(9),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[8]~81\,
	combout => \U1_acc_32bit_carrier|add[9]~82_combout\,
	cout => \U1_acc_32bit_carrier|add[9]~83\);

-- Location: FF_X13_Y12_N19
\U1_acc_32bit_carrier|add[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[9]~82_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(9));

-- Location: LCCOMB_X13_Y12_N20
\U1_acc_32bit_carrier|add[10]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[10]~84_combout\ = ((\u0_FM_Module|FM_Freq_reg\(10) $ (\U1_acc_32bit_carrier|add\(10) $ (!\U1_acc_32bit_carrier|add[9]~83\)))) # (GND)
-- \U1_acc_32bit_carrier|add[10]~85\ = CARRY((\u0_FM_Module|FM_Freq_reg\(10) & ((\U1_acc_32bit_carrier|add\(10)) # (!\U1_acc_32bit_carrier|add[9]~83\))) # (!\u0_FM_Module|FM_Freq_reg\(10) & (\U1_acc_32bit_carrier|add\(10) & 
-- !\U1_acc_32bit_carrier|add[9]~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(10),
	datab => \U1_acc_32bit_carrier|add\(10),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[9]~83\,
	combout => \U1_acc_32bit_carrier|add[10]~84_combout\,
	cout => \U1_acc_32bit_carrier|add[10]~85\);

-- Location: FF_X13_Y12_N21
\U1_acc_32bit_carrier|add[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[10]~84_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(10));

-- Location: LCCOMB_X13_Y12_N22
\U1_acc_32bit_carrier|add[11]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[11]~86_combout\ = (\U1_acc_32bit_carrier|add\(11) & ((\u0_FM_Module|FM_Freq_reg\(11) & (\U1_acc_32bit_carrier|add[10]~85\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(11) & (!\U1_acc_32bit_carrier|add[10]~85\)))) # 
-- (!\U1_acc_32bit_carrier|add\(11) & ((\u0_FM_Module|FM_Freq_reg\(11) & (!\U1_acc_32bit_carrier|add[10]~85\)) # (!\u0_FM_Module|FM_Freq_reg\(11) & ((\U1_acc_32bit_carrier|add[10]~85\) # (GND)))))
-- \U1_acc_32bit_carrier|add[11]~87\ = CARRY((\U1_acc_32bit_carrier|add\(11) & (!\u0_FM_Module|FM_Freq_reg\(11) & !\U1_acc_32bit_carrier|add[10]~85\)) # (!\U1_acc_32bit_carrier|add\(11) & ((!\U1_acc_32bit_carrier|add[10]~85\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(11),
	datab => \u0_FM_Module|FM_Freq_reg\(11),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[10]~85\,
	combout => \U1_acc_32bit_carrier|add[11]~86_combout\,
	cout => \U1_acc_32bit_carrier|add[11]~87\);

-- Location: FF_X13_Y12_N23
\U1_acc_32bit_carrier|add[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[11]~86_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(11));

-- Location: LCCOMB_X13_Y12_N24
\U1_acc_32bit_carrier|add[12]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[12]~88_combout\ = ((\U1_acc_32bit_carrier|add\(12) $ (\u0_FM_Module|FM_Freq_reg\(12) $ (\U1_acc_32bit_carrier|add[11]~87\)))) # (GND)
-- \U1_acc_32bit_carrier|add[12]~89\ = CARRY((\U1_acc_32bit_carrier|add\(12) & ((!\U1_acc_32bit_carrier|add[11]~87\) # (!\u0_FM_Module|FM_Freq_reg\(12)))) # (!\U1_acc_32bit_carrier|add\(12) & (!\u0_FM_Module|FM_Freq_reg\(12) & 
-- !\U1_acc_32bit_carrier|add[11]~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(12),
	datab => \u0_FM_Module|FM_Freq_reg\(12),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[11]~87\,
	combout => \U1_acc_32bit_carrier|add[12]~88_combout\,
	cout => \U1_acc_32bit_carrier|add[12]~89\);

-- Location: FF_X13_Y12_N25
\U1_acc_32bit_carrier|add[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[12]~88_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(12));

-- Location: LCCOMB_X13_Y12_N26
\U1_acc_32bit_carrier|add[13]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[13]~90_combout\ = (\U1_acc_32bit_carrier|add\(13) & ((\u0_FM_Module|FM_Freq_reg\(13) & (\U1_acc_32bit_carrier|add[12]~89\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(13) & (!\U1_acc_32bit_carrier|add[12]~89\)))) # 
-- (!\U1_acc_32bit_carrier|add\(13) & ((\u0_FM_Module|FM_Freq_reg\(13) & (!\U1_acc_32bit_carrier|add[12]~89\)) # (!\u0_FM_Module|FM_Freq_reg\(13) & ((\U1_acc_32bit_carrier|add[12]~89\) # (GND)))))
-- \U1_acc_32bit_carrier|add[13]~91\ = CARRY((\U1_acc_32bit_carrier|add\(13) & (!\u0_FM_Module|FM_Freq_reg\(13) & !\U1_acc_32bit_carrier|add[12]~89\)) # (!\U1_acc_32bit_carrier|add\(13) & ((!\U1_acc_32bit_carrier|add[12]~89\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(13),
	datab => \u0_FM_Module|FM_Freq_reg\(13),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[12]~89\,
	combout => \U1_acc_32bit_carrier|add[13]~90_combout\,
	cout => \U1_acc_32bit_carrier|add[13]~91\);

-- Location: FF_X13_Y12_N27
\U1_acc_32bit_carrier|add[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[13]~90_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(13));

-- Location: LCCOMB_X13_Y12_N28
\U1_acc_32bit_carrier|add[14]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[14]~92_combout\ = ((\U1_acc_32bit_carrier|add\(14) $ (\u0_FM_Module|FM_Freq_reg\(14) $ (!\U1_acc_32bit_carrier|add[13]~91\)))) # (GND)
-- \U1_acc_32bit_carrier|add[14]~93\ = CARRY((\U1_acc_32bit_carrier|add\(14) & ((\u0_FM_Module|FM_Freq_reg\(14)) # (!\U1_acc_32bit_carrier|add[13]~91\))) # (!\U1_acc_32bit_carrier|add\(14) & (\u0_FM_Module|FM_Freq_reg\(14) & 
-- !\U1_acc_32bit_carrier|add[13]~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(14),
	datab => \u0_FM_Module|FM_Freq_reg\(14),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[13]~91\,
	combout => \U1_acc_32bit_carrier|add[14]~92_combout\,
	cout => \U1_acc_32bit_carrier|add[14]~93\);

-- Location: FF_X13_Y12_N29
\U1_acc_32bit_carrier|add[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[14]~92_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(14));

-- Location: LCCOMB_X13_Y12_N30
\U1_acc_32bit_carrier|add[15]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[15]~94_combout\ = (\U1_acc_32bit_carrier|add\(15) & ((\u0_FM_Module|FM_Freq_reg\(15) & (\U1_acc_32bit_carrier|add[14]~93\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(15) & (!\U1_acc_32bit_carrier|add[14]~93\)))) # 
-- (!\U1_acc_32bit_carrier|add\(15) & ((\u0_FM_Module|FM_Freq_reg\(15) & (!\U1_acc_32bit_carrier|add[14]~93\)) # (!\u0_FM_Module|FM_Freq_reg\(15) & ((\U1_acc_32bit_carrier|add[14]~93\) # (GND)))))
-- \U1_acc_32bit_carrier|add[15]~95\ = CARRY((\U1_acc_32bit_carrier|add\(15) & (!\u0_FM_Module|FM_Freq_reg\(15) & !\U1_acc_32bit_carrier|add[14]~93\)) # (!\U1_acc_32bit_carrier|add\(15) & ((!\U1_acc_32bit_carrier|add[14]~93\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(15),
	datab => \u0_FM_Module|FM_Freq_reg\(15),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[14]~93\,
	combout => \U1_acc_32bit_carrier|add[15]~94_combout\,
	cout => \U1_acc_32bit_carrier|add[15]~95\);

-- Location: FF_X13_Y12_N31
\U1_acc_32bit_carrier|add[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[15]~94_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(15));

-- Location: LCCOMB_X13_Y11_N0
\U1_acc_32bit_carrier|add[16]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[16]~96_combout\ = ((\u0_FM_Module|FM_Freq_reg\(16) $ (\U1_acc_32bit_carrier|add\(16) $ (\U1_acc_32bit_carrier|add[15]~95\)))) # (GND)
-- \U1_acc_32bit_carrier|add[16]~97\ = CARRY((\u0_FM_Module|FM_Freq_reg\(16) & (\U1_acc_32bit_carrier|add\(16) & !\U1_acc_32bit_carrier|add[15]~95\)) # (!\u0_FM_Module|FM_Freq_reg\(16) & ((\U1_acc_32bit_carrier|add\(16)) # 
-- (!\U1_acc_32bit_carrier|add[15]~95\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(16),
	datab => \U1_acc_32bit_carrier|add\(16),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[15]~95\,
	combout => \U1_acc_32bit_carrier|add[16]~96_combout\,
	cout => \U1_acc_32bit_carrier|add[16]~97\);

-- Location: FF_X13_Y11_N1
\U1_acc_32bit_carrier|add[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[16]~96_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(16));

-- Location: LCCOMB_X13_Y11_N2
\U1_acc_32bit_carrier|add[17]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[17]~98_combout\ = (\u0_FM_Module|FM_Freq_reg\(17) & ((\U1_acc_32bit_carrier|add\(17) & (\U1_acc_32bit_carrier|add[16]~97\ & VCC)) # (!\U1_acc_32bit_carrier|add\(17) & (!\U1_acc_32bit_carrier|add[16]~97\)))) # 
-- (!\u0_FM_Module|FM_Freq_reg\(17) & ((\U1_acc_32bit_carrier|add\(17) & (!\U1_acc_32bit_carrier|add[16]~97\)) # (!\U1_acc_32bit_carrier|add\(17) & ((\U1_acc_32bit_carrier|add[16]~97\) # (GND)))))
-- \U1_acc_32bit_carrier|add[17]~99\ = CARRY((\u0_FM_Module|FM_Freq_reg\(17) & (!\U1_acc_32bit_carrier|add\(17) & !\U1_acc_32bit_carrier|add[16]~97\)) # (!\u0_FM_Module|FM_Freq_reg\(17) & ((!\U1_acc_32bit_carrier|add[16]~97\) # 
-- (!\U1_acc_32bit_carrier|add\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(17),
	datab => \U1_acc_32bit_carrier|add\(17),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[16]~97\,
	combout => \U1_acc_32bit_carrier|add[17]~98_combout\,
	cout => \U1_acc_32bit_carrier|add[17]~99\);

-- Location: FF_X13_Y11_N3
\U1_acc_32bit_carrier|add[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[17]~98_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(17));

-- Location: LCCOMB_X13_Y11_N4
\U1_acc_32bit_carrier|add[18]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[18]~100_combout\ = ((\U1_acc_32bit_carrier|add\(18) $ (\u0_FM_Module|FM_Freq_reg\(18) $ (!\U1_acc_32bit_carrier|add[17]~99\)))) # (GND)
-- \U1_acc_32bit_carrier|add[18]~101\ = CARRY((\U1_acc_32bit_carrier|add\(18) & ((\u0_FM_Module|FM_Freq_reg\(18)) # (!\U1_acc_32bit_carrier|add[17]~99\))) # (!\U1_acc_32bit_carrier|add\(18) & (\u0_FM_Module|FM_Freq_reg\(18) & 
-- !\U1_acc_32bit_carrier|add[17]~99\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(18),
	datab => \u0_FM_Module|FM_Freq_reg\(18),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[17]~99\,
	combout => \U1_acc_32bit_carrier|add[18]~100_combout\,
	cout => \U1_acc_32bit_carrier|add[18]~101\);

-- Location: FF_X13_Y11_N5
\U1_acc_32bit_carrier|add[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[18]~100_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(18));

-- Location: LCCOMB_X13_Y11_N6
\U1_acc_32bit_carrier|add[19]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[19]~102_combout\ = (\U1_acc_32bit_carrier|add\(19) & ((\u0_FM_Module|FM_Freq_reg\(19) & (\U1_acc_32bit_carrier|add[18]~101\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(19) & (!\U1_acc_32bit_carrier|add[18]~101\)))) # 
-- (!\U1_acc_32bit_carrier|add\(19) & ((\u0_FM_Module|FM_Freq_reg\(19) & (!\U1_acc_32bit_carrier|add[18]~101\)) # (!\u0_FM_Module|FM_Freq_reg\(19) & ((\U1_acc_32bit_carrier|add[18]~101\) # (GND)))))
-- \U1_acc_32bit_carrier|add[19]~103\ = CARRY((\U1_acc_32bit_carrier|add\(19) & (!\u0_FM_Module|FM_Freq_reg\(19) & !\U1_acc_32bit_carrier|add[18]~101\)) # (!\U1_acc_32bit_carrier|add\(19) & ((!\U1_acc_32bit_carrier|add[18]~101\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(19),
	datab => \u0_FM_Module|FM_Freq_reg\(19),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[18]~101\,
	combout => \U1_acc_32bit_carrier|add[19]~102_combout\,
	cout => \U1_acc_32bit_carrier|add[19]~103\);

-- Location: FF_X13_Y11_N7
\U1_acc_32bit_carrier|add[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[19]~102_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(19));

-- Location: LCCOMB_X13_Y11_N8
\U1_acc_32bit_carrier|add[20]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[20]~104_combout\ = ((\u0_FM_Module|FM_Freq_reg\(20) $ (\U1_acc_32bit_carrier|add\(20) $ (\U1_acc_32bit_carrier|add[19]~103\)))) # (GND)
-- \U1_acc_32bit_carrier|add[20]~105\ = CARRY((\u0_FM_Module|FM_Freq_reg\(20) & (\U1_acc_32bit_carrier|add\(20) & !\U1_acc_32bit_carrier|add[19]~103\)) # (!\u0_FM_Module|FM_Freq_reg\(20) & ((\U1_acc_32bit_carrier|add\(20)) # 
-- (!\U1_acc_32bit_carrier|add[19]~103\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(20),
	datab => \U1_acc_32bit_carrier|add\(20),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[19]~103\,
	combout => \U1_acc_32bit_carrier|add[20]~104_combout\,
	cout => \U1_acc_32bit_carrier|add[20]~105\);

-- Location: FF_X13_Y11_N9
\U1_acc_32bit_carrier|add[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[20]~104_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(20));

-- Location: LCCOMB_X13_Y11_N10
\U1_acc_32bit_carrier|add[21]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[21]~106_combout\ = (\U1_acc_32bit_carrier|add\(21) & ((\u0_FM_Module|FM_Freq_reg\(21) & (\U1_acc_32bit_carrier|add[20]~105\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(21) & (!\U1_acc_32bit_carrier|add[20]~105\)))) # 
-- (!\U1_acc_32bit_carrier|add\(21) & ((\u0_FM_Module|FM_Freq_reg\(21) & (!\U1_acc_32bit_carrier|add[20]~105\)) # (!\u0_FM_Module|FM_Freq_reg\(21) & ((\U1_acc_32bit_carrier|add[20]~105\) # (GND)))))
-- \U1_acc_32bit_carrier|add[21]~107\ = CARRY((\U1_acc_32bit_carrier|add\(21) & (!\u0_FM_Module|FM_Freq_reg\(21) & !\U1_acc_32bit_carrier|add[20]~105\)) # (!\U1_acc_32bit_carrier|add\(21) & ((!\U1_acc_32bit_carrier|add[20]~105\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(21),
	datab => \u0_FM_Module|FM_Freq_reg\(21),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[20]~105\,
	combout => \U1_acc_32bit_carrier|add[21]~106_combout\,
	cout => \U1_acc_32bit_carrier|add[21]~107\);

-- Location: FF_X13_Y11_N11
\U1_acc_32bit_carrier|add[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[21]~106_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(21));

-- Location: LCCOMB_X13_Y11_N12
\U1_acc_32bit_carrier|add[22]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[22]~108_combout\ = ((\U1_acc_32bit_carrier|add\(22) $ (\u0_FM_Module|FM_Freq_reg\(22) $ (!\U1_acc_32bit_carrier|add[21]~107\)))) # (GND)
-- \U1_acc_32bit_carrier|add[22]~109\ = CARRY((\U1_acc_32bit_carrier|add\(22) & ((\u0_FM_Module|FM_Freq_reg\(22)) # (!\U1_acc_32bit_carrier|add[21]~107\))) # (!\U1_acc_32bit_carrier|add\(22) & (\u0_FM_Module|FM_Freq_reg\(22) & 
-- !\U1_acc_32bit_carrier|add[21]~107\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(22),
	datab => \u0_FM_Module|FM_Freq_reg\(22),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[21]~107\,
	combout => \U1_acc_32bit_carrier|add[22]~108_combout\,
	cout => \U1_acc_32bit_carrier|add[22]~109\);

-- Location: FF_X13_Y11_N13
\U1_acc_32bit_carrier|add[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[22]~108_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(22));

-- Location: LCCOMB_X13_Y11_N14
\U1_acc_32bit_carrier|add[23]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[23]~110_combout\ = (\U1_acc_32bit_carrier|add\(23) & ((\u0_FM_Module|FM_Freq_reg\(23) & (\U1_acc_32bit_carrier|add[22]~109\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(23) & (!\U1_acc_32bit_carrier|add[22]~109\)))) # 
-- (!\U1_acc_32bit_carrier|add\(23) & ((\u0_FM_Module|FM_Freq_reg\(23) & (!\U1_acc_32bit_carrier|add[22]~109\)) # (!\u0_FM_Module|FM_Freq_reg\(23) & ((\U1_acc_32bit_carrier|add[22]~109\) # (GND)))))
-- \U1_acc_32bit_carrier|add[23]~111\ = CARRY((\U1_acc_32bit_carrier|add\(23) & (!\u0_FM_Module|FM_Freq_reg\(23) & !\U1_acc_32bit_carrier|add[22]~109\)) # (!\U1_acc_32bit_carrier|add\(23) & ((!\U1_acc_32bit_carrier|add[22]~109\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(23),
	datab => \u0_FM_Module|FM_Freq_reg\(23),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[22]~109\,
	combout => \U1_acc_32bit_carrier|add[23]~110_combout\,
	cout => \U1_acc_32bit_carrier|add[23]~111\);

-- Location: FF_X13_Y11_N15
\U1_acc_32bit_carrier|add[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[23]~110_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(23));

-- Location: LCCOMB_X13_Y11_N16
\U1_acc_32bit_carrier|add[24]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[24]~112_combout\ = ((\u0_FM_Module|FM_Freq_reg\(24) $ (\U1_acc_32bit_carrier|add\(24) $ (\U1_acc_32bit_carrier|add[23]~111\)))) # (GND)
-- \U1_acc_32bit_carrier|add[24]~113\ = CARRY((\u0_FM_Module|FM_Freq_reg\(24) & (\U1_acc_32bit_carrier|add\(24) & !\U1_acc_32bit_carrier|add[23]~111\)) # (!\u0_FM_Module|FM_Freq_reg\(24) & ((\U1_acc_32bit_carrier|add\(24)) # 
-- (!\U1_acc_32bit_carrier|add[23]~111\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(24),
	datab => \U1_acc_32bit_carrier|add\(24),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[23]~111\,
	combout => \U1_acc_32bit_carrier|add[24]~112_combout\,
	cout => \U1_acc_32bit_carrier|add[24]~113\);

-- Location: FF_X13_Y11_N17
\U1_acc_32bit_carrier|add[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[24]~112_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(24));

-- Location: LCCOMB_X13_Y11_N18
\U1_acc_32bit_carrier|add[25]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[25]~114_combout\ = (\u0_FM_Module|FM_Freq_reg\(25) & ((\U1_acc_32bit_carrier|add\(25) & (\U1_acc_32bit_carrier|add[24]~113\ & VCC)) # (!\U1_acc_32bit_carrier|add\(25) & (!\U1_acc_32bit_carrier|add[24]~113\)))) # 
-- (!\u0_FM_Module|FM_Freq_reg\(25) & ((\U1_acc_32bit_carrier|add\(25) & (!\U1_acc_32bit_carrier|add[24]~113\)) # (!\U1_acc_32bit_carrier|add\(25) & ((\U1_acc_32bit_carrier|add[24]~113\) # (GND)))))
-- \U1_acc_32bit_carrier|add[25]~115\ = CARRY((\u0_FM_Module|FM_Freq_reg\(25) & (!\U1_acc_32bit_carrier|add\(25) & !\U1_acc_32bit_carrier|add[24]~113\)) # (!\u0_FM_Module|FM_Freq_reg\(25) & ((!\U1_acc_32bit_carrier|add[24]~113\) # 
-- (!\U1_acc_32bit_carrier|add\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(25),
	datab => \U1_acc_32bit_carrier|add\(25),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[24]~113\,
	combout => \U1_acc_32bit_carrier|add[25]~114_combout\,
	cout => \U1_acc_32bit_carrier|add[25]~115\);

-- Location: FF_X13_Y11_N19
\U1_acc_32bit_carrier|add[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[25]~114_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(25));

-- Location: LCCOMB_X13_Y11_N20
\U1_acc_32bit_carrier|add[26]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[26]~116_combout\ = ((\u0_FM_Module|FM_Freq_reg\(26) $ (\U1_acc_32bit_carrier|add\(26) $ (!\U1_acc_32bit_carrier|add[25]~115\)))) # (GND)
-- \U1_acc_32bit_carrier|add[26]~117\ = CARRY((\u0_FM_Module|FM_Freq_reg\(26) & ((\U1_acc_32bit_carrier|add\(26)) # (!\U1_acc_32bit_carrier|add[25]~115\))) # (!\u0_FM_Module|FM_Freq_reg\(26) & (\U1_acc_32bit_carrier|add\(26) & 
-- !\U1_acc_32bit_carrier|add[25]~115\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(26),
	datab => \U1_acc_32bit_carrier|add\(26),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[25]~115\,
	combout => \U1_acc_32bit_carrier|add[26]~116_combout\,
	cout => \U1_acc_32bit_carrier|add[26]~117\);

-- Location: FF_X13_Y11_N21
\U1_acc_32bit_carrier|add[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[26]~116_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(26));

-- Location: LCCOMB_X13_Y11_N22
\U1_acc_32bit_carrier|add[27]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[27]~118_combout\ = (\U1_acc_32bit_carrier|add\(27) & ((\u0_FM_Module|FM_Freq_reg\(27) & (\U1_acc_32bit_carrier|add[26]~117\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(27) & (!\U1_acc_32bit_carrier|add[26]~117\)))) # 
-- (!\U1_acc_32bit_carrier|add\(27) & ((\u0_FM_Module|FM_Freq_reg\(27) & (!\U1_acc_32bit_carrier|add[26]~117\)) # (!\u0_FM_Module|FM_Freq_reg\(27) & ((\U1_acc_32bit_carrier|add[26]~117\) # (GND)))))
-- \U1_acc_32bit_carrier|add[27]~119\ = CARRY((\U1_acc_32bit_carrier|add\(27) & (!\u0_FM_Module|FM_Freq_reg\(27) & !\U1_acc_32bit_carrier|add[26]~117\)) # (!\U1_acc_32bit_carrier|add\(27) & ((!\U1_acc_32bit_carrier|add[26]~117\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(27),
	datab => \u0_FM_Module|FM_Freq_reg\(27),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[26]~117\,
	combout => \U1_acc_32bit_carrier|add[27]~118_combout\,
	cout => \U1_acc_32bit_carrier|add[27]~119\);

-- Location: FF_X13_Y11_N23
\U1_acc_32bit_carrier|add[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[27]~118_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(27));

-- Location: LCCOMB_X13_Y11_N24
\U1_acc_32bit_carrier|add[28]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[28]~120_combout\ = ((\U1_acc_32bit_carrier|add\(28) $ (\u0_FM_Module|FM_Freq_reg\(28) $ (\U1_acc_32bit_carrier|add[27]~119\)))) # (GND)
-- \U1_acc_32bit_carrier|add[28]~121\ = CARRY((\U1_acc_32bit_carrier|add\(28) & ((!\U1_acc_32bit_carrier|add[27]~119\) # (!\u0_FM_Module|FM_Freq_reg\(28)))) # (!\U1_acc_32bit_carrier|add\(28) & (!\u0_FM_Module|FM_Freq_reg\(28) & 
-- !\U1_acc_32bit_carrier|add[27]~119\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(28),
	datab => \u0_FM_Module|FM_Freq_reg\(28),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[27]~119\,
	combout => \U1_acc_32bit_carrier|add[28]~120_combout\,
	cout => \U1_acc_32bit_carrier|add[28]~121\);

-- Location: FF_X13_Y11_N25
\U1_acc_32bit_carrier|add[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[28]~120_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(28));

-- Location: LCCOMB_X13_Y11_N26
\U1_acc_32bit_carrier|add[29]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[29]~122_combout\ = (\U1_acc_32bit_carrier|add\(29) & ((\u0_FM_Module|FM_Freq_reg\(29) & (\U1_acc_32bit_carrier|add[28]~121\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(29) & (!\U1_acc_32bit_carrier|add[28]~121\)))) # 
-- (!\U1_acc_32bit_carrier|add\(29) & ((\u0_FM_Module|FM_Freq_reg\(29) & (!\U1_acc_32bit_carrier|add[28]~121\)) # (!\u0_FM_Module|FM_Freq_reg\(29) & ((\U1_acc_32bit_carrier|add[28]~121\) # (GND)))))
-- \U1_acc_32bit_carrier|add[29]~123\ = CARRY((\U1_acc_32bit_carrier|add\(29) & (!\u0_FM_Module|FM_Freq_reg\(29) & !\U1_acc_32bit_carrier|add[28]~121\)) # (!\U1_acc_32bit_carrier|add\(29) & ((!\U1_acc_32bit_carrier|add[28]~121\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(29),
	datab => \u0_FM_Module|FM_Freq_reg\(29),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[28]~121\,
	combout => \U1_acc_32bit_carrier|add[29]~122_combout\,
	cout => \U1_acc_32bit_carrier|add[29]~123\);

-- Location: FF_X13_Y11_N27
\U1_acc_32bit_carrier|add[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[29]~122_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(29));

-- Location: LCCOMB_X13_Y11_N28
\U1_acc_32bit_carrier|add[30]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[30]~124_combout\ = ((\U1_acc_32bit_carrier|add\(30) $ (\u0_FM_Module|FM_Freq_reg\(30) $ (!\U1_acc_32bit_carrier|add[29]~123\)))) # (GND)
-- \U1_acc_32bit_carrier|add[30]~125\ = CARRY((\U1_acc_32bit_carrier|add\(30) & ((\u0_FM_Module|FM_Freq_reg\(30)) # (!\U1_acc_32bit_carrier|add[29]~123\))) # (!\U1_acc_32bit_carrier|add\(30) & (\u0_FM_Module|FM_Freq_reg\(30) & 
-- !\U1_acc_32bit_carrier|add[29]~123\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(30),
	datab => \u0_FM_Module|FM_Freq_reg\(30),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[29]~123\,
	combout => \U1_acc_32bit_carrier|add[30]~124_combout\,
	cout => \U1_acc_32bit_carrier|add[30]~125\);

-- Location: FF_X13_Y11_N29
\U1_acc_32bit_carrier|add[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[30]~124_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(30));

-- Location: LCCOMB_X13_Y11_N30
\U1_acc_32bit_carrier|add[31]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[31]~126_combout\ = (\U1_acc_32bit_carrier|add\(31) & ((\u0_FM_Module|FM_Freq_reg\(31) & (\U1_acc_32bit_carrier|add[30]~125\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(31) & (!\U1_acc_32bit_carrier|add[30]~125\)))) # 
-- (!\U1_acc_32bit_carrier|add\(31) & ((\u0_FM_Module|FM_Freq_reg\(31) & (!\U1_acc_32bit_carrier|add[30]~125\)) # (!\u0_FM_Module|FM_Freq_reg\(31) & ((\U1_acc_32bit_carrier|add[30]~125\) # (GND)))))
-- \U1_acc_32bit_carrier|add[31]~127\ = CARRY((\U1_acc_32bit_carrier|add\(31) & (!\u0_FM_Module|FM_Freq_reg\(31) & !\U1_acc_32bit_carrier|add[30]~125\)) # (!\U1_acc_32bit_carrier|add\(31) & ((!\U1_acc_32bit_carrier|add[30]~125\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(31),
	datab => \u0_FM_Module|FM_Freq_reg\(31),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[30]~125\,
	combout => \U1_acc_32bit_carrier|add[31]~126_combout\,
	cout => \U1_acc_32bit_carrier|add[31]~127\);

-- Location: FF_X13_Y11_N31
\U1_acc_32bit_carrier|add[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[31]~126_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(31));

-- Location: LCCOMB_X13_Y10_N0
\U1_acc_32bit_carrier|add[32]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[32]~128_combout\ = ((\u0_FM_Module|FM_Freq_reg\(32) $ (\U1_acc_32bit_carrier|add\(32) $ (\U1_acc_32bit_carrier|add[31]~127\)))) # (GND)
-- \U1_acc_32bit_carrier|add[32]~129\ = CARRY((\u0_FM_Module|FM_Freq_reg\(32) & (\U1_acc_32bit_carrier|add\(32) & !\U1_acc_32bit_carrier|add[31]~127\)) # (!\u0_FM_Module|FM_Freq_reg\(32) & ((\U1_acc_32bit_carrier|add\(32)) # 
-- (!\U1_acc_32bit_carrier|add[31]~127\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(32),
	datab => \U1_acc_32bit_carrier|add\(32),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[31]~127\,
	combout => \U1_acc_32bit_carrier|add[32]~128_combout\,
	cout => \U1_acc_32bit_carrier|add[32]~129\);

-- Location: FF_X13_Y10_N1
\U1_acc_32bit_carrier|add[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[32]~128_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(32));

-- Location: LCCOMB_X13_Y10_N2
\U1_acc_32bit_carrier|add[33]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[33]~130_combout\ = (\u0_FM_Module|FM_Freq_reg\(33) & ((\U1_acc_32bit_carrier|add\(33) & (\U1_acc_32bit_carrier|add[32]~129\ & VCC)) # (!\U1_acc_32bit_carrier|add\(33) & (!\U1_acc_32bit_carrier|add[32]~129\)))) # 
-- (!\u0_FM_Module|FM_Freq_reg\(33) & ((\U1_acc_32bit_carrier|add\(33) & (!\U1_acc_32bit_carrier|add[32]~129\)) # (!\U1_acc_32bit_carrier|add\(33) & ((\U1_acc_32bit_carrier|add[32]~129\) # (GND)))))
-- \U1_acc_32bit_carrier|add[33]~131\ = CARRY((\u0_FM_Module|FM_Freq_reg\(33) & (!\U1_acc_32bit_carrier|add\(33) & !\U1_acc_32bit_carrier|add[32]~129\)) # (!\u0_FM_Module|FM_Freq_reg\(33) & ((!\U1_acc_32bit_carrier|add[32]~129\) # 
-- (!\U1_acc_32bit_carrier|add\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(33),
	datab => \U1_acc_32bit_carrier|add\(33),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[32]~129\,
	combout => \U1_acc_32bit_carrier|add[33]~130_combout\,
	cout => \U1_acc_32bit_carrier|add[33]~131\);

-- Location: FF_X13_Y10_N3
\U1_acc_32bit_carrier|add[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[33]~130_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(33));

-- Location: LCCOMB_X13_Y10_N4
\U1_acc_32bit_carrier|add[34]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[34]~132_combout\ = ((\u0_FM_Module|FM_Freq_reg\(34) $ (\U1_acc_32bit_carrier|add\(34) $ (!\U1_acc_32bit_carrier|add[33]~131\)))) # (GND)
-- \U1_acc_32bit_carrier|add[34]~133\ = CARRY((\u0_FM_Module|FM_Freq_reg\(34) & ((\U1_acc_32bit_carrier|add\(34)) # (!\U1_acc_32bit_carrier|add[33]~131\))) # (!\u0_FM_Module|FM_Freq_reg\(34) & (\U1_acc_32bit_carrier|add\(34) & 
-- !\U1_acc_32bit_carrier|add[33]~131\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(34),
	datab => \U1_acc_32bit_carrier|add\(34),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[33]~131\,
	combout => \U1_acc_32bit_carrier|add[34]~132_combout\,
	cout => \U1_acc_32bit_carrier|add[34]~133\);

-- Location: FF_X13_Y10_N5
\U1_acc_32bit_carrier|add[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[34]~132_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(34));

-- Location: LCCOMB_X13_Y10_N6
\U1_acc_32bit_carrier|add[35]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[35]~134_combout\ = (\U1_acc_32bit_carrier|add\(35) & ((\u0_FM_Module|FM_Freq_reg\(35) & (\U1_acc_32bit_carrier|add[34]~133\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(35) & (!\U1_acc_32bit_carrier|add[34]~133\)))) # 
-- (!\U1_acc_32bit_carrier|add\(35) & ((\u0_FM_Module|FM_Freq_reg\(35) & (!\U1_acc_32bit_carrier|add[34]~133\)) # (!\u0_FM_Module|FM_Freq_reg\(35) & ((\U1_acc_32bit_carrier|add[34]~133\) # (GND)))))
-- \U1_acc_32bit_carrier|add[35]~135\ = CARRY((\U1_acc_32bit_carrier|add\(35) & (!\u0_FM_Module|FM_Freq_reg\(35) & !\U1_acc_32bit_carrier|add[34]~133\)) # (!\U1_acc_32bit_carrier|add\(35) & ((!\U1_acc_32bit_carrier|add[34]~133\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(35),
	datab => \u0_FM_Module|FM_Freq_reg\(35),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[34]~133\,
	combout => \U1_acc_32bit_carrier|add[35]~134_combout\,
	cout => \U1_acc_32bit_carrier|add[35]~135\);

-- Location: FF_X13_Y10_N7
\U1_acc_32bit_carrier|add[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[35]~134_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(35));

-- Location: LCCOMB_X13_Y10_N8
\U1_acc_32bit_carrier|add[36]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[36]~136_combout\ = ((\u0_FM_Module|FM_Freq_reg\(36) $ (\U1_acc_32bit_carrier|add\(36) $ (\U1_acc_32bit_carrier|add[35]~135\)))) # (GND)
-- \U1_acc_32bit_carrier|add[36]~137\ = CARRY((\u0_FM_Module|FM_Freq_reg\(36) & (\U1_acc_32bit_carrier|add\(36) & !\U1_acc_32bit_carrier|add[35]~135\)) # (!\u0_FM_Module|FM_Freq_reg\(36) & ((\U1_acc_32bit_carrier|add\(36)) # 
-- (!\U1_acc_32bit_carrier|add[35]~135\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(36),
	datab => \U1_acc_32bit_carrier|add\(36),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[35]~135\,
	combout => \U1_acc_32bit_carrier|add[36]~136_combout\,
	cout => \U1_acc_32bit_carrier|add[36]~137\);

-- Location: FF_X13_Y10_N9
\U1_acc_32bit_carrier|add[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[36]~136_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(36));

-- Location: LCCOMB_X13_Y10_N10
\U1_acc_32bit_carrier|add[37]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[37]~138_combout\ = (\U1_acc_32bit_carrier|add\(37) & ((\u0_FM_Module|FM_Freq_reg\(37) & (\U1_acc_32bit_carrier|add[36]~137\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(37) & (!\U1_acc_32bit_carrier|add[36]~137\)))) # 
-- (!\U1_acc_32bit_carrier|add\(37) & ((\u0_FM_Module|FM_Freq_reg\(37) & (!\U1_acc_32bit_carrier|add[36]~137\)) # (!\u0_FM_Module|FM_Freq_reg\(37) & ((\U1_acc_32bit_carrier|add[36]~137\) # (GND)))))
-- \U1_acc_32bit_carrier|add[37]~139\ = CARRY((\U1_acc_32bit_carrier|add\(37) & (!\u0_FM_Module|FM_Freq_reg\(37) & !\U1_acc_32bit_carrier|add[36]~137\)) # (!\U1_acc_32bit_carrier|add\(37) & ((!\U1_acc_32bit_carrier|add[36]~137\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(37),
	datab => \u0_FM_Module|FM_Freq_reg\(37),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[36]~137\,
	combout => \U1_acc_32bit_carrier|add[37]~138_combout\,
	cout => \U1_acc_32bit_carrier|add[37]~139\);

-- Location: FF_X13_Y10_N11
\U1_acc_32bit_carrier|add[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[37]~138_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(37));

-- Location: LCCOMB_X13_Y10_N12
\U1_acc_32bit_carrier|add[38]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[38]~140_combout\ = ((\U1_acc_32bit_carrier|add\(38) $ (\u0_FM_Module|FM_Freq_reg\(38) $ (!\U1_acc_32bit_carrier|add[37]~139\)))) # (GND)
-- \U1_acc_32bit_carrier|add[38]~141\ = CARRY((\U1_acc_32bit_carrier|add\(38) & ((\u0_FM_Module|FM_Freq_reg\(38)) # (!\U1_acc_32bit_carrier|add[37]~139\))) # (!\U1_acc_32bit_carrier|add\(38) & (\u0_FM_Module|FM_Freq_reg\(38) & 
-- !\U1_acc_32bit_carrier|add[37]~139\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(38),
	datab => \u0_FM_Module|FM_Freq_reg\(38),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[37]~139\,
	combout => \U1_acc_32bit_carrier|add[38]~140_combout\,
	cout => \U1_acc_32bit_carrier|add[38]~141\);

-- Location: FF_X13_Y10_N13
\U1_acc_32bit_carrier|add[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[38]~140_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(38));

-- Location: LCCOMB_X13_Y10_N14
\U1_acc_32bit_carrier|add[39]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[39]~142_combout\ = (\u0_FM_Module|FM_Freq_reg\(39) & ((\U1_acc_32bit_carrier|add\(39) & (\U1_acc_32bit_carrier|add[38]~141\ & VCC)) # (!\U1_acc_32bit_carrier|add\(39) & (!\U1_acc_32bit_carrier|add[38]~141\)))) # 
-- (!\u0_FM_Module|FM_Freq_reg\(39) & ((\U1_acc_32bit_carrier|add\(39) & (!\U1_acc_32bit_carrier|add[38]~141\)) # (!\U1_acc_32bit_carrier|add\(39) & ((\U1_acc_32bit_carrier|add[38]~141\) # (GND)))))
-- \U1_acc_32bit_carrier|add[39]~143\ = CARRY((\u0_FM_Module|FM_Freq_reg\(39) & (!\U1_acc_32bit_carrier|add\(39) & !\U1_acc_32bit_carrier|add[38]~141\)) # (!\u0_FM_Module|FM_Freq_reg\(39) & ((!\U1_acc_32bit_carrier|add[38]~141\) # 
-- (!\U1_acc_32bit_carrier|add\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(39),
	datab => \U1_acc_32bit_carrier|add\(39),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[38]~141\,
	combout => \U1_acc_32bit_carrier|add[39]~142_combout\,
	cout => \U1_acc_32bit_carrier|add[39]~143\);

-- Location: FF_X13_Y10_N15
\U1_acc_32bit_carrier|add[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[39]~142_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(39));

-- Location: LCCOMB_X13_Y10_N16
\U1_acc_32bit_carrier|add[40]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[40]~144_combout\ = ((\u0_FM_Module|FM_Freq_reg\(40) $ (\U1_acc_32bit_carrier|add\(40) $ (\U1_acc_32bit_carrier|add[39]~143\)))) # (GND)
-- \U1_acc_32bit_carrier|add[40]~145\ = CARRY((\u0_FM_Module|FM_Freq_reg\(40) & (\U1_acc_32bit_carrier|add\(40) & !\U1_acc_32bit_carrier|add[39]~143\)) # (!\u0_FM_Module|FM_Freq_reg\(40) & ((\U1_acc_32bit_carrier|add\(40)) # 
-- (!\U1_acc_32bit_carrier|add[39]~143\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(40),
	datab => \U1_acc_32bit_carrier|add\(40),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[39]~143\,
	combout => \U1_acc_32bit_carrier|add[40]~144_combout\,
	cout => \U1_acc_32bit_carrier|add[40]~145\);

-- Location: FF_X13_Y10_N17
\U1_acc_32bit_carrier|add[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[40]~144_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(40));

-- Location: LCCOMB_X13_Y10_N18
\U1_acc_32bit_carrier|add[41]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[41]~146_combout\ = (\u0_FM_Module|FM_Freq_reg\(41) & ((\U1_acc_32bit_carrier|add\(41) & (\U1_acc_32bit_carrier|add[40]~145\ & VCC)) # (!\U1_acc_32bit_carrier|add\(41) & (!\U1_acc_32bit_carrier|add[40]~145\)))) # 
-- (!\u0_FM_Module|FM_Freq_reg\(41) & ((\U1_acc_32bit_carrier|add\(41) & (!\U1_acc_32bit_carrier|add[40]~145\)) # (!\U1_acc_32bit_carrier|add\(41) & ((\U1_acc_32bit_carrier|add[40]~145\) # (GND)))))
-- \U1_acc_32bit_carrier|add[41]~147\ = CARRY((\u0_FM_Module|FM_Freq_reg\(41) & (!\U1_acc_32bit_carrier|add\(41) & !\U1_acc_32bit_carrier|add[40]~145\)) # (!\u0_FM_Module|FM_Freq_reg\(41) & ((!\U1_acc_32bit_carrier|add[40]~145\) # 
-- (!\U1_acc_32bit_carrier|add\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(41),
	datab => \U1_acc_32bit_carrier|add\(41),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[40]~145\,
	combout => \U1_acc_32bit_carrier|add[41]~146_combout\,
	cout => \U1_acc_32bit_carrier|add[41]~147\);

-- Location: FF_X13_Y10_N19
\U1_acc_32bit_carrier|add[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[41]~146_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(41));

-- Location: LCCOMB_X13_Y10_N20
\U1_acc_32bit_carrier|add[42]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[42]~148_combout\ = ((\u0_FM_Module|FM_Freq_reg\(42) $ (\U1_acc_32bit_carrier|add\(42) $ (!\U1_acc_32bit_carrier|add[41]~147\)))) # (GND)
-- \U1_acc_32bit_carrier|add[42]~149\ = CARRY((\u0_FM_Module|FM_Freq_reg\(42) & ((\U1_acc_32bit_carrier|add\(42)) # (!\U1_acc_32bit_carrier|add[41]~147\))) # (!\u0_FM_Module|FM_Freq_reg\(42) & (\U1_acc_32bit_carrier|add\(42) & 
-- !\U1_acc_32bit_carrier|add[41]~147\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(42),
	datab => \U1_acc_32bit_carrier|add\(42),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[41]~147\,
	combout => \U1_acc_32bit_carrier|add[42]~148_combout\,
	cout => \U1_acc_32bit_carrier|add[42]~149\);

-- Location: FF_X13_Y10_N21
\U1_acc_32bit_carrier|add[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[42]~148_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(42));

-- Location: LCCOMB_X13_Y10_N22
\U1_acc_32bit_carrier|add[43]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[43]~150_combout\ = (\U1_acc_32bit_carrier|add\(43) & ((\u0_FM_Module|FM_Freq_reg\(43) & (\U1_acc_32bit_carrier|add[42]~149\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(43) & (!\U1_acc_32bit_carrier|add[42]~149\)))) # 
-- (!\U1_acc_32bit_carrier|add\(43) & ((\u0_FM_Module|FM_Freq_reg\(43) & (!\U1_acc_32bit_carrier|add[42]~149\)) # (!\u0_FM_Module|FM_Freq_reg\(43) & ((\U1_acc_32bit_carrier|add[42]~149\) # (GND)))))
-- \U1_acc_32bit_carrier|add[43]~151\ = CARRY((\U1_acc_32bit_carrier|add\(43) & (!\u0_FM_Module|FM_Freq_reg\(43) & !\U1_acc_32bit_carrier|add[42]~149\)) # (!\U1_acc_32bit_carrier|add\(43) & ((!\U1_acc_32bit_carrier|add[42]~149\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(43),
	datab => \u0_FM_Module|FM_Freq_reg\(43),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[42]~149\,
	combout => \U1_acc_32bit_carrier|add[43]~150_combout\,
	cout => \U1_acc_32bit_carrier|add[43]~151\);

-- Location: FF_X13_Y10_N23
\U1_acc_32bit_carrier|add[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[43]~150_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(43));

-- Location: LCCOMB_X13_Y10_N24
\U1_acc_32bit_carrier|add[44]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[44]~152_combout\ = ((\U1_acc_32bit_carrier|add\(44) $ (\u0_FM_Module|FM_Freq_reg\(44) $ (\U1_acc_32bit_carrier|add[43]~151\)))) # (GND)
-- \U1_acc_32bit_carrier|add[44]~153\ = CARRY((\U1_acc_32bit_carrier|add\(44) & ((!\U1_acc_32bit_carrier|add[43]~151\) # (!\u0_FM_Module|FM_Freq_reg\(44)))) # (!\U1_acc_32bit_carrier|add\(44) & (!\u0_FM_Module|FM_Freq_reg\(44) & 
-- !\U1_acc_32bit_carrier|add[43]~151\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(44),
	datab => \u0_FM_Module|FM_Freq_reg\(44),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[43]~151\,
	combout => \U1_acc_32bit_carrier|add[44]~152_combout\,
	cout => \U1_acc_32bit_carrier|add[44]~153\);

-- Location: FF_X13_Y10_N25
\U1_acc_32bit_carrier|add[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[44]~152_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(44));

-- Location: LCCOMB_X13_Y10_N26
\U1_acc_32bit_carrier|add[45]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[45]~154_combout\ = (\U1_acc_32bit_carrier|add\(45) & ((\u0_FM_Module|FM_Freq_reg\(45) & (\U1_acc_32bit_carrier|add[44]~153\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(45) & (!\U1_acc_32bit_carrier|add[44]~153\)))) # 
-- (!\U1_acc_32bit_carrier|add\(45) & ((\u0_FM_Module|FM_Freq_reg\(45) & (!\U1_acc_32bit_carrier|add[44]~153\)) # (!\u0_FM_Module|FM_Freq_reg\(45) & ((\U1_acc_32bit_carrier|add[44]~153\) # (GND)))))
-- \U1_acc_32bit_carrier|add[45]~155\ = CARRY((\U1_acc_32bit_carrier|add\(45) & (!\u0_FM_Module|FM_Freq_reg\(45) & !\U1_acc_32bit_carrier|add[44]~153\)) # (!\U1_acc_32bit_carrier|add\(45) & ((!\U1_acc_32bit_carrier|add[44]~153\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(45),
	datab => \u0_FM_Module|FM_Freq_reg\(45),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[44]~153\,
	combout => \U1_acc_32bit_carrier|add[45]~154_combout\,
	cout => \U1_acc_32bit_carrier|add[45]~155\);

-- Location: FF_X13_Y10_N27
\U1_acc_32bit_carrier|add[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[45]~154_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(45));

-- Location: LCCOMB_X13_Y10_N28
\U1_acc_32bit_carrier|add[46]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[46]~156_combout\ = ((\U1_acc_32bit_carrier|add\(46) $ (\u0_FM_Module|FM_Freq_reg\(46) $ (!\U1_acc_32bit_carrier|add[45]~155\)))) # (GND)
-- \U1_acc_32bit_carrier|add[46]~157\ = CARRY((\U1_acc_32bit_carrier|add\(46) & ((\u0_FM_Module|FM_Freq_reg\(46)) # (!\U1_acc_32bit_carrier|add[45]~155\))) # (!\U1_acc_32bit_carrier|add\(46) & (\u0_FM_Module|FM_Freq_reg\(46) & 
-- !\U1_acc_32bit_carrier|add[45]~155\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(46),
	datab => \u0_FM_Module|FM_Freq_reg\(46),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[45]~155\,
	combout => \U1_acc_32bit_carrier|add[46]~156_combout\,
	cout => \U1_acc_32bit_carrier|add[46]~157\);

-- Location: FF_X13_Y10_N29
\U1_acc_32bit_carrier|add[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[46]~156_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(46));

-- Location: LCCOMB_X13_Y10_N30
\U1_acc_32bit_carrier|add[47]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[47]~158_combout\ = (\U1_acc_32bit_carrier|add\(47) & ((\u0_FM_Module|FM_Freq_reg\(47) & (\U1_acc_32bit_carrier|add[46]~157\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(47) & (!\U1_acc_32bit_carrier|add[46]~157\)))) # 
-- (!\U1_acc_32bit_carrier|add\(47) & ((\u0_FM_Module|FM_Freq_reg\(47) & (!\U1_acc_32bit_carrier|add[46]~157\)) # (!\u0_FM_Module|FM_Freq_reg\(47) & ((\U1_acc_32bit_carrier|add[46]~157\) # (GND)))))
-- \U1_acc_32bit_carrier|add[47]~159\ = CARRY((\U1_acc_32bit_carrier|add\(47) & (!\u0_FM_Module|FM_Freq_reg\(47) & !\U1_acc_32bit_carrier|add[46]~157\)) # (!\U1_acc_32bit_carrier|add\(47) & ((!\U1_acc_32bit_carrier|add[46]~157\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(47),
	datab => \u0_FM_Module|FM_Freq_reg\(47),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[46]~157\,
	combout => \U1_acc_32bit_carrier|add[47]~158_combout\,
	cout => \U1_acc_32bit_carrier|add[47]~159\);

-- Location: FF_X13_Y10_N31
\U1_acc_32bit_carrier|add[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[47]~158_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(47));

-- Location: LCCOMB_X13_Y9_N0
\U1_acc_32bit_carrier|add[48]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[48]~160_combout\ = ((\u0_FM_Module|FM_Freq_reg\(48) $ (\U1_acc_32bit_carrier|add\(48) $ (\U1_acc_32bit_carrier|add[47]~159\)))) # (GND)
-- \U1_acc_32bit_carrier|add[48]~161\ = CARRY((\u0_FM_Module|FM_Freq_reg\(48) & (\U1_acc_32bit_carrier|add\(48) & !\U1_acc_32bit_carrier|add[47]~159\)) # (!\u0_FM_Module|FM_Freq_reg\(48) & ((\U1_acc_32bit_carrier|add\(48)) # 
-- (!\U1_acc_32bit_carrier|add[47]~159\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(48),
	datab => \U1_acc_32bit_carrier|add\(48),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[47]~159\,
	combout => \U1_acc_32bit_carrier|add[48]~160_combout\,
	cout => \U1_acc_32bit_carrier|add[48]~161\);

-- Location: FF_X13_Y9_N1
\U1_acc_32bit_carrier|add[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[48]~160_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(48));

-- Location: LCCOMB_X13_Y9_N2
\U1_acc_32bit_carrier|add[49]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[49]~162_combout\ = (\u0_FM_Module|FM_Freq_reg\(49) & ((\U1_acc_32bit_carrier|add\(49) & (\U1_acc_32bit_carrier|add[48]~161\ & VCC)) # (!\U1_acc_32bit_carrier|add\(49) & (!\U1_acc_32bit_carrier|add[48]~161\)))) # 
-- (!\u0_FM_Module|FM_Freq_reg\(49) & ((\U1_acc_32bit_carrier|add\(49) & (!\U1_acc_32bit_carrier|add[48]~161\)) # (!\U1_acc_32bit_carrier|add\(49) & ((\U1_acc_32bit_carrier|add[48]~161\) # (GND)))))
-- \U1_acc_32bit_carrier|add[49]~163\ = CARRY((\u0_FM_Module|FM_Freq_reg\(49) & (!\U1_acc_32bit_carrier|add\(49) & !\U1_acc_32bit_carrier|add[48]~161\)) # (!\u0_FM_Module|FM_Freq_reg\(49) & ((!\U1_acc_32bit_carrier|add[48]~161\) # 
-- (!\U1_acc_32bit_carrier|add\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(49),
	datab => \U1_acc_32bit_carrier|add\(49),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[48]~161\,
	combout => \U1_acc_32bit_carrier|add[49]~162_combout\,
	cout => \U1_acc_32bit_carrier|add[49]~163\);

-- Location: FF_X13_Y9_N3
\U1_acc_32bit_carrier|add[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[49]~162_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(49));

-- Location: LCCOMB_X13_Y9_N4
\U1_acc_32bit_carrier|add[50]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[50]~164_combout\ = ((\u0_FM_Module|FM_Freq_reg\(50) $ (\U1_acc_32bit_carrier|add\(50) $ (!\U1_acc_32bit_carrier|add[49]~163\)))) # (GND)
-- \U1_acc_32bit_carrier|add[50]~165\ = CARRY((\u0_FM_Module|FM_Freq_reg\(50) & ((\U1_acc_32bit_carrier|add\(50)) # (!\U1_acc_32bit_carrier|add[49]~163\))) # (!\u0_FM_Module|FM_Freq_reg\(50) & (\U1_acc_32bit_carrier|add\(50) & 
-- !\U1_acc_32bit_carrier|add[49]~163\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(50),
	datab => \U1_acc_32bit_carrier|add\(50),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[49]~163\,
	combout => \U1_acc_32bit_carrier|add[50]~164_combout\,
	cout => \U1_acc_32bit_carrier|add[50]~165\);

-- Location: FF_X13_Y9_N5
\U1_acc_32bit_carrier|add[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[50]~164_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(50));

-- Location: LCCOMB_X13_Y9_N6
\U1_acc_32bit_carrier|add[51]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[51]~166_combout\ = (\U1_acc_32bit_carrier|add\(51) & ((\u0_FM_Module|FM_Freq_reg\(51) & (\U1_acc_32bit_carrier|add[50]~165\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(51) & (!\U1_acc_32bit_carrier|add[50]~165\)))) # 
-- (!\U1_acc_32bit_carrier|add\(51) & ((\u0_FM_Module|FM_Freq_reg\(51) & (!\U1_acc_32bit_carrier|add[50]~165\)) # (!\u0_FM_Module|FM_Freq_reg\(51) & ((\U1_acc_32bit_carrier|add[50]~165\) # (GND)))))
-- \U1_acc_32bit_carrier|add[51]~167\ = CARRY((\U1_acc_32bit_carrier|add\(51) & (!\u0_FM_Module|FM_Freq_reg\(51) & !\U1_acc_32bit_carrier|add[50]~165\)) # (!\U1_acc_32bit_carrier|add\(51) & ((!\U1_acc_32bit_carrier|add[50]~165\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(51),
	datab => \u0_FM_Module|FM_Freq_reg\(51),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[50]~165\,
	combout => \U1_acc_32bit_carrier|add[51]~166_combout\,
	cout => \U1_acc_32bit_carrier|add[51]~167\);

-- Location: FF_X13_Y9_N7
\U1_acc_32bit_carrier|add[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[51]~166_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(51));

-- Location: LCCOMB_X13_Y9_N8
\U1_acc_32bit_carrier|add[52]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[52]~168_combout\ = ((\u0_FM_Module|FM_Freq_reg\(52) $ (\U1_acc_32bit_carrier|add\(52) $ (\U1_acc_32bit_carrier|add[51]~167\)))) # (GND)
-- \U1_acc_32bit_carrier|add[52]~169\ = CARRY((\u0_FM_Module|FM_Freq_reg\(52) & (\U1_acc_32bit_carrier|add\(52) & !\U1_acc_32bit_carrier|add[51]~167\)) # (!\u0_FM_Module|FM_Freq_reg\(52) & ((\U1_acc_32bit_carrier|add\(52)) # 
-- (!\U1_acc_32bit_carrier|add[51]~167\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(52),
	datab => \U1_acc_32bit_carrier|add\(52),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[51]~167\,
	combout => \U1_acc_32bit_carrier|add[52]~168_combout\,
	cout => \U1_acc_32bit_carrier|add[52]~169\);

-- Location: FF_X13_Y9_N9
\U1_acc_32bit_carrier|add[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[52]~168_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(52));

-- Location: LCCOMB_X16_Y13_N2
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X17_Y13_N0
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][9]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X17_Y15_N0
\u0_FM_Module|Mult1|auto_generated|op_5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~22_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT29\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|op_5~21\ & VCC)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~21\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT29\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~21\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~21\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_5~23\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT29\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~21\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT29\ & ((!\u0_FM_Module|Mult1|auto_generated|op_5~21\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT29\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~21\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~22_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~23\);

-- Location: LCCOMB_X19_Y19_N2
\u0_FM_Module|Mult1|auto_generated|op_3~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~58_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT29\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT11\ & (\u0_FM_Module|Mult1|auto_generated|op_3~57\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT11\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~57\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT29\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT11\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~57\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT11\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~57\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~59\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT29\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT11\ & !\u0_FM_Module|Mult1|auto_generated|op_3~57\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT29\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~57\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT29\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT11\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~57\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~58_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~59\);

-- Location: LCCOMB_X19_Y15_N4
\u0_FM_Module|Mult1|auto_generated|op_1~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~94_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_5~22_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~58_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~93\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~58_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~93\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_5~22_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~58_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~93\)) # (!\u0_FM_Module|Mult1|auto_generated|op_3~58_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~93\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~95\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_5~22_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~58_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~93\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~22_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~93\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_5~22_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~58_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~93\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~94_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~95\);

-- Location: LCCOMB_X21_Y21_N0
\u0_FM_Module|Mult1|auto_generated|op_6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~22_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT11\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT29\ & (\u0_FM_Module|Mult1|auto_generated|op_6~21\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT29\ & (!\u0_FM_Module|Mult1|auto_generated|op_6~21\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT11\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT29\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~21\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT29\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~21\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_6~23\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT11\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT29\ & !\u0_FM_Module|Mult1|auto_generated|op_6~21\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT11\ & ((!\u0_FM_Module|Mult1|auto_generated|op_6~21\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT11\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT29\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~21\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~22_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~23\);

-- Location: LCCOMB_X21_Y15_N2
\u0_FM_Module|Mult1|auto_generated|op_4~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~58_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT11\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~22_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_4~57\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~22_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~57\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT11\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~22_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~57\)) # (!\u0_FM_Module|Mult1|auto_generated|op_6~22_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~57\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~59\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT11\ & (!\u0_FM_Module|Mult1|auto_generated|op_6~22_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_4~57\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT11\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~57\) # (!\u0_FM_Module|Mult1|auto_generated|op_6~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT11\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_6~22_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~57\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~58_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~59\);

-- Location: LCCOMB_X18_Y15_N4
\u0_FM_Module|Mult1|auto_generated|op_2~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~94_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_1~94_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~58_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~93\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~58_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~93\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_1~94_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~58_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~93\)) # (!\u0_FM_Module|Mult1|auto_generated|op_4~58_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~93\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~95\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~94_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~58_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~93\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~94_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~93\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~94_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_4~58_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~93\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~94_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~95\);

-- Location: LCCOMB_X16_Y6_N2
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X17_Y6_N0
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- ((\U0_AM|Add2~18_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\U0_AM|Add2~18_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- ((\U0_AM|Add2~18_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\U0_AM|Add2~18_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\U0_AM|Add2~18_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\U0_AM|Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \U0_AM|Add2~18_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X17_Y3_N0
\u0_FM_Module|Mult0|auto_generated|op_5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~22_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT29\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u0_FM_Module|Mult0|auto_generated|op_5~21\ & VCC)) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~21\)))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT29\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~21\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~21\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_5~23\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT29\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~21\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT29\ & ((!\u0_FM_Module|Mult0|auto_generated|op_5~21\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT29\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~21\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~22_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~23\);

-- Location: LCCOMB_X19_Y3_N2
\u0_FM_Module|Mult0|auto_generated|op_3~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~58_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT29\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT11\ & (\u0_FM_Module|Mult0|auto_generated|op_3~57\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT11\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~57\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT29\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT11\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~57\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT11\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~57\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~59\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT29\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT11\ & !\u0_FM_Module|Mult0|auto_generated|op_3~57\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT29\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~57\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT29\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT11\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~57\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~58_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~59\);

-- Location: LCCOMB_X18_Y3_N4
\u0_FM_Module|Mult0|auto_generated|op_1~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~94_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_5~22_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~58_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~93\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~58_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~93\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_5~22_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~58_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~93\)) # (!\u0_FM_Module|Mult0|auto_generated|op_3~58_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~93\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~95\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_5~22_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~58_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~93\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~22_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~93\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_5~22_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~58_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~93\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~94_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~95\);

-- Location: LCCOMB_X21_Y7_N0
\u0_FM_Module|Mult0|auto_generated|op_6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~22_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT29\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT11\ & (\u0_FM_Module|Mult0|auto_generated|op_6~21\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT11\ & (!\u0_FM_Module|Mult0|auto_generated|op_6~21\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT29\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT11\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~21\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT11\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~21\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_6~23\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT29\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT11\ & !\u0_FM_Module|Mult0|auto_generated|op_6~21\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT29\ & ((!\u0_FM_Module|Mult0|auto_generated|op_6~21\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT29\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT11\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~21\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~22_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~23\);

-- Location: LCCOMB_X19_Y7_N2
\u0_FM_Module|Mult0|auto_generated|op_4~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~58_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT11\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~22_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~57\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~22_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~57\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT11\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~22_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~57\)) # (!\u0_FM_Module|Mult0|auto_generated|op_6~22_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~57\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~59\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT11\ & (!\u0_FM_Module|Mult0|auto_generated|op_6~22_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_4~57\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT11\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~57\) # (!\u0_FM_Module|Mult0|auto_generated|op_6~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT11\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_6~22_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~57\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~58_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~59\);

-- Location: LCCOMB_X18_Y7_N4
\u0_FM_Module|Mult0|auto_generated|op_2~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~94_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~94_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~58_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~93\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~58_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~93\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~94_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~58_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~93\)) # (!\u0_FM_Module|Mult0|auto_generated|op_4~58_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~93\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~95\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~94_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~58_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~93\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~94_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~93\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~94_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~58_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~93\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~94_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~95\);

-- Location: LCCOMB_X18_Y7_N26
\u0_FM_Module|freq_temp~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~53_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~94_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|op_2~94_combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~94_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|freq_temp~53_combout\);

-- Location: FF_X18_Y7_N27
\u0_FM_Module|freq_temp[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~53_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(65));

-- Location: LCCOMB_X18_Y7_N28
\u0_FM_Module|Add1|auto_generated|_~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~22_combout\ = \u0_FM_Module|freq_temp\(65) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(65),
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|Add1|auto_generated|_~22_combout\);

-- Location: LCCOMB_X14_Y10_N28
\u0_FM_Module|FM_Freq_reg[53]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[53]~172_combout\ = ((\u0_FM_Module|Add1|auto_generated|_~22_combout\ $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\u0_FM_Module|FM_Freq_reg[52]~171\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[53]~173\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~22_combout\ & (\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[52]~171\)) # (!\u0_FM_Module|Add1|auto_generated|_~22_combout\ & 
-- ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\u0_FM_Module|FM_Freq_reg[52]~171\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~22_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[52]~171\,
	combout => \u0_FM_Module|FM_Freq_reg[53]~172_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[53]~173\);

-- Location: FF_X14_Y10_N29
\u0_FM_Module|FM_Freq_reg[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[53]~172_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(53));

-- Location: LCCOMB_X13_Y9_N10
\U1_acc_32bit_carrier|add[53]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[53]~170_combout\ = (\U1_acc_32bit_carrier|add\(53) & ((\u0_FM_Module|FM_Freq_reg\(53) & (\U1_acc_32bit_carrier|add[52]~169\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(53) & (!\U1_acc_32bit_carrier|add[52]~169\)))) # 
-- (!\U1_acc_32bit_carrier|add\(53) & ((\u0_FM_Module|FM_Freq_reg\(53) & (!\U1_acc_32bit_carrier|add[52]~169\)) # (!\u0_FM_Module|FM_Freq_reg\(53) & ((\U1_acc_32bit_carrier|add[52]~169\) # (GND)))))
-- \U1_acc_32bit_carrier|add[53]~171\ = CARRY((\U1_acc_32bit_carrier|add\(53) & (!\u0_FM_Module|FM_Freq_reg\(53) & !\U1_acc_32bit_carrier|add[52]~169\)) # (!\U1_acc_32bit_carrier|add\(53) & ((!\U1_acc_32bit_carrier|add[52]~169\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(53),
	datab => \u0_FM_Module|FM_Freq_reg\(53),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[52]~169\,
	combout => \U1_acc_32bit_carrier|add[53]~170_combout\,
	cout => \U1_acc_32bit_carrier|add[53]~171\);

-- Location: FF_X13_Y9_N11
\U1_acc_32bit_carrier|add[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[53]~170_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(53));

-- Location: LCCOMB_X19_Y19_N4
\u0_FM_Module|Mult1|auto_generated|op_3~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~60_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT12\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT30\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~59\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~61\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT12\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT30\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~59\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT12\ & (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT30\ & !\u0_FM_Module|Mult1|auto_generated|op_3~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT12\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT30\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~59\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~60_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~61\);

-- Location: LCCOMB_X16_Y13_N4
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X17_Y13_N2
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][10]~combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X17_Y15_N2
\u0_FM_Module|Mult1|auto_generated|op_5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~24_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT30\ $ 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~23\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_5~25\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT30\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~23\))) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT30\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT30\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~23\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~24_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~25\);

-- Location: LCCOMB_X19_Y15_N6
\u0_FM_Module|Mult1|auto_generated|op_1~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~96_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_3~60_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_5~24_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~95\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~97\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_3~60_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~24_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~95\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~60_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_5~24_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_3~60_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_5~24_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~95\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~96_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~97\);

-- Location: LCCOMB_X21_Y21_N2
\u0_FM_Module|Mult1|auto_generated|op_6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~24_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT12\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT30\ $ (!\u0_FM_Module|Mult1|auto_generated|op_6~23\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_6~25\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT12\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT30\) # (!\u0_FM_Module|Mult1|auto_generated|op_6~23\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT12\ & (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT30\ & !\u0_FM_Module|Mult1|auto_generated|op_6~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT12\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT30\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~23\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~24_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~25\);

-- Location: LCCOMB_X21_Y15_N4
\u0_FM_Module|Mult1|auto_generated|op_4~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~60_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT12\ $ (\u0_FM_Module|Mult1|auto_generated|op_6~24_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~59\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~61\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT12\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~24_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~59\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT12\ & (\u0_FM_Module|Mult1|auto_generated|op_6~24_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_4~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT12\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_6~24_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~59\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~60_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~61\);

-- Location: LCCOMB_X18_Y15_N6
\u0_FM_Module|Mult1|auto_generated|op_2~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~96_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_1~96_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_4~60_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~95\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~97\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~96_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~60_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~95\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~96_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_4~60_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~96_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_4~60_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~95\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~96_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~97\);

-- Location: LCCOMB_X21_Y7_N2
\u0_FM_Module|Mult0|auto_generated|op_6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~24_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT30\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT12\ $ (!\u0_FM_Module|Mult0|auto_generated|op_6~23\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_6~25\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT30\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT12\) # (!\u0_FM_Module|Mult0|auto_generated|op_6~23\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT30\ & (\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT12\ & !\u0_FM_Module|Mult0|auto_generated|op_6~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT30\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT12\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~23\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~24_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~25\);

-- Location: LCCOMB_X19_Y7_N4
\u0_FM_Module|Mult0|auto_generated|op_4~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~60_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT12\ $ (\u0_FM_Module|Mult0|auto_generated|op_6~24_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~59\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~61\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT12\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~24_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~59\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT12\ & (\u0_FM_Module|Mult0|auto_generated|op_6~24_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_4~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT12\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_6~24_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~59\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~60_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~61\);

-- Location: LCCOMB_X16_Y6_N4
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X17_Y6_N2
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\U0_AM|Add2~20_combout\ $ 
-- (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\U0_AM|Add2~20_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # 
-- (!\U0_AM|Add2~20_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~20_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X17_Y3_N2
\u0_FM_Module|Mult0|auto_generated|op_5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~24_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT30\ $ (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~23\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_5~25\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT30\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~23\))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT30\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT30\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~23\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~24_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~25\);

-- Location: LCCOMB_X19_Y3_N4
\u0_FM_Module|Mult0|auto_generated|op_3~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~60_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT12\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT30\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~59\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~61\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT12\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT30\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~59\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT12\ & (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT30\ & !\u0_FM_Module|Mult0|auto_generated|op_3~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT12\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT30\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~59\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~60_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~61\);

-- Location: LCCOMB_X18_Y3_N6
\u0_FM_Module|Mult0|auto_generated|op_1~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~96_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_5~24_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_3~60_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~95\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~97\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_5~24_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~60_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~95\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~24_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_3~60_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_5~24_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~60_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~95\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~96_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~97\);

-- Location: LCCOMB_X18_Y7_N6
\u0_FM_Module|Mult0|auto_generated|op_2~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~96_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_4~60_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_1~96_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~95\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~97\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_4~60_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~96_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~95\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~60_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~96_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_4~60_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~96_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~95\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~96_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~97\);

-- Location: LCCOMB_X17_Y10_N4
\u0_FM_Module|freq_temp~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~54_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~96_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|op_2~96_combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~96_combout\,
	combout => \u0_FM_Module|freq_temp~54_combout\);

-- Location: FF_X17_Y10_N5
\u0_FM_Module|freq_temp[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~54_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(66));

-- Location: LCCOMB_X14_Y10_N30
\u0_FM_Module|FM_Freq_reg[54]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[54]~174_combout\ = (\u0_FM_Module|FM_Freq_reg[53]~173\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ ((\u0_FM_Module|freq_temp\(66))))) # (!\u0_FM_Module|FM_Freq_reg[53]~173\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(66))) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[54]~175\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(66))) # (!\u0_FM_Module|FM_Freq_reg[53]~173\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(66),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[53]~173\,
	combout => \u0_FM_Module|FM_Freq_reg[54]~174_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[54]~175\);

-- Location: FF_X14_Y10_N31
\u0_FM_Module|FM_Freq_reg[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[54]~174_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(54));

-- Location: LCCOMB_X13_Y9_N12
\U1_acc_32bit_carrier|add[54]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[54]~172_combout\ = ((\u0_FM_Module|FM_Freq_reg\(54) $ (\U1_acc_32bit_carrier|add\(54) $ (!\U1_acc_32bit_carrier|add[53]~171\)))) # (GND)
-- \U1_acc_32bit_carrier|add[54]~173\ = CARRY((\u0_FM_Module|FM_Freq_reg\(54) & ((\U1_acc_32bit_carrier|add\(54)) # (!\U1_acc_32bit_carrier|add[53]~171\))) # (!\u0_FM_Module|FM_Freq_reg\(54) & (\U1_acc_32bit_carrier|add\(54) & 
-- !\U1_acc_32bit_carrier|add[53]~171\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(54),
	datab => \U1_acc_32bit_carrier|add\(54),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[53]~171\,
	combout => \U1_acc_32bit_carrier|add[54]~172_combout\,
	cout => \U1_acc_32bit_carrier|add[54]~173\);

-- Location: FF_X13_Y9_N13
\U1_acc_32bit_carrier|add[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[54]~172_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(54));

-- Location: LCCOMB_X19_Y19_N6
\u0_FM_Module|Mult1|auto_generated|op_3~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~62_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT13\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT31\ & (\u0_FM_Module|Mult1|auto_generated|op_3~61\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT31\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~61\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT13\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT31\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~61\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT31\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~61\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~63\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT13\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT31\ & !\u0_FM_Module|Mult1|auto_generated|op_3~61\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT13\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~61\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT13\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT31\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~61\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~62_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~63\);

-- Location: LCCOMB_X16_Y13_N6
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~23\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X18_Y13_N22
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][11]~combout\ = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\ $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\,
	datac => \rst_n~input_o\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][11]~combout\);

-- Location: LCCOMB_X17_Y13_N4
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][11]~combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][11]~combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][11]~combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][11]~combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][11]~combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][11]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X17_Y15_N4
\u0_FM_Module|Mult1|auto_generated|op_5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~26_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT31\ & 
-- (\u0_FM_Module|Mult1|auto_generated|op_5~25\ & VCC)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT31\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~25\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT31\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~25\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT31\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~25\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_5~27\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT31\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~25\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_5~25\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT31\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~25\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~26_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~27\);

-- Location: LCCOMB_X19_Y15_N8
\u0_FM_Module|Mult1|auto_generated|op_1~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~98_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_3~62_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~26_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~97\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~26_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~97\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_3~62_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~26_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~97\)) # (!\u0_FM_Module|Mult1|auto_generated|op_5~26_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~97\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~99\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_3~62_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~26_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~97\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~62_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~97\) # (!\u0_FM_Module|Mult1|auto_generated|op_5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_3~62_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_5~26_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~97\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~98_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~99\);

-- Location: LCCOMB_X21_Y21_N4
\u0_FM_Module|Mult1|auto_generated|op_6~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~26_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT13\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT31\ & (\u0_FM_Module|Mult1|auto_generated|op_6~25\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT31\ & (!\u0_FM_Module|Mult1|auto_generated|op_6~25\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT13\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT31\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~25\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT31\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~25\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_6~27\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT13\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT31\ & !\u0_FM_Module|Mult1|auto_generated|op_6~25\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT13\ & ((!\u0_FM_Module|Mult1|auto_generated|op_6~25\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT13\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT31\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~25\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~26_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~27\);

-- Location: LCCOMB_X21_Y15_N6
\u0_FM_Module|Mult1|auto_generated|op_4~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~62_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_6~26_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT13\ & (\u0_FM_Module|Mult1|auto_generated|op_4~61\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT13\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~61\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_6~26_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT13\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~61\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT13\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~61\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~63\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_6~26_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT13\ & !\u0_FM_Module|Mult1|auto_generated|op_4~61\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~26_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~61\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_6~26_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT13\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~61\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~62_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~63\);

-- Location: LCCOMB_X18_Y15_N8
\u0_FM_Module|Mult1|auto_generated|op_2~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~98_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_1~98_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~62_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~97\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~62_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~97\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_1~98_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~62_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~97\)) # (!\u0_FM_Module|Mult1|auto_generated|op_4~62_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~97\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~99\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~98_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~62_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~97\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~98_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~97\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~98_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_4~62_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~97\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~98_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~99\);

-- Location: LCCOMB_X21_Y7_N4
\u0_FM_Module|Mult0|auto_generated|op_6~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~26_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT31\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT13\ & (\u0_FM_Module|Mult0|auto_generated|op_6~25\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT13\ & (!\u0_FM_Module|Mult0|auto_generated|op_6~25\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT31\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT13\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~25\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT13\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~25\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_6~27\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT31\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT13\ & !\u0_FM_Module|Mult0|auto_generated|op_6~25\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT31\ & ((!\u0_FM_Module|Mult0|auto_generated|op_6~25\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT31\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT13\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~25\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~26_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~27\);

-- Location: LCCOMB_X19_Y7_N6
\u0_FM_Module|Mult0|auto_generated|op_4~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~62_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT13\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~26_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~61\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~26_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~61\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT13\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~26_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~61\)) # (!\u0_FM_Module|Mult0|auto_generated|op_6~26_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~61\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~63\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT13\ & (!\u0_FM_Module|Mult0|auto_generated|op_6~26_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_4~61\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT13\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~61\) # (!\u0_FM_Module|Mult0|auto_generated|op_6~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT13\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_6~26_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~61\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~62_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~63\);

-- Location: LCCOMB_X19_Y3_N6
\u0_FM_Module|Mult0|auto_generated|op_3~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~62_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT31\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT13\ & (\u0_FM_Module|Mult0|auto_generated|op_3~61\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT13\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~61\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT31\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT13\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~61\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT13\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~61\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~63\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT31\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT13\ & !\u0_FM_Module|Mult0|auto_generated|op_3~61\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT31\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~61\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT31\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT13\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~61\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~62_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~63\);

-- Location: LCCOMB_X16_Y6_N6
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~23\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X17_Y6_N4
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\U0_AM|Add2~22_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\U0_AM|Add2~22_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\U0_AM|Add2~22_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\U0_AM|Add2~22_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~22_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X17_Y3_N4
\u0_FM_Module|Mult0|auto_generated|op_5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~26_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT31\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u0_FM_Module|Mult0|auto_generated|op_5~25\ & VCC)) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~25\)))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT31\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~25\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~25\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_5~27\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT31\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~25\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT31\ & ((!\u0_FM_Module|Mult0|auto_generated|op_5~25\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT31\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~25\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~26_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~27\);

-- Location: LCCOMB_X18_Y3_N8
\u0_FM_Module|Mult0|auto_generated|op_1~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~98_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_3~62_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~26_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~97\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~26_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~97\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_3~62_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~26_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~97\)) # (!\u0_FM_Module|Mult0|auto_generated|op_5~26_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~97\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~99\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_3~62_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~26_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~97\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~62_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~97\) # (!\u0_FM_Module|Mult0|auto_generated|op_5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_3~62_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_5~26_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~97\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~98_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~99\);

-- Location: LCCOMB_X18_Y7_N8
\u0_FM_Module|Mult0|auto_generated|op_2~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~98_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_4~62_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~98_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~97\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~98_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~97\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_4~62_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~98_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~97\)) # (!\u0_FM_Module|Mult0|auto_generated|op_1~98_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~97\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~99\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_4~62_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~98_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~97\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~62_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~97\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_4~62_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~98_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~97\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~98_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~99\);

-- Location: LCCOMB_X14_Y9_N26
\u0_FM_Module|freq_temp~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~55_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~98_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|op_2~98_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~98_combout\,
	combout => \u0_FM_Module|freq_temp~55_combout\);

-- Location: FF_X14_Y9_N27
\u0_FM_Module|freq_temp[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~55_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(67));

-- Location: LCCOMB_X14_Y9_N0
\u0_FM_Module|FM_Freq_reg[55]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[55]~176_combout\ = (\u0_FM_Module|FM_Freq_reg[54]~175\ & ((\u0_FM_Module|freq_temp\(67) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)))) # (!\u0_FM_Module|FM_Freq_reg[54]~175\ & 
-- (\u0_FM_Module|freq_temp\(67) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (GND))))
-- \u0_FM_Module|FM_Freq_reg[55]~177\ = CARRY((!\u0_FM_Module|FM_Freq_reg[54]~175\ & (\u0_FM_Module|freq_temp\(67) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(67),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[54]~175\,
	combout => \u0_FM_Module|FM_Freq_reg[55]~176_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[55]~177\);

-- Location: FF_X14_Y9_N1
\u0_FM_Module|FM_Freq_reg[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[55]~176_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(55));

-- Location: LCCOMB_X13_Y9_N14
\U1_acc_32bit_carrier|add[55]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[55]~174_combout\ = (\U1_acc_32bit_carrier|add\(55) & ((\u0_FM_Module|FM_Freq_reg\(55) & (\U1_acc_32bit_carrier|add[54]~173\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(55) & (!\U1_acc_32bit_carrier|add[54]~173\)))) # 
-- (!\U1_acc_32bit_carrier|add\(55) & ((\u0_FM_Module|FM_Freq_reg\(55) & (!\U1_acc_32bit_carrier|add[54]~173\)) # (!\u0_FM_Module|FM_Freq_reg\(55) & ((\U1_acc_32bit_carrier|add[54]~173\) # (GND)))))
-- \U1_acc_32bit_carrier|add[55]~175\ = CARRY((\U1_acc_32bit_carrier|add\(55) & (!\u0_FM_Module|FM_Freq_reg\(55) & !\U1_acc_32bit_carrier|add[54]~173\)) # (!\U1_acc_32bit_carrier|add\(55) & ((!\U1_acc_32bit_carrier|add[54]~173\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(55),
	datab => \u0_FM_Module|FM_Freq_reg\(55),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[54]~173\,
	combout => \U1_acc_32bit_carrier|add[55]~174_combout\,
	cout => \U1_acc_32bit_carrier|add[55]~175\);

-- Location: FF_X13_Y9_N15
\U1_acc_32bit_carrier|add[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[55]~174_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(55));

-- Location: LCCOMB_X21_Y21_N6
\u0_FM_Module|Mult1|auto_generated|op_6~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~28_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT32\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT14\ $ (!\u0_FM_Module|Mult1|auto_generated|op_6~27\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_6~29\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT32\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT14\) # (!\u0_FM_Module|Mult1|auto_generated|op_6~27\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT32\ & (\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT14\ & !\u0_FM_Module|Mult1|auto_generated|op_6~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT32\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT14\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~27\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~28_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~29\);

-- Location: LCCOMB_X21_Y15_N8
\u0_FM_Module|Mult1|auto_generated|op_4~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~64_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT14\ $ (\u0_FM_Module|Mult1|auto_generated|op_6~28_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~63\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~65\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT14\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~28_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~63\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT14\ & (\u0_FM_Module|Mult1|auto_generated|op_6~28_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_4~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT14\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_6~28_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~63\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~64_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~65\);

-- Location: LCCOMB_X16_Y13_N8
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X18_Y13_N12
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][12]~combout\ = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\ $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\,
	datac => \rst_n~input_o\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][12]~combout\);

-- Location: LCCOMB_X17_Y13_N6
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][12]~combout\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][12]~combout\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][12]~combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][12]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X17_Y15_N6
\u0_FM_Module|Mult1|auto_generated|op_5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~28_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT32\ $ (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~27\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_5~29\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT32\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~27\))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT32\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT32\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~27\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~28_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~29\);

-- Location: LCCOMB_X19_Y19_N8
\u0_FM_Module|Mult1|auto_generated|op_3~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~64_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT14\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT32\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~63\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~65\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT14\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT32\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~63\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT14\ & (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT32\ & !\u0_FM_Module|Mult1|auto_generated|op_3~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT14\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT32\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~63\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~64_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~65\);

-- Location: LCCOMB_X19_Y15_N10
\u0_FM_Module|Mult1|auto_generated|op_1~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~100_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_5~28_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_3~64_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~99\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~101\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_5~28_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~64_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~99\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~28_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_3~64_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~99\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_5~28_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~64_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~99\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~100_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~101\);

-- Location: LCCOMB_X18_Y15_N10
\u0_FM_Module|Mult1|auto_generated|op_2~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~100_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_4~64_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~100_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~99\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~101\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~64_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~100_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~99\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~64_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~100_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~99\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~64_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~100_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~99\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~100_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~101\);

-- Location: LCCOMB_X16_Y6_N8
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X24_Y7_N10
\U0_AM|Add2~24_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add2~24_wirecell_combout\ = !\U0_AM|Add2~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|Add2~24_combout\,
	combout => \U0_AM|Add2~24_wirecell_combout\);

-- Location: LCCOMB_X17_Y6_N6
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ $ 
-- (\U0_AM|Add2~24_wirecell_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- ((\U0_AM|Add2~24_wirecell_combout\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (\U0_AM|Add2~24_wirecell_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \U0_AM|Add2~24_wirecell_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X17_Y3_N6
\u0_FM_Module|Mult0|auto_generated|op_5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~28_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT32\ $ (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~27\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_5~29\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT32\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~27\))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT32\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT32\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~27\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~28_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~29\);

-- Location: LCCOMB_X19_Y3_N8
\u0_FM_Module|Mult0|auto_generated|op_3~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~64_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT14\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT32\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~63\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~65\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT14\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT32\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~63\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT14\ & (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT32\ & !\u0_FM_Module|Mult0|auto_generated|op_3~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT14\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT32\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~63\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~64_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~65\);

-- Location: LCCOMB_X18_Y3_N10
\u0_FM_Module|Mult0|auto_generated|op_1~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~100_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_5~28_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_3~64_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~99\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~101\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_5~28_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~64_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~99\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~28_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_3~64_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~99\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_5~28_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~64_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~99\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~100_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~101\);

-- Location: LCCOMB_X21_Y7_N6
\u0_FM_Module|Mult0|auto_generated|op_6~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~28_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT14\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT32\ $ (!\u0_FM_Module|Mult0|auto_generated|op_6~27\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_6~29\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT14\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT32\) # (!\u0_FM_Module|Mult0|auto_generated|op_6~27\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT14\ & (\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT32\ & !\u0_FM_Module|Mult0|auto_generated|op_6~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT14\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT32\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~27\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~28_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~29\);

-- Location: LCCOMB_X19_Y7_N8
\u0_FM_Module|Mult0|auto_generated|op_4~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~64_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT14\ $ (\u0_FM_Module|Mult0|auto_generated|op_6~28_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~63\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~65\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT14\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~28_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~63\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT14\ & (\u0_FM_Module|Mult0|auto_generated|op_6~28_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_4~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT14\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_6~28_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~63\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~64_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~65\);

-- Location: LCCOMB_X18_Y7_N10
\u0_FM_Module|Mult0|auto_generated|op_2~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~100_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_1~100_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_4~64_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~99\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~101\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~100_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~64_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~99\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~100_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~64_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~99\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~100_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~64_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~99\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~100_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~101\);

-- Location: LCCOMB_X14_Y9_N20
\u0_FM_Module|freq_temp~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~56_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~100_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|op_2~100_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~100_combout\,
	combout => \u0_FM_Module|freq_temp~56_combout\);

-- Location: FF_X14_Y9_N21
\u0_FM_Module|freq_temp[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~56_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(68));

-- Location: LCCOMB_X14_Y9_N2
\u0_FM_Module|FM_Freq_reg[56]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[56]~178_combout\ = (\u0_FM_Module|FM_Freq_reg[55]~177\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(68) $ (VCC)))) # (!\u0_FM_Module|FM_Freq_reg[55]~177\ 
-- & ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(68))) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[56]~179\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(68))) # (!\u0_FM_Module|FM_Freq_reg[55]~177\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(68),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[55]~177\,
	combout => \u0_FM_Module|FM_Freq_reg[56]~178_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[56]~179\);

-- Location: FF_X14_Y9_N3
\u0_FM_Module|FM_Freq_reg[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[56]~178_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(56));

-- Location: LCCOMB_X13_Y9_N16
\U1_acc_32bit_carrier|add[56]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[56]~176_combout\ = ((\U1_acc_32bit_carrier|add\(56) $ (\u0_FM_Module|FM_Freq_reg\(56) $ (\U1_acc_32bit_carrier|add[55]~175\)))) # (GND)
-- \U1_acc_32bit_carrier|add[56]~177\ = CARRY((\U1_acc_32bit_carrier|add\(56) & ((!\U1_acc_32bit_carrier|add[55]~175\) # (!\u0_FM_Module|FM_Freq_reg\(56)))) # (!\U1_acc_32bit_carrier|add\(56) & (!\u0_FM_Module|FM_Freq_reg\(56) & 
-- !\U1_acc_32bit_carrier|add[55]~175\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(56),
	datab => \u0_FM_Module|FM_Freq_reg\(56),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[55]~175\,
	combout => \U1_acc_32bit_carrier|add[56]~176_combout\,
	cout => \U1_acc_32bit_carrier|add[56]~177\);

-- Location: FF_X13_Y9_N17
\U1_acc_32bit_carrier|add[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[56]~176_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(56));

-- Location: LCCOMB_X16_Y6_N10
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~27\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~27\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X17_Y6_N8
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- ((\U0_AM|Add2~24_wirecell_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ & VCC)) # (!\U0_AM|Add2~24_wirecell_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- ((\U0_AM|Add2~24_wirecell_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # (!\U0_AM|Add2~24_wirecell_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- (!\U0_AM|Add2~24_wirecell_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # 
-- (!\U0_AM|Add2~24_wirecell_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \U0_AM|Add2~24_wirecell_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X17_Y3_N8
\u0_FM_Module|Mult0|auto_generated|op_5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~30_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT33\ & 
-- (\u0_FM_Module|Mult0|auto_generated|op_5~29\ & VCC)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT33\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~29\)))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT33\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~29\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT33\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~29\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_5~31\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT33\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~29\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_5~29\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT33\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~29\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~30_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~31\);

-- Location: LCCOMB_X19_Y3_N10
\u0_FM_Module|Mult0|auto_generated|op_3~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~66_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT33\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT15\ & (\u0_FM_Module|Mult0|auto_generated|op_3~65\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT15\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~65\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT33\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT15\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~65\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT15\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~65\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~67\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT33\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT15\ & !\u0_FM_Module|Mult0|auto_generated|op_3~65\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT33\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~65\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT33\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT15\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~65\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~66_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~67\);

-- Location: LCCOMB_X18_Y3_N12
\u0_FM_Module|Mult0|auto_generated|op_1~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~102_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_5~30_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~66_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~101\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~66_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~101\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_5~30_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~66_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~101\)) # (!\u0_FM_Module|Mult0|auto_generated|op_3~66_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~101\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~103\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_5~30_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~66_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~101\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~30_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~101\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_5~30_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~66_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~101\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~102_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~103\);

-- Location: LCCOMB_X21_Y7_N8
\u0_FM_Module|Mult0|auto_generated|op_6~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~30_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT15\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT33\ & (\u0_FM_Module|Mult0|auto_generated|op_6~29\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT33\ & (!\u0_FM_Module|Mult0|auto_generated|op_6~29\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT15\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT33\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~29\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT33\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~29\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_6~31\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT15\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT33\ & !\u0_FM_Module|Mult0|auto_generated|op_6~29\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT15\ & ((!\u0_FM_Module|Mult0|auto_generated|op_6~29\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT15\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT33\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~29\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~30_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~31\);

-- Location: LCCOMB_X19_Y7_N10
\u0_FM_Module|Mult0|auto_generated|op_4~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~66_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_6~30_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT15\ & (\u0_FM_Module|Mult0|auto_generated|op_4~65\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT15\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~65\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_6~30_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT15\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~65\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT15\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~65\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~67\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_6~30_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT15\ & !\u0_FM_Module|Mult0|auto_generated|op_4~65\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~30_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~65\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_6~30_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT15\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~65\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~66_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~67\);

-- Location: LCCOMB_X18_Y7_N12
\u0_FM_Module|Mult0|auto_generated|op_2~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~102_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~102_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~66_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~101\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~66_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~101\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~102_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~66_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~101\)) # (!\u0_FM_Module|Mult0|auto_generated|op_4~66_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~101\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~103\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~102_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~66_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~101\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~102_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~101\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~102_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~66_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~101\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~102_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~103\);

-- Location: LCCOMB_X21_Y21_N8
\u0_FM_Module|Mult1|auto_generated|op_6~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~30_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT15\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT33\ & (\u0_FM_Module|Mult1|auto_generated|op_6~29\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT33\ & (!\u0_FM_Module|Mult1|auto_generated|op_6~29\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT15\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT33\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~29\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT33\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~29\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_6~31\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT15\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT33\ & !\u0_FM_Module|Mult1|auto_generated|op_6~29\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT15\ & ((!\u0_FM_Module|Mult1|auto_generated|op_6~29\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT15\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT33\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~29\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~30_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~31\);

-- Location: LCCOMB_X21_Y15_N10
\u0_FM_Module|Mult1|auto_generated|op_4~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~66_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_6~30_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT15\ & (\u0_FM_Module|Mult1|auto_generated|op_4~65\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT15\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~65\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_6~30_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT15\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~65\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT15\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~65\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~67\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_6~30_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT15\ & !\u0_FM_Module|Mult1|auto_generated|op_4~65\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~30_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~65\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_6~30_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT15\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~65\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~66_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~67\);

-- Location: LCCOMB_X19_Y19_N10
\u0_FM_Module|Mult1|auto_generated|op_3~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~66_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT33\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT15\ & (\u0_FM_Module|Mult1|auto_generated|op_3~65\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT15\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~65\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT33\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT15\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~65\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT15\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~65\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~67\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT33\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT15\ & !\u0_FM_Module|Mult1|auto_generated|op_3~65\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT33\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~65\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT33\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT15\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~65\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~66_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~67\);

-- Location: LCCOMB_X16_Y13_N10
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~27\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~27\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X18_Y13_N26
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][13]~combout\ = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\ $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\,
	datac => \rst_n~input_o\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][13]~combout\);

-- Location: LCCOMB_X17_Y13_N8
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][13]~combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][13]~combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][13]~combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][13]~combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][13]~combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][13]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][13]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X17_Y15_N8
\u0_FM_Module|Mult1|auto_generated|op_5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~30_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT33\ & 
-- (\u0_FM_Module|Mult1|auto_generated|op_5~29\ & VCC)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT33\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~29\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT33\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~29\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT33\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~29\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_5~31\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT33\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~29\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_5~29\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT33\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~29\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~30_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~31\);

-- Location: LCCOMB_X19_Y15_N12
\u0_FM_Module|Mult1|auto_generated|op_1~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~102_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_3~66_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~30_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~101\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~30_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~101\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_3~66_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~30_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~101\)) # (!\u0_FM_Module|Mult1|auto_generated|op_5~30_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~101\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~103\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_3~66_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~30_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~101\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~66_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~101\) # (!\u0_FM_Module|Mult1|auto_generated|op_5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_3~66_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_5~30_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~101\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~102_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~103\);

-- Location: LCCOMB_X18_Y15_N12
\u0_FM_Module|Mult1|auto_generated|op_2~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~102_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_4~66_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~102_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~101\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~102_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~101\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_4~66_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~102_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~101\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~102_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~101\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~103\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~66_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~102_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~101\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~66_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~101\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~66_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~102_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~101\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~102_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~103\);

-- Location: LCCOMB_X17_Y12_N30
\u0_FM_Module|freq_temp~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~57_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~102_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_2~102_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|op_2~102_combout\,
	combout => \u0_FM_Module|freq_temp~57_combout\);

-- Location: FF_X17_Y12_N31
\u0_FM_Module|freq_temp[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~57_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(69));

-- Location: LCCOMB_X14_Y9_N22
\u0_FM_Module|Add1|auto_generated|_~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Add1|auto_generated|_~23_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(69))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|freq_temp\(69),
	combout => \u0_FM_Module|Add1|auto_generated|_~23_combout\);

-- Location: LCCOMB_X14_Y9_N4
\u0_FM_Module|FM_Freq_reg[57]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[57]~180_combout\ = ((\u0_FM_Module|Add1|auto_generated|_~23_combout\ $ (\U2_freq_ctrl_carrier|freq_c_reg\(0) $ (\u0_FM_Module|FM_Freq_reg[56]~179\)))) # (GND)
-- \u0_FM_Module|FM_Freq_reg[57]~181\ = CARRY((\u0_FM_Module|Add1|auto_generated|_~23_combout\ & (\U2_freq_ctrl_carrier|freq_c_reg\(0) & !\u0_FM_Module|FM_Freq_reg[56]~179\)) # (!\u0_FM_Module|Add1|auto_generated|_~23_combout\ & 
-- ((\U2_freq_ctrl_carrier|freq_c_reg\(0)) # (!\u0_FM_Module|FM_Freq_reg[56]~179\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Add1|auto_generated|_~23_combout\,
	datab => \U2_freq_ctrl_carrier|freq_c_reg\(0),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[56]~179\,
	combout => \u0_FM_Module|FM_Freq_reg[57]~180_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[57]~181\);

-- Location: FF_X14_Y9_N5
\u0_FM_Module|FM_Freq_reg[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[57]~180_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(57));

-- Location: LCCOMB_X13_Y9_N18
\U1_acc_32bit_carrier|add[57]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[57]~178_combout\ = (\u0_FM_Module|FM_Freq_reg\(57) & ((\U1_acc_32bit_carrier|add\(57) & (\U1_acc_32bit_carrier|add[56]~177\ & VCC)) # (!\U1_acc_32bit_carrier|add\(57) & (!\U1_acc_32bit_carrier|add[56]~177\)))) # 
-- (!\u0_FM_Module|FM_Freq_reg\(57) & ((\U1_acc_32bit_carrier|add\(57) & (!\U1_acc_32bit_carrier|add[56]~177\)) # (!\U1_acc_32bit_carrier|add\(57) & ((\U1_acc_32bit_carrier|add[56]~177\) # (GND)))))
-- \U1_acc_32bit_carrier|add[57]~179\ = CARRY((\u0_FM_Module|FM_Freq_reg\(57) & (!\U1_acc_32bit_carrier|add\(57) & !\U1_acc_32bit_carrier|add[56]~177\)) # (!\u0_FM_Module|FM_Freq_reg\(57) & ((!\U1_acc_32bit_carrier|add[56]~177\) # 
-- (!\U1_acc_32bit_carrier|add\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(57),
	datab => \U1_acc_32bit_carrier|add\(57),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[56]~177\,
	combout => \U1_acc_32bit_carrier|add[57]~178_combout\,
	cout => \U1_acc_32bit_carrier|add[57]~179\);

-- Location: FF_X13_Y9_N19
\U1_acc_32bit_carrier|add[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[57]~178_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(57));

-- Location: LCCOMB_X16_Y6_N12
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~31\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X17_Y6_N10
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ $ 
-- (\U0_AM|Add2~24_wirecell_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & 
-- ((\U0_AM|Add2~24_wirecell_combout\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (\U0_AM|Add2~24_wirecell_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \U0_AM|Add2~24_wirecell_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X17_Y3_N10
\u0_FM_Module|Mult0|auto_generated|op_5~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~32_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT34\ $ 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~31\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_5~33\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT34\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~31\))) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT34\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT34\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~31\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~32_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~33\);

-- Location: LCCOMB_X19_Y3_N12
\u0_FM_Module|Mult0|auto_generated|op_3~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~68_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT34\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT16\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~67\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~69\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT34\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT16\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~67\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT34\ & (\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT16\ & !\u0_FM_Module|Mult0|auto_generated|op_3~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT34\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT16\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~67\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~68_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~69\);

-- Location: LCCOMB_X18_Y3_N14
\u0_FM_Module|Mult0|auto_generated|op_1~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~104_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_5~32_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_3~68_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~103\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~105\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_5~32_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~68_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~103\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~32_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_3~68_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~103\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_5~32_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~68_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~103\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~104_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~105\);

-- Location: LCCOMB_X21_Y7_N10
\u0_FM_Module|Mult0|auto_generated|op_6~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~32_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT34\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT16\ $ (!\u0_FM_Module|Mult0|auto_generated|op_6~31\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_6~33\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT34\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT16\) # (!\u0_FM_Module|Mult0|auto_generated|op_6~31\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT34\ & (\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT16\ & !\u0_FM_Module|Mult0|auto_generated|op_6~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT34\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT16\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~31\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~32_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~33\);

-- Location: LCCOMB_X19_Y7_N12
\u0_FM_Module|Mult0|auto_generated|op_4~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~68_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_6~32_combout\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT16\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~67\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~69\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_6~32_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT16\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~67\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~32_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT16\ & !\u0_FM_Module|Mult0|auto_generated|op_4~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_6~32_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT16\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~67\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~68_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~69\);

-- Location: LCCOMB_X18_Y7_N14
\u0_FM_Module|Mult0|auto_generated|op_2~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~104_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_1~104_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_4~68_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~103\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~105\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~104_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~68_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~103\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~104_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~68_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~103\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~104_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~68_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~103\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~104_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~105\);

-- Location: LCCOMB_X21_Y21_N10
\u0_FM_Module|Mult1|auto_generated|op_6~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~32_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT16\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT34\ $ (!\u0_FM_Module|Mult1|auto_generated|op_6~31\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_6~33\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT16\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT34\) # (!\u0_FM_Module|Mult1|auto_generated|op_6~31\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT16\ & (\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT34\ & !\u0_FM_Module|Mult1|auto_generated|op_6~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT16\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT34\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~31\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~32_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~33\);

-- Location: LCCOMB_X21_Y15_N12
\u0_FM_Module|Mult1|auto_generated|op_4~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~68_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT16\ $ (\u0_FM_Module|Mult1|auto_generated|op_6~32_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~67\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~69\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT16\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~32_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~67\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT16\ & (\u0_FM_Module|Mult1|auto_generated|op_6~32_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_4~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT16\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_6~32_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~67\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~68_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~69\);

-- Location: LCCOMB_X16_Y13_N12
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~31\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X18_Y13_N16
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][14]~combout\ = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\ $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\,
	datac => \rst_n~input_o\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][14]~combout\);

-- Location: LCCOMB_X17_Y13_N10
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][14]~combout\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][14]~combout\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][14]~combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][14]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X17_Y15_N10
\u0_FM_Module|Mult1|auto_generated|op_5~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~32_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT34\ $ (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~31\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_5~33\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT34\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~31\))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT34\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT34\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~31\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~32_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~33\);

-- Location: LCCOMB_X19_Y19_N12
\u0_FM_Module|Mult1|auto_generated|op_3~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~68_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT34\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT16\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~67\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~69\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT34\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT16\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~67\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT34\ & (\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT16\ & !\u0_FM_Module|Mult1|auto_generated|op_3~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT34\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT16\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~67\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~68_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~69\);

-- Location: LCCOMB_X19_Y15_N14
\u0_FM_Module|Mult1|auto_generated|op_1~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~104_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_5~32_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_3~68_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~103\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~105\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_5~32_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~68_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~103\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~32_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_3~68_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~103\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_5~32_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~68_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~103\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~104_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~105\);

-- Location: LCCOMB_X18_Y15_N14
\u0_FM_Module|Mult1|auto_generated|op_2~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~104_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_4~68_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~104_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~103\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~105\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~68_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~104_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~103\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~68_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~104_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~103\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~68_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~104_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~103\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~104_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~105\);

-- Location: LCCOMB_X18_Y7_N30
\u0_FM_Module|freq_temp~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~58_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~104_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~104_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~104_combout\,
	combout => \u0_FM_Module|freq_temp~58_combout\);

-- Location: FF_X18_Y7_N31
\u0_FM_Module|freq_temp[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~58_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(70));

-- Location: LCCOMB_X14_Y9_N6
\u0_FM_Module|FM_Freq_reg[58]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[58]~182_combout\ = (\u0_FM_Module|FM_Freq_reg[57]~181\ & (\u0_FM_Module|freq_temp\(70) $ ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)))) # (!\u0_FM_Module|FM_Freq_reg[57]~181\ & 
-- ((\u0_FM_Module|freq_temp\(70) $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[58]~183\ = CARRY((\u0_FM_Module|freq_temp\(70) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\)) # (!\u0_FM_Module|FM_Freq_reg[57]~181\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(70),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[57]~181\,
	combout => \u0_FM_Module|FM_Freq_reg[58]~182_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[58]~183\);

-- Location: FF_X14_Y9_N7
\u0_FM_Module|FM_Freq_reg[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[58]~182_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(58));

-- Location: LCCOMB_X13_Y9_N20
\U1_acc_32bit_carrier|add[58]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[58]~180_combout\ = ((\u0_FM_Module|FM_Freq_reg\(58) $ (\U1_acc_32bit_carrier|add\(58) $ (!\U1_acc_32bit_carrier|add[57]~179\)))) # (GND)
-- \U1_acc_32bit_carrier|add[58]~181\ = CARRY((\u0_FM_Module|FM_Freq_reg\(58) & ((\U1_acc_32bit_carrier|add\(58)) # (!\U1_acc_32bit_carrier|add[57]~179\))) # (!\u0_FM_Module|FM_Freq_reg\(58) & (\U1_acc_32bit_carrier|add\(58) & 
-- !\U1_acc_32bit_carrier|add[57]~179\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(58),
	datab => \U1_acc_32bit_carrier|add\(58),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[57]~179\,
	combout => \U1_acc_32bit_carrier|add[58]~180_combout\,
	cout => \U1_acc_32bit_carrier|add[58]~181\);

-- Location: FF_X13_Y9_N21
\U1_acc_32bit_carrier|add[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[58]~180_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(58));

-- Location: LCCOMB_X16_Y6_N14
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~31\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~33\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~31\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~31\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X17_Y6_N12
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & 
-- ((\U0_AM|Add2~24_wirecell_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ & VCC)) # (!\U0_AM|Add2~24_wirecell_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & 
-- ((\U0_AM|Add2~24_wirecell_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # (!\U0_AM|Add2~24_wirecell_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & 
-- (!\U0_AM|Add2~24_wirecell_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # 
-- (!\U0_AM|Add2~24_wirecell_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\,
	datab => \U0_AM|Add2~24_wirecell_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X17_Y3_N12
\u0_FM_Module|Mult0|auto_generated|op_5~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~34_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT35\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u0_FM_Module|Mult0|auto_generated|op_5~33\ & VCC)) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~33\)))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT35\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~33\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~33\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_5~35\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT35\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~33\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT35\ & ((!\u0_FM_Module|Mult0|auto_generated|op_5~33\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out14~DATAOUT35\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~33\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~34_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~35\);

-- Location: LCCOMB_X19_Y3_N14
\u0_FM_Module|Mult0|auto_generated|op_3~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~70_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT35\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT17\ & (\u0_FM_Module|Mult0|auto_generated|op_3~69\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT17\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~69\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT35\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT17\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~69\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT17\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~69\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~71\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT35\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT17\ & !\u0_FM_Module|Mult0|auto_generated|op_3~69\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT35\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~69\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out22~DATAOUT35\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT17\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~69\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~70_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~71\);

-- Location: LCCOMB_X18_Y3_N16
\u0_FM_Module|Mult0|auto_generated|op_1~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~106_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_5~34_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~70_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~105\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~70_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~105\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_5~34_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~70_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~105\)) # (!\u0_FM_Module|Mult0|auto_generated|op_3~70_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~105\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~107\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_5~34_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~70_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~105\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~34_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~105\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_5~34_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~70_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~105\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~106_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~107\);

-- Location: LCCOMB_X21_Y7_N12
\u0_FM_Module|Mult0|auto_generated|op_6~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~34_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT17\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT35\ & (\u0_FM_Module|Mult0|auto_generated|op_6~33\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT35\ & (!\u0_FM_Module|Mult0|auto_generated|op_6~33\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT17\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT35\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~33\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT35\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~33\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_6~35\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT17\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT35\ & !\u0_FM_Module|Mult0|auto_generated|op_6~33\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT17\ & ((!\u0_FM_Module|Mult0|auto_generated|op_6~33\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT17\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out6~DATAOUT35\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~33\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~34_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~35\);

-- Location: LCCOMB_X19_Y7_N14
\u0_FM_Module|Mult0|auto_generated|op_4~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~70_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT17\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~34_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~69\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~34_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~69\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT17\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~34_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~69\)) # (!\u0_FM_Module|Mult0|auto_generated|op_6~34_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~69\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~71\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT17\ & (!\u0_FM_Module|Mult0|auto_generated|op_6~34_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_4~69\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT17\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~69\) # (!\u0_FM_Module|Mult0|auto_generated|op_6~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT17\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_6~34_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~69\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~70_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~71\);

-- Location: LCCOMB_X18_Y7_N16
\u0_FM_Module|Mult0|auto_generated|op_2~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~106_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~106_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~70_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~105\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~70_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~105\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~106_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~70_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~105\)) # (!\u0_FM_Module|Mult0|auto_generated|op_4~70_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~105\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~107\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~106_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~70_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~105\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~106_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~105\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~106_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~70_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~105\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~106_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~107\);

-- Location: LCCOMB_X21_Y21_N12
\u0_FM_Module|Mult1|auto_generated|op_6~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~34_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT17\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT35\ & (\u0_FM_Module|Mult1|auto_generated|op_6~33\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT35\ & (!\u0_FM_Module|Mult1|auto_generated|op_6~33\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT17\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT35\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~33\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT35\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~33\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_6~35\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT17\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT35\ & !\u0_FM_Module|Mult1|auto_generated|op_6~33\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT17\ & ((!\u0_FM_Module|Mult1|auto_generated|op_6~33\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT17\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out6~DATAOUT35\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~33\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~34_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~35\);

-- Location: LCCOMB_X21_Y15_N14
\u0_FM_Module|Mult1|auto_generated|op_4~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~70_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_6~34_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT17\ & (\u0_FM_Module|Mult1|auto_generated|op_4~69\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT17\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~69\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_6~34_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT17\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~69\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT17\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~69\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~71\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_6~34_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT17\ & !\u0_FM_Module|Mult1|auto_generated|op_4~69\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~34_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~69\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_6~34_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT17\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~69\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~70_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~71\);

-- Location: LCCOMB_X18_Y13_N6
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][15]~combout\ = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\ $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\,
	datac => \rst_n~input_o\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][15]~combout\);

-- Location: LCCOMB_X16_Y13_N14
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~31\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~33\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~31\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~31\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X17_Y13_N12
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][15]~combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][15]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][15]~combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][15]~combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][15]~combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X17_Y15_N12
\u0_FM_Module|Mult1|auto_generated|op_5~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~34_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT35\ & 
-- (\u0_FM_Module|Mult1|auto_generated|op_5~33\ & VCC)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT35\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~33\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT35\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~33\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT35\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~33\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_5~35\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT35\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~33\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_5~33\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out14~DATAOUT35\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~33\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~34_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~35\);

-- Location: LCCOMB_X19_Y19_N14
\u0_FM_Module|Mult1|auto_generated|op_3~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~70_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT35\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT17\ & (\u0_FM_Module|Mult1|auto_generated|op_3~69\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT17\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~69\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT35\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT17\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~69\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT17\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~69\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~71\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT35\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT17\ & !\u0_FM_Module|Mult1|auto_generated|op_3~69\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT35\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~69\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out22~DATAOUT35\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT17\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~69\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~70_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~71\);

-- Location: LCCOMB_X19_Y15_N16
\u0_FM_Module|Mult1|auto_generated|op_1~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~106_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_5~34_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~70_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~105\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~70_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~105\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_5~34_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~70_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~105\)) # (!\u0_FM_Module|Mult1|auto_generated|op_3~70_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~105\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~107\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_5~34_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~70_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~105\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~34_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~105\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_5~34_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~70_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~105\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~106_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~107\);

-- Location: LCCOMB_X18_Y15_N16
\u0_FM_Module|Mult1|auto_generated|op_2~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~106_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_4~70_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~106_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~105\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~106_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~105\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_4~70_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~106_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~105\)) # (!\u0_FM_Module|Mult1|auto_generated|op_1~106_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~105\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~107\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~70_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~106_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~105\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~70_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~105\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~70_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~106_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~105\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~106_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~107\);

-- Location: LCCOMB_X18_Y15_N30
\u0_FM_Module|freq_temp~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~59_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~106_combout\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datac => \u0_FM_Module|Mult0|auto_generated|op_2~106_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_2~106_combout\,
	combout => \u0_FM_Module|freq_temp~59_combout\);

-- Location: FF_X18_Y15_N31
\u0_FM_Module|freq_temp[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~59_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(71));

-- Location: LCCOMB_X14_Y9_N8
\u0_FM_Module|FM_Freq_reg[59]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[59]~184_combout\ = (\u0_FM_Module|FM_Freq_reg[58]~183\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(71))))) # (!\u0_FM_Module|FM_Freq_reg[58]~183\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(71) $ (GND))))
-- \u0_FM_Module|FM_Freq_reg[59]~185\ = CARRY((!\u0_FM_Module|FM_Freq_reg[58]~183\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(71)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(71),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[58]~183\,
	combout => \u0_FM_Module|FM_Freq_reg[59]~184_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[59]~185\);

-- Location: FF_X14_Y9_N9
\u0_FM_Module|FM_Freq_reg[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[59]~184_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(59));

-- Location: LCCOMB_X13_Y9_N22
\U1_acc_32bit_carrier|add[59]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[59]~182_combout\ = (\U1_acc_32bit_carrier|add\(59) & ((\u0_FM_Module|FM_Freq_reg\(59) & (\U1_acc_32bit_carrier|add[58]~181\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(59) & (!\U1_acc_32bit_carrier|add[58]~181\)))) # 
-- (!\U1_acc_32bit_carrier|add\(59) & ((\u0_FM_Module|FM_Freq_reg\(59) & (!\U1_acc_32bit_carrier|add[58]~181\)) # (!\u0_FM_Module|FM_Freq_reg\(59) & ((\U1_acc_32bit_carrier|add[58]~181\) # (GND)))))
-- \U1_acc_32bit_carrier|add[59]~183\ = CARRY((\U1_acc_32bit_carrier|add\(59) & (!\u0_FM_Module|FM_Freq_reg\(59) & !\U1_acc_32bit_carrier|add[58]~181\)) # (!\U1_acc_32bit_carrier|add\(59) & ((!\U1_acc_32bit_carrier|add[58]~181\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(59),
	datab => \u0_FM_Module|FM_Freq_reg\(59),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[58]~181\,
	combout => \U1_acc_32bit_carrier|add[59]~182_combout\,
	cout => \U1_acc_32bit_carrier|add[59]~183\);

-- Location: FF_X13_Y9_N23
\U1_acc_32bit_carrier|add[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[59]~182_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(59));

-- Location: DSPMULT_X20_Y23_N0
\u0_FM_Module|Mult1|auto_generated|mac_mult25\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAA_bus\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_mult25_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y23_N2
\u0_FM_Module|Mult1|auto_generated|mac_out26\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_out26_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y21_N14
\u0_FM_Module|Mult1|auto_generated|op_6~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~36_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT18\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out26~dataout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_6~35\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_6~37\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT18\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out26~dataout\) # (!\u0_FM_Module|Mult1|auto_generated|op_6~35\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT18\ & (\u0_FM_Module|Mult1|auto_generated|mac_out26~dataout\ & !\u0_FM_Module|Mult1|auto_generated|op_6~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT18\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out26~dataout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~35\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~36_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~37\);

-- Location: DSPMULT_X20_Y12_N0
\u0_FM_Module|Mult1|auto_generated|mac_mult17\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAA_bus\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_mult17_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y12_N2
\u0_FM_Module|Mult1|auto_generated|mac_out18\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult1|auto_generated|mac_out18_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y15_N24
\u0_FM_Module|Mult1|auto_generated|op_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_7~0_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out18~dataout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (VCC))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out18~dataout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & VCC))
-- \u0_FM_Module|Mult1|auto_generated|op_7~1\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out18~dataout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out18~dataout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult1|auto_generated|op_7~0_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_7~1\);

-- Location: LCCOMB_X21_Y15_N16
\u0_FM_Module|Mult1|auto_generated|op_4~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~72_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_6~36_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_7~0_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~71\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~73\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_6~36_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_7~0_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~71\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~36_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_7~0_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_4~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_6~36_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_7~0_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~71\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~72_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~73\);

-- Location: LCCOMB_X18_Y13_N20
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][16]~combout\ = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\ $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\,
	datac => \rst_n~input_o\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][16]~combout\);

-- Location: LCCOMB_X16_Y13_N16
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~33\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~33\) # (GND)))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~35\ = CARRY((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~33\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~33\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X17_Y13_N14
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][16]~combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][16]~combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][16]~combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][16]~combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X17_Y15_N14
\u0_FM_Module|Mult1|auto_generated|op_5~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~36_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT18\ $ 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~35\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_5~37\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT18\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~35\))) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT18\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT18\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~35\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~36_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~37\);

-- Location: LCCOMB_X18_Y13_N2
\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a\(0) = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\ $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\,
	datac => \rst_n~input_o\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a\(0));

-- Location: LCCOMB_X19_Y19_N24
\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~0_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a\(0) & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ 
-- (VCC))) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a\(0) & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & VCC))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~1\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a\(0) & \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a\(0),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~0_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~1\);

-- Location: LCCOMB_X19_Y19_N16
\u0_FM_Module|Mult1|auto_generated|op_3~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~72_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT18\ $ (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~0_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~71\)))) # 
-- (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~73\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT18\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~0_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~71\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT18\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~0_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_3~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT18\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~0_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~71\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~72_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~73\);

-- Location: LCCOMB_X19_Y15_N18
\u0_FM_Module|Mult1|auto_generated|op_1~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~108_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_5~36_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_3~72_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~107\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~109\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_5~36_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~72_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~107\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~36_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_3~72_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~107\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_5~36_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_3~72_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~107\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~108_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~109\);

-- Location: LCCOMB_X18_Y15_N18
\u0_FM_Module|Mult1|auto_generated|op_2~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~108_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_4~72_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~108_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~107\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~109\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~72_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~108_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~107\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~72_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~108_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~107\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~72_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~108_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~107\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~108_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~109\);

-- Location: LCCOMB_X16_Y6_N16
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~33\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~33\) # (GND)))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~35\ = CARRY((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~33\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~33\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X17_Y6_N14
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ $ 
-- (\U0_AM|Add2~24_wirecell_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & 
-- ((\U0_AM|Add2~24_wirecell_combout\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & (\U0_AM|Add2~24_wirecell_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datab => \U0_AM|Add2~24_wirecell_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X17_Y3_N14
\u0_FM_Module|Mult0|auto_generated|op_5~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~36_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT18\ $ 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~35\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_5~37\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT18\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~35\))) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT18\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT18\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~35\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~36_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~37\);

-- Location: LCCOMB_X19_Y3_N24
\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~0_combout\ = (\U0_AM|Add2~24_combout\ & (\U0_AM|Add2~24_wirecell_combout\ & VCC)) # (!\U0_AM|Add2~24_combout\ & (\U0_AM|Add2~24_wirecell_combout\ $ (VCC)))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~1\ = CARRY((!\U0_AM|Add2~24_combout\ & \U0_AM|Add2~24_wirecell_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~24_combout\,
	datab => \U0_AM|Add2~24_wirecell_combout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~0_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~1\);

-- Location: LCCOMB_X19_Y3_N16
\u0_FM_Module|Mult0|auto_generated|op_3~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~72_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT18\ $ (\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~0_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~71\)))) # 
-- (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~73\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT18\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~0_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~71\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT18\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~0_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_3~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT18\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~0_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~71\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~72_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~73\);

-- Location: LCCOMB_X18_Y3_N18
\u0_FM_Module|Mult0|auto_generated|op_1~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~108_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_5~36_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_3~72_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~107\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~109\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_5~36_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~72_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~107\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~36_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_3~72_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~107\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_5~36_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~72_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~107\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~108_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~109\);

-- Location: DSPMULT_X20_Y11_N0
\u0_FM_Module|Mult0|auto_generated|mac_mult25\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAA_bus\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_mult25_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y11_N2
\u0_FM_Module|Mult0|auto_generated|mac_out26\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_out26_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y7_N14
\u0_FM_Module|Mult0|auto_generated|op_6~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~36_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT18\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out26~dataout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_6~35\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_6~37\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT18\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out26~dataout\) # (!\u0_FM_Module|Mult0|auto_generated|op_6~35\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT18\ & (\u0_FM_Module|Mult0|auto_generated|mac_out26~dataout\ & !\u0_FM_Module|Mult0|auto_generated|op_6~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT18\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out26~dataout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~35\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~36_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~37\);

-- Location: DSPMULT_X20_Y1_N0
\u0_FM_Module|Mult0|auto_generated|mac_mult17\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAA_bus\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_mult17_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y1_N2
\u0_FM_Module|Mult0|auto_generated|mac_out18\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0_FM_Module|Mult0|auto_generated|mac_out18_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y7_N24
\u0_FM_Module|Mult0|auto_generated|op_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_7~0_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out18~dataout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (VCC))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out18~dataout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & VCC))
-- \u0_FM_Module|Mult0|auto_generated|op_7~1\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out18~dataout\ & \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out18~dataout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult0|auto_generated|op_7~0_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_7~1\);

-- Location: LCCOMB_X19_Y7_N16
\u0_FM_Module|Mult0|auto_generated|op_4~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~72_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_6~36_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_7~0_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~71\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~73\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_6~36_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_7~0_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~71\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~36_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_7~0_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_4~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_6~36_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_7~0_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~71\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~72_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~73\);

-- Location: LCCOMB_X18_Y7_N18
\u0_FM_Module|Mult0|auto_generated|op_2~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~108_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_1~108_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_4~72_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~107\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~109\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~108_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~72_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~107\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~108_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~72_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~107\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~108_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~72_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~107\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~108_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~109\);

-- Location: LCCOMB_X14_Y9_N24
\u0_FM_Module|freq_temp~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~60_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~108_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_2~108_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_2~108_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	combout => \u0_FM_Module|freq_temp~60_combout\);

-- Location: FF_X14_Y9_N25
\u0_FM_Module|freq_temp[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~60_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(72));

-- Location: LCCOMB_X14_Y9_N10
\u0_FM_Module|FM_Freq_reg[60]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[60]~186_combout\ = (\u0_FM_Module|FM_Freq_reg[59]~185\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ ((\u0_FM_Module|freq_temp\(72))))) # (!\u0_FM_Module|FM_Freq_reg[59]~185\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(72))) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[60]~187\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(72))) # (!\u0_FM_Module|FM_Freq_reg[59]~185\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(72),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[59]~185\,
	combout => \u0_FM_Module|FM_Freq_reg[60]~186_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[60]~187\);

-- Location: FF_X14_Y9_N11
\u0_FM_Module|FM_Freq_reg[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[60]~186_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(60));

-- Location: LCCOMB_X13_Y9_N24
\U1_acc_32bit_carrier|add[60]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[60]~184_combout\ = ((\U1_acc_32bit_carrier|add\(60) $ (\u0_FM_Module|FM_Freq_reg\(60) $ (!\U1_acc_32bit_carrier|add[59]~183\)))) # (GND)
-- \U1_acc_32bit_carrier|add[60]~185\ = CARRY((\U1_acc_32bit_carrier|add\(60) & ((\u0_FM_Module|FM_Freq_reg\(60)) # (!\U1_acc_32bit_carrier|add[59]~183\))) # (!\U1_acc_32bit_carrier|add\(60) & (\u0_FM_Module|FM_Freq_reg\(60) & 
-- !\U1_acc_32bit_carrier|add[59]~183\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(60),
	datab => \u0_FM_Module|FM_Freq_reg\(60),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[59]~183\,
	combout => \U1_acc_32bit_carrier|add[60]~184_combout\,
	cout => \U1_acc_32bit_carrier|add[60]~185\);

-- Location: FF_X13_Y9_N25
\U1_acc_32bit_carrier|add[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[60]~184_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(60));

-- Location: LCCOMB_X18_Y13_N8
\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a\(1) = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\ $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\,
	datac => \rst_n~input_o\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a\(1));

-- Location: LCCOMB_X19_Y19_N26
\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~2_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a\(1) & (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~1\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a\(1) & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~1\) # (GND)))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~3\ = CARRY((!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~1\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a\(1),
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~1\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~2_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~3\);

-- Location: LCCOMB_X19_Y19_N18
\u0_FM_Module|Mult1|auto_generated|op_3~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~74_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~2_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT19\ & (\u0_FM_Module|Mult1|auto_generated|op_3~73\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT19\ & (!\u0_FM_Module|Mult1|auto_generated|op_3~73\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~2_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT19\ 
-- & (!\u0_FM_Module|Mult1|auto_generated|op_3~73\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT19\ & ((\u0_FM_Module|Mult1|auto_generated|op_3~73\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_3~75\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~2_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT19\ & !\u0_FM_Module|Mult1|auto_generated|op_3~73\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~2_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_3~73\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~2_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT19\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~73\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~74_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~75\);

-- Location: LCCOMB_X16_Y13_N18
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ = !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~35\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\);

-- Location: LCCOMB_X18_Y13_N10
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][17]~combout\ = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\ $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\,
	datac => \rst_n~input_o\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][17]~combout\);

-- Location: LCCOMB_X17_Y13_N16
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][17]~combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][17]~combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][17]~combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][17]~combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][17]~combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][17]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][17]~combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X17_Y15_N16
\u0_FM_Module|Mult1|auto_generated|op_5~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~38_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT19\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|op_5~37\ & VCC)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~37\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT19\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~37\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~37\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_5~39\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT19\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~37\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT19\ & ((!\u0_FM_Module|Mult1|auto_generated|op_5~37\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT19\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~37\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~38_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~39\);

-- Location: LCCOMB_X19_Y15_N20
\u0_FM_Module|Mult1|auto_generated|op_1~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~110_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_3~74_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~38_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~109\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~38_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_1~109\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_3~74_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~38_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~109\)) # (!\u0_FM_Module|Mult1|auto_generated|op_5~38_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~109\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_1~111\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_3~74_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_5~38_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~109\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~74_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_1~109\) # (!\u0_FM_Module|Mult1|auto_generated|op_5~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_3~74_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_5~38_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~109\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~110_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~111\);

-- Location: LCCOMB_X16_Y14_N4
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (VCC))) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & VCC))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X21_Y15_N26
\u0_FM_Module|Mult1|auto_generated|op_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_7~2_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT1\ & 
-- (\u0_FM_Module|Mult1|auto_generated|op_7~1\ & VCC)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT1\ & (!\u0_FM_Module|Mult1|auto_generated|op_7~1\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT1\ & (!\u0_FM_Module|Mult1|auto_generated|op_7~1\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT1\ & ((\u0_FM_Module|Mult1|auto_generated|op_7~1\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_7~3\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT1\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_7~1\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_7~1\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT1\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_7~1\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_7~2_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_7~3\);

-- Location: LCCOMB_X21_Y21_N16
\u0_FM_Module|Mult1|auto_generated|op_6~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~38_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT1\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT19\ & (\u0_FM_Module|Mult1|auto_generated|op_6~37\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT19\ & (!\u0_FM_Module|Mult1|auto_generated|op_6~37\)))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT1\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT19\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~37\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT19\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~37\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_6~39\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT1\ & (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT19\ & !\u0_FM_Module|Mult1|auto_generated|op_6~37\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT1\ & ((!\u0_FM_Module|Mult1|auto_generated|op_6~37\) # (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT1\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT19\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~37\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~38_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~39\);

-- Location: LCCOMB_X21_Y15_N18
\u0_FM_Module|Mult1|auto_generated|op_4~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~74_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_7~2_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~38_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_4~73\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~38_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~73\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_7~2_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_6~38_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~73\)) # (!\u0_FM_Module|Mult1|auto_generated|op_6~38_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~73\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_4~75\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_7~2_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_6~38_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_4~73\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_7~2_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_4~73\) # (!\u0_FM_Module|Mult1|auto_generated|op_6~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_7~2_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_6~38_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~73\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~74_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~75\);

-- Location: LCCOMB_X18_Y15_N20
\u0_FM_Module|Mult1|auto_generated|op_2~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~110_combout\ = (\u0_FM_Module|Mult1|auto_generated|op_1~110_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~74_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~109\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~74_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_2~109\)))) # (!\u0_FM_Module|Mult1|auto_generated|op_1~110_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_4~74_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|op_2~109\)) # (!\u0_FM_Module|Mult1|auto_generated|op_4~74_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_2~109\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|op_2~111\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_1~110_combout\ & (!\u0_FM_Module|Mult1|auto_generated|op_4~74_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~109\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_1~110_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|op_2~109\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_1~110_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_4~74_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~109\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~110_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~111\);

-- Location: LCCOMB_X16_Y6_N18
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ = !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~35\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\);

-- Location: LCCOMB_X17_Y6_N16
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & 
-- ((\U0_AM|Add2~24_wirecell_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ & VCC)) # (!\U0_AM|Add2~24_wirecell_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & 
-- ((\U0_AM|Add2~24_wirecell_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # (!\U0_AM|Add2~24_wirecell_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & 
-- (!\U0_AM|Add2~24_wirecell_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # 
-- (!\U0_AM|Add2~24_wirecell_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\,
	datab => \U0_AM|Add2~24_wirecell_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X17_Y3_N16
\u0_FM_Module|Mult0|auto_generated|op_5~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~38_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT19\ & 
-- (\u0_FM_Module|Mult0|auto_generated|op_5~37\ & VCC)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT19\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~37\)))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT19\ & (!\u0_FM_Module|Mult0|auto_generated|op_5~37\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT19\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~37\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_5~39\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT19\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~37\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_5~37\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT19\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~37\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~38_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~39\);

-- Location: LCCOMB_X19_Y3_N26
\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~2_combout\ = (\U0_AM|Add2~24_wirecell_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~1\)) # (!\U0_AM|Add2~24_wirecell_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~1\) # (GND)))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~3\ = CARRY((!\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~1\) # (!\U0_AM|Add2~24_wirecell_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Add2~24_wirecell_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~1\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~2_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~3\);

-- Location: LCCOMB_X19_Y3_N18
\u0_FM_Module|Mult0|auto_generated|op_3~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~74_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~2_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT19\ & (\u0_FM_Module|Mult0|auto_generated|op_3~73\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT19\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~73\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~2_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT19\ 
-- & (!\u0_FM_Module|Mult0|auto_generated|op_3~73\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT19\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~73\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_3~75\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~2_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT19\ & !\u0_FM_Module|Mult0|auto_generated|op_3~73\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~2_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_3~73\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~2_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT19\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~73\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~74_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~75\);

-- Location: LCCOMB_X18_Y3_N20
\u0_FM_Module|Mult0|auto_generated|op_1~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~110_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_5~38_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~74_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~109\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~74_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_1~109\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_5~38_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_3~74_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~109\)) # (!\u0_FM_Module|Mult0|auto_generated|op_3~74_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~109\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_1~111\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_5~38_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_3~74_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~109\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~38_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_1~109\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_5~38_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_3~74_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~109\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~110_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~111\);

-- Location: LCCOMB_X21_Y7_N16
\u0_FM_Module|Mult0|auto_generated|op_6~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~38_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT19\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT1\ & (\u0_FM_Module|Mult0|auto_generated|op_6~37\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT1\ & (!\u0_FM_Module|Mult0|auto_generated|op_6~37\)))) # (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT19\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT1\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~37\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT1\ & ((\u0_FM_Module|Mult0|auto_generated|op_6~37\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_6~39\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT19\ & (!\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT1\ & !\u0_FM_Module|Mult0|auto_generated|op_6~37\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT19\ & ((!\u0_FM_Module|Mult0|auto_generated|op_6~37\) # (!\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT19\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT1\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~37\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~38_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~39\);

-- Location: LCCOMB_X16_Y7_N0
\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (VCC))) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & VCC))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X19_Y7_N26
\u0_FM_Module|Mult0|auto_generated|op_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_7~2_combout\ = (\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT1\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & 
-- (\u0_FM_Module|Mult0|auto_generated|op_7~1\ & VCC)) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_7~1\)))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT1\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_7~1\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_7~1\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_7~3\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT1\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_7~1\)) # (!\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT1\ & ((!\u0_FM_Module|Mult0|auto_generated|op_7~1\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT1\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_7~1\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_7~2_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_7~3\);

-- Location: LCCOMB_X19_Y7_N18
\u0_FM_Module|Mult0|auto_generated|op_4~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~74_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_6~38_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_7~2_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_4~73\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_7~2_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~73\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_6~38_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_7~2_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~73\)) # (!\u0_FM_Module|Mult0|auto_generated|op_7~2_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~73\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_4~75\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_6~38_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_7~2_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_4~73\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~38_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_4~73\) # (!\u0_FM_Module|Mult0|auto_generated|op_7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_6~38_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_7~2_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~73\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~74_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~75\);

-- Location: LCCOMB_X18_Y7_N20
\u0_FM_Module|Mult0|auto_generated|op_2~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~110_combout\ = (\u0_FM_Module|Mult0|auto_generated|op_1~110_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~74_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_2~109\ & VCC)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~74_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_2~109\)))) # (!\u0_FM_Module|Mult0|auto_generated|op_1~110_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_4~74_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|op_2~109\)) # (!\u0_FM_Module|Mult0|auto_generated|op_4~74_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~109\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|op_2~111\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_1~110_combout\ & (!\u0_FM_Module|Mult0|auto_generated|op_4~74_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~109\)) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_1~110_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|op_2~109\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_1~110_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_4~74_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~109\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~110_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~111\);

-- Location: LCCOMB_X14_Y9_N18
\u0_FM_Module|freq_temp~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~61_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~110_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|op_2~110_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~110_combout\,
	combout => \u0_FM_Module|freq_temp~61_combout\);

-- Location: FF_X14_Y9_N19
\u0_FM_Module|freq_temp[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~61_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(73));

-- Location: LCCOMB_X14_Y9_N12
\u0_FM_Module|FM_Freq_reg[61]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[61]~188_combout\ = (\u0_FM_Module|FM_Freq_reg[60]~187\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(73))))) # (!\u0_FM_Module|FM_Freq_reg[60]~187\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(73) $ (GND))))
-- \u0_FM_Module|FM_Freq_reg[61]~189\ = CARRY((!\u0_FM_Module|FM_Freq_reg[60]~187\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(73)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(73),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[60]~187\,
	combout => \u0_FM_Module|FM_Freq_reg[61]~188_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[61]~189\);

-- Location: FF_X14_Y9_N13
\u0_FM_Module|FM_Freq_reg[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[61]~188_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(61));

-- Location: LCCOMB_X13_Y9_N26
\U1_acc_32bit_carrier|add[61]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[61]~186_combout\ = (\U1_acc_32bit_carrier|add\(61) & ((\u0_FM_Module|FM_Freq_reg\(61) & (\U1_acc_32bit_carrier|add[60]~185\ & VCC)) # (!\u0_FM_Module|FM_Freq_reg\(61) & (!\U1_acc_32bit_carrier|add[60]~185\)))) # 
-- (!\U1_acc_32bit_carrier|add\(61) & ((\u0_FM_Module|FM_Freq_reg\(61) & (!\U1_acc_32bit_carrier|add[60]~185\)) # (!\u0_FM_Module|FM_Freq_reg\(61) & ((\U1_acc_32bit_carrier|add[60]~185\) # (GND)))))
-- \U1_acc_32bit_carrier|add[61]~187\ = CARRY((\U1_acc_32bit_carrier|add\(61) & (!\u0_FM_Module|FM_Freq_reg\(61) & !\U1_acc_32bit_carrier|add[60]~185\)) # (!\U1_acc_32bit_carrier|add\(61) & ((!\U1_acc_32bit_carrier|add[60]~185\) # 
-- (!\u0_FM_Module|FM_Freq_reg\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(61),
	datab => \u0_FM_Module|FM_Freq_reg\(61),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[60]~185\,
	combout => \U1_acc_32bit_carrier|add[61]~186_combout\,
	cout => \U1_acc_32bit_carrier|add[61]~187\);

-- Location: FF_X13_Y9_N27
\U1_acc_32bit_carrier|add[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[61]~186_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(61));

-- Location: LCCOMB_X21_Y21_N18
\u0_FM_Module|Mult1|auto_generated|op_6~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~40_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT20\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT2\ $ (!\u0_FM_Module|Mult1|auto_generated|op_6~39\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_6~41\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT20\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT2\) # (!\u0_FM_Module|Mult1|auto_generated|op_6~39\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT20\ & (\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT2\ & !\u0_FM_Module|Mult1|auto_generated|op_6~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT20\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT2\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~39\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~40_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_6~41\);

-- Location: LCCOMB_X16_Y14_N6
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X18_Y13_N0
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][0]~combout\ = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\ $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\,
	datac => \rst_n~input_o\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][0]~combout\);

-- Location: LCCOMB_X16_Y14_N10
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][0]~combout\ $ (VCC))) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][0]~combout\ & VCC))
-- \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & 
-- \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][0]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][0]~combout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X21_Y15_N28
\u0_FM_Module|Mult1|auto_generated|op_7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_7~4_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT2\ $ 
-- (!\u0_FM_Module|Mult1|auto_generated|op_7~3\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_7~5\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT2\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_7~3\))) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT2\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT2\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_7~3\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_7~4_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_7~5\);

-- Location: LCCOMB_X21_Y15_N20
\u0_FM_Module|Mult1|auto_generated|op_4~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~76_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_6~40_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_7~4_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_4~75\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_4~77\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_6~40_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_7~4_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_4~75\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_6~40_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_7~4_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_4~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_6~40_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_7~4_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~75\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~76_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_4~77\);

-- Location: LCCOMB_X19_Y6_N0
\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_1~0_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_1~0_combout\);

-- Location: LCCOMB_X19_Y19_N28
\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~4_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_1~0_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~3\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~5\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_1~0_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~3\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_1~0_combout\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_1~0_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~3\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~4_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~5\);

-- Location: LCCOMB_X19_Y19_N20
\u0_FM_Module|Mult1|auto_generated|op_3~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~76_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT20\ $ (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~4_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_3~75\)))) # 
-- (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_3~77\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT20\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~4_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_3~75\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT20\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~4_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_3~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT20\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~4_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~75\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~76_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_3~77\);

-- Location: LCCOMB_X17_Y13_N18
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = !\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\);

-- Location: LCCOMB_X17_Y15_N18
\u0_FM_Module|Mult1|auto_generated|op_5~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~40_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT20\ $ (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ $ 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~39\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_5~41\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT20\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_5~39\))) # (!\u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT20\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & 
-- !\u0_FM_Module|Mult1|auto_generated|op_5~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT20\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~39\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~40_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_5~41\);

-- Location: LCCOMB_X19_Y15_N22
\u0_FM_Module|Mult1|auto_generated|op_1~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~112_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_3~76_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_5~40_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_1~111\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_1~113\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_3~76_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_5~40_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_1~111\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_3~76_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_5~40_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_1~111\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_3~76_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_5~40_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~111\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~112_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_1~113\);

-- Location: LCCOMB_X18_Y15_N22
\u0_FM_Module|Mult1|auto_generated|op_2~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~112_combout\ = ((\u0_FM_Module|Mult1|auto_generated|op_4~76_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~112_combout\ $ (!\u0_FM_Module|Mult1|auto_generated|op_2~111\)))) # (GND)
-- \u0_FM_Module|Mult1|auto_generated|op_2~113\ = CARRY((\u0_FM_Module|Mult1|auto_generated|op_4~76_combout\ & ((\u0_FM_Module|Mult1|auto_generated|op_1~112_combout\) # (!\u0_FM_Module|Mult1|auto_generated|op_2~111\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|op_4~76_combout\ & (\u0_FM_Module|Mult1|auto_generated|op_1~112_combout\ & !\u0_FM_Module|Mult1|auto_generated|op_2~111\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_4~76_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~112_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~111\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~112_combout\,
	cout => \u0_FM_Module|Mult1|auto_generated|op_2~113\);

-- Location: LCCOMB_X21_Y7_N18
\u0_FM_Module|Mult0|auto_generated|op_6~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~40_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT20\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT2\ $ (!\u0_FM_Module|Mult0|auto_generated|op_6~39\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_6~41\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT20\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT2\) # (!\u0_FM_Module|Mult0|auto_generated|op_6~39\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT20\ & (\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT2\ & !\u0_FM_Module|Mult0|auto_generated|op_6~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT20\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT2\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~39\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~40_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_6~41\);

-- Location: LCCOMB_X16_Y7_N2
\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (!\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & !\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & ((!\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X16_Y7_N6
\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\U0_AM|Add2~24_wirecell_combout\ & 
-- (\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ $ (VCC))) # (!\U0_AM|Add2~24_wirecell_combout\ & 
-- (\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & VCC))
-- \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\U0_AM|Add2~24_wirecell_combout\ & 
-- \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~24_wirecell_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X19_Y7_N28
\u0_FM_Module|Mult0|auto_generated|op_7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_7~4_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT2\ $ 
-- (!\u0_FM_Module|Mult0|auto_generated|op_7~3\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_7~5\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT2\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_7~3\))) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT2\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT2\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_7~3\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_7~4_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_7~5\);

-- Location: LCCOMB_X19_Y7_N20
\u0_FM_Module|Mult0|auto_generated|op_4~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~76_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_6~40_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_7~4_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_4~75\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_4~77\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_6~40_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_7~4_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_4~75\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_6~40_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_7~4_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_4~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_6~40_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_7~4_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~75\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~76_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_4~77\);

-- Location: LCCOMB_X16_Y6_N20
\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_1~0_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_1~0_combout\);

-- Location: LCCOMB_X19_Y3_N28
\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~4_combout\ = ((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_1~0_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~3\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~5\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & 
-- ((\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_1~0_combout\) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~3\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_1~0_combout\ & 
-- !\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_1~0_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~3\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~4_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~5\);

-- Location: LCCOMB_X19_Y3_N20
\u0_FM_Module|Mult0|auto_generated|op_3~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~76_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT20\ $ (\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~4_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_3~75\)))) # 
-- (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_3~77\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT20\ & ((\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~4_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_3~75\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT20\ & (\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~4_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_3~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT20\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~4_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~75\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~76_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_3~77\);

-- Location: LCCOMB_X17_Y6_N18
\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = !\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\);

-- Location: LCCOMB_X17_Y3_N18
\u0_FM_Module|Mult0|auto_generated|op_5~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~40_combout\ = ((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT20\ $ 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~39\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_5~41\ = CARRY((\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & ((\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT20\) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_5~39\))) # (!\u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT20\ & 
-- !\u0_FM_Module|Mult0|auto_generated|op_5~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult31|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT20\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~39\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~40_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_5~41\);

-- Location: LCCOMB_X18_Y3_N22
\u0_FM_Module|Mult0|auto_generated|op_1~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~112_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_3~76_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_5~40_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_1~111\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_1~113\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_3~76_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_5~40_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_1~111\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_3~76_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_5~40_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_1~111\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_3~76_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_5~40_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~111\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~112_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_1~113\);

-- Location: LCCOMB_X18_Y7_N22
\u0_FM_Module|Mult0|auto_generated|op_2~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~112_combout\ = ((\u0_FM_Module|Mult0|auto_generated|op_4~76_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_1~112_combout\ $ (!\u0_FM_Module|Mult0|auto_generated|op_2~111\)))) # (GND)
-- \u0_FM_Module|Mult0|auto_generated|op_2~113\ = CARRY((\u0_FM_Module|Mult0|auto_generated|op_4~76_combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_1~112_combout\) # (!\u0_FM_Module|Mult0|auto_generated|op_2~111\))) # 
-- (!\u0_FM_Module|Mult0|auto_generated|op_4~76_combout\ & (\u0_FM_Module|Mult0|auto_generated|op_1~112_combout\ & !\u0_FM_Module|Mult0|auto_generated|op_2~111\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_4~76_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~112_combout\,
	datad => VCC,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~111\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~112_combout\,
	cout => \u0_FM_Module|Mult0|auto_generated|op_2~113\);

-- Location: LCCOMB_X14_Y9_N28
\u0_FM_Module|freq_temp~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~62_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~112_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|op_2~112_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~112_combout\,
	combout => \u0_FM_Module|freq_temp~62_combout\);

-- Location: FF_X14_Y9_N29
\u0_FM_Module|freq_temp[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~62_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(74));

-- Location: LCCOMB_X14_Y9_N14
\u0_FM_Module|FM_Freq_reg[62]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[62]~190_combout\ = (\u0_FM_Module|FM_Freq_reg[61]~189\ & (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ ((\u0_FM_Module|freq_temp\(74))))) # (!\u0_FM_Module|FM_Freq_reg[61]~189\ & 
-- ((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (!\u0_FM_Module|freq_temp\(74))) # (GND)))
-- \u0_FM_Module|FM_Freq_reg[62]~191\ = CARRY((\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|freq_temp\(74))) # (!\u0_FM_Module|FM_Freq_reg[61]~189\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datab => \u0_FM_Module|freq_temp\(74),
	datad => VCC,
	cin => \u0_FM_Module|FM_Freq_reg[61]~189\,
	combout => \u0_FM_Module|FM_Freq_reg[62]~190_combout\,
	cout => \u0_FM_Module|FM_Freq_reg[62]~191\);

-- Location: FF_X14_Y9_N15
\u0_FM_Module|FM_Freq_reg[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[62]~190_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(62));

-- Location: LCCOMB_X13_Y9_N28
\U1_acc_32bit_carrier|add[62]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[62]~188_combout\ = ((\u0_FM_Module|FM_Freq_reg\(62) $ (\U1_acc_32bit_carrier|add\(62) $ (!\U1_acc_32bit_carrier|add[61]~187\)))) # (GND)
-- \U1_acc_32bit_carrier|add[62]~189\ = CARRY((\u0_FM_Module|FM_Freq_reg\(62) & ((\U1_acc_32bit_carrier|add\(62)) # (!\U1_acc_32bit_carrier|add[61]~187\))) # (!\u0_FM_Module|FM_Freq_reg\(62) & (\U1_acc_32bit_carrier|add\(62) & 
-- !\U1_acc_32bit_carrier|add[61]~187\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|FM_Freq_reg\(62),
	datab => \U1_acc_32bit_carrier|add\(62),
	datad => VCC,
	cin => \U1_acc_32bit_carrier|add[61]~187\,
	combout => \U1_acc_32bit_carrier|add[62]~188_combout\,
	cout => \U1_acc_32bit_carrier|add[62]~189\);

-- Location: FF_X13_Y9_N29
\U1_acc_32bit_carrier|add[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[62]~188_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(62));

-- Location: LCCOMB_X16_Y14_N8
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\);

-- Location: LCCOMB_X16_Y14_N12
\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\);

-- Location: LCCOMB_X17_Y15_N20
\u0_FM_Module|Mult1|auto_generated|op_5~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_5~42_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT21\ $ (\u0_FM_Module|Mult1|auto_generated|op_5~41\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out16~DATAOUT21\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cin => \u0_FM_Module|Mult1|auto_generated|op_5~41\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_5~42_combout\);

-- Location: LCCOMB_X18_Y13_N28
\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a\(3) = (\rst_n~input_o\ & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\ $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45_combout\,
	datac => \rst_n~input_o\,
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a\(3));

-- Location: LCCOMB_X18_Y13_N24
\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_1~2_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|le4a\(3),
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_1~2_combout\);

-- Location: LCCOMB_X19_Y19_N30
\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~6_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_1~2_combout\ $ (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~5\ $ 
-- (\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_1~2_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	cin => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~5\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~6_combout\);

-- Location: LCCOMB_X19_Y19_N22
\u0_FM_Module|Mult1|auto_generated|op_3~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_3~78_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~6_combout\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT21\ $ (\u0_FM_Module|Mult1|auto_generated|op_3~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|op_3~6_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|mac_out24~DATAOUT21\,
	cin => \u0_FM_Module|Mult1|auto_generated|op_3~77\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_3~78_combout\);

-- Location: LCCOMB_X19_Y15_N24
\u0_FM_Module|Mult1|auto_generated|op_1~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_1~114_combout\ = \u0_FM_Module|Mult1|auto_generated|op_5~42_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_1~113\ $ (\u0_FM_Module|Mult1|auto_generated|op_3~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|op_5~42_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_3~78_combout\,
	cin => \u0_FM_Module|Mult1|auto_generated|op_1~113\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_1~114_combout\);

-- Location: LCCOMB_X21_Y15_N30
\u0_FM_Module|Mult1|auto_generated|op_7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_7~6_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT3\ $ (\u0_FM_Module|Mult1|auto_generated|op_7~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out18~DATAOUT3\,
	cin => \u0_FM_Module|Mult1|auto_generated|op_7~5\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_7~6_combout\);

-- Location: LCCOMB_X21_Y21_N20
\u0_FM_Module|Mult1|auto_generated|op_6~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_6~42_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT21\ $ (\u0_FM_Module|Mult1|auto_generated|op_6~41\ $ (\u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_out8~DATAOUT21\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_out26~DATAOUT3\,
	cin => \u0_FM_Module|Mult1|auto_generated|op_6~41\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_6~42_combout\);

-- Location: LCCOMB_X21_Y15_N22
\u0_FM_Module|Mult1|auto_generated|op_4~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_4~78_combout\ = \u0_FM_Module|Mult1|auto_generated|op_7~6_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_6~42_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_4~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|op_7~6_combout\,
	datab => \u0_FM_Module|Mult1|auto_generated|op_6~42_combout\,
	cin => \u0_FM_Module|Mult1|auto_generated|op_4~77\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_4~78_combout\);

-- Location: LCCOMB_X18_Y15_N24
\u0_FM_Module|Mult1|auto_generated|op_2~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|op_2~114_combout\ = \u0_FM_Module|Mult1|auto_generated|op_1~114_combout\ $ (\u0_FM_Module|Mult1|auto_generated|op_2~113\ $ (\u0_FM_Module|Mult1|auto_generated|op_4~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|op_1~114_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|op_4~78_combout\,
	cin => \u0_FM_Module|Mult1|auto_generated|op_2~113\,
	combout => \u0_FM_Module|Mult1|auto_generated|op_2~114_combout\);

-- Location: LCCOMB_X16_Y7_N4
\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\ $ (!\u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\);

-- Location: LCCOMB_X16_Y7_N8
\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = \U0_AM|Add2~24_wirecell_combout\ $ 
-- (\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (\u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~24_wirecell_combout\,
	datab => \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\);

-- Location: LCCOMB_X17_Y3_N20
\u0_FM_Module|Mult0|auto_generated|op_5~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_5~42_combout\ = \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_5~41\ $ 
-- (\u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult33|mult|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|mac_out16~DATAOUT21\,
	cin => \u0_FM_Module|Mult0|auto_generated|op_5~41\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_5~42_combout\);

-- Location: LCCOMB_X17_Y6_N28
\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_1~2_combout\ = \U0_AM|Add2~24_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|Add2~24_wirecell_combout\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_1~2_combout\);

-- Location: LCCOMB_X19_Y3_N30
\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~6_combout\ = \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\ $ 
-- (\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~5\ $ (\u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult1|auto_generated|mac_mult9|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_1~2_combout\,
	cin => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~5\,
	combout => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~6_combout\);

-- Location: LCCOMB_X19_Y3_N22
\u0_FM_Module|Mult0|auto_generated|op_3~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_3~78_combout\ = \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~6_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_3~77\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_mult9|auto_generated|mult1|op_3~6_combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|mac_out24~DATAOUT21\,
	cin => \u0_FM_Module|Mult0|auto_generated|op_3~77\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_3~78_combout\);

-- Location: LCCOMB_X18_Y3_N24
\u0_FM_Module|Mult0|auto_generated|op_1~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_1~114_combout\ = \u0_FM_Module|Mult0|auto_generated|op_5~42_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_1~113\ $ (\u0_FM_Module|Mult0|auto_generated|op_3~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult0|auto_generated|op_5~42_combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_3~78_combout\,
	cin => \u0_FM_Module|Mult0|auto_generated|op_1~113\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_1~114_combout\);

-- Location: LCCOMB_X21_Y7_N20
\u0_FM_Module|Mult0|auto_generated|op_6~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_6~42_combout\ = \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT21\ $ (\u0_FM_Module|Mult0|auto_generated|op_6~41\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|mac_out8~DATAOUT21\,
	datad => \u0_FM_Module|Mult0|auto_generated|mac_out26~DATAOUT3\,
	cin => \u0_FM_Module|Mult0|auto_generated|op_6~41\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_6~42_combout\);

-- Location: LCCOMB_X19_Y7_N30
\u0_FM_Module|Mult0|auto_generated|op_7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_7~6_combout\ = \u0_FM_Module|Mult0|auto_generated|op_7~5\ $ (\u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0_FM_Module|Mult0|auto_generated|mac_out18~DATAOUT3\,
	cin => \u0_FM_Module|Mult0|auto_generated|op_7~5\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_7~6_combout\);

-- Location: LCCOMB_X19_Y7_N22
\u0_FM_Module|Mult0|auto_generated|op_4~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_4~78_combout\ = \u0_FM_Module|Mult0|auto_generated|op_6~42_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_4~77\ $ (\u0_FM_Module|Mult0|auto_generated|op_7~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|Mult0|auto_generated|op_6~42_combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_7~6_combout\,
	cin => \u0_FM_Module|Mult0|auto_generated|op_4~77\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_4~78_combout\);

-- Location: LCCOMB_X18_Y7_N24
\u0_FM_Module|Mult0|auto_generated|op_2~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult0|auto_generated|op_2~114_combout\ = \u0_FM_Module|Mult0|auto_generated|op_1~114_combout\ $ (\u0_FM_Module|Mult0|auto_generated|op_2~113\ $ (\u0_FM_Module|Mult0|auto_generated|op_4~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult0|auto_generated|op_1~114_combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_4~78_combout\,
	cin => \u0_FM_Module|Mult0|auto_generated|op_2~113\,
	combout => \u0_FM_Module|Mult0|auto_generated|op_2~114_combout\);

-- Location: LCCOMB_X14_Y9_N30
\u0_FM_Module|freq_temp~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|freq_temp~63_combout\ = (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & ((\u0_FM_Module|Mult0|auto_generated|op_2~114_combout\))) # 
-- (!\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ & (\u0_FM_Module|Mult1|auto_generated|op_2~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_FM_Module|Mult1|auto_generated|op_2~114_combout\,
	datac => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	datad => \u0_FM_Module|Mult0|auto_generated|op_2~114_combout\,
	combout => \u0_FM_Module|freq_temp~63_combout\);

-- Location: FF_X14_Y9_N31
\u0_FM_Module|freq_temp[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|freq_temp~63_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|freq_temp\(75));

-- Location: LCCOMB_X14_Y9_N16
\u0_FM_Module|FM_Freq_reg[63]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|FM_Freq_reg[63]~192_combout\ = \u0_FM_Module|freq_temp\(75) $ (\u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\ $ (\u0_FM_Module|FM_Freq_reg[62]~191\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_FM_Module|freq_temp\(75),
	datab => \u0_FM_Module|Mult1|auto_generated|mac_mult33|mult|mult_core|decoder_node[2][1]~combout\,
	cin => \u0_FM_Module|FM_Freq_reg[62]~191\,
	combout => \u0_FM_Module|FM_Freq_reg[63]~192_combout\);

-- Location: FF_X14_Y9_N17
\u0_FM_Module|FM_Freq_reg[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_FM_Module|FM_Freq_reg[63]~192_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_FM_Module|FM_Freq_reg\(63));

-- Location: LCCOMB_X13_Y9_N30
\U1_acc_32bit_carrier|add[63]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1_acc_32bit_carrier|add[63]~190_combout\ = \U1_acc_32bit_carrier|add\(63) $ (\U1_acc_32bit_carrier|add[62]~189\ $ (\u0_FM_Module|FM_Freq_reg\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_acc_32bit_carrier|add\(63),
	datad => \u0_FM_Module|FM_Freq_reg\(63),
	cin => \U1_acc_32bit_carrier|add[62]~189\,
	combout => \U1_acc_32bit_carrier|add[63]~190_combout\);

-- Location: FF_X13_Y9_N31
\U1_acc_32bit_carrier|add[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U1_acc_32bit_carrier|add[63]~190_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_acc_32bit_carrier|add\(63));

-- Location: LCCOMB_X24_Y8_N6
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: M9K_X27_Y6_N0
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555555555555555555550000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555555555555555555555555555555555555555555000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000015555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"0000000000000000000000000000000000000000155555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555555555555500000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ipcore/sin_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\,
	portbdatain => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\,
	portaaddr => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\,
	portbaddr => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\,
	portbdataout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y7_N0
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init1 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ipcore/sin_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\,
	portbdatain => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\,
	portaaddr => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\,
	portbaddr => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\,
	portbdataout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X28_Y8_N30
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(11),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: LCCOMB_X24_Y8_N24
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~14_combout\);

-- Location: FF_X28_Y8_N31
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LCCOMB_X28_Y8_N28
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(10),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: FF_X28_Y8_N29
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: LCCOMB_X28_Y8_N2
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(9),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X28_Y8_N3
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: LCCOMB_X28_Y8_N8
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(8),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: FF_X28_Y8_N9
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: LCCOMB_X22_Y14_N6
\u0_car_ampl_ctrl|dac_car_ampl_reg[9]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~37_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[9]~37_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datac => \rst_n~inputclkctrl_outclk\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~37_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~37_combout\);

-- Location: LCCOMB_X22_Y14_N4
\u0_car_ampl_ctrl|dac_car_ampl_reg[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~39_combout\ = \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(9) $ (\u0_car_ampl_ctrl|dac_car_ampl_reg[9]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~37_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~39_combout\);

-- Location: FF_X22_Y14_N5
\u0_car_ampl_ctrl|dac_car_ampl_reg[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~39_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~_emulated_q\);

-- Location: LCCOMB_X22_Y14_N30
\u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\ = (\rst_n~input_o\ & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[9]~_emulated_q\ $ (\u0_car_ampl_ctrl|dac_car_ampl_reg[9]~37_combout\)))) # (!\rst_n~input_o\ & 
-- (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~_emulated_q\,
	datac => \rst_n~input_o\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~37_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\);

-- Location: LCCOMB_X22_Y14_N2
\U0_AM|dac_12bit_reg[9]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[9]~37_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\U0_AM|dac_12bit_reg[9]~37_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & (\u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\,
	datac => \rst_n~inputclkctrl_outclk\,
	datad => \U0_AM|dac_12bit_reg[9]~37_combout\,
	combout => \U0_AM|dac_12bit_reg[9]~37_combout\);

-- Location: M9K_X27_Y9_N0
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"1B1AC6C1B1AC6C1B1AC6C5B1BC6C6B1B16C6C1B1B06C6C1B1B06C6C5B1B1BC6C6C6F1B1B1B16C6C6C6C6C6B1B1B1B1B1B1B1B1B1B1B1B6C6C6C6C6CB1B1B186C6C71B186C6DB1B6C61B1C6DB1C6DB1C61B2C71C61B6DB2CB1C71C71C71CB2CB6D861C72DB61CB2D872D872D872DCB61D8721C8761D8B72DC8B721DC87722DD8877622DDD888B777622221DDDDDDDDDDDDDDDDDDDE222227777888DDD2277489DE23788DE2748DE3789E378D2349E349E349278D349279E79E79E79E4934E39E4D3924E793924E4E4E793939393A4E4E4E5393A4E5390E4394E93E53A43A43A53E90F943E943E943E943FA543FA940FEA9500FFAA55003FFEAAA9555540000000",
	mem_init2 => X"000000055555AAAAFFF00156ABFC015AAFC05ABF056BF05AF05AF05AF05BC1AF16B06B06B16F1AC5B06C1B16C6B1B16C6C6C6B1B1B1B1B6C6C6C61B1B6C61B1C6DB2C7186DB6DB6DB6DB61871CB61872D872D8721CB72D8B72DC8762DC8B722DD8877621DDC88B777622222DDDDDDDDDDDDDDDDDDDD2222277778889DDE2277489DE23748DD23788DE3789D2748D2349D278DE349E349E349E38D279E34D249E78E38D34D34D34D38E39E7924934E3924D39E4D39E4D3924E7939E4E493934E4E49393938E4E4E4E4E79393939393939393939393A4E4E4E4E4E53939393E4E4E4F939394E4E439390E4E439390E4E5393A4E4F9394E4E9390E4E9390E4E9393",
	mem_init1 => X"E4E5393E4E5393E4E5393A4E439394E4E9393E4E4F9393E4E4F9393A4E4E43939390E4E4E4E939393939394E4E4E4E4E4E4E4E4E4E4E493939393934E4E4E793938E4E793924E4939E4E3924E3924E39E4D38E39E4924D34E38E38E38E34D349279E38D249E34D278D278D278D2349E278DE3789E2748D23748DE23788DD2277889DD22277748889DDDDE22222222222222222221DDDDD8888777222DD88B7621DC87721D8B721C8761C872DCB61CB61CB6D872CB6D861861861861B6CB1C61B2C6DB186C6DB1B1B186C6C6C6C5B1B1B1AC6C5B1AC6F1BC6B16C1AC5BC5BC5AC16F06BC16BC16BC16BC05ABC056BF0156AFF0055AAFFC0015556AAAABFFFFFFF",
	mem_init0 => X"FFFFFFFAAAAA5555000FFEA95403FEA5503FA540FA940FA50FA50FA50FA43E50E94F94F94E90E53A4F93E4E9394E4E93939394E4E4E4E49393939E4E4939E4E3924D38E79249249249249E78E349E78D278D278DE348D2748D23789D23748DD2277889DE2237748889DDDDD22222222222222222222DDDDD88887776221DD88B7621DC8B722DC87721C8762D8B72DCB62D8721CB61CB61CB61C72D861CB2DB61871C72CB2CB2CB2C71C6186DB6CB1C6DB2C61B2C61B2C6DB186C61B1B6C6CB1B1B6C6C6C71B1B1B1B186C6C6C6C6C6C6C6C6C6C6C5B1B1B1B1B1AC6C6C6C1B1B1B06C6C6B1B1BC6C6F1B1BC6C6F1B1AC6C5B1B06C6B1B16C6F1B16C6F1B16C6C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ipcore/sin_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y5_N0
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"E4390E5394E53A4E93A4F93E4F90E4394E53A4E93E4F90E4394E53A4E93E4F90E5394E93E4390E53A4F90E4394E93E4394E93E4394E93E53A4F90E53E4394F90E53E43A4F90E93E53E43A4F94F90E90E93E53E53E43A43A43A43A43A43A43A43A53E53E53E90E90F94FA43A53E50E94FA43E50E94FA43E50F943E50F943E50FA43E94FA50FA43E943E943A50FA50FA50FA50FA50FE943E943EA50FA543E950FA543EA50FE950FA940FA940FE950FEA503FA940FEA543FA9503FA9500FEA540FFA9540FEA9540FFAA5403FEA95400FFAA55403FFAA955003FFAA9554003FFEAA95550003FFFEAAA9555400003FFFFFAAAAAAA5555555540000000000000000000",
	mem_init2 => X"0000000000000000000555555556AAAAAABFFFFF000005555AAAAFFFF0001555AAAFFF000555AABFF00155AABFF00556ABFC0055AAFF0056ABFC055AAFC055ABFC056AFC015ABF015ABF056AFC05ABF016AFC15AFC05ABC05ABC15AFC16AF056BC15AF056BC16AF05AF05AFC16BC16BC16BC16BC16B05AF05AF06BC16BC5AF06BC16F05BC16F05BC16F06BC5AC16F06BC5AC16F16B06BC5BC1AC1AF16F16F16B06B06B06B06B06B06B06B06F16F16F1AC1AC1BC5BC6B06F16F1AC1BC6B06F16C1BC5B06F16C1BC6B16F1AC5B06F1AC5B06F1AC5B06C1BC6B16C1B06F1AC5B16C1BC6F1AC6B16C5B06C1BC6F1AC6B16C5B06C1BC6F1BC6B1AC6B16C5B16C1B06F",
	mem_init1 => X"1BC6F1AC6B1AC5B16C5B06C1B06F1BC6B1AC5B16C1B06F1BC6B1AC5B16C1B06F1AC6B16C1BC6F1AC5B06F1BC6B16C1BC6B16C1BC6B16C1AC5B06F1AC1BC6B06F1AC1BC5B06F16C1AC1BC5B06B06F16F16C1AC1AC1BC5BC5BC5BC5BC5BC5BC5BC5AC1AC1AC16F16F06B05BC5AC1AF16B05BC1AF16B05BC1AF06BC1AF06BC1AF05BC16B05AF05BC16BC16BC5AF05AF05AF05AF05AF016BC16BC15AF05ABC16AF05ABC15AF016AF056BF056BF016AF015AFC056BF015ABC056AFC056AFF015ABF0056ABF0156ABF0055ABFC0156ABFF0055AABFC00556AAFFC00556AABFFC001556AAAFFFC00015556AAABFFFFC000005555555AAAAAAAABFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFAAAAAAAA9555555400000FFFFFAAAA55550000FFFEAAA555000FFFAAA55400FFEAA55400FFAA95403FFAA5500FFA95403FAA5503FAA5403FA9503FEA540FEA540FA9503FA540FE9503EA503FA543FA543EA503E950FA943EA50FA943E950FA50FA503E943E943E943E943E94FA50FA50F943E943A50F943E90FA43E90FA43E90F943A53E90F943A53E90E94F943A43E53E50E90E90E94F94F94F94F94F94F94F94F90E90E90E53E53E43A4394F90E90E53E4394F90E93E43A4F90E93E4394E90E53A4F90E53A4F90E53A4F93E4394E93E4F90E53A4E93E4390E5394E93A4F93E4390E5394E93A4F93E4390E4394E5394E93A4E93E4F90",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ipcore/sin_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\,
	portbdatain => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\,
	portaaddr => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\,
	portbaddr => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\,
	portbdataout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y4_N0
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFEAA55400FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA55400FFFAA955003FFEAA55400FFFAA955003FFEAA554003FFAA955400FFFAA955400FFFAA955400FFFAA9554003FFAAA555000FFEAA9554003FFEAA9554003FFEAA9554003FFEAA9555000FFFAAA9554000FFFAAA9555000FFFEAAA5554000FFFEAAA5554000FFFFAAA955540003FFFAAAA55550000FFFFAAAA955540000FFFFEAAAA555540000FFFFFAAAAA5555500000FFFFFEAAAAA555554000003FFFFFFAAAAAA55555550000000FFFFFFFEAAAAAAAA5555555540000000003FFFFFFFFFFEAAAAAAAAAAAA9555555555555555540000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000055555555555555555AAAAAAAAAAAAAFFFFFFFFFFF0000000000555555556AAAAAAAAFFFFFFFC00000015555556AAAAABFFFFFF000000555556AAAAAFFFFFC0000155556AAAABFFFFC000055556AAAAFFFFC00005555AAAABFFFC00015556AAABFFF00005555AAABFFFC0005556AAAFFFC0005556AAAFFFC001555AAABFFC000555AAABFFC001555AAAFFF000555AAAFFF000555AAAFFF000555AAAFFC001556AABFF000555AABFFC00555AABFFC00555AABFFC00555AABFF000556AAFFF00155AABFFC00556AAFFF00155AABFFC00556AAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC00556AAFFF",
	mem_init1 => X"00155AABFF00155AABFF00155AAAFFC00556AAFFC00555AABFF00155AABFF000556AAFFC00155AABFF000556AAFFC00155AABFFC00556AABFF000556AABFF000556AABFF000556AABFFC00555AAAFFF001556AABFFC001556AABFFC001556AABFFC001556AAAFFF0005556AABFFF0005556AAAFFF0001555AAABFFF0001555AAABFFF00005556AAABFFFC0005555AAAAFFFF000055556AAABFFFF000015555AAAABFFFF0000055555AAAAAFFFFF00000155555AAAAABFFFFFC000000555555AAAAAAAFFFFFFF0000000155555555AAAAAAAABFFFFFFFFFC000000000015555555555556AAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAA555555555555500000000000FFFFFFFFFFAAAAAAAA95555555500000003FFFFFFEAAAAAA9555554000000FFFFFFAAAAA955555000003FFFFEAAAA95555400003FFFFAAAA9555500003FFFFAAAA555540003FFFEAAA95554000FFFFAAAA55540003FFFAAA95550003FFFAAA95550003FFEAAA5554003FFFAAA5554003FFEAAA555000FFFAAA555000FFFAAA555000FFFAAA555003FFEAA955400FFFAAA554003FFAAA554003FFAAA554003FFAAA55400FFFAA955000FFEAA554003FFAA955000FFEAA554003FFAA955003FFAA955400FFEAA55400FFEAA955003FFAA955003FFAA955000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ipcore/sin_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\,
	portbdatain => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\,
	portaaddr => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\,
	portbaddr => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\,
	portbdataout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y8_N0
\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFAAAAAAAAAA555555555540000000003FFFFFFFFFFAAAAAAAAAA555555555540000000000FFFFFFFFFFEAAAAAAAAAA9555555555500000000000FFFFFFFFFFFAAAAAAAAAAA955555555555000000000003FFFFFFFFFFFEAAAAAAAAAAA95555555555550000000000000FFFFFFFFFFFFFAAAAAAAAAAAAAA555555555555550000000000000003FFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAA55555555555555555500000000000000000000FFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001555555555555555556AAAAAAAAAAAAAAAABFFFFFFFFFFFFFFF000000000000000155555555555556AAAAAAAAAAAAABFFFFFFFFFFFFC0000000000001555555555555AAAAAAAAAAAAFFFFFFFFFFFF00000000000155555555555AAAAAAAAAAABFFFFFFFFFFC000000000015555555555AAAAAAAAAAAFFFFFFFFFFC000000000055555555556AAAAAAAAABFFFFFFFFFF000000000055555555556AAAAAAAAABFFFFFFFFFF",
	mem_init1 => X"00000000005555555555AAAAAAAAAABFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFF0000000000155555555556AAAAAAAAAAFFFFFFFFFFF00000000000555555555556AAAAAAAAAAAFFFFFFFFFFFC000000000001555555555556AAAAAAAAAAAAFFFFFFFFFFFFF000000000000055555555555555AAAAAAAAAAAAAAFFFFFFFFFFFFFFFC00000000000000055555555555555555AAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFF0000000000000000000000155555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555500000000000000000000003FFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAA955555555555555554000000000000000FFFFFFFFFFFFFFFEAAAAAAAAAAAAA9555555555555540000000000003FFFFFFFFFFFFEAAAAAAAAAAAA555555555555000000000000FFFFFFFFFFFEAAAAAAAAAAA55555555555400000000003FFFFFFFFFFEAAAAAAAAAA5555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFAAAAAAAAAA955555555540000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ipcore/sin_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\,
	portbdatain => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\,
	portaaddr => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\,
	portbaddr => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\,
	portbdataout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X28_Y8_N6
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: FF_X28_Y8_N7
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LCCOMB_X28_Y8_N12
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: FF_X28_Y8_N13
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X28_Y8_N26
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: FF_X28_Y8_N27
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCCOMB_X28_Y8_N24
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X28_Y8_N25
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LCCOMB_X28_Y8_N14
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X28_Y8_N15
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LCCOMB_X28_Y8_N20
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: FF_X28_Y8_N21
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LCCOMB_X28_Y8_N18
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: FF_X28_Y8_N19
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X28_Y8_N0
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\);

-- Location: FF_X28_Y8_N1
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X24_Y7_N6
\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~1_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~1_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~inputclkctrl_outclk\,
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~1_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~1_combout\);

-- Location: LCCOMB_X24_Y7_N4
\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~3_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~1_combout\ $ (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~1_combout\,
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~3_combout\);

-- Location: FF_X24_Y7_N5
\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~3_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~_emulated_q\);

-- Location: LCCOMB_X24_Y7_N22
\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ = (\rst_n~input_o\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~1_combout\ $ ((\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (((\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~1_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~_emulated_q\,
	datac => \rst_n~input_o\,
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\);

-- Location: LCCOMB_X23_Y13_N6
\U0_AM|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add0~0_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ $ (VCC)
-- \U0_AM|Add0~1\ = CARRY(\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	datad => VCC,
	combout => \U0_AM|Add0~0_combout\,
	cout => \U0_AM|Add0~1\);

-- Location: LCCOMB_X25_Y13_N24
\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~5_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~5_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~inputclkctrl_outclk\,
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~5_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~5_combout\);

-- Location: LCCOMB_X25_Y13_N4
\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~7_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~5_combout\ $ (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~5_combout\,
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~7_combout\);

-- Location: FF_X25_Y13_N5
\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~7_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~_emulated_q\);

-- Location: LCCOMB_X25_Y13_N6
\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ = (\rst_n~input_o\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~5_combout\ $ ((\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (((\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~5_combout\,
	datab => \rst_n~input_o\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~_emulated_q\,
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\);

-- Location: LCCOMB_X23_Y13_N8
\U0_AM|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add0~2_combout\ = (\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ & (!\U0_AM|Add0~1\)) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ & ((\U0_AM|Add0~1\) # (GND)))
-- \U0_AM|Add0~3\ = CARRY((!\U0_AM|Add0~1\) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datad => VCC,
	cin => \U0_AM|Add0~1\,
	combout => \U0_AM|Add0~2_combout\,
	cout => \U0_AM|Add0~3\);

-- Location: LCCOMB_X25_Y13_N18
\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~9_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~9_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datab => \rst_n~inputclkctrl_outclk\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~9_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~9_combout\);

-- Location: LCCOMB_X25_Y13_N16
\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~11_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~9_combout\ $ (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~9_combout\,
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~11_combout\);

-- Location: FF_X25_Y13_N17
\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~11_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~_emulated_q\);

-- Location: LCCOMB_X25_Y13_N10
\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\ = (\rst_n~input_o\ & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~_emulated_q\ $ (\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~9_combout\)))) # (!\rst_n~input_o\ & 
-- (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datab => \rst_n~input_o\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~_emulated_q\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~9_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\);

-- Location: LCCOMB_X23_Y13_N10
\U0_AM|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add0~4_combout\ = (\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\ & (\U0_AM|Add0~3\ $ (GND))) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\ & (!\U0_AM|Add0~3\ & VCC))
-- \U0_AM|Add0~5\ = CARRY((\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\ & !\U0_AM|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\,
	datad => VCC,
	cin => \U0_AM|Add0~3\,
	combout => \U0_AM|Add0~4_combout\,
	cout => \U0_AM|Add0~5\);

-- Location: LCCOMB_X25_Y13_N28
\u0_car_ampl_ctrl|dac_car_ampl_reg[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~13_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[3]~13_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~inputclkctrl_outclk\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~13_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~13_combout\);

-- Location: LCCOMB_X25_Y13_N20
\u0_car_ampl_ctrl|dac_car_ampl_reg[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~15_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~13_combout\ $ (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~13_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~15_combout\);

-- Location: FF_X25_Y13_N21
\u0_car_ampl_ctrl|dac_car_ampl_reg[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~15_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~_emulated_q\);

-- Location: LCCOMB_X25_Y13_N22
\u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\ = (\rst_n~input_o\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[3]~13_combout\ $ (((\u0_car_ampl_ctrl|dac_car_ampl_reg[3]~_emulated_q\))))) # (!\rst_n~input_o\ & 
-- (((\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~13_combout\,
	datab => \rst_n~input_o\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~_emulated_q\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\);

-- Location: LCCOMB_X23_Y13_N12
\U0_AM|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add0~6_combout\ = (\u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\ & (!\U0_AM|Add0~5\)) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\ & ((\U0_AM|Add0~5\) # (GND)))
-- \U0_AM|Add0~7\ = CARRY((!\U0_AM|Add0~5\) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\,
	datad => VCC,
	cin => \U0_AM|Add0~5\,
	combout => \U0_AM|Add0~6_combout\,
	cout => \U0_AM|Add0~7\);

-- Location: LCCOMB_X17_Y8_N20
\u0_car_ampl_ctrl|dac_car_ampl_reg[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~17_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[4]~17_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~inputclkctrl_outclk\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~17_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~17_combout\);

-- Location: LCCOMB_X17_Y8_N0
\u0_car_ampl_ctrl|dac_car_ampl_reg[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~19_combout\ = \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(4) $ (\u0_car_ampl_ctrl|dac_car_ampl_reg[4]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~17_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~19_combout\);

-- Location: FF_X17_Y8_N1
\u0_car_ampl_ctrl|dac_car_ampl_reg[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~19_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~_emulated_q\);

-- Location: LCCOMB_X17_Y8_N26
\u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\ = (\rst_n~input_o\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[4]~17_combout\ $ (((\u0_car_ampl_ctrl|dac_car_ampl_reg[4]~_emulated_q\))))) # (!\rst_n~input_o\ & 
-- (((\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~17_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~_emulated_q\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\);

-- Location: LCCOMB_X23_Y13_N14
\U0_AM|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add0~8_combout\ = (\u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\ & (\U0_AM|Add0~7\ $ (GND))) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\ & (!\U0_AM|Add0~7\ & VCC))
-- \U0_AM|Add0~9\ = CARRY((\u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\ & !\U0_AM|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\,
	datad => VCC,
	cin => \U0_AM|Add0~7\,
	combout => \U0_AM|Add0~8_combout\,
	cout => \U0_AM|Add0~9\);

-- Location: LCCOMB_X16_Y8_N10
\u0_car_ampl_ctrl|dac_car_ampl_reg[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~21_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[5]~21_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~inputclkctrl_outclk\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~21_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~21_combout\);

-- Location: LCCOMB_X16_Y8_N28
\u0_car_ampl_ctrl|dac_car_ampl_reg[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~23_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~21_combout\ $ (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~21_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~23_combout\);

-- Location: FF_X16_Y8_N29
\u0_car_ampl_ctrl|dac_car_ampl_reg[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~23_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~_emulated_q\);

-- Location: LCCOMB_X16_Y8_N6
\u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\ = (\rst_n~input_o\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[5]~21_combout\ $ (((\u0_car_ampl_ctrl|dac_car_ampl_reg[5]~_emulated_q\))))) # (!\rst_n~input_o\ & 
-- (((\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~21_combout\,
	datab => \rst_n~input_o\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~_emulated_q\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\);

-- Location: LCCOMB_X23_Y13_N16
\U0_AM|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add0~10_combout\ = (\u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\ & (!\U0_AM|Add0~9\)) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\ & ((\U0_AM|Add0~9\) # (GND)))
-- \U0_AM|Add0~11\ = CARRY((!\U0_AM|Add0~9\) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\,
	datad => VCC,
	cin => \U0_AM|Add0~9\,
	combout => \U0_AM|Add0~10_combout\,
	cout => \U0_AM|Add0~11\);

-- Location: LCCOMB_X23_Y14_N18
\u0_car_ampl_ctrl|dac_car_ampl_reg[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~25_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[6]~25_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~inputclkctrl_outclk\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~25_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~25_combout\);

-- Location: LCCOMB_X23_Y14_N12
\u0_car_ampl_ctrl|dac_car_ampl_reg[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~27_combout\ = \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(6) $ (\u0_car_ampl_ctrl|dac_car_ampl_reg[6]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~25_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~27_combout\);

-- Location: FF_X23_Y14_N13
\u0_car_ampl_ctrl|dac_car_ampl_reg[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~27_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~_emulated_q\);

-- Location: LCCOMB_X23_Y14_N30
\u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\ = (\rst_n~input_o\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[6]~_emulated_q\ $ (((\u0_car_ampl_ctrl|dac_car_ampl_reg[6]~25_combout\))))) # (!\rst_n~input_o\ & 
-- (((\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~_emulated_q\,
	datab => \rst_n~input_o\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~25_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\);

-- Location: LCCOMB_X23_Y13_N18
\U0_AM|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add0~12_combout\ = (\u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\ & (\U0_AM|Add0~11\ $ (GND))) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\ & (!\U0_AM|Add0~11\ & VCC))
-- \U0_AM|Add0~13\ = CARRY((\u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\ & !\U0_AM|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\,
	datad => VCC,
	cin => \U0_AM|Add0~11\,
	combout => \U0_AM|Add0~12_combout\,
	cout => \U0_AM|Add0~13\);

-- Location: LCCOMB_X17_Y8_N6
\u0_car_ampl_ctrl|dac_car_ampl_reg[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~29_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[7]~29_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datab => \rst_n~inputclkctrl_outclk\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~29_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~29_combout\);

-- Location: LCCOMB_X17_Y8_N4
\u0_car_ampl_ctrl|dac_car_ampl_reg[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~31_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~29_combout\ $ (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~29_combout\,
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~31_combout\);

-- Location: FF_X17_Y8_N5
\u0_car_ampl_ctrl|dac_car_ampl_reg[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~31_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~_emulated_q\);

-- Location: LCCOMB_X17_Y8_N22
\u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\ = (\rst_n~input_o\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[7]~29_combout\ $ ((\u0_car_ampl_ctrl|dac_car_ampl_reg[7]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (((\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~29_combout\,
	datab => \rst_n~input_o\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~_emulated_q\,
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\);

-- Location: LCCOMB_X23_Y13_N20
\U0_AM|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add0~14_combout\ = (\u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\ & (!\U0_AM|Add0~13\)) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\ & ((\U0_AM|Add0~13\) # (GND)))
-- \U0_AM|Add0~15\ = CARRY((!\U0_AM|Add0~13\) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\,
	datad => VCC,
	cin => \U0_AM|Add0~13\,
	combout => \U0_AM|Add0~14_combout\,
	cout => \U0_AM|Add0~15\);

-- Location: LCCOMB_X22_Y14_N20
\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~33_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~33_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datac => \rst_n~inputclkctrl_outclk\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~33_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~33_combout\);

-- Location: LCCOMB_X22_Y14_N8
\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~35_combout\ = \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(8) $ (\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~33_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~35_combout\);

-- Location: FF_X22_Y14_N9
\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~35_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~_emulated_q\);

-- Location: LCCOMB_X22_Y14_N18
\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\ = (\rst_n~input_o\ & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~_emulated_q\ $ (\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~33_combout\)))) # (!\rst_n~input_o\ & 
-- (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~_emulated_q\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~33_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\);

-- Location: LCCOMB_X23_Y13_N22
\U0_AM|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add0~16_combout\ = (\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\ & (\U0_AM|Add0~15\ $ (GND))) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\ & (!\U0_AM|Add0~15\ & VCC))
-- \U0_AM|Add0~17\ = CARRY((\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\ & !\U0_AM|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\,
	datad => VCC,
	cin => \U0_AM|Add0~15\,
	combout => \U0_AM|Add0~16_combout\,
	cout => \U0_AM|Add0~17\);

-- Location: LCCOMB_X23_Y13_N24
\U0_AM|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add0~18_combout\ = (\u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\ & (!\U0_AM|Add0~17\)) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\ & ((\U0_AM|Add0~17\) # (GND)))
-- \U0_AM|Add0~19\ = CARRY((!\U0_AM|Add0~17\) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\,
	datad => VCC,
	cin => \U0_AM|Add0~17\,
	combout => \U0_AM|Add0~18_combout\,
	cout => \U0_AM|Add0~19\);

-- Location: LCCOMB_X13_Y13_N18
\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~41_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~41_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datac => \rst_n~inputclkctrl_outclk\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~41_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~41_combout\);

-- Location: LCCOMB_X13_Y13_N20
\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~43_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~41_combout\ $ (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~41_combout\,
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~43_combout\);

-- Location: FF_X13_Y13_N21
\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~43_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~_emulated_q\);

-- Location: LCCOMB_X13_Y13_N14
\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ = (\rst_n~input_o\ & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~41_combout\ $ (\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \rst_n~input_o\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~41_combout\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~_emulated_q\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\);

-- Location: LCCOMB_X23_Y13_N26
\U0_AM|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add0~20_combout\ = (\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ & (\U0_AM|Add0~19\ $ (GND))) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ & (!\U0_AM|Add0~19\ & VCC))
-- \U0_AM|Add0~21\ = CARRY((\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ & !\U0_AM|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	datad => VCC,
	cin => \U0_AM|Add0~19\,
	combout => \U0_AM|Add0~20_combout\,
	cout => \U0_AM|Add0~21\);

-- Location: LCCOMB_X24_Y7_N24
\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~45_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~45_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~inputclkctrl_outclk\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~45_combout\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~45_combout\);

-- Location: LCCOMB_X24_Y7_N16
\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~47_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~45_combout\ $ (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~45_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~47_combout\);

-- Location: FF_X24_Y7_N17
\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~47_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~_emulated_q\);

-- Location: LCCOMB_X24_Y7_N18
\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ = (\rst_n~input_o\ & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~45_combout\ $ (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~_emulated_q\)))) # (!\rst_n~input_o\ & 
-- (\U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~45_combout\,
	datac => \rst_n~input_o\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~_emulated_q\,
	combout => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\);

-- Location: LCCOMB_X23_Y13_N28
\U0_AM|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add0~22_combout\ = (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & (\U0_AM|Add0~21\ & VCC)) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & (!\U0_AM|Add0~21\))
-- \U0_AM|Add0~23\ = CARRY((!\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & !\U0_AM|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datad => VCC,
	cin => \U0_AM|Add0~21\,
	combout => \U0_AM|Add0~22_combout\,
	cout => \U0_AM|Add0~23\);

-- Location: LCCOMB_X23_Y13_N30
\U0_AM|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Add0~24_combout\ = !\U0_AM|Add0~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U0_AM|Add0~23\,
	combout => \U0_AM|Add0~24_combout\);

-- Location: DSPMULT_X20_Y13_N0
\U0_AM|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \U0_AM|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \U0_AM|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U0_AM|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y13_N2
\U0_AM|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U0_AM|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y13_N8
\U0_AM|mul_result_reg[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[12]~13_cout\ = CARRY(\U0_AM|Mult0|auto_generated|mac_out2~dataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult0|auto_generated|mac_out2~dataout\,
	datad => VCC,
	cout => \U0_AM|mul_result_reg[12]~13_cout\);

-- Location: LCCOMB_X21_Y13_N10
\U0_AM|mul_result_reg[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[12]~15_cout\ = CARRY((!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT1\ & !\U0_AM|mul_result_reg[12]~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[12]~13_cout\,
	cout => \U0_AM|mul_result_reg[12]~15_cout\);

-- Location: LCCOMB_X21_Y13_N12
\U0_AM|mul_result_reg[12]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[12]~17_cout\ = CARRY((\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT2\) # (!\U0_AM|mul_result_reg[12]~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[12]~15_cout\,
	cout => \U0_AM|mul_result_reg[12]~17_cout\);

-- Location: LCCOMB_X21_Y13_N14
\U0_AM|mul_result_reg[12]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[12]~19_cout\ = CARRY((!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT3\ & !\U0_AM|mul_result_reg[12]~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[12]~17_cout\,
	cout => \U0_AM|mul_result_reg[12]~19_cout\);

-- Location: LCCOMB_X21_Y13_N16
\U0_AM|mul_result_reg[12]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[12]~21_cout\ = CARRY((\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT4\) # (!\U0_AM|mul_result_reg[12]~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[12]~19_cout\,
	cout => \U0_AM|mul_result_reg[12]~21_cout\);

-- Location: LCCOMB_X21_Y13_N18
\U0_AM|mul_result_reg[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[12]~23_cout\ = CARRY((!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT5\ & !\U0_AM|mul_result_reg[12]~21_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[12]~21_cout\,
	cout => \U0_AM|mul_result_reg[12]~23_cout\);

-- Location: LCCOMB_X21_Y13_N20
\U0_AM|mul_result_reg[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[12]~25_cout\ = CARRY((\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT6\) # (!\U0_AM|mul_result_reg[12]~23_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[12]~23_cout\,
	cout => \U0_AM|mul_result_reg[12]~25_cout\);

-- Location: LCCOMB_X21_Y13_N22
\U0_AM|mul_result_reg[12]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[12]~27_cout\ = CARRY((!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT7\ & !\U0_AM|mul_result_reg[12]~25_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[12]~25_cout\,
	cout => \U0_AM|mul_result_reg[12]~27_cout\);

-- Location: LCCOMB_X21_Y13_N24
\U0_AM|mul_result_reg[12]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[12]~29_cout\ = CARRY((\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT8\) # (!\U0_AM|mul_result_reg[12]~27_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[12]~27_cout\,
	cout => \U0_AM|mul_result_reg[12]~29_cout\);

-- Location: LCCOMB_X21_Y13_N26
\U0_AM|mul_result_reg[12]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[12]~31_cout\ = CARRY((!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT9\ & !\U0_AM|mul_result_reg[12]~29_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[12]~29_cout\,
	cout => \U0_AM|mul_result_reg[12]~31_cout\);

-- Location: LCCOMB_X21_Y13_N28
\U0_AM|mul_result_reg[12]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[12]~33_cout\ = CARRY((\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT10\) # (!\U0_AM|mul_result_reg[12]~31_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[12]~31_cout\,
	cout => \U0_AM|mul_result_reg[12]~33_cout\);

-- Location: LCCOMB_X21_Y13_N30
\U0_AM|mul_result_reg[12]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[12]~35_cout\ = CARRY((!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT11\ & !\U0_AM|mul_result_reg[12]~33_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[12]~33_cout\,
	cout => \U0_AM|mul_result_reg[12]~35_cout\);

-- Location: LCCOMB_X21_Y12_N0
\U0_AM|mul_result_reg[12]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[12]~36_combout\ = (\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT12\ & ((GND) # (!\U0_AM|mul_result_reg[12]~35_cout\))) # (!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT12\ & (\U0_AM|mul_result_reg[12]~35_cout\ $ (GND)))
-- \U0_AM|mul_result_reg[12]~37\ = CARRY((\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT12\) # (!\U0_AM|mul_result_reg[12]~35_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[12]~35_cout\,
	combout => \U0_AM|mul_result_reg[12]~36_combout\,
	cout => \U0_AM|mul_result_reg[12]~37\);

-- Location: LCCOMB_X21_Y12_N2
\U0_AM|mul_result_reg[13]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[13]~38_combout\ = (\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\U0_AM|mul_result_reg[12]~37\ & VCC)) # (!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\U0_AM|mul_result_reg[12]~37\))
-- \U0_AM|mul_result_reg[13]~39\ = CARRY((!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\U0_AM|mul_result_reg[12]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[12]~37\,
	combout => \U0_AM|mul_result_reg[13]~38_combout\,
	cout => \U0_AM|mul_result_reg[13]~39\);

-- Location: LCCOMB_X21_Y12_N4
\U0_AM|mul_result_reg[14]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[14]~40_combout\ = (\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((GND) # (!\U0_AM|mul_result_reg[13]~39\))) # (!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT14\ & (\U0_AM|mul_result_reg[13]~39\ $ (GND)))
-- \U0_AM|mul_result_reg[14]~41\ = CARRY((\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT14\) # (!\U0_AM|mul_result_reg[13]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[13]~39\,
	combout => \U0_AM|mul_result_reg[14]~40_combout\,
	cout => \U0_AM|mul_result_reg[14]~41\);

-- Location: LCCOMB_X21_Y12_N6
\U0_AM|mul_result_reg[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[15]~42_combout\ = (\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT15\ & (\U0_AM|mul_result_reg[14]~41\ & VCC)) # (!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\U0_AM|mul_result_reg[14]~41\))
-- \U0_AM|mul_result_reg[15]~43\ = CARRY((!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\U0_AM|mul_result_reg[14]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[14]~41\,
	combout => \U0_AM|mul_result_reg[15]~42_combout\,
	cout => \U0_AM|mul_result_reg[15]~43\);

-- Location: LCCOMB_X21_Y12_N8
\U0_AM|mul_result_reg[16]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[16]~44_combout\ = (\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((GND) # (!\U0_AM|mul_result_reg[15]~43\))) # (!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT16\ & (\U0_AM|mul_result_reg[15]~43\ $ (GND)))
-- \U0_AM|mul_result_reg[16]~45\ = CARRY((\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT16\) # (!\U0_AM|mul_result_reg[15]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[15]~43\,
	combout => \U0_AM|mul_result_reg[16]~44_combout\,
	cout => \U0_AM|mul_result_reg[16]~45\);

-- Location: LCCOMB_X21_Y12_N10
\U0_AM|mul_result_reg[17]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[17]~46_combout\ = (\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT17\ & (\U0_AM|mul_result_reg[16]~45\ & VCC)) # (!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\U0_AM|mul_result_reg[16]~45\))
-- \U0_AM|mul_result_reg[17]~47\ = CARRY((!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT17\ & !\U0_AM|mul_result_reg[16]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[16]~45\,
	combout => \U0_AM|mul_result_reg[17]~46_combout\,
	cout => \U0_AM|mul_result_reg[17]~47\);

-- Location: LCCOMB_X21_Y12_N12
\U0_AM|mul_result_reg[18]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[18]~48_combout\ = (\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT18\ & ((GND) # (!\U0_AM|mul_result_reg[17]~47\))) # (!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\U0_AM|mul_result_reg[17]~47\ $ (GND)))
-- \U0_AM|mul_result_reg[18]~49\ = CARRY((\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT18\) # (!\U0_AM|mul_result_reg[17]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[17]~47\,
	combout => \U0_AM|mul_result_reg[18]~48_combout\,
	cout => \U0_AM|mul_result_reg[18]~49\);

-- Location: LCCOMB_X21_Y12_N14
\U0_AM|mul_result_reg[19]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[19]~50_combout\ = (\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\U0_AM|mul_result_reg[18]~49\ & VCC)) # (!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\U0_AM|mul_result_reg[18]~49\))
-- \U0_AM|mul_result_reg[19]~51\ = CARRY((!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\U0_AM|mul_result_reg[18]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[18]~49\,
	combout => \U0_AM|mul_result_reg[19]~50_combout\,
	cout => \U0_AM|mul_result_reg[19]~51\);

-- Location: LCCOMB_X21_Y12_N16
\U0_AM|mul_result_reg[20]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[20]~52_combout\ = (\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((GND) # (!\U0_AM|mul_result_reg[19]~51\))) # (!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT20\ & (\U0_AM|mul_result_reg[19]~51\ $ (GND)))
-- \U0_AM|mul_result_reg[20]~53\ = CARRY((\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT20\) # (!\U0_AM|mul_result_reg[19]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[19]~51\,
	combout => \U0_AM|mul_result_reg[20]~52_combout\,
	cout => \U0_AM|mul_result_reg[20]~53\);

-- Location: LCCOMB_X21_Y12_N18
\U0_AM|mul_result_reg[21]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[21]~54_combout\ = (\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT21\ & (\U0_AM|mul_result_reg[20]~53\ & VCC)) # (!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\U0_AM|mul_result_reg[20]~53\))
-- \U0_AM|mul_result_reg[21]~55\ = CARRY((!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\U0_AM|mul_result_reg[20]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[20]~53\,
	combout => \U0_AM|mul_result_reg[21]~54_combout\,
	cout => \U0_AM|mul_result_reg[21]~55\);

-- Location: LCCOMB_X23_Y14_N24
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|_~8_combout\ = (!\u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\ & (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\ & !\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\)) # 
-- (!\u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|_~8_combout\);

-- Location: LCCOMB_X23_Y14_N2
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~0_combout\ = ((!\u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|_~8_combout\) # 
-- (!\u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\)))) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|_~8_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~0_combout\);

-- Location: LCCOMB_X22_Y14_N26
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ $ ((((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~0_combout\ & 
-- !\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\)) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~0_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\);

-- Location: LCCOMB_X22_Y14_N14
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\ = ((!\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~0_combout\)) # 
-- (!\u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~0_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\);

-- Location: LCCOMB_X24_Y14_N10
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(11) = (\U0_AM|Add2~20_combout\ & (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\)))) # 
-- (!\U0_AM|Add2~20_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	datac => \U0_AM|Add2~20_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(11));

-- Location: LCCOMB_X24_Y14_N22
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(11) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(11)) # ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\ & 
-- (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ $ (\U0_AM|Add2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\,
	datac => \U0_AM|Add2~22_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(11),
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(11));

-- Location: LCCOMB_X22_Y14_N24
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\ $ (((\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~0_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\);

-- Location: LCCOMB_X23_Y14_N20
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~1_combout\ = ((!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ & !\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\)) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~1_combout\);

-- Location: LCCOMB_X23_Y14_N28
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~4_combout\ = ((!\u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~1_combout\)) # 
-- (!\u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~1_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~4_combout\);

-- Location: LCCOMB_X23_Y14_N22
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\ $ (((\u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\ & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~4_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\);

-- Location: LCCOMB_X24_Y17_N22
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(13) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ & (\U0_AM|Add2~24_combout\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ & (!\U0_AM|Add2~24_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\,
	datac => \U0_AM|Add2~24_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(13));

-- Location: LCCOMB_X24_Y17_N28
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(12) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ $ 
-- (((!\U0_AM|Add2~24_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ & (!\U0_AM|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\,
	datab => \U0_AM|Add2~22_combout\,
	datac => \U0_AM|Add2~24_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(12));

-- Location: LCCOMB_X24_Y14_N8
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(10) = (\U0_AM|Add2~18_combout\ & (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\)))) # 
-- (!\U0_AM|Add2~18_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	datac => \U0_AM|Add2~18_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(10));

-- Location: LCCOMB_X24_Y14_N4
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(10) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(10)) # ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\ & 
-- (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ $ (\U0_AM|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \U0_AM|Add2~20_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(10),
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(10));

-- Location: LCCOMB_X24_Y17_N10
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(11) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ $ 
-- ((\U0_AM|Add2~22_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ & ((!\U0_AM|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\,
	datac => \U0_AM|Add2~22_combout\,
	datad => \U0_AM|Add2~20_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(11));

-- Location: LCCOMB_X24_Y14_N6
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(9) = (\U0_AM|Add2~16_combout\ & (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\)))) # 
-- (!\U0_AM|Add2~16_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	datac => \U0_AM|Add2~16_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(9));

-- Location: LCCOMB_X24_Y14_N26
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(9) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(9)) # ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\ & 
-- (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ $ (\U0_AM|Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\,
	datac => \U0_AM|Add2~18_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(9),
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(9));

-- Location: LCCOMB_X24_Y14_N12
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(8) = (\U0_AM|Add2~14_combout\ & (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\)))) # 
-- (!\U0_AM|Add2~14_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	datac => \U0_AM|Add2~14_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(8));

-- Location: LCCOMB_X24_Y14_N16
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(8) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(8)) # ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\ & 
-- (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ $ (\U0_AM|Add2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\,
	datac => \U0_AM|Add2~16_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(8),
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(8));

-- Location: LCCOMB_X23_Y14_N0
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\ $ (((\u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\) # ((\u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|_~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|_~8_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\);

-- Location: LCCOMB_X23_Y14_N10
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\ $ (((\u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\ & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~1_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\);

-- Location: LCCOMB_X24_Y14_N14
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(11) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\ $ 
-- (((\U0_AM|Add2~22_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\ & (!\U0_AM|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\,
	datab => \U0_AM|Add2~20_combout\,
	datac => \U0_AM|Add2~22_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(11));

-- Location: LCCOMB_X23_Y13_N0
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\ $ (((\u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\ & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\) # 
-- (\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\);

-- Location: LCCOMB_X23_Y14_N6
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\ $ (((\u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~1_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\);

-- Location: LCCOMB_X23_Y15_N2
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(13) = (\U0_AM|Add2~24_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\))) # (!\U0_AM|Add2~24_combout\ & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\,
	datab => \U0_AM|Add2~24_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(13));

-- Location: LCCOMB_X22_Y15_N10
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(10) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\ $ 
-- (\U0_AM|Add2~20_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (!\U0_AM|Add2~18_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~18_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\,
	datac => \U0_AM|Add2~20_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(10));

-- Location: LCCOMB_X23_Y15_N0
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(12) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (\U0_AM|Add2~24_combout\ $ 
-- ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\ & 
-- !\U0_AM|Add2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\,
	datab => \U0_AM|Add2~24_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\,
	datad => \U0_AM|Add2~22_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(12));

-- Location: LCCOMB_X22_Y15_N8
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(7) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (\U0_AM|Add2~14_combout\ $ 
-- (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (((!\U0_AM|Add2~12_combout\ & 
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~14_combout\,
	datab => \U0_AM|Add2~12_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(7));

-- Location: LCCOMB_X22_Y15_N22
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(9) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & ((\U0_AM|Add2~18_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (!\U0_AM|Add2~16_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\,
	datab => \U0_AM|Add2~16_combout\,
	datac => \U0_AM|Add2~18_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(9));

-- Location: LCCOMB_X22_Y15_N12
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(6) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (\U0_AM|Add2~12_combout\ $ 
-- (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (((!\U0_AM|Add2~10_combout\ & 
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~12_combout\,
	datab => \U0_AM|Add2~10_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(6));

-- Location: LCCOMB_X22_Y15_N18
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(8) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (\U0_AM|Add2~16_combout\ $ 
-- (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (((!\U0_AM|Add2~14_combout\ & 
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\,
	datab => \U0_AM|Add2~16_combout\,
	datac => \U0_AM|Add2~14_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(8));

-- Location: LCCOMB_X22_Y15_N0
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(7) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\ $ 
-- ((\U0_AM|Add2~14_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\ & ((!\U0_AM|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\,
	datac => \U0_AM|Add2~14_combout\,
	datad => \U0_AM|Add2~12_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(7));

-- Location: LCCOMB_X23_Y16_N8
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(5) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (\U0_AM|Add2~10_combout\ $ 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ & 
-- !\U0_AM|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~10_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\,
	datac => \U0_AM|Add2~8_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(5));

-- Location: LCCOMB_X23_Y16_N26
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(4) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ $ 
-- (\U0_AM|Add2~8_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (!\U0_AM|Add2~6_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~6_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\,
	datac => \U0_AM|Add2~8_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(4));

-- Location: LCCOMB_X22_Y15_N6
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(6) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & ((\U0_AM|Add2~12_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (!\U0_AM|Add2~10_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\,
	datab => \U0_AM|Add2~10_combout\,
	datac => \U0_AM|Add2~12_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(6));

-- Location: LCCOMB_X22_Y15_N16
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(5) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (\U0_AM|Add2~10_combout\ $ 
-- (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (((!\U0_AM|Add2~8_combout\ & 
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\,
	datab => \U0_AM|Add2~10_combout\,
	datac => \U0_AM|Add2~8_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(5));

-- Location: LCCOMB_X23_Y16_N28
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(3) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (\U0_AM|Add2~6_combout\ $ 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ & 
-- !\U0_AM|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~6_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\,
	datac => \U0_AM|Add2~4_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(3));

-- Location: LCCOMB_X22_Y15_N26
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(4) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\ $ 
-- (\U0_AM|Add2~8_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (!\U0_AM|Add2~6_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~6_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\,
	datac => \U0_AM|Add2~8_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(4));

-- Location: LCCOMB_X23_Y16_N22
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(2) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ $ 
-- (\U0_AM|Add2~4_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (!\U0_AM|Add2~2_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~2_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\,
	datac => \U0_AM|Add2~4_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(2));

-- Location: LCCOMB_X26_Y16_N8
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(5) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (\U0_AM|Add2~10_combout\ $ 
-- (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (((!\U0_AM|Add2~8_combout\ & 
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~10_combout\,
	datab => \U0_AM|Add2~8_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(5));

-- Location: LCCOMB_X25_Y13_N2
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ $ (\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\);

-- Location: LCCOMB_X25_Y13_N8
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\ $ (((\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\) # (\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\);

-- Location: LCCOMB_X22_Y16_N30
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(7) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & ((\U0_AM|Add2~14_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (!\U0_AM|Add2~12_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~12_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\,
	datac => \U0_AM|Add2~14_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(7));

-- Location: LCCOMB_X26_Y16_N4
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(4) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & ((\U0_AM|Add2~8_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (!\U0_AM|Add2~6_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~6_combout\,
	datab => \U0_AM|Add2~8_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(4));

-- Location: LCCOMB_X26_Y16_N2
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(6) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & ((\U0_AM|Add2~12_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (!\U0_AM|Add2~10_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~10_combout\,
	datab => \U0_AM|Add2~12_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(6));

-- Location: LCCOMB_X24_Y17_N12
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(7) = (\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ & !\U0_AM|Add2~12_combout\)))) # 
-- (!\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (\U0_AM|Add2~14_combout\ $ ((!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~14_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datac => \U0_AM|Add2~12_combout\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(7));

-- Location: LCCOMB_X24_Y17_N14
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(6) = (\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (!\U0_AM|Add2~10_combout\ & (!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\))) # 
-- (!\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ $ (!\U0_AM|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	datab => \U0_AM|Add2~10_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datad => \U0_AM|Add2~12_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(6));

-- Location: LCCOMB_X23_Y15_N4
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[0]~0_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(6) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\ $ (VCC))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(6) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\ & VCC))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[0]~1\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(6) & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(6),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\,
	datad => VCC,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[0]~0_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[0]~1\);

-- Location: LCCOMB_X23_Y15_N6
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[1]~2_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(7) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[0]~1\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(7) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[0]~1\) # (GND)))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[1]~3\ = CARRY((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[0]~1\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(7),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[0]~1\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[1]~2_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[1]~3\);

-- Location: LCCOMB_X23_Y15_N8
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~4_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(4) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(6) $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[1]~3\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~5\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(4) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(6)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[1]~3\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(4) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(6) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(4),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(6),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[1]~3\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~4_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~5\);

-- Location: LCCOMB_X23_Y15_N10
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~6_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(5) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(7) & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~5\ & VCC)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(7) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~5\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(5) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(7) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~5\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(7) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~5\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~7\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(5) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(7) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~5\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(5) & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~5\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(5),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(7),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~5\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~6_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~7\);

-- Location: LCCOMB_X23_Y15_N12
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~8_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(4) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(2) $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~7\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~9\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(4) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(2)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~7\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(4) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(2) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(4),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(2),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~7\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~8_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~9\);

-- Location: LCCOMB_X23_Y15_N14
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~10_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(5) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(3) & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~9\ & VCC)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(3) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~9\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(5) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(3) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~9\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(3) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~9\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~11\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(5) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(3) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~9\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(5) & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~9\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(5),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(3),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~9\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~10_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~11\);

-- Location: LCCOMB_X23_Y15_N16
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~12_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(4) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(6) $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~11\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~13\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(4) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(6)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~11\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(4) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(6) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(4),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(6),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~11\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~12_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~13\);

-- Location: LCCOMB_X23_Y15_N18
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~14_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(7) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(5) & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~13\ & VCC)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(5) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~13\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(7) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(5) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~13\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(5) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~13\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~15\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(7) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(5) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~13\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(7) & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~13\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(7),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(5),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~13\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~14_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~15\);

-- Location: LCCOMB_X23_Y15_N20
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~16_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(6) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(8) $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~15\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~17\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(6) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(8)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~15\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(6) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(8) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(6),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(8),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~15\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~16_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~17\);

-- Location: LCCOMB_X23_Y15_N22
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~18_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(7) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(9) & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~17\ & VCC)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(9) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~17\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(7) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(9) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~17\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(9) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~17\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~19\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(7) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(9) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~17\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(7) & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~17\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(7),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(9),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~17\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~18_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~19\);

-- Location: LCCOMB_X23_Y15_N24
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~20_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(10) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(12) $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~19\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~21\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(10) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(12)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~19\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(10) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(12) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(10),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(12),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~19\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~20_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~21\);

-- Location: LCCOMB_X23_Y15_N26
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[11]~22_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(11) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(13) & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~21\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(13) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~21\ & VCC)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(11) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(13) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~21\) # (GND))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(13) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~21\))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[11]~23\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(11) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(13) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~21\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(11) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(13)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(11),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(13),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~21\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[11]~22_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[11]~23\);

-- Location: LCCOMB_X23_Y15_N28
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[12]~24_combout\ = \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[11]~23\ $ (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[12]~25\ = CARRY(!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[11]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[11]~23\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[12]~24_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[12]~25\);

-- Location: LCCOMB_X24_Y15_N22
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(7) = (\U0_AM|Add2~12_combout\ & (!\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\)))) # 
-- (!\U0_AM|Add2~12_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~12_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(7));

-- Location: LCCOMB_X24_Y15_N26
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(7) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(7)) # ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\ & 
-- (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ $ (\U0_AM|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(7),
	datad => \U0_AM|Add2~14_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(7));

-- Location: LCCOMB_X24_Y15_N28
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(6) = (\U0_AM|Add2~10_combout\ & (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\)))) # 
-- (!\U0_AM|Add2~10_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \U0_AM|Add2~10_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(6));

-- Location: LCCOMB_X24_Y15_N24
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(6) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(6)) # ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\ & (\U0_AM|Add2~12_combout\ $ 
-- (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~12_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(6),
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(6));

-- Location: LCCOMB_X23_Y16_N30
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(5) = (\U0_AM|Add2~8_combout\ & (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\)))) # 
-- (!\U0_AM|Add2~8_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\,
	datad => \U0_AM|Add2~8_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(5));

-- Location: LCCOMB_X24_Y15_N30
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(5) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(5)) # ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\ & 
-- (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ $ (\U0_AM|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \U0_AM|Add2~10_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(5),
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(5));

-- Location: LCCOMB_X23_Y16_N20
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(4) = (\U0_AM|Add2~6_combout\ & (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\)))) # 
-- (!\U0_AM|Add2~6_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\,
	datad => \U0_AM|Add2~6_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(4));

-- Location: LCCOMB_X23_Y16_N18
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(4) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(4)) # ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\ & (\U0_AM|Add2~8_combout\ $ 
-- (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\,
	datab => \U0_AM|Add2~8_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(4),
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(4));

-- Location: LCCOMB_X25_Y17_N6
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(9) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (\U0_AM|Add2~18_combout\ $ 
-- (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (((!\U0_AM|Add2~16_combout\ & 
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~18_combout\,
	datab => \U0_AM|Add2~16_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(9));

-- Location: LCCOMB_X24_Y14_N2
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(11) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (\U0_AM|Add2~22_combout\ $ 
-- (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (((!\U0_AM|Add2~20_combout\ & 
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~22_combout\,
	datab => \U0_AM|Add2~20_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(11));

-- Location: LCCOMB_X24_Y14_N24
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(10) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & ((\U0_AM|Add2~20_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (!\U0_AM|Add2~18_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~18_combout\,
	datab => \U0_AM|Add2~20_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(10));

-- Location: LCCOMB_X25_Y17_N0
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(8) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (\U0_AM|Add2~16_combout\ $ 
-- (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (((!\U0_AM|Add2~14_combout\ & 
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\,
	datab => \U0_AM|Add2~16_combout\,
	datac => \U0_AM|Add2~14_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(8));

-- Location: LCCOMB_X22_Y16_N26
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(9) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\ $ 
-- (((\U0_AM|Add2~18_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\ & (!\U0_AM|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\,
	datab => \U0_AM|Add2~16_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\,
	datad => \U0_AM|Add2~18_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(9));

-- Location: LCCOMB_X25_Y17_N2
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(7) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & ((\U0_AM|Add2~14_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (!\U0_AM|Add2~12_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~12_combout\,
	datab => \U0_AM|Add2~14_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(7));

-- Location: LCCOMB_X22_Y15_N24
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(6) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\ $ 
-- (\U0_AM|Add2~12_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (!\U0_AM|Add2~10_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\,
	datab => \U0_AM|Add2~10_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\,
	datad => \U0_AM|Add2~12_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(6));

-- Location: LCCOMB_X22_Y16_N28
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(8) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\ $ 
-- (((\U0_AM|Add2~16_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\ & (!\U0_AM|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\,
	datab => \U0_AM|Add2~14_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\,
	datad => \U0_AM|Add2~16_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(8));

-- Location: LCCOMB_X24_Y17_N6
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(9) = (\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (((!\U0_AM|Add2~16_combout\ & !\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\)))) # 
-- (!\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (\U0_AM|Add2~18_combout\ $ (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~18_combout\,
	datab => \U0_AM|Add2~16_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(9));

-- Location: LCCOMB_X25_Y17_N4
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(8) = (\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ & (!\U0_AM|Add2~14_combout\))) # 
-- (!\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ $ (((!\U0_AM|Add2~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datab => \U0_AM|Add2~14_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	datad => \U0_AM|Add2~16_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(8));

-- Location: LCCOMB_X25_Y17_N8
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[0]~0_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(8) $ (VCC))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(8) & VCC))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[0]~1\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(8),
	datad => VCC,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[0]~0_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[0]~1\);

-- Location: LCCOMB_X25_Y17_N10
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[1]~2_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(9) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[0]~1\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(9) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[0]~1\) # (GND)))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[1]~3\ = CARRY((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[0]~1\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(9),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[0]~1\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[1]~2_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[1]~3\);

-- Location: LCCOMB_X25_Y17_N12
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~4_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(6) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(8) $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[1]~3\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~5\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(6) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(8)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[1]~3\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(6) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(8) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(6),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(8),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[1]~3\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~4_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~5\);

-- Location: LCCOMB_X25_Y17_N14
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[3]~6_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(9) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(7) & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~5\ & VCC)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(7) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~5\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(9) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(7) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~5\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(7) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~5\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[3]~7\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(9) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(7) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~5\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(9) & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~5\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(9),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(7),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~5\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[3]~6_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[3]~7\);

-- Location: LCCOMB_X25_Y17_N16
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~8_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(10) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(8) $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[3]~7\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~9\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(10) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(8)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[3]~7\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(10) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(8) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(10),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(8),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[3]~7\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~8_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~9\);

-- Location: LCCOMB_X25_Y17_N18
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[5]~10_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(9) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(11) & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~9\ & VCC)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(11) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~9\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(9) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(11) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~9\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(11) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~9\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[5]~11\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(9) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(11) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~9\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(9) & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~9\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(9),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(11),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~9\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[5]~10_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[5]~11\);

-- Location: LCCOMB_X23_Y16_N14
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(2) = (\U0_AM|Add2~2_combout\ & (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\ & !\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\)))) # 
-- (!\U0_AM|Add2~2_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\ $ (\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	datad => \U0_AM|Add2~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(2));

-- Location: LCCOMB_X23_Y16_N16
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(2) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(2)) # ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\ & 
-- (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ $ (\U0_AM|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(2),
	datac => \U0_AM|Add2~4_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(2));

-- Location: LCCOMB_X23_Y16_N0
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(1) = (\U0_AM|Add2~0_combout\ & (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\)))) # 
-- (!\U0_AM|Add2~0_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\,
	datad => \U0_AM|Add2~0_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(1));

-- Location: LCCOMB_X23_Y16_N2
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(1) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(1)) # ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\ & (\U0_AM|Add2~2_combout\ $ 
-- (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~2_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(1),
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(1));

-- Location: LCCOMB_X23_Y16_N12
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(1) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (\U0_AM|Add2~2_combout\ $ 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ & 
-- !\U0_AM|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~2_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\,
	datad => \U0_AM|Add2~0_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(1));

-- Location: LCCOMB_X22_Y14_N28
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(0) = \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\ $ (((\U0_AM|Add2~0_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~0_combout\)) # (!\U0_AM|Add2~0_combout\ & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~0_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~0_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(0));

-- Location: LCCOMB_X22_Y15_N4
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(1) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (\U0_AM|Add2~2_combout\ $ 
-- (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (((!\U0_AM|Add2~0_combout\ & 
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\,
	datab => \U0_AM|Add2~2_combout\,
	datac => \U0_AM|Add2~0_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(1));

-- Location: LCCOMB_X22_Y15_N30
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(0) = \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\ $ (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & 
-- \U0_AM|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\,
	datac => \U0_AM|Add2~0_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(0));

-- Location: LCCOMB_X24_Y16_N2
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(1) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (\U0_AM|Add2~2_combout\ $ 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\ & 
-- !\U0_AM|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~2_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\,
	datad => \U0_AM|Add2~0_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(1));

-- Location: LCCOMB_X24_Y16_N0
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(3) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (\U0_AM|Add2~6_combout\ $ 
-- (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (((!\U0_AM|Add2~4_combout\ & 
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~6_combout\,
	datab => \U0_AM|Add2~4_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(3));

-- Location: LCCOMB_X24_Y16_N6
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(0) = \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\ $ (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & 
-- \U0_AM|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\,
	datad => \U0_AM|Add2~0_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(0));

-- Location: LCCOMB_X24_Y16_N4
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(2) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & ((\U0_AM|Add2~4_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (!\U0_AM|Add2~2_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~2_combout\,
	datab => \U0_AM|Add2~4_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(2));

-- Location: LCCOMB_X24_Y17_N0
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(3) = (\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ & !\U0_AM|Add2~4_combout\)))) # 
-- (!\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (\U0_AM|Add2~6_combout\ $ ((!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~6_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datac => \U0_AM|Add2~4_combout\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(3));

-- Location: LCCOMB_X24_Y16_N8
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(2) = (\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (!\U0_AM|Add2~2_combout\ & ((!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\)))) # 
-- (!\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & ((\U0_AM|Add2~4_combout\ $ (!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~2_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	datac => \U0_AM|Add2~4_combout\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(2));

-- Location: LCCOMB_X24_Y16_N10
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[0]~0_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(2) $ (VCC))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(2) & VCC))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[0]~1\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(2),
	datad => VCC,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[0]~0_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[0]~1\);

-- Location: LCCOMB_X24_Y16_N12
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[1]~2_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(3) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[0]~1\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(3) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[0]~1\) # (GND)))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[1]~3\ = CARRY((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[0]~1\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(3),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[0]~1\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[1]~2_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[1]~3\);

-- Location: LCCOMB_X24_Y16_N14
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[2]~4_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(0) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(2) $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[1]~3\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[2]~5\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(0) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(2)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[1]~3\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(0) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(2) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(0),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(2),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[1]~3\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[2]~4_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[2]~5\);

-- Location: LCCOMB_X24_Y16_N16
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[3]~6_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(1) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(3) & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[2]~5\ & VCC)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(3) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[2]~5\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(1) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(3) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[2]~5\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(3) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[2]~5\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[3]~7\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(1) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(3) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[2]~5\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(1) & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[2]~5\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(1),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(3),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[2]~5\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[3]~6_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[3]~7\);

-- Location: LCCOMB_X24_Y16_N18
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[4]~8_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(0) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[0]~0_combout\ $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[3]~7\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[4]~9\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(0) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[0]~0_combout\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[3]~7\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(0) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[0]~0_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(0),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[0]~0_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[3]~7\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[4]~8_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[4]~9\);

-- Location: LCCOMB_X24_Y16_N20
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[5]~10_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[1]~2_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(1) & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[4]~9\ & VCC)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(1) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[4]~9\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[1]~2_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(1) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[4]~9\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(1) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[4]~9\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[5]~11\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[1]~2_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(1) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[4]~9\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[1]~2_combout\ & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[4]~9\) 
-- # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[1]~2_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(1),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[4]~9\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[5]~10_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[5]~11\);

-- Location: LCCOMB_X24_Y16_N22
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[6]~12_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~4_combout\ $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(0) $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[5]~11\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[6]~13\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~4_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(0)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[5]~11\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~4_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(0) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[2]~4_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(0),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[5]~11\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[6]~12_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[6]~13\);

-- Location: LCCOMB_X24_Y16_N24
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[7]~14_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(1) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~6_combout\ & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[6]~13\ & VCC)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~6_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[6]~13\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(1) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~6_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[6]~13\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~6_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[6]~13\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[7]~15\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(1) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~6_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[6]~13\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(1) & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[6]~13\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(1),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[3]~6_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[6]~13\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[7]~14_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[7]~15\);

-- Location: LCCOMB_X24_Y16_N26
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[8]~16_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~4_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~8_combout\ $ (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[7]~15\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[8]~17\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~4_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~8_combout\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[7]~15\))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~4_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~8_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[2]~4_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[4]~8_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[7]~15\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[8]~16_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[8]~17\);

-- Location: LCCOMB_X24_Y16_N28
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[9]~18_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(1) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~10_combout\ & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[8]~17\ & VCC)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~10_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[8]~17\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(1) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~10_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[8]~17\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~10_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[8]~17\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[9]~19\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(1) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~10_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[8]~17\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(1) & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[8]~17\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(1),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[5]~10_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[8]~17\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[9]~18_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[9]~19\);

-- Location: LCCOMB_X24_Y16_N30
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~20_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(2) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~12_combout\ $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[9]~19\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~21\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(2) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~12_combout\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[9]~19\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(2) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~12_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(2),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[6]~12_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[9]~19\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~20_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~21\);

-- Location: LCCOMB_X24_Y15_N0
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[11]~22_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[5]~10_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~14_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~21\ & VCC)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~14_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~21\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[5]~10_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~14_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~21\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~14_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~21\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[11]~23\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[5]~10_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~14_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~21\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[5]~10_combout\ & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~21\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[5]~10_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[7]~14_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~21\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[11]~22_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[11]~23\);

-- Location: LCCOMB_X24_Y15_N2
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~24_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(4) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~16_combout\ $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[11]~23\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~25\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(4) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~16_combout\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[11]~23\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(4) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~16_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(4),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[8]~16_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[11]~23\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~24_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~25\);

-- Location: LCCOMB_X24_Y15_N4
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~26_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(5) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~18_combout\ & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~25\ & VCC)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~18_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~25\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(5) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~18_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~25\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~18_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~25\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~27\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(5) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~18_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~25\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(5) & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~25\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(5),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[9]~18_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~25\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~26_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~27\);

-- Location: LCCOMB_X24_Y15_N6
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~28_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~20_combout\ $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(6) $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~27\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~29\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~20_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(6)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~27\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~20_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(6) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[10]~20_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(6),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~27\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~28_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~29\);

-- Location: LCCOMB_X24_Y15_N8
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[15]~30_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(7) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[11]~22_combout\ & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~29\ & VCC)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[11]~22_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~29\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(7) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[11]~22_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~29\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[11]~22_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~29\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[15]~31\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(7) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[11]~22_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~29\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(7) & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~29\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(7),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[11]~22_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~29\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[15]~30_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[15]~31\);

-- Location: LCCOMB_X24_Y15_N10
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~32_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(8) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[12]~24_combout\ $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[15]~31\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~33\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(8) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[12]~24_combout\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[15]~31\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(8) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[12]~24_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(8),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[12]~24_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[15]~31\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~32_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~33\);

-- Location: LCCOMB_X24_Y15_N12
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[17]~34_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(11) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(9) & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~33\ & VCC)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(9) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~33\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(11) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(9) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~33\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(9) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~33\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[17]~35\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(11) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(9) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~33\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(11) & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~33\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(11),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(9),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~33\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[17]~34_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[17]~35\);

-- Location: LCCOMB_X24_Y15_N14
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~36_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(12) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(10) $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[17]~35\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~37\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(12) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(10)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[17]~35\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(12) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(10) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(12),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(10),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[17]~35\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~36_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~37\);

-- Location: LCCOMB_X24_Y15_N16
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[19]~38_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(11) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(13) & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~37\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(13) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~37\ & VCC)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(11) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(13) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~37\) # (GND))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(13) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~37\))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[19]~39\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(11) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(13) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~37\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(11) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(13)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(11),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(13),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~37\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[19]~38_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[19]~39\);

-- Location: LCCOMB_X22_Y15_N14
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(13) = (\U0_AM|Add2~24_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\))) # (!\U0_AM|Add2~24_combout\ & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\,
	datab => \U0_AM|Add2~24_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(13));

-- Location: LCCOMB_X23_Y15_N30
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[13]~26_combout\ = \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[12]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[12]~25\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[13]~26_combout\);

-- Location: LCCOMB_X24_Y17_N16
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(10) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ $ 
-- ((\U0_AM|Add2~20_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ & ((!\U0_AM|Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\,
	datab => \U0_AM|Add2~20_combout\,
	datac => \U0_AM|Add2~18_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(10));

-- Location: LCCOMB_X22_Y15_N28
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(12) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (\U0_AM|Add2~24_combout\ $ 
-- (((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (((!\U0_AM|Add2~22_combout\ & 
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\,
	datab => \U0_AM|Add2~24_combout\,
	datac => \U0_AM|Add2~22_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(12));

-- Location: LCCOMB_X25_Y17_N30
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(11) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (\U0_AM|Add2~22_combout\ $ 
-- (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (((!\U0_AM|Add2~20_combout\ & 
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\,
	datab => \U0_AM|Add2~22_combout\,
	datac => \U0_AM|Add2~20_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(11));

-- Location: LCCOMB_X25_Y13_N12
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(13) = (\U0_AM|Add2~24_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\ $ (((\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\) # 
-- (\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\))))) # (!\U0_AM|Add2~24_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ $ (\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~24_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(13));

-- Location: LCCOMB_X24_Y14_N28
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(12) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & ((\U0_AM|Add2~24_combout\ $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (!\U0_AM|Add2~22_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~22_combout\,
	datab => \U0_AM|Add2~24_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(12));

-- Location: LCCOMB_X25_Y17_N28
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(10) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & ((\U0_AM|Add2~20_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (!\U0_AM|Add2~18_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~18_combout\,
	datab => \U0_AM|Add2~20_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(10));

-- Location: LCCOMB_X25_Y17_N20
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~12_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(12) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(10) $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[5]~11\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~13\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(12) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(10)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[5]~11\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(12) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(10) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(12),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(10),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[5]~11\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~12_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~13\);

-- Location: LCCOMB_X25_Y17_N22
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[7]~14_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(11) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(13) & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~13\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(13) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~13\ & VCC)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(11) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(13) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~13\) # (GND))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(13) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~13\))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[7]~15\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(11) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(13) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~13\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(11) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(13)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(11),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(13),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~13\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[7]~14_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[7]~15\);

-- Location: LCCOMB_X25_Y17_N24
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[8]~16_combout\ = \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[7]~15\ $ (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[8]~17\ = CARRY(!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[7]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[7]~15\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[8]~16_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[8]~17\);

-- Location: LCCOMB_X25_Y17_N26
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[9]~18_combout\ = \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[8]~17\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[9]~18_combout\);

-- Location: LCCOMB_X24_Y17_N30
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(9) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ $ 
-- (((\U0_AM|Add2~18_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\ & (!\U0_AM|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\,
	datab => \U0_AM|Add2~16_combout\,
	datac => \U0_AM|Add2~18_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(9));

-- Location: LCCOMB_X24_Y17_N4
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(8) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & ((\U0_AM|Add2~16_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\ & (!\U0_AM|Add2~14_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~14_combout\,
	datab => \U0_AM|Add2~16_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~0_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(8));

-- Location: LCCOMB_X24_Y17_N26
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(13) = (\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ & (!\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & !\U0_AM|Add2~24_combout\)) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ 
-- & ((\U0_AM|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datac => \U0_AM|Add2~24_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(13));

-- Location: LCCOMB_X24_Y17_N24
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(12) = (\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ & !\U0_AM|Add2~22_combout\)))) # 
-- (!\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (\U0_AM|Add2~24_combout\ $ ((\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	datab => \U0_AM|Add2~24_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datad => \U0_AM|Add2~22_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(12));

-- Location: LCCOMB_X24_Y17_N2
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(11) = (\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (!\U0_AM|Add2~20_combout\ & (!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\))) # 
-- (!\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ $ (!\U0_AM|Add2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	datab => \U0_AM|Add2~20_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datad => \U0_AM|Add2~22_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(11));

-- Location: LCCOMB_X24_Y17_N20
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(10) = (\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (!\U0_AM|Add2~18_combout\ & ((!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\)))) # 
-- (!\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & ((\U0_AM|Add2~20_combout\ $ (!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~18_combout\,
	datab => \U0_AM|Add2~20_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(10));

-- Location: LCCOMB_X26_Y15_N18
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[0]~0_combout\ = (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(10) $ (VCC))) # 
-- (!\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(10) & VCC))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[0]~1\ = CARRY((\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(10),
	datad => VCC,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[0]~0_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[0]~1\);

-- Location: LCCOMB_X26_Y15_N20
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~2_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(11) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[0]~1\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(11) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[0]~1\) # (GND)))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~3\ = CARRY((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[0]~1\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(11),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[0]~1\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~2_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~3\);

-- Location: LCCOMB_X26_Y15_N22
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[2]~4_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(12) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~3\ $ (GND))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(12) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~3\ & VCC))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[2]~5\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(12) & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(12),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~3\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[2]~4_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[2]~5\);

-- Location: LCCOMB_X26_Y15_N24
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[3]~6_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(13) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[2]~5\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(13) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[2]~5\ & VCC))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[3]~7\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(13) & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[2]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(13),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[2]~5\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[3]~6_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[3]~7\);

-- Location: LCCOMB_X26_Y15_N26
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[4]~8_combout\ = \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[3]~7\ $ (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[4]~9\ = CARRY(!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[3]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[3]~7\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[4]~8_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[4]~9\);

-- Location: LCCOMB_X26_Y15_N28
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[5]~10_combout\ = \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[4]~9\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[5]~10_combout\);

-- Location: LCCOMB_X23_Y16_N10
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(3) = (\U0_AM|Add2~4_combout\ & (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\)))) # 
-- (!\U0_AM|Add2~4_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \U0_AM|Add2~4_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(3));

-- Location: LCCOMB_X23_Y16_N6
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(3) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(3)) # ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\ & (\U0_AM|Add2~6_combout\ $ 
-- (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\,
	datab => \U0_AM|Add2~6_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(3),
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(3));

-- Location: LCCOMB_X23_Y16_N4
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(0) = (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(0));

-- Location: LCCOMB_X23_Y16_N24
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(0) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(0)) # ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\ & (\U0_AM|Add2~0_combout\ $ 
-- (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~0_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(0),
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(0));

-- Location: LCCOMB_X22_Y15_N2
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(3) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\ $ 
-- (\U0_AM|Add2~6_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (!\U0_AM|Add2~4_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~4_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\,
	datac => \U0_AM|Add2~6_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(3));

-- Location: LCCOMB_X22_Y15_N20
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(2) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & ((\U0_AM|Add2~4_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\ & (!\U0_AM|Add2~2_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[3]~4_combout\,
	datab => \U0_AM|Add2~2_combout\,
	datac => \U0_AM|Add2~4_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(2));

-- Location: LCCOMB_X26_Y16_N10
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(3) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\ $ 
-- (\U0_AM|Add2~6_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (!\U0_AM|Add2~4_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~4_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\,
	datad => \U0_AM|Add2~6_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(3));

-- Location: LCCOMB_X26_Y16_N0
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(5) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (\U0_AM|Add2~10_combout\ $ 
-- (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (((!\U0_AM|Add2~8_combout\ & 
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~10_combout\,
	datab => \U0_AM|Add2~8_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(5));

-- Location: LCCOMB_X26_Y16_N12
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(4) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & ((\U0_AM|Add2~8_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (!\U0_AM|Add2~6_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~6_combout\,
	datab => \U0_AM|Add2~8_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(4));

-- Location: LCCOMB_X26_Y16_N6
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(2) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (\U0_AM|Add2~4_combout\ $ 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\ & (((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\ & 
-- !\U0_AM|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~4_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[2]~3_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\,
	datad => \U0_AM|Add2~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(2));

-- Location: LCCOMB_X24_Y17_N8
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(5) = (\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ & !\U0_AM|Add2~8_combout\)))) # 
-- (!\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (\U0_AM|Add2~10_combout\ $ ((!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	datab => \U0_AM|Add2~10_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datad => \U0_AM|Add2~8_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(5));

-- Location: LCCOMB_X24_Y17_N18
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(4) = (\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (!\U0_AM|Add2~6_combout\ & ((!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\)))) # 
-- (!\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & ((\U0_AM|Add2~8_combout\ $ (!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Add2~6_combout\,
	datab => \U0_AM|Add2~8_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(4));

-- Location: LCCOMB_X26_Y16_N14
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[0]~0_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(4) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\ $ (VCC))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(4) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\ & VCC))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[0]~1\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(4) & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(4),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout\,
	datad => VCC,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[0]~0_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[0]~1\);

-- Location: LCCOMB_X26_Y16_N16
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[1]~2_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(5) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[0]~1\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(5) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[0]~1\) # (GND)))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[1]~3\ = CARRY((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[0]~1\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(5),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[0]~1\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[1]~2_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[1]~3\);

-- Location: LCCOMB_X26_Y16_N18
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[2]~4_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(4) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(2) $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[1]~3\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[2]~5\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(4) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(2)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[1]~3\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(4) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(2) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(4),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(2),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[1]~3\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[2]~4_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[2]~5\);

-- Location: LCCOMB_X26_Y16_N20
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[3]~6_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(3) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(5) & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[2]~5\ & VCC)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(5) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[2]~5\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(3) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(5) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[2]~5\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(5) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[2]~5\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[3]~7\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(3) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(5) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[2]~5\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(3) & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[2]~5\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le8a\(3),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(5),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[2]~5\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[3]~6_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[3]~7\);

-- Location: LCCOMB_X26_Y16_N22
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[4]~8_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[0]~0_combout\ $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(2) $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[3]~7\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[4]~9\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[0]~0_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(2)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[3]~7\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[0]~0_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(2) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[0]~0_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(2),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[3]~7\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[4]~8_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[4]~9\);

-- Location: LCCOMB_X26_Y16_N24
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[5]~10_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[1]~2_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(3) & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[4]~9\ & VCC)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(3) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[4]~9\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[1]~2_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(3) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[4]~9\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(3) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[4]~9\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[5]~11\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[1]~2_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(3) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[4]~9\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[1]~2_combout\ & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[4]~9\) 
-- # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[1]~2_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(3),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[4]~9\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[5]~10_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[5]~11\);

-- Location: LCCOMB_X26_Y16_N26
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[6]~12_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(0) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[0]~0_combout\ $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[5]~11\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[6]~13\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(0) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[0]~0_combout\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[5]~11\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(0) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[0]~0_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(0),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[0]~0_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[5]~11\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[6]~12_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[6]~13\);

-- Location: LCCOMB_X26_Y16_N28
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[7]~14_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[3]~6_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~2_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[6]~13\ & VCC)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~2_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[6]~13\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[3]~6_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~2_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[6]~13\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~2_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[6]~13\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[7]~15\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[3]~6_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~2_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[6]~13\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[3]~6_combout\ & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[6]~13\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[3]~6_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[1]~2_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[6]~13\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[7]~14_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[7]~15\);

-- Location: LCCOMB_X26_Y16_N30
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~16_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[2]~4_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~8_combout\ $ (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[7]~15\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~17\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[2]~4_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~8_combout\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[7]~15\))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[2]~4_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~8_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[2]~4_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[4]~8_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[7]~15\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~16_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~17\);

-- Location: LCCOMB_X26_Y15_N0
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~18_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(3) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[3]~6_combout\ & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~17\ & VCC)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[3]~6_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~17\)))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(3) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[3]~6_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~17\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[3]~6_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~17\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~19\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(3) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[3]~6_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~17\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(3) & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~17\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(3),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[3]~6_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~17\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~18_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~19\);

-- Location: LCCOMB_X26_Y15_N2
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~20_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[4]~8_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~12_combout\ $ (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~19\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~21\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[4]~8_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~12_combout\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~19\))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[4]~8_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~12_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[4]~8_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[6]~12_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~19\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~20_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~21\);

-- Location: LCCOMB_X26_Y15_N4
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[11]~22_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[7]~14_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[5]~10_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~21\ & VCC)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[5]~10_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~21\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[7]~14_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[5]~10_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~21\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[5]~10_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~21\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[11]~23\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[7]~14_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[5]~10_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~21\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[7]~14_combout\ & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~21\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[7]~14_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add31_result[5]~10_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~21\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[11]~22_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[11]~23\);

-- Location: LCCOMB_X26_Y15_N6
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~24_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[8]~16_combout\ $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(8) $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[11]~23\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~25\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[8]~16_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(8)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[11]~23\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[8]~16_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(8) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[8]~16_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(8),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[11]~23\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~24_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~25\);

-- Location: LCCOMB_X26_Y15_N8
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~26_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[9]~18_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(9) & 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~25\ & VCC)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(9) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~25\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[9]~18_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(9) & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~25\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(9) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~25\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~27\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[9]~18_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(9) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~25\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[9]~18_combout\ & 
-- ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~25\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add27_result[9]~18_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(9),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~25\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~26_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~27\);

-- Location: LCCOMB_X26_Y15_N10
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~28_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(10) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(12) $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~27\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~29\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(10) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(12)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~27\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(10) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(12) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le10a\(10),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(12),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~27\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~28_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~29\);

-- Location: LCCOMB_X26_Y15_N12
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[15]~30_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(13) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[13]~26_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~29\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[13]~26_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~29\) # (GND))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(13) & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[13]~26_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~29\ & VCC)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[13]~26_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~29\))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[15]~31\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(13) & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~29\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[13]~26_combout\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(13) & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[13]~26_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le9a\(13),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add23_result[13]~26_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~29\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[15]~30_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[15]~31\);

-- Location: LCCOMB_X26_Y15_N14
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[16]~32_combout\ = \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[15]~31\ $ (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[16]~33\ = CARRY(!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[15]~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[15]~31\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[16]~32_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[16]~33\);

-- Location: LCCOMB_X26_Y15_N16
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[17]~34_combout\ = \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[16]~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[16]~33\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[17]~34_combout\);

-- Location: LCCOMB_X25_Y16_N0
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(1) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\ $ 
-- (((\U0_AM|Add2~2_combout\))))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\ & (!\U0_AM|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~3_combout\,
	datab => \U0_AM|Add2~0_combout\,
	datac => \U0_AM|Add2~2_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs4a[1]~2_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(1));

-- Location: LCCOMB_X25_Y16_N6
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(0) = \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\ $ (((\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ & ((\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\) # 
-- (!\U0_AM|Add2~0_combout\))) # (!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ & (!\U0_AM|Add2~0_combout\ & \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\,
	datac => \U0_AM|Add2~0_combout\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(0));

-- Location: LCCOMB_X25_Y16_N2
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(1) = (\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (((!\U0_AM|Add2~0_combout\ & !\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\)))) # 
-- (!\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\ & (\U0_AM|Add2~2_combout\ $ (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	datab => \U0_AM|Add2~2_combout\,
	datac => \U0_AM|Add2~0_combout\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(1));

-- Location: LCCOMB_X25_Y16_N4
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(0) = \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ $ (((\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\) # (!\U0_AM|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	datac => \U0_AM|Add2~0_combout\,
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(0));

-- Location: LCCOMB_X25_Y16_N8
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~1_cout\ = CARRY((!\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(0),
	datad => VCC,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~1_cout\);

-- Location: LCCOMB_X25_Y16_N10
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~3_cout\ = CARRY((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~1_cout\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le6a\(1),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~1_cout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~3_cout\);

-- Location: LCCOMB_X25_Y16_N12
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~5_cout\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[0]~0_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(0)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~3_cout\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[0]~0_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(0) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[0]~0_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(0),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~3_cout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~5_cout\);

-- Location: LCCOMB_X25_Y16_N14
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~7_cout\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[1]~2_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(1) & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~5_cout\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[1]~2_combout\ & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~5_cout\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[1]~2_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le7a\(1),
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~5_cout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~7_cout\);

-- Location: LCCOMB_X25_Y16_N16
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~9_cout\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[2]~4_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[0]~0_combout\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~7_cout\))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[2]~4_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[0]~0_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[2]~4_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[0]~0_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~7_cout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~9_cout\);

-- Location: LCCOMB_X25_Y16_N18
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~11_cout\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[3]~6_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[1]~2_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~9_cout\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[3]~6_combout\ 
-- & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~9_cout\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[3]~6_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[1]~2_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~9_cout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~11_cout\);

-- Location: LCCOMB_X25_Y16_N20
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~13_cout\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[4]~8_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[2]~4_combout\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~11_cout\))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[4]~8_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[2]~4_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[4]~8_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[2]~4_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~11_cout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~13_cout\);

-- Location: LCCOMB_X25_Y16_N22
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~15_cout\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[3]~6_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[5]~10_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~13_cout\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[3]~6_combout\ & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~13_cout\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[3]~6_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[5]~10_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~13_cout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~15_cout\);

-- Location: LCCOMB_X25_Y16_N24
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~17_cout\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[4]~8_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[6]~12_combout\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~15_cout\))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[4]~8_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[6]~12_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[4]~8_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[6]~12_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~15_cout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~17_cout\);

-- Location: LCCOMB_X25_Y16_N26
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~19_cout\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[5]~10_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[7]~14_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~17_cout\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[5]~10_combout\ & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~17_cout\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[5]~10_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[7]~14_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~17_cout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~19_cout\);

-- Location: LCCOMB_X25_Y16_N28
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~21_cout\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[8]~16_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[6]~12_combout\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~19_cout\))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[8]~16_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[6]~12_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[8]~16_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[6]~12_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~19_cout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~21_cout\);

-- Location: LCCOMB_X25_Y16_N30
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~23_cout\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[7]~14_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[9]~18_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~21_cout\)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[7]~14_combout\ & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~21_cout\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[7]~14_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[9]~18_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~21_cout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~23_cout\);

-- Location: LCCOMB_X25_Y15_N0
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~20_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~16_combout\ $ (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~23_cout\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~25\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~20_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~16_combout\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~23_cout\))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~20_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~16_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[10]~20_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[8]~16_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~23_cout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~25\);

-- Location: LCCOMB_X25_Y15_N2
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[11]~22_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~18_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~25\ & VCC)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~18_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~25\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[11]~22_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~18_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~25\)) 
-- # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~18_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~25\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~27\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[11]~22_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~18_combout\ 
-- & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~25\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[11]~22_combout\ & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~25\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[11]~22_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[9]~18_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~25\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~27\);

-- Location: LCCOMB_X25_Y15_N4
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~28_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~20_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~24_combout\ $ (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~27\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~29\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~20_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~24_combout\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~27\))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~20_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~24_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[10]~20_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[12]~24_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~27\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~28_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~29\);

-- Location: LCCOMB_X25_Y15_N6
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~30_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[11]~22_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~26_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~29\ & VCC)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~26_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~29\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[11]~22_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~26_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~29\)) 
-- # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~26_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~29\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~31\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[11]~22_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~26_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~29\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[11]~22_combout\ 
-- & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~29\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[11]~22_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[13]~26_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~29\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~30_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~31\);

-- Location: LCCOMB_X25_Y15_N8
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~32_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~24_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~28_combout\ $ (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~31\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~33\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~24_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~28_combout\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~31\))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~24_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~28_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[12]~24_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[14]~28_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~31\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~32_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~33\);

-- Location: LCCOMB_X25_Y15_N10
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~34_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[15]~30_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~26_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~33\ & VCC)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~26_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~33\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[15]~30_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~26_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~33\)) 
-- # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~26_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~33\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~35\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[15]~30_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~26_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~33\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[15]~30_combout\ 
-- & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~33\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[15]~30_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[13]~26_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~33\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~34_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~35\);

-- Location: LCCOMB_X25_Y15_N12
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~36_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~32_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~28_combout\ $ (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~35\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~37\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~32_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~28_combout\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~35\))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~32_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~28_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[16]~32_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[14]~28_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~35\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~36_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~37\);

-- Location: LCCOMB_X25_Y15_N14
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~38_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[17]~34_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[15]~30_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~37\ & VCC)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[15]~30_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~37\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[17]~34_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[15]~30_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~37\)) 
-- # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[15]~30_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~37\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~39\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[17]~34_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[15]~30_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~37\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[17]~34_combout\ 
-- & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~37\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[17]~34_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[15]~30_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~37\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~38_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~39\);

-- Location: LCCOMB_X25_Y15_N16
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~40_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~36_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[16]~32_combout\ $ (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~39\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~41\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~36_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[16]~32_combout\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~39\))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~36_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[16]~32_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[18]~36_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[16]~32_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~39\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~40_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~41\);

-- Location: LCCOMB_X25_Y15_N18
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~42_combout\ = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[19]~38_combout\ & 
-- ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[17]~34_combout\ & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~41\ & VCC)) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[17]~34_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~41\)))) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[19]~38_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[17]~34_combout\ & (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~41\)) 
-- # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[17]~34_combout\ & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~41\) # (GND)))))
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~43\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[19]~38_combout\ & 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[17]~34_combout\ & !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~41\)) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[19]~38_combout\ 
-- & ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~41\) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[17]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[19]~38_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add19_result[17]~34_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~41\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~42_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~43\);

-- Location: LCCOMB_X21_Y12_N30
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~42_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~42_wirecell_combout\ = !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~42_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~42_wirecell_combout\);

-- Location: FF_X21_Y12_N19
\U0_AM|mul_result_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|mul_result_reg[21]~54_combout\,
	asdata => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~42_wirecell_combout\,
	sload => \u0_car_ampl_ctrl|ALT_INV_dac_car_ampl_reg[11]~46_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|mul_result_reg\(21));

-- Location: LCCOMB_X22_Y14_N12
\U0_AM|dac_12bit_reg[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[9]~39_combout\ = \U0_AM|mul_result_reg\(21) $ (\U0_AM|dac_12bit_reg[9]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0_AM|mul_result_reg\(21),
	datad => \U0_AM|dac_12bit_reg[9]~37_combout\,
	combout => \U0_AM|dac_12bit_reg[9]~39_combout\);

-- Location: FF_X22_Y14_N13
\U0_AM|dac_12bit_reg[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|dac_12bit_reg[9]~39_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|dac_12bit_reg[9]~_emulated_q\);

-- Location: LCCOMB_X22_Y14_N22
\U0_AM|dac_12bit_reg[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[9]~38_combout\ = (\rst_n~input_o\ & ((\U0_AM|dac_12bit_reg[9]~37_combout\ $ (\U0_AM|dac_12bit_reg[9]~_emulated_q\)))) # (!\rst_n~input_o\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\,
	datab => \U0_AM|dac_12bit_reg[9]~37_combout\,
	datac => \rst_n~input_o\,
	datad => \U0_AM|dac_12bit_reg[9]~_emulated_q\,
	combout => \U0_AM|dac_12bit_reg[9]~38_combout\);

-- Location: LCCOMB_X10_Y11_N10
\auto_signaltap_0|acq_trigger_in_reg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\ = \U0_AM|dac_12bit_reg[9]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|dac_12bit_reg[9]~38_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\);

-- Location: FF_X10_Y11_N11
\auto_signaltap_0|acq_trigger_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(11));

-- Location: LCCOMB_X11_Y19_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\);

-- Location: FF_X11_Y19_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\);

-- Location: LCCOMB_X11_Y19_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\);

-- Location: FF_X11_Y19_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\);

-- Location: LCCOMB_X17_Y8_N10
\U0_AM|dac_12bit_reg[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[7]~29_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\U0_AM|dac_12bit_reg[7]~29_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & (\u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~inputclkctrl_outclk\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\,
	datad => \U0_AM|dac_12bit_reg[7]~29_combout\,
	combout => \U0_AM|dac_12bit_reg[7]~29_combout\);

-- Location: LCCOMB_X25_Y15_N28
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~38_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~38_wirecell_combout\ = !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~38_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~38_wirecell_combout\);

-- Location: FF_X21_Y12_N15
\U0_AM|mul_result_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|mul_result_reg[19]~50_combout\,
	asdata => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~38_wirecell_combout\,
	sload => \u0_car_ampl_ctrl|ALT_INV_dac_car_ampl_reg[11]~46_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|mul_result_reg\(19));

-- Location: LCCOMB_X17_Y8_N12
\U0_AM|dac_12bit_reg[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[7]~31_combout\ = \U0_AM|dac_12bit_reg[7]~29_combout\ $ (\U0_AM|mul_result_reg\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|dac_12bit_reg[7]~29_combout\,
	datad => \U0_AM|mul_result_reg\(19),
	combout => \U0_AM|dac_12bit_reg[7]~31_combout\);

-- Location: FF_X17_Y8_N13
\U0_AM|dac_12bit_reg[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|dac_12bit_reg[7]~31_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|dac_12bit_reg[7]~_emulated_q\);

-- Location: LCCOMB_X17_Y8_N14
\U0_AM|dac_12bit_reg[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[7]~30_combout\ = (\rst_n~input_o\ & (\U0_AM|dac_12bit_reg[7]~29_combout\ $ (((\U0_AM|dac_12bit_reg[7]~_emulated_q\))))) # (!\rst_n~input_o\ & (((\u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|dac_12bit_reg[7]~29_combout\,
	datab => \rst_n~input_o\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\,
	datad => \U0_AM|dac_12bit_reg[7]~_emulated_q\,
	combout => \U0_AM|dac_12bit_reg[7]~30_combout\);

-- Location: LCCOMB_X14_Y19_N16
\auto_signaltap_0|acq_trigger_in_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout\ = \U0_AM|dac_12bit_reg[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|dac_12bit_reg[7]~30_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout\);

-- Location: FF_X14_Y19_N17
\auto_signaltap_0|acq_trigger_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(9));

-- Location: LCCOMB_X14_Y19_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout\);

-- Location: FF_X14_Y19_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\);

-- Location: LCCOMB_X14_Y19_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28),
	datab => \auto_signaltap_0|acq_trigger_in_reg\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X14_Y19_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\);

-- Location: FF_X14_Y19_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\);

-- Location: LCCOMB_X22_Y14_N16
\U0_AM|dac_12bit_reg[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[8]~33_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\U0_AM|dac_12bit_reg[8]~33_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & (\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\,
	datac => \rst_n~inputclkctrl_outclk\,
	datad => \U0_AM|dac_12bit_reg[8]~33_combout\,
	combout => \U0_AM|dac_12bit_reg[8]~33_combout\);

-- Location: LCCOMB_X25_Y15_N30
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~40_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~40_wirecell_combout\ = !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~40_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~40_wirecell_combout\);

-- Location: FF_X21_Y12_N17
\U0_AM|mul_result_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|mul_result_reg[20]~52_combout\,
	asdata => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~40_wirecell_combout\,
	sload => \u0_car_ampl_ctrl|ALT_INV_dac_car_ampl_reg[11]~46_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|mul_result_reg\(20));

-- Location: LCCOMB_X22_Y14_N0
\U0_AM|dac_12bit_reg[8]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[8]~35_combout\ = \U0_AM|mul_result_reg\(20) $ (\U0_AM|dac_12bit_reg[8]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0_AM|mul_result_reg\(20),
	datad => \U0_AM|dac_12bit_reg[8]~33_combout\,
	combout => \U0_AM|dac_12bit_reg[8]~35_combout\);

-- Location: FF_X22_Y14_N1
\U0_AM|dac_12bit_reg[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|dac_12bit_reg[8]~35_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|dac_12bit_reg[8]~_emulated_q\);

-- Location: LCCOMB_X22_Y14_N10
\U0_AM|dac_12bit_reg[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[8]~34_combout\ = (\rst_n~input_o\ & ((\U0_AM|dac_12bit_reg[8]~33_combout\ $ (\U0_AM|dac_12bit_reg[8]~_emulated_q\)))) # (!\rst_n~input_o\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\,
	datab => \U0_AM|dac_12bit_reg[8]~33_combout\,
	datac => \rst_n~input_o\,
	datad => \U0_AM|dac_12bit_reg[8]~_emulated_q\,
	combout => \U0_AM|dac_12bit_reg[8]~34_combout\);

-- Location: FF_X10_Y11_N1
\auto_signaltap_0|acq_trigger_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \U0_AM|dac_12bit_reg[8]~34_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(10));

-- Location: LCCOMB_X11_Y19_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\);

-- Location: FF_X11_Y19_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\);

-- Location: LCCOMB_X11_Y19_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\);

-- Location: FF_X11_Y19_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\);

-- Location: LCCOMB_X16_Y20_N24
\auto_signaltap_0|acq_trigger_in_reg[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout\);

-- Location: FF_X16_Y20_N25
\auto_signaltap_0|acq_trigger_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(12));

-- Location: LCCOMB_X11_Y19_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	datad => \auto_signaltap_0|acq_trigger_in_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X11_Y19_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\);

-- Location: FF_X11_Y19_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\);

-- Location: LCCOMB_X11_Y19_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\,
	datad => \auto_signaltap_0|acq_trigger_in_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\);

-- Location: FF_X11_Y19_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\);

-- Location: LCCOMB_X11_Y19_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\);

-- Location: FF_X12_Y19_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3));

-- Location: LCCOMB_X12_Y19_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X12_Y19_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2));

-- Location: FF_X12_Y19_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1));

-- Location: LCCOMB_X12_Y19_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X12_Y19_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0));

-- Location: FF_X14_Y19_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(11));

-- Location: FF_X14_Y19_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(11),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10));

-- Location: FF_X14_Y19_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9));

-- Location: FF_X14_Y19_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8));

-- Location: LCCOMB_X14_Y18_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout\);

-- Location: FF_X14_Y18_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7));

-- Location: LCCOMB_X14_Y18_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\);

-- Location: FF_X14_Y18_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6));

-- Location: LCCOMB_X14_Y18_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\);

-- Location: FF_X14_Y18_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5));

-- Location: LCCOMB_X14_Y18_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\);

-- Location: FF_X14_Y18_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4));

-- Location: FF_X14_Y18_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3));

-- Location: FF_X14_Y18_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2));

-- Location: LCCOMB_X14_Y18_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\);

-- Location: FF_X14_Y18_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1));

-- Location: LCCOMB_X14_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X14_Y18_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0));

-- Location: LCCOMB_X14_Y20_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13\);

-- Location: LCCOMB_X14_Y20_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15\);

-- Location: LCCOMB_X14_Y20_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17\);

-- Location: LCCOMB_X14_Y20_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19\);

-- Location: LCCOMB_X14_Y20_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21\);

-- Location: LCCOMB_X14_Y20_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23\);

-- Location: LCCOMB_X14_Y20_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25\);

-- Location: LCCOMB_X14_Y20_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27\);

-- Location: LCCOMB_X14_Y20_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29\);

-- Location: LCCOMB_X14_Y20_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31\);

-- Location: LCCOMB_X14_Y20_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(11),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~32_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33\);

-- Location: LCCOMB_X14_Y20_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~34_combout\);

-- Location: FF_X14_Y20_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~34_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(12));

-- Location: LCCOMB_X12_Y20_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\);

-- Location: FF_X14_Y20_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4));

-- Location: FF_X14_Y20_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5));

-- Location: LCCOMB_X13_Y20_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\);

-- Location: FF_X13_Y20_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0));

-- Location: FF_X14_Y20_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1));

-- Location: LCCOMB_X13_Y20_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\);

-- Location: FF_X14_Y20_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2));

-- Location: FF_X14_Y20_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3));

-- Location: LCCOMB_X13_Y20_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\);

-- Location: FF_X14_Y20_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7));

-- Location: FF_X14_Y20_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6));

-- Location: LCCOMB_X13_Y20_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\);

-- Location: LCCOMB_X13_Y20_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\);

-- Location: LCCOMB_X13_Y19_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\);

-- Location: LCCOMB_X13_Y19_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\);

-- Location: FF_X13_Y19_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0));

-- Location: LCCOMB_X12_Y20_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\);

-- Location: LCCOMB_X13_Y20_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\);

-- Location: FF_X13_Y20_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1));

-- Location: LCCOMB_X12_Y20_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\);

-- Location: LCCOMB_X13_Y20_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\);

-- Location: FF_X13_Y20_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2));

-- Location: LCCOMB_X12_Y20_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\);

-- Location: LCCOMB_X13_Y20_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\);

-- Location: FF_X13_Y20_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3));

-- Location: LCCOMB_X12_Y20_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\);

-- Location: LCCOMB_X13_Y20_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\);

-- Location: FF_X13_Y20_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4));

-- Location: LCCOMB_X12_Y20_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\);

-- Location: LCCOMB_X13_Y20_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\);

-- Location: FF_X13_Y20_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5));

-- Location: LCCOMB_X12_Y20_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\);

-- Location: LCCOMB_X13_Y20_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\);

-- Location: FF_X13_Y20_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6));

-- Location: LCCOMB_X12_Y20_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\);

-- Location: LCCOMB_X13_Y20_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\);

-- Location: FF_X13_Y20_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7));

-- Location: LCCOMB_X13_Y20_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\);

-- Location: LCCOMB_X12_Y20_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27\);

-- Location: LCCOMB_X12_Y20_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\);

-- Location: LCCOMB_X12_Y20_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout\);

-- Location: FF_X12_Y20_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10));

-- Location: LCCOMB_X12_Y20_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33\);

-- Location: LCCOMB_X12_Y20_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout\);

-- Location: FF_X12_Y20_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11));

-- Location: LCCOMB_X12_Y20_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(12),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout\);

-- Location: LCCOMB_X13_Y20_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout\);

-- Location: FF_X13_Y20_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(12));

-- Location: LCCOMB_X13_Y20_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\);

-- Location: LCCOMB_X14_Y20_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\);

-- Location: LCCOMB_X13_Y19_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\);

-- Location: LCCOMB_X13_Y19_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\);

-- Location: LCCOMB_X12_Y20_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24\);

-- Location: LCCOMB_X12_Y20_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout\);

-- Location: FF_X12_Y20_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8));

-- Location: LCCOMB_X13_Y20_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout\);

-- Location: FF_X13_Y20_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9));

-- Location: FF_X14_Y20_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8));

-- Location: FF_X14_Y20_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9));

-- Location: LCCOMB_X14_Y20_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\);

-- Location: FF_X14_Y20_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~32_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(11));

-- Location: FF_X14_Y20_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(10));

-- Location: LCCOMB_X14_Y20_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\);

-- Location: LCCOMB_X14_Y20_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout\);

-- Location: LCCOMB_X13_Y19_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\);

-- Location: LCCOMB_X10_Y18_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\,
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\);

-- Location: LCCOMB_X10_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\);

-- Location: LCCOMB_X13_Y19_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\);

-- Location: LCCOMB_X13_Y19_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\);

-- Location: LCCOMB_X11_Y18_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\);

-- Location: FF_X10_Y18_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\);

-- Location: LCCOMB_X10_Y18_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\);

-- Location: LCCOMB_X10_Y18_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\);

-- Location: LCCOMB_X11_Y18_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\);

-- Location: FF_X10_Y18_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\);

-- Location: LCCOMB_X10_Y18_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\);

-- Location: LCCOMB_X11_Y18_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\);

-- Location: FF_X10_Y18_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\);

-- Location: LCCOMB_X10_Y18_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\);

-- Location: LCCOMB_X11_Y18_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\);

-- Location: FF_X10_Y18_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\);

-- Location: LCCOMB_X10_Y18_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15\);

-- Location: LCCOMB_X10_Y18_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\);

-- Location: LCCOMB_X11_Y18_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\);

-- Location: FF_X10_Y18_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\);

-- Location: LCCOMB_X10_Y18_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\);

-- Location: LCCOMB_X11_Y18_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\);

-- Location: FF_X10_Y18_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\);

-- Location: LCCOMB_X10_Y18_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19\);

-- Location: LCCOMB_X11_Y18_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\);

-- Location: FF_X10_Y18_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\);

-- Location: LCCOMB_X10_Y18_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\);

-- Location: LCCOMB_X11_Y18_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\);

-- Location: FF_X10_Y18_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q\);

-- Location: LCCOMB_X10_Y18_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout\);

-- Location: LCCOMB_X10_Y18_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\);

-- Location: LCCOMB_X10_Y18_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\);

-- Location: LCCOMB_X13_Y19_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\);

-- Location: LCCOMB_X13_Y19_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\);

-- Location: FF_X13_Y19_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\);

-- Location: LCCOMB_X13_Y19_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\);

-- Location: FF_X13_Y19_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\);

-- Location: LCCOMB_X17_Y17_N6
\auto_signaltap_0|acq_trigger_in_reg[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[23]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[23]~feeder_combout\);

-- Location: FF_X17_Y17_N7
\auto_signaltap_0|acq_trigger_in_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(23));

-- Location: LCCOMB_X17_Y17_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(23),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X17_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder_combout\);

-- Location: FF_X17_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\);

-- Location: LCCOMB_X17_Y17_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\,
	datad => \auto_signaltap_0|acq_trigger_in_reg\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout\);

-- Location: FF_X17_Y17_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\);

-- Location: LCCOMB_X16_Y17_N6
\auto_signaltap_0|acq_trigger_in_reg[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[21]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[21]~feeder_combout\);

-- Location: FF_X16_Y17_N7
\auto_signaltap_0|acq_trigger_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(21));

-- Location: LCCOMB_X16_Y17_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder_combout\);

-- Location: FF_X16_Y17_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\);

-- Location: LCCOMB_X17_Y17_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64),
	datab => \auto_signaltap_0|acq_trigger_in_reg\(21),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X17_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(21),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout\);

-- Location: FF_X17_Y17_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\);

-- Location: LCCOMB_X24_Y19_N8
\auto_signaltap_0|acq_trigger_in_reg[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout\);

-- Location: FF_X24_Y19_N9
\auto_signaltap_0|acq_trigger_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(22));

-- Location: LCCOMB_X17_Y17_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	datad => \auto_signaltap_0|acq_trigger_in_reg\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X17_Y17_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder_combout\);

-- Location: FF_X17_Y17_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\);

-- Location: LCCOMB_X17_Y17_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(22),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout\);

-- Location: FF_X17_Y17_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\);

-- Location: LCCOMB_X17_Y17_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\);

-- Location: LCCOMB_X29_Y13_N0
\auto_signaltap_0|acq_trigger_in_reg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout\);

-- Location: FF_X29_Y13_N1
\auto_signaltap_0|acq_trigger_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(15));

-- Location: LCCOMB_X21_Y14_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\);

-- Location: FF_X21_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\);

-- Location: LCCOMB_X21_Y14_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout\);

-- Location: FF_X21_Y14_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\);

-- Location: FF_X25_Y14_N3
\auto_signaltap_0|acq_trigger_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(16));

-- Location: LCCOMB_X21_Y14_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48),
	datab => \auto_signaltap_0|acq_trigger_in_reg\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X21_Y14_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout\);

-- Location: FF_X21_Y14_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\);

-- Location: LCCOMB_X21_Y14_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(16),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout\);

-- Location: FF_X21_Y14_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\);

-- Location: LCCOMB_X13_Y17_N24
\auto_signaltap_0|acq_trigger_in_reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout\);

-- Location: FF_X13_Y17_N25
\auto_signaltap_0|acq_trigger_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(14));

-- Location: LCCOMB_X13_Y17_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	datad => \auto_signaltap_0|acq_trigger_in_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X13_Y17_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout\);

-- Location: FF_X13_Y17_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\);

-- Location: LCCOMB_X13_Y17_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	datad => \auto_signaltap_0|acq_trigger_in_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout\);

-- Location: FF_X13_Y17_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\);

-- Location: LCCOMB_X28_Y15_N4
\auto_signaltap_0|acq_trigger_in_reg[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout\);

-- Location: FF_X28_Y15_N5
\auto_signaltap_0|acq_trigger_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(13));

-- Location: LCCOMB_X13_Y17_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40),
	datab => \auto_signaltap_0|acq_trigger_in_reg\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X13_Y17_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout\);

-- Location: FF_X13_Y17_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\);

-- Location: LCCOMB_X13_Y17_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\);

-- Location: FF_X13_Y17_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\);

-- Location: LCCOMB_X13_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\);

-- Location: LCCOMB_X21_Y14_N12
\auto_signaltap_0|acq_trigger_in_reg[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout\);

-- Location: FF_X21_Y14_N13
\auto_signaltap_0|acq_trigger_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(17));

-- Location: LCCOMB_X21_Y14_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	datad => \auto_signaltap_0|acq_trigger_in_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X21_Y14_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout\);

-- Location: FF_X21_Y14_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\);

-- Location: LCCOMB_X21_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(17),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout\);

-- Location: FF_X21_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\);

-- Location: LCCOMB_X16_Y12_N22
\auto_signaltap_0|acq_trigger_in_reg[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[18]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[18]~feeder_combout\);

-- Location: FF_X16_Y12_N23
\auto_signaltap_0|acq_trigger_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(18));

-- Location: LCCOMB_X19_Y14_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout\);

-- Location: FF_X19_Y14_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\);

-- Location: LCCOMB_X19_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(18),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X19_Y14_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|acq_trigger_in_reg\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout\);

-- Location: FF_X19_Y14_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\);

-- Location: LCCOMB_X16_Y17_N28
\auto_signaltap_0|acq_trigger_in_reg[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout\);

-- Location: FF_X16_Y17_N29
\auto_signaltap_0|acq_trigger_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(20));

-- Location: LCCOMB_X19_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(20),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X19_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout\);

-- Location: FF_X19_Y14_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\);

-- Location: LCCOMB_X19_Y14_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(20),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout\);

-- Location: FF_X19_Y14_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\);

-- Location: LCCOMB_X22_Y8_N4
\auto_signaltap_0|acq_trigger_in_reg[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\);

-- Location: FF_X22_Y8_N5
\auto_signaltap_0|acq_trigger_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(19));

-- Location: LCCOMB_X19_Y14_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57),
	datab => \auto_signaltap_0|acq_trigger_in_reg\(19),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\);

-- Location: FF_X19_Y14_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\);

-- Location: LCCOMB_X19_Y14_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(19),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout\);

-- Location: FF_X19_Y14_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\);

-- Location: LCCOMB_X19_Y14_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\);

-- Location: LCCOMB_X13_Y17_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\);

-- Location: LCCOMB_X14_Y16_N2
\U0_AM|dac_12bit_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[0]~1_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\U0_AM|dac_12bit_reg[0]~1_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & (\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~inputclkctrl_outclk\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	datad => \U0_AM|dac_12bit_reg[0]~1_combout\,
	combout => \U0_AM|dac_12bit_reg[0]~1_combout\);

-- Location: LCCOMB_X21_Y12_N24
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_wirecell_combout\ = !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_wirecell_combout\);

-- Location: FF_X21_Y12_N1
\U0_AM|mul_result_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|mul_result_reg[12]~36_combout\,
	asdata => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_wirecell_combout\,
	sload => \u0_car_ampl_ctrl|ALT_INV_dac_car_ampl_reg[11]~46_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|mul_result_reg\(12));

-- Location: LCCOMB_X14_Y16_N12
\U0_AM|dac_12bit_reg[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[0]~3_combout\ = \U0_AM|mul_result_reg\(12) $ (\U0_AM|dac_12bit_reg[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0_AM|mul_result_reg\(12),
	datad => \U0_AM|dac_12bit_reg[0]~1_combout\,
	combout => \U0_AM|dac_12bit_reg[0]~3_combout\);

-- Location: FF_X14_Y16_N13
\U0_AM|dac_12bit_reg[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|dac_12bit_reg[0]~3_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|dac_12bit_reg[0]~_emulated_q\);

-- Location: LCCOMB_X14_Y16_N30
\U0_AM|dac_12bit_reg[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[0]~2_combout\ = (\rst_n~input_o\ & (\U0_AM|dac_12bit_reg[0]~1_combout\ $ (((\U0_AM|dac_12bit_reg[0]~_emulated_q\))))) # (!\rst_n~input_o\ & (((\u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \U0_AM|dac_12bit_reg[0]~1_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	datad => \U0_AM|dac_12bit_reg[0]~_emulated_q\,
	combout => \U0_AM|dac_12bit_reg[0]~2_combout\);

-- Location: FF_X12_Y15_N1
\auto_signaltap_0|acq_trigger_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \U0_AM|dac_12bit_reg[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(0));

-- Location: LCCOMB_X12_Y15_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	datad => \auto_signaltap_0|acq_trigger_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X12_Y15_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\);

-- Location: FF_X12_Y15_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\);

-- Location: LCCOMB_X12_Y15_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\);

-- Location: FF_X12_Y15_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\);

-- Location: LCCOMB_X13_Y13_N24
\U0_AM|dac_12bit_reg[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[10]~41_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\U0_AM|dac_12bit_reg[10]~41_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & (\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	datac => \rst_n~inputclkctrl_outclk\,
	datad => \U0_AM|dac_12bit_reg[10]~41_combout\,
	combout => \U0_AM|dac_12bit_reg[10]~41_combout\);

-- Location: LCCOMB_X21_Y12_N20
\U0_AM|mul_result_reg[22]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[22]~56_combout\ = (\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((GND) # (!\U0_AM|mul_result_reg[21]~55\))) # (!\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT22\ & (\U0_AM|mul_result_reg[21]~55\ $ (GND)))
-- \U0_AM|mul_result_reg[22]~57\ = CARRY((\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT22\) # (!\U0_AM|mul_result_reg[21]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \U0_AM|mul_result_reg[21]~55\,
	combout => \U0_AM|mul_result_reg[22]~56_combout\,
	cout => \U0_AM|mul_result_reg[22]~57\);

-- Location: LCCOMB_X24_Y14_N20
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(12) = (\U0_AM|Add2~22_combout\ & (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\)))) # 
-- (!\U0_AM|Add2~22_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	datac => \U0_AM|Add2~22_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(12));

-- Location: LCCOMB_X24_Y14_N0
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(12) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(12)) # ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\ & 
-- (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ $ (!\U0_AM|Add2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\,
	datac => \U0_AM|Add2~24_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(12),
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(12));

-- Location: LCCOMB_X24_Y15_N18
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[20]~40_combout\ = \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[19]~39\ $ (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[20]~41\ = CARRY(!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[19]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[19]~39\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[20]~40_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[20]~41\);

-- Location: LCCOMB_X25_Y15_N20
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~44_combout\ = ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(12) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[20]~40_combout\ $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~43\)))) # (GND)
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~45\ = CARRY((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(12) & ((\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[20]~40_combout\) # 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~43\))) # (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(12) & (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[20]~40_combout\ & 
-- !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(12),
	datab => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[20]~40_combout\,
	datad => VCC,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~43\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~44_combout\,
	cout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~45\);

-- Location: LCCOMB_X21_Y11_N0
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~44_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~44_wirecell_combout\ = !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~44_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~44_wirecell_combout\);

-- Location: FF_X21_Y12_N21
\U0_AM|mul_result_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|mul_result_reg[22]~56_combout\,
	asdata => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~44_wirecell_combout\,
	sload => \u0_car_ampl_ctrl|ALT_INV_dac_car_ampl_reg[11]~46_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|mul_result_reg\(22));

-- Location: LCCOMB_X13_Y13_N0
\U0_AM|dac_12bit_reg[10]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[10]~43_combout\ = \U0_AM|dac_12bit_reg[10]~41_combout\ $ (\U0_AM|mul_result_reg\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|dac_12bit_reg[10]~41_combout\,
	datac => \U0_AM|mul_result_reg\(22),
	combout => \U0_AM|dac_12bit_reg[10]~43_combout\);

-- Location: FF_X13_Y13_N1
\U0_AM|dac_12bit_reg[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|dac_12bit_reg[10]~43_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|dac_12bit_reg[10]~_emulated_q\);

-- Location: LCCOMB_X13_Y13_N26
\U0_AM|dac_12bit_reg[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[10]~42_combout\ = (\rst_n~input_o\ & (\U0_AM|dac_12bit_reg[10]~41_combout\ $ (((\U0_AM|dac_12bit_reg[10]~_emulated_q\))))) # (!\rst_n~input_o\ & (((\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|dac_12bit_reg[10]~41_combout\,
	datab => \rst_n~input_o\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	datad => \U0_AM|dac_12bit_reg[10]~_emulated_q\,
	combout => \U0_AM|dac_12bit_reg[10]~42_combout\);

-- Location: LCCOMB_X12_Y15_N2
\auto_signaltap_0|acq_trigger_in_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout\ = \U0_AM|dac_12bit_reg[10]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|dac_12bit_reg[10]~42_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout\);

-- Location: FF_X12_Y15_N3
\auto_signaltap_0|acq_trigger_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(1));

-- Location: LCCOMB_X12_Y15_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\);

-- Location: FF_X12_Y15_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\);

-- Location: LCCOMB_X12_Y15_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	datad => \auto_signaltap_0|acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X12_Y15_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\);

-- Location: FF_X12_Y15_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\);

-- Location: LCCOMB_X24_Y7_N20
\U0_AM|dac_12bit_reg[11]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[11]~45_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\U0_AM|dac_12bit_reg[11]~45_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~inputclkctrl_outclk\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datad => \U0_AM|dac_12bit_reg[11]~45_combout\,
	combout => \U0_AM|dac_12bit_reg[11]~45_combout\);

-- Location: LCCOMB_X21_Y12_N22
\U0_AM|mul_result_reg[23]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|mul_result_reg[23]~58_combout\ = \U0_AM|mul_result_reg[22]~57\ $ (\U0_AM|Mult0|auto_generated|mac_out2~DATAOUT23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|Mult0|auto_generated|mac_out2~DATAOUT23\,
	cin => \U0_AM|mul_result_reg[22]~57\,
	combout => \U0_AM|mul_result_reg[23]~58_combout\);

-- Location: LCCOMB_X24_Y14_N30
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(13) = (\U0_AM|Add2~24_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ $ 
-- (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\)))) # (!\U0_AM|Add2~24_combout\ & (((!\u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\ & \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	datac => \U0_AM|Add2~24_combout\,
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~5_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(13));

-- Location: LCCOMB_X24_Y14_N18
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(13) = (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(13)) # ((!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\ & 
-- (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\ $ (!\U0_AM|Add2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \U0_AM|Add2~24_combout\,
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a\(13),
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le3a[0]~0_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(13));

-- Location: LCCOMB_X24_Y15_N20
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[21]~42_combout\ = \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[20]~41\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[20]~41\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[21]~42_combout\);

-- Location: LCCOMB_X25_Y15_N22
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~46_combout\ = \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(13) $ (\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~45\ $ 
-- (!\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[21]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|le5a\(13),
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|add15_result[21]~42_combout\,
	cin => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~45\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~46_combout\);

-- Location: FF_X21_Y12_N23
\U0_AM|mul_result_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|mul_result_reg[23]~58_combout\,
	asdata => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~46_combout\,
	sload => \u0_car_ampl_ctrl|ALT_INV_dac_car_ampl_reg[11]~46_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|mul_result_reg\(23));

-- Location: LCCOMB_X24_Y7_N0
\U0_AM|dac_12bit_reg[11]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[11]~47_combout\ = \U0_AM|dac_12bit_reg[11]~45_combout\ $ (\U0_AM|mul_result_reg\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|dac_12bit_reg[11]~45_combout\,
	datac => \U0_AM|mul_result_reg\(23),
	combout => \U0_AM|dac_12bit_reg[11]~47_combout\);

-- Location: FF_X24_Y7_N1
\U0_AM|dac_12bit_reg[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|dac_12bit_reg[11]~47_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|dac_12bit_reg[11]~_emulated_q\);

-- Location: LCCOMB_X24_Y7_N26
\U0_AM|dac_12bit_reg[11]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[11]~46_combout\ = (\rst_n~input_o\ & ((\U0_AM|dac_12bit_reg[11]~45_combout\ $ (\U0_AM|dac_12bit_reg[11]~_emulated_q\)))) # (!\rst_n~input_o\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	datab => \U0_AM|dac_12bit_reg[11]~45_combout\,
	datac => \rst_n~input_o\,
	datad => \U0_AM|dac_12bit_reg[11]~_emulated_q\,
	combout => \U0_AM|dac_12bit_reg[11]~46_combout\);

-- Location: FF_X13_Y15_N25
\auto_signaltap_0|acq_trigger_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \U0_AM|dac_12bit_reg[11]~46_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(2));

-- Location: LCCOMB_X13_Y15_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout\);

-- Location: FF_X13_Y15_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\);

-- Location: LCCOMB_X13_Y15_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X13_Y15_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\);

-- Location: FF_X13_Y15_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\);

-- Location: LCCOMB_X25_Y13_N14
\U0_AM|dac_12bit_reg[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[1]~5_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\U0_AM|dac_12bit_reg[1]~5_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & (\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datac => \U0_AM|dac_12bit_reg[1]~5_combout\,
	datad => \rst_n~inputclkctrl_outclk\,
	combout => \U0_AM|dac_12bit_reg[1]~5_combout\);

-- Location: LCCOMB_X25_Y15_N24
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_wirecell_combout\ = !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_wirecell_combout\);

-- Location: FF_X21_Y12_N3
\U0_AM|mul_result_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|mul_result_reg[13]~38_combout\,
	asdata => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_wirecell_combout\,
	sload => \u0_car_ampl_ctrl|ALT_INV_dac_car_ampl_reg[11]~46_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|mul_result_reg\(13));

-- Location: LCCOMB_X25_Y13_N0
\U0_AM|dac_12bit_reg[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[1]~7_combout\ = \U0_AM|dac_12bit_reg[1]~5_combout\ $ (\U0_AM|mul_result_reg\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0_AM|dac_12bit_reg[1]~5_combout\,
	datad => \U0_AM|mul_result_reg\(13),
	combout => \U0_AM|dac_12bit_reg[1]~7_combout\);

-- Location: FF_X25_Y13_N1
\U0_AM|dac_12bit_reg[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|dac_12bit_reg[1]~7_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|dac_12bit_reg[1]~_emulated_q\);

-- Location: LCCOMB_X25_Y13_N26
\U0_AM|dac_12bit_reg[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[1]~6_combout\ = (\rst_n~input_o\ & ((\U0_AM|dac_12bit_reg[1]~5_combout\ $ (\U0_AM|dac_12bit_reg[1]~_emulated_q\)))) # (!\rst_n~input_o\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	datab => \rst_n~input_o\,
	datac => \U0_AM|dac_12bit_reg[1]~5_combout\,
	datad => \U0_AM|dac_12bit_reg[1]~_emulated_q\,
	combout => \U0_AM|dac_12bit_reg[1]~6_combout\);

-- Location: LCCOMB_X13_Y15_N10
\auto_signaltap_0|acq_trigger_in_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout\ = \U0_AM|dac_12bit_reg[1]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|dac_12bit_reg[1]~6_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout\);

-- Location: FF_X13_Y15_N11
\auto_signaltap_0|acq_trigger_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(3));

-- Location: LCCOMB_X13_Y15_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\);

-- Location: FF_X13_Y15_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\);

-- Location: LCCOMB_X13_Y15_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	datad => \auto_signaltap_0|acq_trigger_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X13_Y15_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\);

-- Location: FF_X13_Y15_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\);

-- Location: LCCOMB_X25_Y15_N26
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~28_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~28_wirecell_combout\ = !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~28_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~28_wirecell_combout\);

-- Location: FF_X21_Y12_N5
\U0_AM|mul_result_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|mul_result_reg[14]~40_combout\,
	asdata => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~28_wirecell_combout\,
	sload => \u0_car_ampl_ctrl|ALT_INV_dac_car_ampl_reg[11]~46_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|mul_result_reg\(14));

-- Location: LCCOMB_X25_Y14_N12
\U0_AM|dac_12bit_reg[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[2]~9_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\U0_AM|dac_12bit_reg[2]~9_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & (\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~inputclkctrl_outclk\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\,
	datad => \U0_AM|dac_12bit_reg[2]~9_combout\,
	combout => \U0_AM|dac_12bit_reg[2]~9_combout\);

-- Location: LCCOMB_X25_Y14_N0
\U0_AM|dac_12bit_reg[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[2]~11_combout\ = \U0_AM|mul_result_reg\(14) $ (\U0_AM|dac_12bit_reg[2]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0_AM|mul_result_reg\(14),
	datad => \U0_AM|dac_12bit_reg[2]~9_combout\,
	combout => \U0_AM|dac_12bit_reg[2]~11_combout\);

-- Location: FF_X25_Y14_N1
\U0_AM|dac_12bit_reg[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|dac_12bit_reg[2]~11_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|dac_12bit_reg[2]~_emulated_q\);

-- Location: LCCOMB_X25_Y14_N26
\U0_AM|dac_12bit_reg[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[2]~10_combout\ = (\rst_n~input_o\ & (\U0_AM|dac_12bit_reg[2]~_emulated_q\ $ (((\U0_AM|dac_12bit_reg[2]~9_combout\))))) # (!\rst_n~input_o\ & (((\u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \U0_AM|dac_12bit_reg[2]~_emulated_q\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\,
	datad => \U0_AM|dac_12bit_reg[2]~9_combout\,
	combout => \U0_AM|dac_12bit_reg[2]~10_combout\);

-- Location: LCCOMB_X14_Y15_N24
\auto_signaltap_0|acq_trigger_in_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout\ = \U0_AM|dac_12bit_reg[2]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|dac_12bit_reg[2]~10_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout\);

-- Location: FF_X14_Y15_N25
\auto_signaltap_0|acq_trigger_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(4));

-- Location: LCCOMB_X14_Y15_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12),
	datab => \auto_signaltap_0|acq_trigger_in_reg\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X14_Y15_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\);

-- Location: FF_X14_Y15_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\);

-- Location: LCCOMB_X14_Y15_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\);

-- Location: FF_X14_Y15_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\);

-- Location: LCCOMB_X13_Y15_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\);

-- Location: LCCOMB_X18_Y14_N28
\U0_AM|dac_12bit_reg[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[3]~13_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\U0_AM|dac_12bit_reg[3]~13_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & (\u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~inputclkctrl_outclk\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\,
	datad => \U0_AM|dac_12bit_reg[3]~13_combout\,
	combout => \U0_AM|dac_12bit_reg[3]~13_combout\);

-- Location: LCCOMB_X21_Y12_N26
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~30_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~30_wirecell_combout\ = !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~30_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~30_wirecell_combout\);

-- Location: FF_X21_Y12_N7
\U0_AM|mul_result_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|mul_result_reg[15]~42_combout\,
	asdata => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~30_wirecell_combout\,
	sload => \u0_car_ampl_ctrl|ALT_INV_dac_car_ampl_reg[11]~46_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|mul_result_reg\(15));

-- Location: LCCOMB_X18_Y14_N16
\U0_AM|dac_12bit_reg[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[3]~15_combout\ = \U0_AM|mul_result_reg\(15) $ (\U0_AM|dac_12bit_reg[3]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0_AM|mul_result_reg\(15),
	datad => \U0_AM|dac_12bit_reg[3]~13_combout\,
	combout => \U0_AM|dac_12bit_reg[3]~15_combout\);

-- Location: FF_X18_Y14_N17
\U0_AM|dac_12bit_reg[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|dac_12bit_reg[3]~15_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|dac_12bit_reg[3]~_emulated_q\);

-- Location: LCCOMB_X18_Y14_N18
\U0_AM|dac_12bit_reg[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[3]~14_combout\ = (\rst_n~input_o\ & ((\U0_AM|dac_12bit_reg[3]~13_combout\ $ (\U0_AM|dac_12bit_reg[3]~_emulated_q\)))) # (!\rst_n~input_o\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\,
	datab => \U0_AM|dac_12bit_reg[3]~13_combout\,
	datac => \rst_n~input_o\,
	datad => \U0_AM|dac_12bit_reg[3]~_emulated_q\,
	combout => \U0_AM|dac_12bit_reg[3]~14_combout\);

-- Location: LCCOMB_X14_Y15_N18
\auto_signaltap_0|acq_trigger_in_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout\ = \U0_AM|dac_12bit_reg[3]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|dac_12bit_reg[3]~14_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout\);

-- Location: FF_X14_Y15_N19
\auto_signaltap_0|acq_trigger_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(5));

-- Location: LCCOMB_X14_Y15_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\);

-- Location: FF_X14_Y15_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\);

-- Location: LCCOMB_X14_Y15_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	datad => \auto_signaltap_0|acq_trigger_in_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X14_Y15_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\);

-- Location: FF_X14_Y15_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\);

-- Location: LCCOMB_X16_Y8_N24
\U0_AM|dac_12bit_reg[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[5]~21_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\U0_AM|dac_12bit_reg[5]~21_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & (\u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\,
	datab => \rst_n~inputclkctrl_outclk\,
	datad => \U0_AM|dac_12bit_reg[5]~21_combout\,
	combout => \U0_AM|dac_12bit_reg[5]~21_combout\);

-- Location: LCCOMB_X29_Y15_N0
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~34_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~34_wirecell_combout\ = !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~34_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~34_wirecell_combout\);

-- Location: FF_X21_Y12_N11
\U0_AM|mul_result_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|mul_result_reg[17]~46_combout\,
	asdata => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~34_wirecell_combout\,
	sload => \u0_car_ampl_ctrl|ALT_INV_dac_car_ampl_reg[11]~46_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|mul_result_reg\(17));

-- Location: LCCOMB_X16_Y8_N8
\U0_AM|dac_12bit_reg[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[5]~23_combout\ = \U0_AM|dac_12bit_reg[5]~21_combout\ $ (\U0_AM|mul_result_reg\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|dac_12bit_reg[5]~21_combout\,
	datac => \U0_AM|mul_result_reg\(17),
	combout => \U0_AM|dac_12bit_reg[5]~23_combout\);

-- Location: FF_X16_Y8_N9
\U0_AM|dac_12bit_reg[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|dac_12bit_reg[5]~23_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|dac_12bit_reg[5]~_emulated_q\);

-- Location: LCCOMB_X16_Y8_N26
\U0_AM|dac_12bit_reg[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[5]~22_combout\ = (\rst_n~input_o\ & ((\U0_AM|dac_12bit_reg[5]~_emulated_q\ $ (\U0_AM|dac_12bit_reg[5]~21_combout\)))) # (!\rst_n~input_o\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\,
	datab => \rst_n~input_o\,
	datac => \U0_AM|dac_12bit_reg[5]~_emulated_q\,
	datad => \U0_AM|dac_12bit_reg[5]~21_combout\,
	combout => \U0_AM|dac_12bit_reg[5]~22_combout\);

-- Location: LCCOMB_X22_Y8_N26
\auto_signaltap_0|acq_trigger_in_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout\ = \U0_AM|dac_12bit_reg[5]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|dac_12bit_reg[5]~22_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout\);

-- Location: FF_X22_Y8_N27
\auto_signaltap_0|acq_trigger_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(7));

-- Location: LCCOMB_X16_Y15_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21),
	datab => \auto_signaltap_0|acq_trigger_in_reg\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X16_Y15_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout\);

-- Location: FF_X16_Y15_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\);

-- Location: LCCOMB_X16_Y15_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\);

-- Location: FF_X16_Y15_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\);

-- Location: LCCOMB_X23_Y14_N16
\U0_AM|dac_12bit_reg[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[6]~25_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\U0_AM|dac_12bit_reg[6]~25_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & (\u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~inputclkctrl_outclk\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\,
	datad => \U0_AM|dac_12bit_reg[6]~25_combout\,
	combout => \U0_AM|dac_12bit_reg[6]~25_combout\);

-- Location: LCCOMB_X21_Y12_N28
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~36_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~36_wirecell_combout\ = !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~36_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~36_wirecell_combout\);

-- Location: FF_X21_Y12_N13
\U0_AM|mul_result_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|mul_result_reg[18]~48_combout\,
	asdata => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~36_wirecell_combout\,
	sload => \u0_car_ampl_ctrl|ALT_INV_dac_car_ampl_reg[11]~46_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|mul_result_reg\(18));

-- Location: LCCOMB_X23_Y14_N8
\U0_AM|dac_12bit_reg[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[6]~27_combout\ = \U0_AM|mul_result_reg\(18) $ (\U0_AM|dac_12bit_reg[6]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0_AM|mul_result_reg\(18),
	datad => \U0_AM|dac_12bit_reg[6]~25_combout\,
	combout => \U0_AM|dac_12bit_reg[6]~27_combout\);

-- Location: FF_X23_Y14_N9
\U0_AM|dac_12bit_reg[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|dac_12bit_reg[6]~27_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|dac_12bit_reg[6]~_emulated_q\);

-- Location: LCCOMB_X23_Y14_N26
\U0_AM|dac_12bit_reg[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[6]~26_combout\ = (\rst_n~input_o\ & ((\U0_AM|dac_12bit_reg[6]~25_combout\ $ (\U0_AM|dac_12bit_reg[6]~_emulated_q\)))) # (!\rst_n~input_o\ & (\u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\,
	datab => \U0_AM|dac_12bit_reg[6]~25_combout\,
	datac => \U0_AM|dac_12bit_reg[6]~_emulated_q\,
	datad => \rst_n~input_o\,
	combout => \U0_AM|dac_12bit_reg[6]~26_combout\);

-- Location: FF_X23_Y17_N5
\auto_signaltap_0|acq_trigger_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \U0_AM|dac_12bit_reg[6]~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(8));

-- Location: LCCOMB_X16_Y15_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\);

-- Location: FF_X16_Y15_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\);

-- Location: LCCOMB_X16_Y15_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\);

-- Location: FF_X16_Y15_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\);

-- Location: LCCOMB_X17_Y8_N16
\U0_AM|dac_12bit_reg[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[4]~17_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\U0_AM|dac_12bit_reg[4]~17_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & (\u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~inputclkctrl_outclk\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\,
	datad => \U0_AM|dac_12bit_reg[4]~17_combout\,
	combout => \U0_AM|dac_12bit_reg[4]~17_combout\);

-- Location: LCCOMB_X24_Y13_N16
\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~32_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~32_wirecell_combout\ = !\U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~32_combout\,
	combout => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~32_wirecell_combout\);

-- Location: FF_X21_Y12_N9
\U0_AM|mul_result_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|mul_result_reg[16]~44_combout\,
	asdata => \U0_AM|Mult1|auto_generated|mac_mult1|auto_generated|mult1|op_1~32_wirecell_combout\,
	sload => \u0_car_ampl_ctrl|ALT_INV_dac_car_ampl_reg[11]~46_combout\,
	ena => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|mul_result_reg\(16));

-- Location: LCCOMB_X17_Y8_N24
\U0_AM|dac_12bit_reg[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[4]~19_combout\ = \U0_AM|dac_12bit_reg[4]~17_combout\ $ (\U0_AM|mul_result_reg\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0_AM|dac_12bit_reg[4]~17_combout\,
	datad => \U0_AM|mul_result_reg\(16),
	combout => \U0_AM|dac_12bit_reg[4]~19_combout\);

-- Location: FF_X17_Y8_N25
\U0_AM|dac_12bit_reg[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \U0_AM|dac_12bit_reg[4]~19_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0_AM|dac_12bit_reg[4]~_emulated_q\);

-- Location: LCCOMB_X17_Y8_N2
\U0_AM|dac_12bit_reg[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U0_AM|dac_12bit_reg[4]~18_combout\ = (\rst_n~input_o\ & (\U0_AM|dac_12bit_reg[4]~17_combout\ $ (((\U0_AM|dac_12bit_reg[4]~_emulated_q\))))) # (!\rst_n~input_o\ & (((\u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \U0_AM|dac_12bit_reg[4]~17_combout\,
	datac => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\,
	datad => \U0_AM|dac_12bit_reg[4]~_emulated_q\,
	combout => \U0_AM|dac_12bit_reg[4]~18_combout\);

-- Location: LCCOMB_X16_Y12_N4
\auto_signaltap_0|acq_trigger_in_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout\ = \U0_AM|dac_12bit_reg[4]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|dac_12bit_reg[4]~18_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout\);

-- Location: FF_X16_Y12_N5
\auto_signaltap_0|acq_trigger_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(6));

-- Location: LCCOMB_X16_Y15_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\);

-- Location: FF_X16_Y15_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\);

-- Location: LCCOMB_X16_Y15_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X16_Y15_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\);

-- Location: FF_X16_Y15_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\);

-- Location: LCCOMB_X16_Y15_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\);

-- Location: LCCOMB_X13_Y15_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\);

-- Location: LCCOMB_X13_Y15_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout\);

-- Location: FF_X13_Y15_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\);

-- Location: LCCOMB_X12_Y19_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\);

-- Location: LCCOMB_X13_Y19_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\);

-- Location: FF_X11_Y18_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\);

-- Location: LCCOMB_X11_Y18_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\);

-- Location: FF_X10_Y18_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\);

-- Location: LCCOMB_X10_Y18_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\);

-- Location: LCCOMB_X11_Y18_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\);

-- Location: FF_X10_Y18_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\);

-- Location: LCCOMB_X10_Y18_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\);

-- Location: LCCOMB_X11_Y18_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\);

-- Location: FF_X10_Y18_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\);

-- Location: LCCOMB_X11_Y18_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\);

-- Location: LCCOMB_X13_Y19_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\);

-- Location: FF_X13_Y19_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\);

-- Location: LCCOMB_X16_Y19_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\);

-- Location: FF_X11_Y18_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3));

-- Location: LCCOMB_X19_Y11_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\);

-- Location: LCCOMB_X13_Y18_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout\);

-- Location: FF_X13_Y18_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7));

-- Location: FF_X11_Y18_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\);

-- Location: FF_X11_Y18_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\);

-- Location: FF_X11_Y18_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\);

-- Location: FF_X11_Y18_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\);

-- Location: FF_X11_Y18_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\);

-- Location: FF_X11_Y18_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\);

-- Location: FF_X11_Y18_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\);

-- Location: FF_X11_Y18_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\);

-- Location: LCCOMB_X26_Y17_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X26_Y14_N24
\auto_signaltap_0|~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~GND~combout\);

-- Location: LCCOMB_X26_Y17_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X26_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout\);

-- Location: LCCOMB_X26_Y17_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\);

-- Location: FF_X26_Y17_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LCCOMB_X26_Y17_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X26_Y17_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: LCCOMB_X26_Y17_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X26_Y17_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: LCCOMB_X26_Y17_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X26_Y17_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: FF_X26_Y17_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: LCCOMB_X26_Y17_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y17_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\);

-- Location: LCCOMB_X16_Y18_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\);

-- Location: FF_X16_Y18_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\);

-- Location: FF_X28_Y15_N17
\auto_signaltap_0|acq_data_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \U0_AM|dac_12bit_reg[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(0));

-- Location: LCCOMB_X28_Y15_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\);

-- Location: FF_X28_Y15_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\);

-- Location: LCCOMB_X28_Y15_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\);

-- Location: FF_X28_Y15_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\);

-- Location: LCCOMB_X28_Y15_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\);

-- Location: FF_X28_Y15_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\);

-- Location: LCCOMB_X28_Y15_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\);

-- Location: FF_X28_Y15_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

-- Location: FF_X13_Y16_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

-- Location: LCCOMB_X13_Y16_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\);

-- Location: FF_X13_Y16_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1));

-- Location: LCCOMB_X17_Y18_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\);

-- Location: FF_X17_Y18_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2));

-- Location: FF_X13_Y16_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3));

-- Location: FF_X17_Y18_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4));

-- Location: FF_X13_Y16_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5));

-- Location: FF_X17_Y18_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6));

-- Location: LCCOMB_X17_Y18_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout\);

-- Location: FF_X17_Y18_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7));

-- Location: FF_X16_Y16_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8));

-- Location: LCCOMB_X17_Y18_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout\);

-- Location: FF_X17_Y18_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9));

-- Location: LCCOMB_X17_Y18_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout\);

-- Location: FF_X17_Y18_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10));

-- Location: LCCOMB_X16_Y16_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout\);

-- Location: FF_X16_Y16_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11));

-- Location: LCCOMB_X26_Y14_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X19_Y11_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\);

-- Location: LCCOMB_X26_Y17_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\);

-- Location: LCCOMB_X26_Y17_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\);

-- Location: LCCOMB_X26_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\);

-- Location: FF_X26_Y14_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LCCOMB_X26_Y14_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X26_Y14_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: LCCOMB_X26_Y14_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X26_Y14_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: LCCOMB_X26_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X26_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: LCCOMB_X26_Y14_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X26_Y14_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: LCCOMB_X26_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X26_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5));

-- Location: LCCOMB_X26_Y14_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X26_Y14_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6));

-- Location: LCCOMB_X26_Y14_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X26_Y14_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7));

-- Location: LCCOMB_X26_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X26_Y14_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8));

-- Location: LCCOMB_X26_Y14_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\);

-- Location: FF_X26_Y14_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9));

-- Location: LCCOMB_X26_Y14_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT\);

-- Location: FF_X26_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10));

-- Location: LCCOMB_X26_Y14_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout\);

-- Location: FF_X26_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11));

-- Location: FF_X13_Y13_N13
\auto_signaltap_0|acq_data_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \U0_AM|dac_12bit_reg[10]~42_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(1));

-- Location: LCCOMB_X13_Y13_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\);

-- Location: FF_X13_Y13_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\);

-- Location: LCCOMB_X13_Y13_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\);

-- Location: FF_X13_Y13_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\);

-- Location: LCCOMB_X13_Y13_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\);

-- Location: FF_X13_Y13_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\);

-- Location: LCCOMB_X13_Y13_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\);

-- Location: FF_X13_Y13_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\);

-- Location: M9K_X27_Y16_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y13_N24
\auto_signaltap_0|acq_data_in_reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\ = \U0_AM|dac_12bit_reg[11]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|dac_12bit_reg[11]~46_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\);

-- Location: FF_X26_Y13_N25
\auto_signaltap_0|acq_data_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(2));

-- Location: LCCOMB_X26_Y13_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\);

-- Location: FF_X26_Y13_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\);

-- Location: LCCOMB_X26_Y13_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\);

-- Location: FF_X26_Y13_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\);

-- Location: LCCOMB_X26_Y13_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\);

-- Location: FF_X26_Y13_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\);

-- Location: LCCOMB_X26_Y13_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\);

-- Location: FF_X26_Y13_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\);

-- Location: FF_X26_Y13_N11
\auto_signaltap_0|acq_data_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \U0_AM|dac_12bit_reg[1]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(3));

-- Location: LCCOMB_X26_Y13_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\);

-- Location: FF_X26_Y13_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\);

-- Location: FF_X26_Y13_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\);

-- Location: LCCOMB_X26_Y13_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\);

-- Location: FF_X26_Y13_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\);

-- Location: LCCOMB_X26_Y13_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\);

-- Location: FF_X26_Y13_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\);

-- Location: M9K_X27_Y13_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y12_N0
\auto_signaltap_0|acq_data_in_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\ = \U0_AM|dac_12bit_reg[4]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|dac_12bit_reg[4]~18_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\);

-- Location: FF_X16_Y12_N1
\auto_signaltap_0|acq_data_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(6));

-- Location: LCCOMB_X16_Y12_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\);

-- Location: FF_X16_Y12_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\);

-- Location: LCCOMB_X16_Y12_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\);

-- Location: FF_X16_Y12_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\);

-- Location: LCCOMB_X16_Y12_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\);

-- Location: FF_X16_Y12_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\);

-- Location: FF_X16_Y12_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\);

-- Location: LCCOMB_X22_Y8_N24
\auto_signaltap_0|acq_data_in_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout\ = \U0_AM|dac_12bit_reg[5]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|dac_12bit_reg[5]~22_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout\);

-- Location: FF_X22_Y8_N25
\auto_signaltap_0|acq_data_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(7));

-- Location: LCCOMB_X22_Y8_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout\);

-- Location: FF_X22_Y8_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\);

-- Location: LCCOMB_X22_Y8_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout\);

-- Location: FF_X22_Y8_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\);

-- Location: LCCOMB_X22_Y8_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\);

-- Location: FF_X22_Y8_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\);

-- Location: LCCOMB_X22_Y8_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\);

-- Location: FF_X22_Y8_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\);

-- Location: M9K_X27_Y12_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: FF_X23_Y17_N25
\auto_signaltap_0|acq_data_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \U0_AM|dac_12bit_reg[6]~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(8));

-- Location: LCCOMB_X23_Y17_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\);

-- Location: FF_X23_Y17_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\);

-- Location: LCCOMB_X23_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\);

-- Location: FF_X23_Y17_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\);

-- Location: FF_X23_Y17_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\);

-- Location: LCCOMB_X23_Y17_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\);

-- Location: FF_X23_Y17_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\);

-- Location: LCCOMB_X23_Y17_N18
\auto_signaltap_0|acq_data_in_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout\ = \U0_AM|dac_12bit_reg[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|dac_12bit_reg[7]~30_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout\);

-- Location: FF_X23_Y17_N19
\auto_signaltap_0|acq_data_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(9));

-- Location: LCCOMB_X23_Y17_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\);

-- Location: FF_X23_Y17_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\);

-- Location: LCCOMB_X23_Y17_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\);

-- Location: FF_X23_Y17_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\);

-- Location: LCCOMB_X23_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout\);

-- Location: FF_X23_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\);

-- Location: LCCOMB_X23_Y17_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\);

-- Location: FF_X23_Y17_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\);

-- Location: M9K_X27_Y17_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y14_N0
\auto_signaltap_0|acq_data_in_reg[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout\ = \U0_AM|dac_12bit_reg[8]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|dac_12bit_reg[8]~34_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout\);

-- Location: FF_X14_Y14_N1
\auto_signaltap_0|acq_data_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(10));

-- Location: LCCOMB_X14_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\);

-- Location: FF_X14_Y14_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\);

-- Location: LCCOMB_X14_Y14_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\);

-- Location: FF_X14_Y14_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\);

-- Location: LCCOMB_X14_Y14_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\);

-- Location: FF_X14_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\);

-- Location: LCCOMB_X14_Y14_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\);

-- Location: FF_X14_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\);

-- Location: FF_X14_Y14_N3
\auto_signaltap_0|acq_data_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \U0_AM|dac_12bit_reg[9]~38_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(11));

-- Location: LCCOMB_X14_Y14_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\);

-- Location: FF_X14_Y14_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\);

-- Location: FF_X14_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\);

-- Location: LCCOMB_X14_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\);

-- Location: FF_X14_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\);

-- Location: LCCOMB_X14_Y14_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout\);

-- Location: FF_X14_Y14_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\);

-- Location: M9K_X15_Y14_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y20_N16
\auto_signaltap_0|acq_data_in_reg[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[0]~2_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout\);

-- Location: FF_X23_Y20_N17
\auto_signaltap_0|acq_data_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(12));

-- Location: LCCOMB_X23_Y20_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout\);

-- Location: FF_X23_Y20_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\);

-- Location: FF_X23_Y20_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\);

-- Location: LCCOMB_X23_Y20_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout\);

-- Location: FF_X23_Y20_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\);

-- Location: LCCOMB_X23_Y20_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\);

-- Location: FF_X23_Y20_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\);

-- Location: LCCOMB_X28_Y15_N18
\auto_signaltap_0|acq_data_in_reg[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[10]~42_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\);

-- Location: FF_X28_Y15_N19
\auto_signaltap_0|acq_data_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(13));

-- Location: LCCOMB_X28_Y15_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\);

-- Location: FF_X28_Y15_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\);

-- Location: LCCOMB_X28_Y15_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\);

-- Location: FF_X28_Y15_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\);

-- Location: LCCOMB_X28_Y15_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout\);

-- Location: FF_X28_Y15_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\);

-- Location: LCCOMB_X28_Y15_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout\);

-- Location: FF_X28_Y15_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\);

-- Location: M9K_X27_Y15_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y20_N10
\auto_signaltap_0|acq_data_in_reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[11]~46_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout\);

-- Location: FF_X23_Y20_N11
\auto_signaltap_0|acq_data_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(14));

-- Location: LCCOMB_X23_Y20_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\);

-- Location: FF_X23_Y20_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\);

-- Location: FF_X23_Y20_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\);

-- Location: LCCOMB_X23_Y20_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\);

-- Location: FF_X23_Y20_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\);

-- Location: LCCOMB_X23_Y20_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout\);

-- Location: FF_X23_Y20_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\);

-- Location: FF_X22_Y17_N17
\auto_signaltap_0|acq_data_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \u0_car_ampl_ctrl|dac_car_ampl_reg[1]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(15));

-- Location: LCCOMB_X22_Y17_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout\);

-- Location: FF_X22_Y17_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\);

-- Location: FF_X22_Y17_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\);

-- Location: LCCOMB_X22_Y17_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\);

-- Location: FF_X22_Y17_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\);

-- Location: LCCOMB_X22_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout\);

-- Location: FF_X22_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\);

-- Location: M9K_X27_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y17_N0
\auto_signaltap_0|acq_data_in_reg[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[6]~26_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\);

-- Location: FF_X16_Y17_N1
\auto_signaltap_0|acq_data_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(20));

-- Location: LCCOMB_X16_Y17_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout\);

-- Location: FF_X16_Y17_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\);

-- Location: FF_X16_Y17_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\);

-- Location: LCCOMB_X16_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\);

-- Location: FF_X16_Y17_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\);

-- Location: FF_X16_Y17_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\);

-- Location: LCCOMB_X16_Y17_N10
\auto_signaltap_0|acq_data_in_reg[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[7]~30_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout\);

-- Location: FF_X16_Y17_N11
\auto_signaltap_0|acq_data_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(21));

-- Location: LCCOMB_X16_Y17_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout\);

-- Location: FF_X16_Y17_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\);

-- Location: LCCOMB_X16_Y17_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout\);

-- Location: FF_X16_Y17_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\);

-- Location: LCCOMB_X16_Y17_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout\);

-- Location: FF_X16_Y17_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\);

-- Location: LCCOMB_X16_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout\);

-- Location: FF_X16_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\);

-- Location: M9K_X15_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X22_Y17_N10
\auto_signaltap_0|acq_data_in_reg[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[8]~34_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout\);

-- Location: FF_X22_Y17_N11
\auto_signaltap_0|acq_data_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(22));

-- Location: LCCOMB_X22_Y17_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout\);

-- Location: FF_X22_Y17_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\);

-- Location: LCCOMB_X22_Y17_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\);

-- Location: FF_X22_Y17_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\);

-- Location: LCCOMB_X22_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\);

-- Location: FF_X22_Y17_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\);

-- Location: FF_X22_Y17_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\);

-- Location: LCCOMB_X12_Y17_N0
\auto_signaltap_0|acq_data_in_reg[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[9]~38_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\);

-- Location: FF_X12_Y17_N1
\auto_signaltap_0|acq_data_in_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(23));

-- Location: LCCOMB_X12_Y17_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout\);

-- Location: FF_X12_Y17_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\);

-- Location: LCCOMB_X12_Y17_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout\);

-- Location: FF_X12_Y17_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\);

-- Location: LCCOMB_X12_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout\);

-- Location: FF_X12_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\);

-- Location: LCCOMB_X12_Y17_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout\);

-- Location: FF_X12_Y17_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\);

-- Location: M9K_X15_Y17_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout\);

-- Location: FF_X14_Y17_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23));

-- Location: LCCOMB_X14_Y17_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\);

-- Location: FF_X14_Y17_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22));

-- Location: LCCOMB_X14_Y17_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\);

-- Location: FF_X14_Y17_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21));

-- Location: LCCOMB_X14_Y17_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\);

-- Location: FF_X14_Y17_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20));

-- Location: LCCOMB_X16_Y12_N2
\auto_signaltap_0|acq_data_in_reg[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[4]~18_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout\);

-- Location: FF_X16_Y12_N3
\auto_signaltap_0|acq_data_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(18));

-- Location: LCCOMB_X16_Y12_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\);

-- Location: FF_X16_Y12_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\);

-- Location: FF_X16_Y12_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\);

-- Location: LCCOMB_X16_Y12_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\);

-- Location: FF_X16_Y12_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\);

-- Location: LCCOMB_X16_Y12_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout\);

-- Location: FF_X16_Y12_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\);

-- Location: LCCOMB_X16_Y8_N12
\auto_signaltap_0|acq_data_in_reg[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout\ = \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0_car_ampl_ctrl|dac_car_ampl_reg[5]~22_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout\);

-- Location: FF_X16_Y8_N13
\auto_signaltap_0|acq_data_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(19));

-- Location: LCCOMB_X16_Y8_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\);

-- Location: FF_X16_Y8_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\);

-- Location: LCCOMB_X16_Y8_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout\);

-- Location: FF_X16_Y8_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\);

-- Location: LCCOMB_X16_Y8_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout\);

-- Location: FF_X16_Y8_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\);

-- Location: LCCOMB_X16_Y8_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout\);

-- Location: FF_X16_Y8_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\);

-- Location: M9K_X15_Y16_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y17_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\);

-- Location: FF_X14_Y17_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19));

-- Location: LCCOMB_X14_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\);

-- Location: FF_X14_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18));

-- Location: FF_X25_Y14_N25
\auto_signaltap_0|acq_data_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \u0_car_ampl_ctrl|dac_car_ampl_reg[2]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(16));

-- Location: LCCOMB_X25_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\);

-- Location: FF_X25_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\);

-- Location: LCCOMB_X25_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\);

-- Location: FF_X25_Y14_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\);

-- Location: LCCOMB_X25_Y14_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\);

-- Location: FF_X25_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\);

-- Location: FF_X25_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\);

-- Location: FF_X18_Y14_N9
\auto_signaltap_0|acq_data_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \u0_car_ampl_ctrl|dac_car_ampl_reg[3]~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(17));

-- Location: FF_X18_Y14_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\);

-- Location: LCCOMB_X18_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\);

-- Location: FF_X18_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\);

-- Location: LCCOMB_X18_Y14_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout\);

-- Location: FF_X18_Y14_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\);

-- Location: LCCOMB_X18_Y14_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\);

-- Location: FF_X18_Y14_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\);

-- Location: M9K_X15_Y15_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y17_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\);

-- Location: FF_X14_Y17_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17));

-- Location: LCCOMB_X14_Y17_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\);

-- Location: FF_X14_Y17_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16));

-- Location: LCCOMB_X28_Y14_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\);

-- Location: FF_X28_Y14_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15));

-- Location: LCCOMB_X28_Y14_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\);

-- Location: FF_X28_Y14_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14));

-- Location: LCCOMB_X28_Y14_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\);

-- Location: FF_X28_Y14_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13));

-- Location: LCCOMB_X28_Y14_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\);

-- Location: FF_X28_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12));

-- Location: LCCOMB_X28_Y14_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\);

-- Location: FF_X28_Y14_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11));

-- Location: LCCOMB_X28_Y14_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\);

-- Location: FF_X28_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10));

-- Location: LCCOMB_X28_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\);

-- Location: FF_X28_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9));

-- Location: LCCOMB_X28_Y14_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\);

-- Location: FF_X28_Y14_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8));

-- Location: LCCOMB_X28_Y14_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\);

-- Location: FF_X28_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7));

-- Location: LCCOMB_X28_Y14_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\);

-- Location: FF_X28_Y14_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6));

-- Location: FF_X25_Y14_N15
\auto_signaltap_0|acq_data_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \U0_AM|dac_12bit_reg[2]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(4));

-- Location: FF_X25_Y14_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\);

-- Location: LCCOMB_X25_Y14_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\);

-- Location: FF_X25_Y14_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\);

-- Location: FF_X25_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\);

-- Location: LCCOMB_X25_Y14_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\);

-- Location: FF_X25_Y14_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\);

-- Location: LCCOMB_X18_Y14_N22
\auto_signaltap_0|acq_data_in_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\ = \U0_AM|dac_12bit_reg[3]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0_AM|dac_12bit_reg[3]~14_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\);

-- Location: FF_X18_Y14_N23
\auto_signaltap_0|acq_data_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(5));

-- Location: FF_X18_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\);

-- Location: LCCOMB_X18_Y14_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout\);

-- Location: FF_X18_Y14_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\);

-- Location: FF_X18_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\);

-- Location: LCCOMB_X18_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\);

-- Location: FF_X18_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\);

-- Location: M9K_X27_Y14_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X28_Y14_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\);

-- Location: FF_X28_Y14_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5));

-- Location: LCCOMB_X28_Y14_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\);

-- Location: FF_X28_Y14_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4));

-- Location: LCCOMB_X28_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\);

-- Location: FF_X28_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3));

-- Location: LCCOMB_X28_Y14_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\);

-- Location: FF_X28_Y14_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2));

-- Location: LCCOMB_X28_Y14_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\);

-- Location: FF_X28_Y14_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1));

-- Location: LCCOMB_X28_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\);

-- Location: FF_X28_Y14_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0));

-- Location: FF_X11_Y18_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q\);

-- Location: LCCOMB_X12_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout\);

-- Location: FF_X12_Y18_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(24));

-- Location: LCCOMB_X12_Y18_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout\);

-- Location: FF_X12_Y18_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(23));

-- Location: LCCOMB_X12_Y18_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout\);

-- Location: FF_X12_Y18_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(22));

-- Location: LCCOMB_X12_Y18_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout\);

-- Location: FF_X12_Y18_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(21));

-- Location: LCCOMB_X12_Y18_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout\);

-- Location: FF_X12_Y18_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(20));

-- Location: LCCOMB_X12_Y18_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout\);

-- Location: FF_X12_Y18_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(19));

-- Location: FF_X11_Y18_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\);

-- Location: LCCOMB_X12_Y18_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(19),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout\);

-- Location: FF_X12_Y18_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18));

-- Location: LCCOMB_X9_Y18_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout\);

-- Location: FF_X9_Y18_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17));

-- Location: FF_X11_Y18_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\);

-- Location: LCCOMB_X9_Y18_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout\);

-- Location: FF_X9_Y18_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16));

-- Location: LCCOMB_X9_Y18_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout\);

-- Location: FF_X9_Y18_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15));

-- Location: FF_X11_Y18_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\);

-- Location: LCCOMB_X9_Y18_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\);

-- Location: FF_X9_Y18_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14));

-- Location: LCCOMB_X9_Y18_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\);

-- Location: FF_X9_Y18_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13));

-- Location: FF_X9_Y18_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(11));

-- Location: LCCOMB_X9_Y18_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\);

-- Location: FF_X9_Y18_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12));

-- Location: LCCOMB_X9_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout\);

-- Location: FF_X9_Y18_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(10));

-- Location: LCCOMB_X9_Y18_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\);

-- Location: FF_X9_Y18_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11));

-- Location: LCCOMB_X9_Y18_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout\);

-- Location: FF_X9_Y18_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(9));

-- Location: LCCOMB_X9_Y18_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\);

-- Location: FF_X9_Y18_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10));

-- Location: LCCOMB_X11_Y18_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout\);

-- Location: FF_X11_Y18_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8));

-- Location: LCCOMB_X8_Y18_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\);

-- Location: FF_X8_Y18_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9));

-- Location: LCCOMB_X8_Y18_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\);

-- Location: FF_X8_Y18_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8));

-- Location: LCCOMB_X9_Y18_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\);

-- Location: FF_X9_Y18_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6));

-- Location: LCCOMB_X8_Y18_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\);

-- Location: FF_X8_Y18_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7));

-- Location: LCCOMB_X11_Y18_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\);

-- Location: FF_X11_Y18_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5));

-- Location: LCCOMB_X8_Y18_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\);

-- Location: FF_X8_Y18_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6));

-- Location: LCCOMB_X9_Y18_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout\);

-- Location: FF_X9_Y18_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4));

-- Location: LCCOMB_X8_Y18_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\);

-- Location: FF_X8_Y18_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5));

-- Location: LCCOMB_X8_Y18_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\);

-- Location: FF_X8_Y18_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4));

-- Location: LCCOMB_X9_Y18_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\);

-- Location: FF_X9_Y18_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2));

-- Location: LCCOMB_X8_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\);

-- Location: FF_X8_Y18_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3));

-- Location: LCCOMB_X9_Y18_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout\);

-- Location: FF_X9_Y18_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1));

-- Location: LCCOMB_X8_Y18_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\);

-- Location: FF_X8_Y18_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2));

-- Location: LCCOMB_X9_Y18_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout\);

-- Location: FF_X9_Y18_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0));

-- Location: LCCOMB_X8_Y18_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\);

-- Location: FF_X8_Y18_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1));

-- Location: LCCOMB_X13_Y19_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\);

-- Location: FF_X13_Y18_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\);

-- Location: LCCOMB_X13_Y18_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\);

-- Location: LCCOMB_X13_Y19_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\);

-- Location: LCCOMB_X8_Y18_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\);

-- Location: FF_X8_Y18_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\);

-- Location: LCCOMB_X8_Y18_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\);

-- Location: FF_X8_Y18_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0));

-- Location: LCCOMB_X28_Y12_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X28_Y12_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\);

-- Location: LCCOMB_X28_Y13_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~9_combout\);

-- Location: FF_X28_Y12_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1));

-- Location: LCCOMB_X28_Y12_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6_combout\);

-- Location: LCCOMB_X28_Y12_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout\);

-- Location: FF_X28_Y12_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0));

-- Location: LCCOMB_X28_Y12_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout\);

-- Location: LCCOMB_X28_Y12_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout\);

-- Location: FF_X28_Y12_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2));

-- Location: LCCOMB_X28_Y12_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout\);

-- Location: LCCOMB_X28_Y12_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11_combout\);

-- Location: FF_X28_Y12_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3));

-- Location: LCCOMB_X28_Y12_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\);

-- Location: LCCOMB_X28_Y12_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X28_Y12_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\);

-- Location: LCCOMB_X28_Y13_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~10_combout\);

-- Location: FF_X28_Y12_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X28_Y12_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X28_Y12_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\);

-- Location: FF_X28_Y12_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X28_Y12_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\);

-- Location: LCCOMB_X28_Y12_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\);

-- Location: FF_X28_Y12_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X28_Y12_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\);

-- Location: FF_X19_Y11_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X19_Y11_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\);

-- Location: LCCOMB_X16_Y18_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\);

-- Location: LCCOMB_X19_Y11_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\);

-- Location: LCCOMB_X17_Y11_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\);

-- Location: LCCOMB_X12_Y11_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33\);

-- Location: LCCOMB_X19_Y11_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\);

-- Location: LCCOMB_X19_Y11_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\);

-- Location: LCCOMB_X12_Y11_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60\);

-- Location: LCCOMB_X12_Y11_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62\);

-- Location: FF_X12_Y11_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14));

-- Location: LCCOMB_X12_Y11_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64\);

-- Location: FF_X12_Y11_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15));

-- Location: LCCOMB_X12_Y10_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66\);

-- Location: FF_X12_Y10_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16));

-- Location: LCCOMB_X12_Y10_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68\);

-- Location: FF_X12_Y10_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17));

-- Location: LCCOMB_X12_Y10_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70\);

-- Location: FF_X12_Y10_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18));

-- Location: LCCOMB_X12_Y10_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72\);

-- Location: FF_X12_Y10_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19));

-- Location: LCCOMB_X12_Y10_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74\);

-- Location: FF_X12_Y10_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20));

-- Location: LCCOMB_X12_Y10_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76\);

-- Location: FF_X12_Y10_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21));

-- Location: LCCOMB_X12_Y10_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78\);

-- Location: FF_X12_Y10_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22));

-- Location: LCCOMB_X12_Y10_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80\);

-- Location: FF_X12_Y10_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23));

-- Location: LCCOMB_X12_Y10_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82\);

-- Location: FF_X12_Y10_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24));

-- Location: LCCOMB_X12_Y10_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84\);

-- Location: FF_X12_Y10_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25));

-- Location: LCCOMB_X12_Y10_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86\);

-- Location: FF_X12_Y10_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26));

-- Location: LCCOMB_X12_Y10_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88\);

-- Location: LCCOMB_X12_Y10_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90\);

-- Location: LCCOMB_X12_Y10_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92\);

-- Location: LCCOMB_X12_Y10_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94\);

-- Location: LCCOMB_X12_Y10_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout\);

-- Location: FF_X12_Y10_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31));

-- Location: FF_X12_Y10_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30));

-- Location: FF_X12_Y10_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29));

-- Location: FF_X12_Y10_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28));

-- Location: FF_X12_Y10_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27));

-- Location: LCCOMB_X11_Y10_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout\);

-- Location: LCCOMB_X11_Y10_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\);

-- Location: LCCOMB_X11_Y10_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\);

-- Location: LCCOMB_X11_Y10_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout\);

-- Location: LCCOMB_X11_Y10_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout\);

-- Location: LCCOMB_X16_Y11_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout\);

-- Location: LCCOMB_X16_Y11_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~34_combout\);

-- Location: FF_X12_Y11_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0));

-- Location: LCCOMB_X12_Y11_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36\);

-- Location: FF_X12_Y11_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1));

-- Location: LCCOMB_X12_Y11_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38\);

-- Location: FF_X12_Y11_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2));

-- Location: LCCOMB_X12_Y11_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40\);

-- Location: FF_X12_Y11_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3));

-- Location: LCCOMB_X12_Y11_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42\);

-- Location: FF_X12_Y11_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4));

-- Location: LCCOMB_X12_Y11_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44\);

-- Location: FF_X12_Y11_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5));

-- Location: LCCOMB_X12_Y11_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46\);

-- Location: FF_X12_Y11_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6));

-- Location: LCCOMB_X12_Y11_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48\);

-- Location: FF_X12_Y11_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7));

-- Location: LCCOMB_X12_Y11_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50\);

-- Location: FF_X12_Y11_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8));

-- Location: LCCOMB_X12_Y11_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52\);

-- Location: FF_X12_Y11_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9));

-- Location: LCCOMB_X12_Y11_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54\);

-- Location: FF_X12_Y11_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10));

-- Location: LCCOMB_X12_Y11_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56\);

-- Location: FF_X12_Y11_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11));

-- Location: LCCOMB_X12_Y11_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58\);

-- Location: FF_X12_Y11_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12));

-- Location: FF_X12_Y11_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13));

-- Location: LCCOMB_X11_Y11_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\);

-- Location: LCCOMB_X11_Y11_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\);

-- Location: LCCOMB_X11_Y11_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\);

-- Location: LCCOMB_X11_Y11_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\);

-- Location: LCCOMB_X11_Y11_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\);

-- Location: LCCOMB_X16_Y11_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout\);

-- Location: FF_X17_Y11_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0));

-- Location: LCCOMB_X17_Y11_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout\);

-- Location: FF_X17_Y11_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12));

-- Location: LCCOMB_X16_Y11_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout\);

-- Location: FF_X16_Y11_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11));

-- Location: LCCOMB_X16_Y11_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout\);

-- Location: FF_X16_Y11_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10));

-- Location: LCCOMB_X16_Y11_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout\);

-- Location: FF_X16_Y11_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9));

-- Location: LCCOMB_X16_Y11_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout\);

-- Location: FF_X16_Y11_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8));

-- Location: LCCOMB_X16_Y11_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout\);

-- Location: FF_X16_Y11_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7));

-- Location: LCCOMB_X16_Y11_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout\);

-- Location: FF_X16_Y11_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(6));

-- Location: LCCOMB_X17_Y11_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout\);

-- Location: FF_X17_Y11_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5));

-- Location: LCCOMB_X17_Y11_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout\);

-- Location: FF_X17_Y11_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4));

-- Location: LCCOMB_X17_Y11_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout\);

-- Location: FF_X17_Y11_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3));

-- Location: LCCOMB_X17_Y11_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\);

-- Location: FF_X17_Y11_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2));

-- Location: LCCOMB_X17_Y11_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\);

-- Location: FF_X17_Y11_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(1));

-- Location: LCCOMB_X19_Y11_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout\);

-- Location: LCCOMB_X19_Y11_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\);

-- Location: FF_X19_Y11_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(15));

-- Location: LCCOMB_X19_Y11_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout\);

-- Location: FF_X19_Y11_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(14));

-- Location: LCCOMB_X19_Y11_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout\);

-- Location: FF_X19_Y11_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(13));

-- Location: LCCOMB_X16_Y11_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout\);

-- Location: FF_X16_Y11_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(12));

-- Location: LCCOMB_X16_Y11_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout\);

-- Location: FF_X16_Y11_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(11));

-- Location: LCCOMB_X16_Y11_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout\);

-- Location: FF_X16_Y11_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(10));

-- Location: LCCOMB_X16_Y11_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout\);

-- Location: FF_X16_Y11_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(9));

-- Location: LCCOMB_X16_Y11_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout\);

-- Location: FF_X16_Y11_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(8));

-- Location: LCCOMB_X16_Y11_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout\);

-- Location: FF_X16_Y11_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(7));

-- Location: LCCOMB_X17_Y11_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout\);

-- Location: FF_X17_Y11_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(6));

-- Location: LCCOMB_X17_Y11_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout\);

-- Location: FF_X17_Y11_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(5));

-- Location: LCCOMB_X17_Y11_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout\);

-- Location: FF_X17_Y11_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(4));

-- Location: LCCOMB_X17_Y11_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout\);

-- Location: FF_X17_Y11_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(3));

-- Location: LCCOMB_X17_Y11_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\);

-- Location: FF_X17_Y11_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(2));

-- Location: LCCOMB_X17_Y11_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\);

-- Location: FF_X17_Y11_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(1));

-- Location: LCCOMB_X17_Y11_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout\);

-- Location: FF_X19_Y11_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(0));

-- Location: LCCOMB_X19_Y11_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\);

-- Location: LCCOMB_X19_Y11_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\);

-- Location: LCCOMB_X16_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\);

-- Location: FF_X16_Y18_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\);

-- Location: LCCOMB_X16_Y19_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\);

-- Location: LCCOMB_X16_Y19_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\);

-- Location: LCCOMB_X16_Y19_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\);

-- Location: LCCOMB_X13_Y19_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\);

-- Location: FF_X13_Y19_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\);

-- Location: LCCOMB_X16_Y19_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\);

-- Location: LCCOMB_X17_Y19_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\);

-- Location: LCCOMB_X17_Y19_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\);

-- Location: FF_X17_Y19_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16));

-- Location: LCCOMB_X17_Y19_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\);

-- Location: FF_X17_Y19_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15));

-- Location: LCCOMB_X17_Y19_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\);

-- Location: FF_X17_Y19_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14));

-- Location: LCCOMB_X17_Y19_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\);

-- Location: FF_X17_Y19_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13));

-- Location: LCCOMB_X17_Y19_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\);

-- Location: FF_X17_Y19_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12));

-- Location: LCCOMB_X17_Y19_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\);

-- Location: FF_X17_Y19_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11));

-- Location: LCCOMB_X17_Y19_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\);

-- Location: FF_X17_Y19_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10));

-- Location: LCCOMB_X17_Y19_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\);

-- Location: FF_X17_Y19_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9));

-- Location: LCCOMB_X17_Y19_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\);

-- Location: FF_X17_Y19_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8));

-- Location: LCCOMB_X17_Y19_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\);

-- Location: FF_X17_Y19_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7));

-- Location: LCCOMB_X17_Y19_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\);

-- Location: FF_X17_Y19_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6));

-- Location: LCCOMB_X17_Y19_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\);

-- Location: FF_X17_Y19_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5));

-- Location: FF_X21_Y18_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0));

-- Location: LCCOMB_X17_Y19_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\);

-- Location: FF_X17_Y19_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4));

-- Location: LCCOMB_X17_Y19_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\);

-- Location: FF_X17_Y19_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3));

-- Location: LCCOMB_X16_Y19_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\);

-- Location: FF_X16_Y19_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2));

-- Location: LCCOMB_X16_Y19_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\);

-- Location: FF_X16_Y19_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1));

-- Location: LCCOMB_X16_Y19_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\);

-- Location: FF_X16_Y19_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0));

-- Location: LCCOMB_X16_Y19_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\);

-- Location: LCCOMB_X28_Y18_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X28_Y18_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X28_Y18_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X28_Y18_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: LCCOMB_X28_Y18_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X28_Y18_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: LCCOMB_X28_Y18_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout\);

-- Location: LCCOMB_X28_Y18_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\);

-- Location: FF_X28_Y18_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LCCOMB_X28_Y18_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X28_Y18_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: FF_X28_Y18_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: LCCOMB_X28_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\);

-- Location: LCCOMB_X28_Y18_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\);

-- Location: LCCOMB_X13_Y19_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\);

-- Location: FF_X13_Y19_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\);

-- Location: FF_X13_Y19_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\);

-- Location: LCCOMB_X21_Y18_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\);

-- Location: FF_X21_Y18_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\);

-- Location: LCCOMB_X22_Y19_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\);

-- Location: FF_X22_Y19_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\);

-- Location: LCCOMB_X26_Y18_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X26_Y18_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\);

-- Location: LCCOMB_X26_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\);

-- Location: LCCOMB_X28_Y18_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\);

-- Location: LCCOMB_X28_Y18_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout\);

-- Location: FF_X26_Y18_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LCCOMB_X22_Y18_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\);

-- Location: FF_X22_Y18_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0));

-- Location: LCCOMB_X22_Y18_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\);

-- Location: FF_X22_Y18_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0));

-- Location: FF_X21_Y18_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0));

-- Location: LCCOMB_X21_Y18_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\);

-- Location: FF_X21_Y18_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\);

-- Location: FF_X22_Y19_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\);

-- Location: LCCOMB_X22_Y18_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\);

-- Location: FF_X22_Y18_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1));

-- Location: FF_X21_Y18_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2));

-- Location: LCCOMB_X21_Y18_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\);

-- Location: FF_X21_Y18_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\);

-- Location: LCCOMB_X22_Y19_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\);

-- Location: FF_X22_Y19_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\);

-- Location: LCCOMB_X22_Y18_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\);

-- Location: FF_X22_Y18_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3));

-- Location: FF_X21_Y18_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4));

-- Location: LCCOMB_X17_Y18_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\);

-- Location: FF_X17_Y18_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\);

-- Location: LCCOMB_X21_Y18_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\);

-- Location: FF_X21_Y18_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\);

-- Location: LCCOMB_X22_Y18_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\);

-- Location: FF_X22_Y18_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5));

-- Location: FF_X21_Y19_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5));

-- Location: LCCOMB_X21_Y19_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\);

-- Location: FF_X21_Y19_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\);

-- Location: LCCOMB_X22_Y19_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\);

-- Location: FF_X22_Y19_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\);

-- Location: LCCOMB_X25_Y18_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\);

-- Location: FF_X25_Y18_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6));

-- Location: FF_X12_Y18_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7));

-- Location: LCCOMB_X24_Y18_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\);

-- Location: FF_X24_Y18_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\);

-- Location: LCCOMB_X24_Y18_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\);

-- Location: FF_X24_Y18_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\);

-- Location: LCCOMB_X25_Y18_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\);

-- Location: FF_X25_Y18_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8));

-- Location: LCCOMB_X22_Y19_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\);

-- Location: FF_X22_Y19_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\);

-- Location: LCCOMB_X22_Y19_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\);

-- Location: FF_X22_Y19_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\);

-- Location: LCCOMB_X25_Y18_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\);

-- Location: FF_X25_Y18_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13));

-- Location: LCCOMB_X22_Y19_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\);

-- Location: FF_X22_Y19_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\);

-- Location: LCCOMB_X22_Y19_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\);

-- Location: FF_X22_Y19_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\);

-- Location: LCCOMB_X23_Y18_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\);

-- Location: FF_X23_Y18_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14));

-- Location: LCCOMB_X17_Y18_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout\);

-- Location: FF_X17_Y18_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\);

-- Location: FF_X21_Y18_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\);

-- Location: LCCOMB_X22_Y18_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout\);

-- Location: FF_X22_Y18_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(21));

-- Location: LCCOMB_X17_Y18_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout\);

-- Location: FF_X17_Y18_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\);

-- Location: LCCOMB_X21_Y19_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout\);

-- Location: FF_X21_Y19_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\);

-- Location: LCCOMB_X22_Y18_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout\);

-- Location: FF_X22_Y18_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(22));

-- Location: LCCOMB_X21_Y18_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout\);

-- Location: FF_X21_Y18_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q\);

-- Location: FF_X17_Y18_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q\);

-- Location: LCCOMB_X22_Y18_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout\);

-- Location: FF_X22_Y18_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(23));

-- Location: FF_X21_Y19_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q\);

-- Location: FF_X22_Y19_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q\);

-- Location: LCCOMB_X22_Y18_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout\);

-- Location: FF_X22_Y18_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(24));

-- Location: LCCOMB_X22_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout\);

-- Location: FF_X22_Y18_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(24));

-- Location: LCCOMB_X22_Y18_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(23),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout\);

-- Location: FF_X22_Y18_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(23));

-- Location: LCCOMB_X22_Y18_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(22),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout\);

-- Location: FF_X22_Y18_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(22));

-- Location: LCCOMB_X22_Y18_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(21),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout\);

-- Location: FF_X22_Y18_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(21));

-- Location: LCCOMB_X21_Y18_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\);

-- Location: FF_X21_Y18_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\);

-- Location: FF_X17_Y18_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\);

-- Location: LCCOMB_X23_Y18_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout\);

-- Location: FF_X23_Y18_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(20));

-- Location: LCCOMB_X23_Y18_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(21),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout\);

-- Location: FF_X23_Y18_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(20));

-- Location: FF_X17_Y18_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\);

-- Location: FF_X24_Y18_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\);

-- Location: LCCOMB_X23_Y18_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout\);

-- Location: FF_X23_Y18_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(19));

-- Location: LCCOMB_X23_Y18_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(20),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(19),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout\);

-- Location: FF_X23_Y18_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(19));

-- Location: LCCOMB_X22_Y19_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\);

-- Location: FF_X22_Y19_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\);

-- Location: LCCOMB_X22_Y19_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout\);

-- Location: FF_X22_Y19_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\);

-- Location: LCCOMB_X23_Y18_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout\);

-- Location: FF_X23_Y18_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18));

-- Location: LCCOMB_X23_Y18_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(19),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout\);

-- Location: FF_X23_Y18_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18));

-- Location: FF_X24_Y18_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\);

-- Location: FF_X24_Y18_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\);

-- Location: LCCOMB_X23_Y18_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout\);

-- Location: FF_X23_Y18_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17));

-- Location: LCCOMB_X23_Y18_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout\);

-- Location: FF_X23_Y18_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17));

-- Location: LCCOMB_X22_Y19_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout\);

-- Location: FF_X22_Y19_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\);

-- Location: LCCOMB_X22_Y19_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout\);

-- Location: FF_X22_Y19_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\);

-- Location: LCCOMB_X23_Y18_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout\);

-- Location: FF_X23_Y18_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16));

-- Location: LCCOMB_X23_Y18_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout\);

-- Location: FF_X23_Y18_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16));

-- Location: LCCOMB_X24_Y18_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout\);

-- Location: FF_X24_Y18_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\);

-- Location: LCCOMB_X24_Y18_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout\);

-- Location: FF_X24_Y18_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\);

-- Location: LCCOMB_X23_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout\);

-- Location: FF_X23_Y18_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15));

-- Location: LCCOMB_X23_Y18_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout\);

-- Location: FF_X23_Y18_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15));

-- Location: LCCOMB_X23_Y18_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\);

-- Location: FF_X23_Y18_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14));

-- Location: LCCOMB_X25_Y18_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\);

-- Location: FF_X25_Y18_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13));

-- Location: LCCOMB_X12_Y18_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout\);

-- Location: FF_X12_Y18_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(11));

-- Location: FF_X22_Y19_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(11),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\);

-- Location: FF_X22_Y19_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(11),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\);

-- Location: LCCOMB_X25_Y18_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\);

-- Location: FF_X25_Y18_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12));

-- Location: LCCOMB_X25_Y18_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\);

-- Location: FF_X25_Y18_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12));

-- Location: LCCOMB_X12_Y18_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout\);

-- Location: FF_X12_Y18_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10));

-- Location: LCCOMB_X24_Y18_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\);

-- Location: FF_X24_Y18_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\);

-- Location: LCCOMB_X24_Y18_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\);

-- Location: FF_X24_Y18_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\);

-- Location: LCCOMB_X25_Y18_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\);

-- Location: FF_X25_Y18_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11));

-- Location: LCCOMB_X25_Y18_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\);

-- Location: FF_X25_Y18_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11));

-- Location: LCCOMB_X12_Y18_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout\);

-- Location: FF_X12_Y18_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9));

-- Location: LCCOMB_X24_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\);

-- Location: FF_X24_Y18_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\);

-- Location: LCCOMB_X24_Y18_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\);

-- Location: FF_X24_Y18_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\);

-- Location: LCCOMB_X25_Y18_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\);

-- Location: FF_X25_Y18_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10));

-- Location: LCCOMB_X25_Y18_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\);

-- Location: FF_X25_Y18_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10));

-- Location: LCCOMB_X12_Y18_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout\);

-- Location: FF_X12_Y18_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8));

-- Location: LCCOMB_X24_Y18_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\);

-- Location: FF_X24_Y18_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\);

-- Location: LCCOMB_X24_Y18_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\);

-- Location: FF_X24_Y18_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\);

-- Location: LCCOMB_X25_Y18_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\);

-- Location: FF_X25_Y18_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9));

-- Location: LCCOMB_X25_Y18_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\);

-- Location: FF_X25_Y18_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9));

-- Location: LCCOMB_X25_Y18_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\);

-- Location: FF_X25_Y18_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8));

-- Location: FF_X12_Y18_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6));

-- Location: LCCOMB_X24_Y18_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\);

-- Location: FF_X24_Y18_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\);

-- Location: LCCOMB_X24_Y18_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\);

-- Location: FF_X24_Y18_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\);

-- Location: LCCOMB_X25_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\);

-- Location: FF_X25_Y18_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7));

-- Location: LCCOMB_X25_Y18_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\);

-- Location: FF_X25_Y18_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7));

-- Location: LCCOMB_X25_Y18_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\);

-- Location: FF_X25_Y18_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6));

-- Location: LCCOMB_X14_Y18_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\);

-- Location: FF_X14_Y18_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5));

-- Location: FF_X21_Y18_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3));

-- Location: FF_X21_Y18_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\);

-- Location: FF_X22_Y19_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\);

-- Location: LCCOMB_X22_Y18_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\);

-- Location: FF_X22_Y18_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4));

-- Location: LCCOMB_X14_Y18_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\);

-- Location: FF_X14_Y18_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4));

-- Location: LCCOMB_X14_Y18_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\);

-- Location: FF_X14_Y18_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3));

-- Location: FF_X21_Y18_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1));

-- Location: LCCOMB_X24_Y18_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\);

-- Location: FF_X24_Y18_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\);

-- Location: FF_X21_Y18_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[3]~_wirecellclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\);

-- Location: LCCOMB_X22_Y18_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\);

-- Location: FF_X22_Y18_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2));

-- Location: LCCOMB_X14_Y18_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\);

-- Location: FF_X14_Y18_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2));

-- Location: LCCOMB_X14_Y18_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\);

-- Location: FF_X14_Y18_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1));

-- Location: LCCOMB_X14_Y18_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\);

-- Location: FF_X14_Y18_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0));

-- Location: LCCOMB_X14_Y18_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\);

-- Location: LCCOMB_X19_Y11_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\);

-- Location: LCCOMB_X19_Y11_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout\);

-- Location: LCCOMB_X24_Y9_N8
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X24_Y9_N9
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X24_Y8_N0
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\);

-- Location: LCCOMB_X25_Y8_N12
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X26_Y8_N0
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => VCC,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	cout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\);

-- Location: LCCOMB_X26_Y8_N6
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => VCC,
	cin => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\,
	cout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\);

-- Location: LCCOMB_X26_Y8_N8
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	cin => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\);

-- Location: LCCOMB_X25_Y8_N2
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout\);

-- Location: FF_X26_Y8_N9
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\,
	sclr => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: LCCOMB_X26_Y8_N26
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\);

-- Location: LCCOMB_X26_Y8_N12
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout\);

-- Location: FF_X26_Y8_N1
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	sclr => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X26_Y8_N2
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => VCC,
	cin => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\,
	cout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\);

-- Location: FF_X26_Y8_N3
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\,
	sclr => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X26_Y8_N4
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => VCC,
	cin => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\,
	cout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\);

-- Location: FF_X26_Y8_N5
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\,
	sclr => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: FF_X26_Y8_N7
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\,
	sclr => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X26_Y8_N16
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X26_Y8_N18
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\);

-- Location: LCCOMB_X25_Y8_N28
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\);

-- Location: LCCOMB_X25_Y8_N6
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout\);

-- Location: FF_X25_Y8_N29
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X26_Y8_N28
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X26_Y8_N22
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: LCCOMB_X25_Y8_N0
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: FF_X25_Y8_N1
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X26_Y8_N14
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: LCCOMB_X26_Y8_N24
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\,
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X25_Y8_N26
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: FF_X25_Y8_N27
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X26_Y8_N10
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: LCCOMB_X26_Y8_N20
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LCCOMB_X25_Y8_N24
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\);

-- Location: FF_X25_Y8_N25
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\,
	ena => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X24_Y8_N2
\U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	combout => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\);

-- Location: LCCOMB_X24_Y10_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	datad => \U1_sin_rom_carrier|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X24_Y10_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X23_Y10_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X23_Y10_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: FF_X23_Y10_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X23_Y10_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: FF_X23_Y10_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X23_Y10_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: FF_X23_Y10_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X23_Y10_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X23_Y10_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X25_Y10_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X26_Y10_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\);

-- Location: LCCOMB_X26_Y10_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\);

-- Location: LCCOMB_X26_Y10_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\);

-- Location: LCCOMB_X25_Y10_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~23_combout\);

-- Location: FF_X26_Y10_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~14_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X26_Y10_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\);

-- Location: FF_X26_Y10_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~14_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X26_Y10_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\);

-- Location: FF_X26_Y10_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~14_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X26_Y10_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(5),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~21_combout\);

-- Location: FF_X26_Y10_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~21_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~14_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(5));

-- Location: LCCOMB_X26_Y10_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X26_Y10_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~14_combout\);

-- Location: FF_X26_Y10_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~14_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: FF_X26_Y10_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~14_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X26_Y10_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X26_Y10_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X26_Y10_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X25_Y10_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\);

-- Location: LCCOMB_X25_Y10_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~17_combout\);

-- Location: FF_X25_Y10_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X25_Y10_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: FF_X25_Y10_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X26_Y10_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X26_Y10_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X25_Y10_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X25_Y10_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X26_Y10_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X26_Y10_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X25_Y10_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: FF_X25_Y10_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X24_Y10_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X25_Y10_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: FF_X25_Y10_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LCCOMB_X24_Y10_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X24_Y10_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X24_Y11_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\);

-- Location: LCCOMB_X24_Y11_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\);

-- Location: LCCOMB_X24_Y11_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~17_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~18\);

-- Location: LCCOMB_X25_Y10_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~16_combout\);

-- Location: FF_X24_Y11_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~17_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~21_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X24_Y11_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~18\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout\);

-- Location: FF_X24_Y11_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~21_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X24_Y11_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~15_combout\);

-- Location: LCCOMB_X24_Y11_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~21_combout\);

-- Location: FF_X24_Y11_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~21_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCCOMB_X24_Y11_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\);

-- Location: FF_X24_Y11_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~21_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: FF_X24_Y11_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~21_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCCOMB_X24_Y11_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110101000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\);

-- Location: LCCOMB_X24_Y11_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout\);

-- Location: LCCOMB_X25_Y11_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~13_combout\);

-- Location: LCCOMB_X25_Y11_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~14_combout\);

-- Location: LCCOMB_X24_Y10_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(11),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X25_Y11_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: FF_X29_Y11_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: FF_X29_Y11_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X29_Y11_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X29_Y11_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X29_Y11_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X29_Y11_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X25_Y11_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X25_Y11_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X25_Y11_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: FF_X25_Y11_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X25_Y11_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~14_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X25_Y10_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X24_Y11_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: LCCOMB_X24_Y11_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\);

-- Location: LCCOMB_X24_Y11_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\);

-- Location: LCCOMB_X25_Y11_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: FF_X25_Y11_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X25_Y11_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~14_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X24_Y11_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\);

-- Location: LCCOMB_X25_Y11_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\);

-- Location: LCCOMB_X25_Y11_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: FF_X25_Y11_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X25_Y11_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~14_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X25_Y11_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: FF_X25_Y11_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X24_Y11_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\);

-- Location: LCCOMB_X24_Y11_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\);

-- Location: LCCOMB_X24_Y11_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\);

-- Location: LCCOMB_X25_Y11_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~14_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X25_Y11_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X25_Y11_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X25_Y11_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: FF_X25_Y11_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: FF_X25_Y11_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: FF_X25_Y11_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X24_Y10_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X24_Y10_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: FF_X24_Y10_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LCCOMB_X24_Y10_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: CLKCTRL_G0
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X28_Y11_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X28_Y11_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X24_Y9_N12
\U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	combout => \U2_sin_rom_modu|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: LCCOMB_X29_Y14_N24
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~1_combout\ = (GLOBAL(\rst_n~inputclkctrl_outclk\) & ((\u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~1_combout\))) # (!GLOBAL(\rst_n~inputclkctrl_outclk\) & 
-- (\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~inputclkctrl_outclk\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~1_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~1_combout\);

-- Location: LCCOMB_X29_Y14_N0
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~3_combout\ = \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(0) $ (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~1_combout\,
	combout => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~3_combout\);

-- Location: FF_X29_Y14_N1
\u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~3_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~_emulated_q\);

-- Location: LCCOMB_X29_Y14_N10
\u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~combout\ = (\rst_n~input_o\ & (\u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~1_combout\ $ (((!\u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~_emulated_q\))))) # (!\rst_n~input_o\ & 
-- (((!\U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~1_combout\,
	datac => \U2_sin_rom_modu|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datad => \u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~_emulated_q\,
	combout => \u0_FM_Module|Mult1|auto_generated|mac_mult31|mult|mult_core|decoder_node[2][0]~combout\);

-- Location: LCCOMB_X33_Y17_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X25_Y12_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X28_Y11_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


