// Seed: 2336885015
module module_0 (
    output wor id_0,
    output uwire id_1,
    input tri0 id_2,
    output wand id_3,
    input tri1 id_4,
    input wire id_5,
    input supply0 id_6,
    output tri0 id_7,
    output tri1 id_8,
    input wand id_9,
    output tri0 id_10,
    output tri0 id_11,
    input tri0 id_12,
    output wor id_13
);
  assign id_7 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wor id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri id_9,
    input supply0 id_10,
    input wor id_11,
    output logic id_12,
    output wor id_13,
    input supply1 id_14
);
  parameter id_16 = 1 / 1;
  id_17 :
  assert property (@(-1) id_4)
  else id_12 = id_10;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_3,
      id_1,
      id_4,
      id_5,
      id_8,
      id_1,
      id_1,
      id_7,
      id_6,
      id_6,
      id_10,
      id_6
  );
endmodule
