<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">

<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<title>Glossary</title>
<link href="../Styles/Style.css" type="text/css" rel="stylesheet"/>
</head>
<body>
<h1>Glossary</h1>
<blockquote>原文：<a href="https://enccs.github.io/gpu-programming/glossary/">https://enccs.github.io/gpu-programming/glossary/</a></blockquote><nav class="wy-nav-top" aria-label="Mobile navigation menu">
          <i data-toggle="wy-nav-top" class="fa fa-bars"/>
          <a href="../">GPU programming: why, when and how?</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../" class="icon icon-home" aria-label="Home"/></li>
      <li class="breadcrumb-item active">Glossary</li>
      <li class="wy-breadcrumbs-aside">
              <a href="https://github.com/ENCCS/gpu-programming/blob/main/content/glossary.rst" class="fa fa-github"> Edit on GitHub</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="glossary">

<dl class="simple glossary">
<dt id="term-thread">thread</dt><dd><p>Definition.  otherframework: <a class="reference internal" href="#term-workitem"><span class="xref std std-term">workitem</span></a></p>
</dd>
<dt id="term-workitem">workitem</dt><dd><p>Definition.  otherframework: <a class="reference internal" href="#term-thread"><span class="xref std std-term">thread</span></a></p>
</dd>
</dl>
<section id="abbreviations">
<h2>Abbreviations</h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 33.3%"/>
<col style="width: 66.7%"/>
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Abbreviations</p></th>
<th class="head"><p>Full names</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CUDA</p></td>
<td><p>compute unified device architecture</p></td>
</tr>
<tr class="row-odd"><td><p>DAG</p></td>
<td><p>directed acyclic graph</p></td>
</tr>
<tr class="row-even"><td><p>FPGAs</p></td>
<td><p>field-programmable gate arrays</p></td>
</tr>
<tr class="row-odd"><td><p>GPU</p></td>
<td><p>graphics processing units</p></td>
</tr>
<tr class="row-even"><td><p>HIP</p></td>
<td><p>heterogeneous-computing interface for portability</p></td>
</tr>
<tr class="row-odd"><td><p>NLP</p></td>
<td><p>natural language processing</p></td>
</tr>
<tr class="row-even"><td><p>SIMD</p></td>
<td><p>single instruction multiple data</p></td>
</tr>
<tr class="row-odd"><td><p>SIMT</p></td>
<td><p>single instruction multiple threads</p></td>
</tr>
<tr class="row-even"><td><p>SP</p></td>
<td><p>streaming processors</p></td>
</tr>
<tr class="row-odd"><td><p>SMP</p></td>
<td><p>streaming multi-processors</p></td>
</tr>
<tr class="row-even"><td><p>SVM</p></td>
<td><p>shared virtual memory</p></td>
</tr>
<tr class="row-odd"><td><p>USM</p></td>
<td><p>unified shared memory</p></td>
</tr>
</tbody>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../quick-reference/" class="btn btn-neutral float-left" title="Quick Reference" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"/> Previous</a>
        <a href="../guide/" class="btn btn-neutral float-right" title="Instructor’s guide" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"/></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>© Copyright 2023-2024, The contributors.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    &#13;


<dl class="simple glossary">
<dt id="term-thread">thread</dt><dd><p>Definition.  otherframework: <a class="reference internal" href="#term-workitem"><span class="xref std std-term">workitem</span></a></p>
</dd>
<dt id="term-workitem">workitem</dt><dd><p>Definition.  otherframework: <a class="reference internal" href="#term-thread"><span class="xref std std-term">thread</span></a></p>
</dd>
</dl>
<section id="abbreviations">
<h2>Abbreviations</h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 33.3%"/>
<col style="width: 66.7%"/>
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Abbreviations</p></th>
<th class="head"><p>Full names</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CUDA</p></td>
<td><p>compute unified device architecture</p></td>
</tr>
<tr class="row-odd"><td><p>DAG</p></td>
<td><p>directed acyclic graph</p></td>
</tr>
<tr class="row-even"><td><p>FPGAs</p></td>
<td><p>field-programmable gate arrays</p></td>
</tr>
<tr class="row-odd"><td><p>GPU</p></td>
<td><p>graphics processing units</p></td>
</tr>
<tr class="row-even"><td><p>HIP</p></td>
<td><p>heterogeneous-computing interface for portability</p></td>
</tr>
<tr class="row-odd"><td><p>NLP</p></td>
<td><p>natural language processing</p></td>
</tr>
<tr class="row-even"><td><p>SIMD</p></td>
<td><p>single instruction multiple data</p></td>
</tr>
<tr class="row-odd"><td><p>SIMT</p></td>
<td><p>single instruction multiple threads</p></td>
</tr>
<tr class="row-even"><td><p>SP</p></td>
<td><p>streaming processors</p></td>
</tr>
<tr class="row-odd"><td><p>SMP</p></td>
<td><p>streaming multi-processors</p></td>
</tr>
<tr class="row-even"><td><p>SVM</p></td>
<td><p>shared virtual memory</p></td>
</tr>
<tr class="row-odd"><td><p>USM</p></td>
<td><p>unified shared memory</p></td>
</tr>
</tbody>
</table>
</section>
&#13;

<h2>Abbreviations</h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 33.3%"/>
<col style="width: 66.7%"/>
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Abbreviations</p></th>
<th class="head"><p>Full names</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CUDA</p></td>
<td><p>compute unified device architecture</p></td>
</tr>
<tr class="row-odd"><td><p>DAG</p></td>
<td><p>directed acyclic graph</p></td>
</tr>
<tr class="row-even"><td><p>FPGAs</p></td>
<td><p>field-programmable gate arrays</p></td>
</tr>
<tr class="row-odd"><td><p>GPU</p></td>
<td><p>graphics processing units</p></td>
</tr>
<tr class="row-even"><td><p>HIP</p></td>
<td><p>heterogeneous-computing interface for portability</p></td>
</tr>
<tr class="row-odd"><td><p>NLP</p></td>
<td><p>natural language processing</p></td>
</tr>
<tr class="row-even"><td><p>SIMD</p></td>
<td><p>single instruction multiple data</p></td>
</tr>
<tr class="row-odd"><td><p>SIMT</p></td>
<td><p>single instruction multiple threads</p></td>
</tr>
<tr class="row-even"><td><p>SP</p></td>
<td><p>streaming processors</p></td>
</tr>
<tr class="row-odd"><td><p>SMP</p></td>
<td><p>streaming multi-processors</p></td>
</tr>
<tr class="row-even"><td><p>SVM</p></td>
<td><p>shared virtual memory</p></td>
</tr>
<tr class="row-odd"><td><p>USM</p></td>
<td><p>unified shared memory</p></td>
</tr>
</tbody>
</table>
    
</body>
</html>