// Copyright 2020 Google LLC
//
// This source code is licensed under the BSD-style license found in the
// LICENSE file in the root directory of this source tree.

$assert BATCH_TILE % 8 == 0
$assert BATCH_TILE >= 8
$ABC = "01234567456789ABCDEFGHIJKLMNOPQRSTUVWXYZ"
$assert OP in ["ADD", "DIV", "RDIV", "MAX", "MIN", "MUL", "SUB", "RSUB", "SQRDIFF", "PRELU", "RPRELU"]
#include <assert.h>

#include <arm_neon.h>

#include "xnnpack/common.h"
#include "xnnpack/vbinary.h"


$VOPQ_f16 = {
$  "ADD": lambda x: "vaddq_f16(%s, vb)" % x,
$  "DIV": lambda x: "vdivq_f16(%s, vb)" % x,
$  "RDIV": lambda x: "vdivq_f16(vb, %s)" % x,
$  "MAX": lambda x: "vmaxq_f16(%s, vb)" % x,
$  "MIN": lambda x: "vminq_f16(%s, vb)" % x,
$  "MUL": lambda x: "vmulq_f16(%s, vb)" % x,
$  "SUB": lambda x: "vsubq_f16(%s, vb)" % x,
$  "RSUB": lambda x: "vsubq_f16(vb, %s)" % x,
$  "SQRDIFF": lambda x: "vsubq_f16(%s, vb)" % x,
$  "PRELU": lambda x: "vmulq_f16(%s, vb)" % x,
$  "RPRELU": lambda x: "vmulq_f16(%s, vb)" % x,
$}[OP]
$ISA = "aarch64_neonfp16arith" if OP in ["DIV", "RDIV"] else "neonfp16arith"
void xnn_f16_v${OP.lower()}c_ukernel__${ISA}_u${BATCH_TILE}(
    size_t batch,
    const xnn_float16* restrict input_a,
    const xnn_float16* restrict input_b,
    xnn_float16* restrict output,
    const struct xnn_f16_default_params params[restrict XNN_MIN_ELEMENTS(1)]) XNN_OOB_READS
{
  assert(batch != 0);
  assert(batch % sizeof(uint16_t) == 0);
  assert(input_a != NULL);
  assert(input_b != NULL);
  assert(output != NULL);

  const uint16_t* a = (const uint16_t*) input_a;
  const uint16_t* b = (const uint16_t*) input_b;
  uint16_t* o = (uint16_t*) output;

  const float16x8_t vb = vreinterpretq_f16_u16(vld1q_dup_u16(b));
  $if OP == "RPRELU":
    const uint16x8_t vm = vcltq_s16(vreinterpretq_s16_f16(vb), vmovq_n_s16(0));
  $if BATCH_TILE > 8:
    for (; batch >= ${BATCH_TILE} * sizeof(uint16_t); batch -= ${BATCH_TILE} * sizeof(uint16_t)) {
      $for N in range(0, BATCH_TILE, 8):
        const float16x8_t va${ABC[N:N+8]} = vreinterpretq_f16_u16(vld1q_u16(a)); a += 8;

      $for N in range(0, BATCH_TILE, 8):
        float16x8_t vy${ABC[N:N+8]} = ${VOPQ_f16("va" + ABC[N:N+8])};

      $if OP == "SQRDIFF":
        $for N in range(0, BATCH_TILE, 8):
          vy${ABC[N:N+8]} = vmulq_f16(vy${ABC[N:N+8]}, vy${ABC[N:N+8]});
      $elif OP == "PRELU":
        $for N in range(0, BATCH_TILE, 8):
          const uint16x8_t vm${ABC[N:N+8]} = vcltq_s16(vreinterpretq_s16_f16(va${ABC[N:N+8]}), vmovq_n_s16(0));

        $for N in range(0, BATCH_TILE, 8):
          vy${ABC[N:N+8]} = vbslq_f16(vm${ABC[N:N+8]}, vy${ABC[N:N+8]}, va${ABC[N:N+8]});
      $elif OP == "RPRELU":
        $for N in range(0, BATCH_TILE, 8):
          vy${ABC[N:N+8]} = vbslq_f16(vm, vy${ABC[N:N+8]}, vb);

      $for N in range(0, BATCH_TILE, 8):
        vst1q_u16(o, vreinterpretq_u16_f16(vy${ABC[N:N+8]})); o += 8;
    }
  for (; batch >= 8 * sizeof(uint16_t); batch -= 8 * sizeof(uint16_t)) {
    const float16x8_t va01234567 = vreinterpretq_f16_u16(vld1q_u16(a)); a += 8;

    float16x8_t vy01234567 = ${VOPQ_f16("va01234567")};
    $if OP == "SQRDIFF":
      vy01234567 = vmulq_f16(vy01234567, vy01234567);
    $elif OP == "PRELU":
      const uint16x8_t vm01234567 = vcltq_s16(vreinterpretq_s16_f16(va01234567), vmovq_n_s16(0));
      vy01234567 = vbslq_f16(vm01234567, vy01234567, va01234567);
    $elif OP == "RPRELU":
      vy01234567 = vbslq_f16(vm, vy01234567, vb);
    vst1q_u16(o, vreinterpretq_u16_f16(vy01234567)); o += 8;
  }
  if XNN_UNLIKELY(batch != 0) {
    const float16x8_t va01234567 = vreinterpretq_f16_u16(vld1q_u16(a));

    float16x8_t vy01234567 = ${VOPQ_f16("va01234567")};
    $if OP == "SQRDIFF":
      vy01234567 = vmulq_f16(vy01234567, vy01234567);
    $elif OP == "PRELU":
      const uint16x8_t vm01234567 = vcltq_s16(vreinterpretq_s16_f16(va01234567), vmovq_n_s16(0));
      vy01234567 = vbslq_f16(vm01234567, vy01234567, va01234567);
    $elif OP == "RPRELU":
      vy01234567 = vbslq_f16(vm, vy01234567, vb);

    float16x4_t vy0123 = vget_low_f16(vy01234567);
    if (batch & (4 * sizeof(uint16_t))) {
      vst1_u16(o, vreinterpret_u16_f16(vy0123)); o += 4;
      vy0123 = vget_high_f16(vy01234567);
    }

    if (batch & (2 * sizeof(uint16_t))) {
      vst1_lane_u32((void*) o, vreinterpret_u32_f16(vy0123), 0); o += 2;
      vy0123 = vext_f16(vy0123, vy0123, 2);
    }

    if (batch & (1 * sizeof(uint16_t))) {
      vst1_lane_u16(o, vreinterpret_u16_f16(vy0123), 0);
    }
  }
}
