INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC/DAC.srcs/sources_1/new/DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC/DAC.srcs/sources_1/new/oneshot_universal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oneshot_universal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC/DAC.srcs/sim_1/new/DAC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_tb
