OpenROAD v2.0-5464-g1d2747471 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: ./platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0226] Finished LEF file:  ./platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0222] Reading LEF file: ./platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  ./platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef
[WARNING STA-0320] current_design for other than top cell not supported.
number instances in verilog is 1
[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.300, 2.720).
[INFO IFP-0001] Added 1 rows of 7 sites.
[INFO RSZ-0026] Removed 0 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 10.33

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: b (input port clocked by core_clock)
Endpoint: out (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.48    3.48 ^ input external delay
                  0.00    0.00    3.48 ^ b (in)
     1    0.00                           b (net)
                  0.00    0.00    3.48 ^ _0_/A (sky130_fd_sc_hd__and2_1)
                  0.02    0.07    3.55 ^ _0_/X (sky130_fd_sc_hd__and2_1)
     1    0.00                           out (net)
                  0.02    0.00    3.55 ^ out (out)
                                  3.55   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -3.48   -3.48   output external delay
                                 -3.48   data required time
-----------------------------------------------------------------------------
                                 -3.48   data required time
                                 -3.55   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: a (input port clocked by core_clock)
Endpoint: out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.48    3.48 v input external delay
                  0.00    0.00    3.48 v a (in)
     1    0.00                           a (net)
                  0.00    0.00    3.48 v _0_/B (sky130_fd_sc_hd__and2_1)
                  0.02    0.11    3.59 v _0_/X (sky130_fd_sc_hd__and2_1)
     1    0.00                           out (net)
                  0.02    0.00    3.59 v out (out)
                                  3.59   data arrival time

                  0.00   17.40   17.40   clock core_clock (rise edge)
                          0.00   17.40   clock network delay (ideal)
                          0.00   17.40   clock reconvergence pessimism
                         -3.48   13.92   output external delay
                                 13.92   data required time
-----------------------------------------------------------------------------
                                 13.92   data required time
                                 -3.59   data arrival time
-----------------------------------------------------------------------------
                                 10.33   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: a (input port clocked by core_clock)
Endpoint: out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.48    3.48 v input external delay
                  0.00    0.00    3.48 v a (in)
     1    0.00                           a (net)
                  0.00    0.00    3.48 v _0_/B (sky130_fd_sc_hd__and2_1)
                  0.02    0.11    3.59 v _0_/X (sky130_fd_sc_hd__and2_1)
     1    0.00                           out (net)
                  0.02    0.00    3.59 v out (out)
                                  3.59   data arrival time

                  0.00   17.40   17.40   clock core_clock (rise edge)
                          0.00   17.40   clock network delay (ideal)
                          0.00   17.40   clock reconvergence pessimism
                         -3.48   13.92   output external delay
                                 13.92   data required time
-----------------------------------------------------------------------------
                                 13.92   data required time
                                 -3.59   data arrival time
-----------------------------------------------------------------------------
                                 10.33   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          5.64e-08   0.00e+00   2.66e-12   5.64e-08 100.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.64e-08   0.00e+00   2.66e-12   5.64e-08 100.0%
                         100.0%       0.0%       0.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 6 u^2 71% utilization.

        1.17 real         0.84 user         0.09 sys
