$date
	Sun Oct 23 01:00:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#759373
b11100 !
1"
#759374
b11100 &
b11100 %
1$
#759375
0"
#759378
b1110 &
b1110 %
#759382
b111 &
b111 %
#759386
b10110 &
b10110 %
#759390
b1011 &
b1011 %
#759394
b100010 &
b100010 %
#759398
b10001 &
b10001 %
#759402
b110100 &
b110100 %
#759406
b11010 &
b11010 %
#759410
b1101 &
b1101 %
#759414
b101000 &
b101000 %
#759418
b10100 &
b10100 %
#759422
b1010 &
b1010 %
#759426
b101 &
b101 %
#759430
b10000 &
b10000 %
#759434
b1000 &
b1000 %
#759438
b100 &
b100 %
#759442
b10 &
b10 %
#759446
b1 &
1#
b1 %
#759450
b0 &
b0 %
0#
0$
#1755479
b100 !
1"
#1755482
b100 &
b100 %
1$
#1755483
0"
#1755486
b10 &
b10 %
#1755490
b1 &
b1 %
1#
#1755494
b0 &
0#
b0 %
0$
#2831369
b10 !
1"
#2831370
b10 &
b10 %
1$
#2831371
0"
#2831374
b1 &
1#
b1 %
#2831378
b0 &
b0 %
0#
0$
#4500012
