{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1667990455288 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_Lab EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115_Lab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1667990455305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667990455339 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667990455339 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1667990455495 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667990455858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667990455858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667990455858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667990455858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667990455858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667990455858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667990455858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667990455858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667990455858 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1667990455858 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 3631 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1667990455873 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 3633 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1667990455873 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 3635 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1667990455873 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 3637 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1667990455873 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1667990455873 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1667990455880 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1667990455896 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "38 " "Following 38 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P1 HSMC_CLKIN_P1(n) " "Pin \"HSMC_CLKIN_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P1(n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1 } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 183 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 580 9224 9983 0} { 0 { 0 ""} 0 3639 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1(n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P2 HSMC_CLKIN_P2(n) " "Pin \"HSMC_CLKIN_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P2(n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2 } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 184 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 581 9224 9983 0} { 0 { 0 ""} 0 3640 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2(n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P1 HSMC_CLKOUT_P1(n) " "Pin \"HSMC_CLKOUT_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P1(n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 188 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 583 9224 9983 0} { 0 { 0 ""} 0 3641 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1(n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P2 HSMC_CLKOUT_P2(n) " "Pin \"HSMC_CLKOUT_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P2(n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2 } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 189 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 584 9224 9983 0} { 0 { 0 ""} 0 3643 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2(n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[0\] HSMC_RX_D_P\[0\](n) " "Pin \"HSMC_RX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[0\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 193 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 453 9224 9983 0} { 0 { 0 ""} 0 3645 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[0](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[1\] HSMC_RX_D_P\[1\](n) " "Pin \"HSMC_RX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[1\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 193 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 454 9224 9983 0} { 0 { 0 ""} 0 3646 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[1](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[2\] HSMC_RX_D_P\[2\](n) " "Pin \"HSMC_RX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[2\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 193 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 455 9224 9983 0} { 0 { 0 ""} 0 3647 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[2](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[3\] HSMC_RX_D_P\[3\](n) " "Pin \"HSMC_RX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[3\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 193 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 456 9224 9983 0} { 0 { 0 ""} 0 3648 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[3](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[4\] HSMC_RX_D_P\[4\](n) " "Pin \"HSMC_RX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[4\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 193 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 457 9224 9983 0} { 0 { 0 ""} 0 3649 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[4](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[5\] HSMC_RX_D_P\[5\](n) " "Pin \"HSMC_RX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[5\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 193 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 458 9224 9983 0} { 0 { 0 ""} 0 3650 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[5](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[6\] HSMC_RX_D_P\[6\](n) " "Pin \"HSMC_RX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[6\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 193 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 459 9224 9983 0} { 0 { 0 ""} 0 3651 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[6](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[7\] HSMC_RX_D_P\[7\](n) " "Pin \"HSMC_RX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[7\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 193 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 460 9224 9983 0} { 0 { 0 ""} 0 3652 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[7](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[8\] HSMC_RX_D_P\[8\](n) " "Pin \"HSMC_RX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[8\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 193 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 461 9224 9983 0} { 0 { 0 ""} 0 3653 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[8](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[9\] HSMC_RX_D_P\[9\](n) " "Pin \"HSMC_RX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[9\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 193 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 462 9224 9983 0} { 0 { 0 ""} 0 3654 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[9](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[10\] HSMC_RX_D_P\[10\](n) " "Pin \"HSMC_RX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[10\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 193 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 463 9224 9983 0} { 0 { 0 ""} 0 3655 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[10](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[11\] HSMC_RX_D_P\[11\](n) " "Pin \"HSMC_RX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[11\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 193 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 464 9224 9983 0} { 0 { 0 ""} 0 3656 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[11](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[12\] HSMC_RX_D_P\[12\](n) " "Pin \"HSMC_RX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[12\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 193 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 465 9224 9983 0} { 0 { 0 ""} 0 3657 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[12](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[13\] HSMC_RX_D_P\[13\](n) " "Pin \"HSMC_RX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[13\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 193 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 466 9224 9983 0} { 0 { 0 ""} 0 3658 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[13](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[14\] HSMC_RX_D_P\[14\](n) " "Pin \"HSMC_RX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[14\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 193 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 467 9224 9983 0} { 0 { 0 ""} 0 3659 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[14](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[15\] HSMC_RX_D_P\[15\](n) " "Pin \"HSMC_RX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[15\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 193 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 468 9224 9983 0} { 0 { 0 ""} 0 3660 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[15](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[16\] HSMC_RX_D_P\[16\](n) " "Pin \"HSMC_RX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[16\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 193 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 469 9224 9983 0} { 0 { 0 ""} 0 3661 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[16](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[0\] HSMC_TX_D_P\[0\](n) " "Pin \"HSMC_TX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[0\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 195 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 470 9224 9983 0} { 0 { 0 ""} 0 3662 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[0](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[1\] HSMC_TX_D_P\[1\](n) " "Pin \"HSMC_TX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[1\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 195 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 471 9224 9983 0} { 0 { 0 ""} 0 3664 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[1](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[2\] HSMC_TX_D_P\[2\](n) " "Pin \"HSMC_TX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[2\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 195 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 472 9224 9983 0} { 0 { 0 ""} 0 3666 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[2](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[3\] HSMC_TX_D_P\[3\](n) " "Pin \"HSMC_TX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[3\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 195 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 473 9224 9983 0} { 0 { 0 ""} 0 3668 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[3](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[4\] HSMC_TX_D_P\[4\](n) " "Pin \"HSMC_TX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[4\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 195 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 474 9224 9983 0} { 0 { 0 ""} 0 3670 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[4](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[5\] HSMC_TX_D_P\[5\](n) " "Pin \"HSMC_TX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[5\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 195 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 475 9224 9983 0} { 0 { 0 ""} 0 3672 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[5](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[6\] HSMC_TX_D_P\[6\](n) " "Pin \"HSMC_TX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[6\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 195 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 476 9224 9983 0} { 0 { 0 ""} 0 3674 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[6](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[7\] HSMC_TX_D_P\[7\](n) " "Pin \"HSMC_TX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[7\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 195 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 477 9224 9983 0} { 0 { 0 ""} 0 3676 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[7](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[8\] HSMC_TX_D_P\[8\](n) " "Pin \"HSMC_TX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[8\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 195 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 478 9224 9983 0} { 0 { 0 ""} 0 3678 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[8](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[9\] HSMC_TX_D_P\[9\](n) " "Pin \"HSMC_TX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[9\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 195 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 479 9224 9983 0} { 0 { 0 ""} 0 3680 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[9](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[10\] HSMC_TX_D_P\[10\](n) " "Pin \"HSMC_TX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[10\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 195 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 480 9224 9983 0} { 0 { 0 ""} 0 3682 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[10](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[11\] HSMC_TX_D_P\[11\](n) " "Pin \"HSMC_TX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[11\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 195 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 481 9224 9983 0} { 0 { 0 ""} 0 3684 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[11](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[12\] HSMC_TX_D_P\[12\](n) " "Pin \"HSMC_TX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[12\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 195 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 482 9224 9983 0} { 0 { 0 ""} 0 3686 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[12](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[13\] HSMC_TX_D_P\[13\](n) " "Pin \"HSMC_TX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[13\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 195 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 483 9224 9983 0} { 0 { 0 ""} 0 3688 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[13](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[14\] HSMC_TX_D_P\[14\](n) " "Pin \"HSMC_TX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[14\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 195 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 484 9224 9983 0} { 0 { 0 ""} 0 3690 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[14](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[15\] HSMC_TX_D_P\[15\](n) " "Pin \"HSMC_TX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[15\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 195 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 485 9224 9983 0} { 0 { 0 ""} 0 3692 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[15](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[16\] HSMC_TX_D_P\[16\](n) " "Pin \"HSMC_TX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[16\](n)\"" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 195 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 486 9224 9983 0} { 0 { 0 ""} 0 3694 9224 9983 0}  }  } } { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16](n) } } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[16](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667990456762 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1667990456762 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1667990457710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1667990457710 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1667990457710 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1667990457710 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_115_Lab.sdc " "Synopsys Design Constraints File file not found: 'DE2_115_Lab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1667990457715 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1667990457716 "|DE2_115_TOP|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1667990457716 "|DE2_115_TOP|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JTCK " "Node: JTCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1667990457717 "|DE2_115_TOP|JTCK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1667990457723 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1667990457723 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1667990457723 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1667990457723 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1667990457723 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1667990457723 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1667990457723 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1667990457723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "JTCK~input  " "Promoted node JTCK~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "GlobalCLK:globalTCK_inst\|GlobalCLK_altclkctrl_7ji:GlobalCLK_altclkctrl_7ji_component\|clkctrl1 Global Clock " "Automatically promoted GlobalCLK:globalTCK_inst\|GlobalCLK_altclkctrl_7ji:GlobalCLK_altclkctrl_7ji_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "JTAG/GlobalCLK.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/JTAG/GlobalCLK.v" 81 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GlobalCLK:globalTCK_inst|GlobalCLK_altclkctrl_7ji:GlobalCLK_altclkctrl_7ji_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 873 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667990457775 ""}  } { { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 201 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JTCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 3610 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667990457775 ""}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "JTCK~input Global Clock " "Pin JTCK~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 201 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JTCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 3610 9224 9983 0}  }  } }  } 0 176342 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1667990457776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667990457776 ""}  } { { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 1302 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667990457776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BSC:bsc_KEY\|DataOut\[1\]  " "Automatically promoted node BSC:bsc_KEY\|DataOut\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667990457776 ""}  } { { "JTAG/BSC.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/JTAG/BSC.v" 5 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BSC:bsc_KEY|DataOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 829 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667990457776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab_Top:Lab_inst\|Decode:Decode_inst\|DOUT\[3\]  " "Automatically promoted node Lab_Top:Lab_inst\|Decode:Decode_inst\|DOUT\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667990457776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab_Top:Lab_inst\|ram_valid:VALID_inst\|wr\[0\] " "Destination node Lab_Top:Lab_inst\|ram_valid:VALID_inst\|wr\[0\]" {  } { { "ram_valid.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/ram_valid.v" 12 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_Top:Lab_inst|ram_valid:VALID_inst|wr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 926 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab_Top:Lab_inst\|ram_valid:VALID_inst\|wr\[1\] " "Destination node Lab_Top:Lab_inst\|ram_valid:VALID_inst\|wr\[1\]" {  } { { "ram_valid.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/ram_valid.v" 12 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_Top:Lab_inst|ram_valid:VALID_inst|wr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 925 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab_Top:Lab_inst\|ram_valid:VALID_inst\|wr\[2\] " "Destination node Lab_Top:Lab_inst\|ram_valid:VALID_inst\|wr\[2\]" {  } { { "ram_valid.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/ram_valid.v" 12 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_Top:Lab_inst|ram_valid:VALID_inst|wr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 924 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab_Top:Lab_inst\|ram_valid:VALID_inst\|wr\[3\] " "Destination node Lab_Top:Lab_inst\|ram_valid:VALID_inst\|wr\[3\]" {  } { { "ram_valid.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/ram_valid.v" 12 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_Top:Lab_inst|ram_valid:VALID_inst|wr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 923 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab_Top:Lab_inst\|ram_valid:VALID_inst\|wr\[4\] " "Destination node Lab_Top:Lab_inst\|ram_valid:VALID_inst\|wr\[4\]" {  } { { "ram_valid.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/ram_valid.v" 12 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_Top:Lab_inst|ram_valid:VALID_inst|wr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 922 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab_Top:Lab_inst\|ram_valid:VALID_inst\|wr\[5\] " "Destination node Lab_Top:Lab_inst\|ram_valid:VALID_inst\|wr\[5\]" {  } { { "ram_valid.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/ram_valid.v" 12 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_Top:Lab_inst|ram_valid:VALID_inst|wr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 921 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab_Top:Lab_inst\|ram_valid:VALID_inst\|wr\[6\] " "Destination node Lab_Top:Lab_inst\|ram_valid:VALID_inst\|wr\[6\]" {  } { { "ram_valid.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/ram_valid.v" 12 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_Top:Lab_inst|ram_valid:VALID_inst|wr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 920 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab_Top:Lab_inst\|ram_valid:VALID_inst\|wr\[7\] " "Destination node Lab_Top:Lab_inst\|ram_valid:VALID_inst\|wr\[7\]" {  } { { "ram_valid.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/ram_valid.v" 12 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_Top:Lab_inst|ram_valid:VALID_inst|wr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 919 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BSC:bsc_LED\|BSC_Capture_Register~17 " "Destination node BSC:bsc_LED\|BSC_Capture_Register~17" {  } { { "JTAG/BSC.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/JTAG/BSC.v" 9 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BSC:bsc_LED|BSC_Capture_Register~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 1732 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BSC:bsc_LED\|BSC_Capture_Register~18 " "Destination node BSC:bsc_LED\|BSC_Capture_Register~18" {  } { { "JTAG/BSC.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/JTAG/BSC.v" 9 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BSC:bsc_LED|BSC_Capture_Register~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 1734 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1667990457776 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1667990457776 ""}  } { { "decode.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/decode.v" 6 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_Top:Lab_inst|Decode:Decode_inst|DOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 967 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667990457776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BSC:bsc_KEY\|DataOut\[2\]  " "Automatically promoted node BSC:bsc_KEY\|DataOut\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667990457777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab_Top:Lab_inst\|Decode:Decode_inst\|DOUT\[0\] " "Destination node Lab_Top:Lab_inst\|Decode:Decode_inst\|DOUT\[0\]" {  } { { "decode.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/decode.v" 6 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_Top:Lab_inst|Decode:Decode_inst|DOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 964 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab_Top:Lab_inst\|Decode:Decode_inst\|DOUT\[1\] " "Destination node Lab_Top:Lab_inst\|Decode:Decode_inst\|DOUT\[1\]" {  } { { "decode.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/decode.v" 6 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_Top:Lab_inst|Decode:Decode_inst|DOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 965 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab_Top:Lab_inst\|Decode:Decode_inst\|DOUT\[2\] " "Destination node Lab_Top:Lab_inst\|Decode:Decode_inst\|DOUT\[2\]" {  } { { "decode.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/decode.v" 6 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_Top:Lab_inst|Decode:Decode_inst|DOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 966 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab_Top:Lab_inst\|Decode:Decode_inst\|DOUT\[3\] " "Destination node Lab_Top:Lab_inst\|Decode:Decode_inst\|DOUT\[3\]" {  } { { "decode.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/decode.v" 6 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_Top:Lab_inst|Decode:Decode_inst|DOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 967 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1667990457777 ""}  } { { "JTAG/BSC.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/JTAG/BSC.v" 5 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BSC:bsc_KEY|DataOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 830 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667990457777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab_Top:Lab_inst\|Decode:Decode_inst\|DOUT\[0\]  " "Automatically promoted node Lab_Top:Lab_inst\|Decode:Decode_inst\|DOUT\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667990457777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BSC:bsc_LED\|BSC_Capture_Register~14 " "Destination node BSC:bsc_LED\|BSC_Capture_Register~14" {  } { { "JTAG/BSC.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/JTAG/BSC.v" 9 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BSC:bsc_LED|BSC_Capture_Register~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 1726 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDR\[4\]~output " "Destination node LEDR\[4\]~output" {  } { { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 15 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[4]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 3155 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1667990457777 ""}  } { { "decode.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/decode.v" 6 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_Top:Lab_inst|Decode:Decode_inst|DOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 964 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667990457777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab_Top:Lab_inst\|Decode:Decode_inst\|DOUT\[1\]  " "Automatically promoted node Lab_Top:Lab_inst\|Decode:Decode_inst\|DOUT\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667990457777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BSC:bsc_LED\|BSC_Capture_Register~15 " "Destination node BSC:bsc_LED\|BSC_Capture_Register~15" {  } { { "JTAG/BSC.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/JTAG/BSC.v" 9 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BSC:bsc_LED|BSC_Capture_Register~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 1728 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDR\[5\]~output " "Destination node LEDR\[5\]~output" {  } { { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 15 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[5]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 3156 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1667990457777 ""}  } { { "decode.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/decode.v" 6 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_Top:Lab_inst|Decode:Decode_inst|DOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 965 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667990457777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab_Top:Lab_inst\|Decode:Decode_inst\|DOUT\[2\]  " "Automatically promoted node Lab_Top:Lab_inst\|Decode:Decode_inst\|DOUT\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667990457777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BSC:bsc_LED\|BSC_Capture_Register~16 " "Destination node BSC:bsc_LED\|BSC_Capture_Register~16" {  } { { "JTAG/BSC.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/JTAG/BSC.v" 9 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BSC:bsc_LED|BSC_Capture_Register~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 1730 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDR\[6\]~output " "Destination node LEDR\[6\]~output" {  } { { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 15 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[6]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 3157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667990457777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1667990457777 ""}  } { { "decode.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/decode.v" 6 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab_Top:Lab_inst|Decode:Decode_inst|DOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 966 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667990457777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BSC:bsc_KEY\|DataOut\[0\]~0  " "Automatically promoted node BSC:bsc_KEY\|DataOut\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667990457778 ""}  } { { "JTAG/BSC.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/JTAG/BSC.v" 5 -1 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BSC:bsc_KEY|DataOut[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 1380 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667990457778 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "JtagForDebug:jtagForDebug_inst\|TAP_Controller:M5\|oJTAG_Reset  " "Automatically promoted node JtagForDebug:jtagForDebug_inst\|TAP_Controller:M5\|oJTAG_Reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667990457778 ""}  } { { "JTAG/JtagForDebug.qxp" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/JTAG/JtagForDebug.qxp" -1 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JtagForDebug:jtagForDebug_inst|TAP_Controller:M5|oJTAG_Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 2385 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667990457778 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1667990458554 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667990458556 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667990458556 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667990458558 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667990458561 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1667990458563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1667990458563 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1667990458565 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1667990458591 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1667990458594 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1667990458594 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N1 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_N1\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N2 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_N2\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N1 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_N1\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N2 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_N2\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[0\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[10\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[11\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[12\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[13\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[14\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[15\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[16\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[1\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[2\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[3\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[4\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[5\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[6\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[7\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[8\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[9\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[0\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[10\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[11\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[12\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[13\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[14\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[15\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[16\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[1\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[2\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[3\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[4\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[5\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[6\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[7\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[8\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[9\]\"" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667990458973 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1667990458973 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1667990458974 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1667990458974 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667990459012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1667990462021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667990462314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1667990462329 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1667990463069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667990463069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1667990463862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1667990465852 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1667990465852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667990466166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1667990466169 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1667990466169 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1667990466169 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1667990466202 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667990466253 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667990466753 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667990466797 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667990467280 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667990468049 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1667990468913 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "167 Cyclone IV E " "167 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TDO 3.3-V LVTTL H13 " "Pin TDO uses I/O standard 3.3-V LVTTL at H13" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { TDO } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 205 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 592 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TMS 3.3-V LVTTL E10 " "Pin TMS uses I/O standard 3.3-V LVTTL at E10" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { TMS } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMS" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 202 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TMS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 590 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 4 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 5 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 6 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 7 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENETCLK_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 10 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SMA_CLKIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 43 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 44 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 57 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 70 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 101 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET0_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 119 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET1_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 122 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 552 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 123 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 123 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 123 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 123 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 123 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 123 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 123 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 123 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 124 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 126 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A6 " "Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_INT[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 135 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_INT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D5 " "Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_INT[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 135 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_INT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[0\] 3.3-V LVTTL J1 " "Pin OTG_DREQ\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DREQ[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 137 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[1\] 3.3-V LVTTL B4 " "Pin OTG_DREQ\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DREQ[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 137 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 143 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 562 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 172 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 577 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 3.0-V LVTTL AH15 " "Pin HSMC_CLKIN0 uses I/O standard 3.0-V LVTTL at AH15" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN0 } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 185 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 582 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTRST_n 3.3-V LVTTL F14 " "Pin JTRST_n uses I/O standard 3.3-V LVTTL at F14" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { JTRST_n } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTRST_n" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 200 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JTRST_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 588 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 35 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 35 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 35 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 35 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 35 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 35 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 35 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 35 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 48 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 49 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 50 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 51 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 55 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 79 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_FSPEED 3.3-V LVTTL C6 " "Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at C6" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 139 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 560 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_LSPEED 3.3-V LVTTL B6 " "Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at B6" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 140 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 56 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 56 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 56 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 56 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 71 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 72 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 74 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 83 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 169 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 169 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 169 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 169 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 169 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 169 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 169 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 169 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTXD 3.3-V LVTTL J14 " "Pin JTXD uses I/O standard 3.3-V LVTTL at J14" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { JTXD } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTXD" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 199 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JTXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 587 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TDI 3.3-V LVTTL H14 " "Pin TDI uses I/O standard 3.3-V LVTTL at H14" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { TDI } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 203 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TDI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 591 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTCK 3.3-V LVTTL D9 " "Pin JTCK uses I/O standard 3.3-V LVTTL at D9" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { JTCK } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTCK" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 201 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JTCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 589 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667990469016 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1667990469016 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "138 " "Following 138 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 35 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 35 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 35 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 35 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 35 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 35 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 35 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 35 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 48 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 49 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 50 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 51 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 55 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 79 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 89 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET0_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { ENET1_MDIO } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 107 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET1_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 541 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 130 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 139 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 560 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 140 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_D[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 191 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_D[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 191 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_D[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 191 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { HSMC_D[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 191 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 56 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 56 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 56 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 56 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 71 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 72 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 74 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 83 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 152 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 160 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 169 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 169 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 169 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 169 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 169 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 169 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 169 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 169 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "s:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusii/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "s:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE2_115_TOP.v" "" { Text "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/DE2_115_TOP.v" 177 0 0 } } { "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1667990469028 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1667990469028 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/output/DE2_115_Lab.fit.smsg " "Generated suppressed messages file S:/Computer _composition_experience/Experience classes/class_2_20221102/DE2-115_proj/DE2-115/output/DE2_115_Lab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1667990469263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 128 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5320 " "Peak virtual memory: 5320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667990469711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 09 18:41:09 2022 " "Processing ended: Wed Nov 09 18:41:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667990469711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667990469711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667990469711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1667990469711 ""}
