In archive rustlib.a:

aligned-08120e70a94dcea3.aligned.7z4igfo1-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 aligned.7z4igfo1-cgu.0



aligned-c9df4b2a7b2c8bd1.aligned.17hrrex5-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 aligned.17hrrex5-cgu.0



as_slice-2784e236f4bc81c3.as_slice.evqe40x4-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 as_slice.evqe40x4-cgu.0



bare_metal-70a82aa7284aa2dc.bare_metal.15jso5av-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 bare_metal.15jso5av-cgu.0
00000109 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000009a l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000000 l    d  .text._ZN10bare_metal15CriticalSection3new17h843875c3738aa894E	00000000 .text._ZN10bare_metal15CriticalSection3new17h843875c3738aa894E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN10bare_metal15CriticalSection3new17h843875c3738aa894E	00000006 _ZN10bare_metal15CriticalSection3new17h843875c3738aa894E



Disassembly of section .text._ZN10bare_metal15CriticalSection3new17h843875c3738aa894E:

00000000 <_ZN10bare_metal15CriticalSection3new17h843875c3738aa894E>:
_ZN10bare_metal15CriticalSection3new17h843875c3738aa894E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/bare-metal-0.2.4/src/lib.rs:66
impl CriticalSection {
    /// Creates a critical section token
    ///
    /// This method is meant to be used to create safe abstractions rather than
    /// meant to be directly used in applications.
    pub unsafe fn new() -> Self {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/bare-metal-0.2.4/src/lib.rs:68
        CriticalSection { _0: () }
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

cortex-m-v7.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00000000 l    d  .data	00000000 .data
00000000 l    d  .bss	00000000 .bss
00000000 l    d  .text.__basepri_max	00000000 .text.__basepri_max
00000000 l    d  .text.__basepri_r	00000000 .text.__basepri_r
00000000 l    d  .text.__basepri_w	00000000 .text.__basepri_w
00000000 l    d  .text.__faultmask	00000000 .text.__faultmask
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 g     F .text.__basepri_max	00000000 __basepri_max
00000000 g     F .text.__basepri_r	00000000 __basepri_r
00000000 g     F .text.__basepri_w	00000000 __basepri_w
00000000 g     F .text.__faultmask	00000000 __faultmask



Disassembly of section .text.__basepri_max:

00000000 <__basepri_max>:
__basepri_max():
   0:	f380 8812 	msr	BASEPRI_MAX, r0
   4:	4770      	bx	lr

Disassembly of section .text.__basepri_r:

00000000 <__basepri_r>:
__basepri_r():
   0:	f3ef 8011 	mrs	r0, BASEPRI
   4:	4770      	bx	lr

Disassembly of section .text.__basepri_w:

00000000 <__basepri_w>:
__basepri_w():
   0:	f380 8811 	msr	BASEPRI, r0
   4:	4770      	bx	lr

Disassembly of section .text.__faultmask:

00000000 <__faultmask>:
__faultmask():
   0:	f3ef 8013 	mrs	r0, FAULTMASK
   4:	4770      	bx	lr

cortex-m.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00000000 l    d  .data	00000000 .data
00000000 l    d  .bss	00000000 .bss
00000000 l    d  .text.__bkpt	00000000 .text.__bkpt
00000000 l    d  .text.__control	00000000 .text.__control
00000000 l    d  .text.__cpsid	00000000 .text.__cpsid
00000000 l    d  .text.__cpsie	00000000 .text.__cpsie
00000000 l    d  .text.__delay	00000000 .text.__delay
00000000 l    d  .text.__dmb	00000000 .text.__dmb
00000000 l    d  .text.__dsb	00000000 .text.__dsb
00000000 l    d  .text.__isb	00000000 .text.__isb
00000000 l    d  .text.__msp_r	00000000 .text.__msp_r
00000000 l    d  .text.__msp_w	00000000 .text.__msp_w
00000000 l    d  .text.__nop	00000000 .text.__nop
00000000 l    d  .text.__primask	00000000 .text.__primask
00000000 l    d  .text.__psp_r	00000000 .text.__psp_r
00000000 l    d  .text.__psp_w	00000000 .text.__psp_w
00000000 l    d  .text.__sev	00000000 .text.__sev
00000000 l    d  .text.__wfe	00000000 .text.__wfe
00000000 l    d  .text.__wfi	00000000 .text.__wfi
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 g     F .text.__bkpt	00000000 __bkpt
00000000 g     F .text.__control	00000000 __control
00000000 g     F .text.__cpsid	00000000 __cpsid
00000000 g     F .text.__cpsie	00000000 __cpsie
00000000 g     F .text.__delay	00000000 __delay
00000000 g     F .text.__dmb	00000000 __dmb
00000000 g     F .text.__dsb	00000000 __dsb
00000000 g     F .text.__isb	00000000 __isb
00000000 g     F .text.__msp_r	00000000 __msp_r
00000000 g     F .text.__msp_w	00000000 __msp_w
00000000 g     F .text.__nop	00000000 __nop
00000000 g     F .text.__primask	00000000 __primask
00000000 g     F .text.__psp_r	00000000 __psp_r
00000000 g     F .text.__psp_w	00000000 __psp_w
00000000 g     F .text.__sev	00000000 __sev
00000000 g     F .text.__wfe	00000000 __wfe
00000000 g     F .text.__wfi	00000000 __wfi



Disassembly of section .text.__bkpt:

00000000 <__bkpt>:
__bkpt():
   0:	be00      	bkpt	0x0000
   2:	4770      	bx	lr

Disassembly of section .text.__control:

00000000 <__control>:
__control():
   0:	f3ef 8014 	mrs	r0, CONTROL
   4:	4770      	bx	lr

Disassembly of section .text.__cpsid:

00000000 <__cpsid>:
__cpsid():
   0:	b672      	cpsid	i
   2:	4770      	bx	lr

Disassembly of section .text.__cpsie:

00000000 <__cpsie>:
__cpsie():
   0:	b662      	cpsie	i
   2:	4770      	bx	lr

Disassembly of section .text.__delay:

00000000 <__delay>:
__delay():
   0:	bf00      	nop
   2:	3801      	subs	r0, #1
   4:	f47f affe 	bne.w	0 <__delay>
   8:	4770      	bx	lr

Disassembly of section .text.__dmb:

00000000 <__dmb>:
__dmb():
   0:	f3bf 8f5f 	dmb	sy
   4:	4770      	bx	lr

Disassembly of section .text.__dsb:

00000000 <__dsb>:
__dsb():
   0:	f3bf 8f4f 	dsb	sy
   4:	4770      	bx	lr

Disassembly of section .text.__isb:

00000000 <__isb>:
__isb():
   0:	f3bf 8f6f 	isb	sy
   4:	4770      	bx	lr

Disassembly of section .text.__msp_r:

00000000 <__msp_r>:
__msp_r():
   0:	f3ef 8008 	mrs	r0, MSP
   4:	4770      	bx	lr

Disassembly of section .text.__msp_w:

00000000 <__msp_w>:
__msp_w():
   0:	f380 8808 	msr	MSP, r0
   4:	4770      	bx	lr

Disassembly of section .text.__nop:

00000000 <__nop>:
__nop():
   0:	4770      	bx	lr

Disassembly of section .text.__primask:

00000000 <__primask>:
__primask():
   0:	f3ef 8010 	mrs	r0, PRIMASK
   4:	4770      	bx	lr

Disassembly of section .text.__psp_r:

00000000 <__psp_r>:
__psp_r():
   0:	f3ef 8009 	mrs	r0, PSP
   4:	4770      	bx	lr

Disassembly of section .text.__psp_w:

00000000 <__psp_w>:
__psp_w():
   0:	f380 8809 	msr	PSP, r0
   4:	4770      	bx	lr

Disassembly of section .text.__sev:

00000000 <__sev>:
__sev():
   0:	bf40      	sev
   2:	4770      	bx	lr

Disassembly of section .text.__wfe:

00000000 <__wfe>:
__wfe():
   0:	bf20      	wfe
   2:	4770      	bx	lr

Disassembly of section .text.__wfi:

00000000 <__wfi>:
__wfi():
   0:	bf30      	wfi
   2:	4770      	bx	lr

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.0
00001f62 l       .debug_str	00000000 
00001e02 l       .debug_str	00000000 
00001e06 l       .debug_str	00000000 
00001e0c l       .debug_str	00000000 
00001e12 l       .debug_str	00000000 
00001e18 l       .debug_str	00000000 
00001e1e l       .debug_str	00000000 
00001e4e l       .debug_str	00000000 
00001eb3 l       .debug_str	00000000 
00001edd l       .debug_str	00000000 
00001f12 l       .debug_str	00000000 
00001f16 l       .debug_str	00000000 
00001f1b l       .debug_str	00000000 
00001f22 l       .debug_str	00000000 
00001f29 l       .debug_str	00000000 
00001f30 l       .debug_str	00000000 
00001f39 l       .debug_str	00000000 
00001f40 l       .debug_str	00000000 
00001f48 l       .debug_str	00000000 
00001f4d l       .debug_str	00000000 
00001f4f l       .debug_str	00000000 
00001f54 l       .debug_str	00000000 
00001f59 l       .debug_str	00000000 
00001f6b l       .debug_str	00000000 
00001f76 l       .debug_str	00000000 
00001f7a l       .debug_str	00000000 
00001f7e l       .debug_str	00000000 
00001fae l       .debug_str	00000000 
00002013 l       .debug_str	00000000 
0000203d l       .debug_str	00000000 
00002072 l       .debug_str	00000000 
00002076 l       .debug_str	00000000 
0000207c l       .debug_str	00000000 
000020ac l       .debug_str	00000000 
00002111 l       .debug_str	00000000 
0000213b l       .debug_str	00000000 
00002170 l       .debug_str	00000000 
00002174 l       .debug_str	00000000 
00002179 l       .debug_str	00000000 
0000217e l       .debug_str	00000000 
00002182 l       .debug_str	00000000 
0000218c l       .debug_str	00000000 
00002190 l       .debug_str	00000000 
0000219a l       .debug_str	00000000 
0000219e l       .debug_str	00000000 
000021a8 l       .debug_str	00000000 
000021d6 l       .debug_str	00000000 
0000223b l       .debug_str	00000000 
00002265 l       .debug_str	00000000 
000022d1 l       .debug_str	00000000 
000022db l       .debug_str	00000000 
00002309 l       .debug_str	00000000 
0000233e l       .debug_str	00000000 
00002342 l       .debug_str	00000000 
00002348 l       .debug_str	00000000 
0000234c l       .debug_str	00000000 
00002351 l       .debug_str	00000000 
00002356 l       .debug_str	00000000 
0000235e l       .debug_str	00000000 
00002366 l       .debug_str	00000000 
0000236e l       .debug_str	00000000 
00002376 l       .debug_str	00000000 
0000237e l       .debug_str	00000000 
00002386 l       .debug_str	00000000 
000023b6 l       .debug_str	00000000 
0000241b l       .debug_str	00000000 
00002445 l       .debug_str	00000000 
0000247b l       .debug_str	00000000 
00002480 l       .debug_str	00000000 
00002485 l       .debug_str	00000000 
0000248a l       .debug_str	00000000 
00002495 l       .debug_str	00000000 
0000249a l       .debug_str	00000000 
000024a5 l       .debug_str	00000000 
000024aa l       .debug_str	00000000 
000024b5 l       .debug_str	00000000 
000024ba l       .debug_str	00000000 
000024c5 l       .debug_str	00000000 
000024c9 l       .debug_str	00000000 
000024ce l       .debug_str	00000000 
000024ff l       .debug_str	00000000 
00002565 l       .debug_str	00000000 
00002590 l       .debug_str	00000000 
000025c5 l       .debug_str	00000000 
000025ca l       .debug_str	00000000 
000025cf l       .debug_str	00000000 
000025d5 l       .debug_str	00000000 
000025d9 l       .debug_str	00000000 
000025dd l       .debug_str	00000000 
000025e2 l       .debug_str	00000000 
000025e8 l       .debug_str	00000000 
000025ed l       .debug_str	00000000 
000025f2 l       .debug_str	00000000 
000025f7 l       .debug_str	00000000 
000025fd l       .debug_str	00000000 
00002602 l       .debug_str	00000000 
00002607 l       .debug_str	00000000 
00002612 l       .debug_str	00000000 
00002618 l       .debug_str	00000000 
00002648 l       .debug_str	00000000 
000026ad l       .debug_str	00000000 
000026d7 l       .debug_str	00000000 
0000270d l       .debug_str	00000000 
00002711 l       .debug_str	00000000 
00002715 l       .debug_str	00000000 
00002719 l       .debug_str	00000000 
0000271f l       .debug_str	00000000 
00002750 l       .debug_str	00000000 
000027b6 l       .debug_str	00000000 
000027e1 l       .debug_str	00000000 
00002817 l       .debug_str	00000000 
0000281c l       .debug_str	00000000 
00002822 l       .debug_str	00000000 
00002828 l       .debug_str	00000000 
0000282d l       .debug_str	00000000 
00002832 l       .debug_str	00000000 
00002837 l       .debug_str	00000000 
00002841 l       .debug_str	00000000 
00002872 l       .debug_str	00000000 
000028d8 l       .debug_str	00000000 
00002903 l       .debug_str	00000000 
00002924 l       .debug_str	00000000 
0000292a l       .debug_str	00000000 
0000292e l       .debug_str	00000000 
0000294d l       .debug_str	00000000 
0000296c l       .debug_str	00000000 
0000298b l       .debug_str	00000000 
0000299a l       .debug_str	00000000 
000029a0 l       .debug_str	00000000 
000029a5 l       .debug_str	00000000 
000029c5 l       .debug_str	00000000 
000029d4 l       .debug_str	00000000 
000029df l       .debug_str	00000000 
000029fa l       .debug_str	00000000 
00002a17 l       .debug_str	00000000 
00002a32 l       .debug_str	00000000 
00002a4d l       .debug_str	00000000 
00002a68 l       .debug_str	00000000 
00002a83 l       .debug_str	00000000 
00002aa2 l       .debug_str	00000000 
00002abd l       .debug_str	00000000 
00002ad9 l       .debug_str	00000000 
00002af4 l       .debug_str	00000000 
00002b10 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
00000183 l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001b0 l       .debug_str	00000000 
000001be l       .debug_str	00000000 
000001c3 l       .debug_str	00000000 
000001c8 l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001df l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
00000200 l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
0000020b l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
00000216 l       .debug_str	00000000 
00000226 l       .debug_str	00000000 
00000238 l       .debug_str	00000000 
00000240 l       .debug_str	00000000 
0000027e l       .debug_str	00000000 
00000289 l       .debug_str	00000000 
0000028e l       .debug_str	00000000 
000002aa l       .debug_str	00000000 
000002e3 l       .debug_str	00000000 
000002ec l       .debug_str	00000000 
00000306 l       .debug_str	00000000 
0000030e l       .debug_str	00000000 
00000315 l       .debug_str	00000000 
00000318 l       .debug_str	00000000 
00000322 l       .debug_str	00000000 
00000339 l       .debug_str	00000000 
0000033f l       .debug_str	00000000 
00000347 l       .debug_str	00000000 
00000384 l       .debug_str	00000000 
0000038e l       .debug_str	00000000 
000003aa l       .debug_str	00000000 
000003e3 l       .debug_str	00000000 
000003ec l       .debug_str	00000000 
000003f4 l       .debug_str	00000000 
000003f6 l       .debug_str	00000000 
00000435 l       .debug_str	00000000 
00000449 l       .debug_str	00000000 
0000044b l       .debug_str	00000000 
0000044f l       .debug_str	00000000 
0000048e l       .debug_str	00000000 
000004cd l       .debug_str	00000000 
000004d1 l       .debug_str	00000000 
0000050e l       .debug_str	00000000 
00000512 l       .debug_str	00000000 
00000551 l       .debug_str	00000000 
00000590 l       .debug_str	00000000 
000005cf l       .debug_str	00000000 
0000060e l       .debug_str	00000000 
0000064d l       .debug_str	00000000 
0000065c l       .debug_str	00000000 
0000066d l       .debug_str	00000000 
00000674 l       .debug_str	00000000 
000006b1 l       .debug_str	00000000 
000006ba l       .debug_str	00000000 
000006d5 l       .debug_str	00000000 
0000070e l       .debug_str	00000000 
00000716 l       .debug_str	00000000 
0000072f l       .debug_str	00000000 
0000076d l       .debug_str	00000000 
00000777 l       .debug_str	00000000 
000007b0 l       .debug_str	00000000 
000007b8 l       .debug_str	00000000 
000007bd l       .debug_str	00000000 
000007fc l       .debug_str	00000000 
0000083b l       .debug_str	00000000 
0000087a l       .debug_str	00000000 
000008b9 l       .debug_str	00000000 
000008f8 l       .debug_str	00000000 
00000937 l       .debug_str	00000000 
0000093b l       .debug_str	00000000 
0000093f l       .debug_str	00000000 
00000943 l       .debug_str	00000000 
00000947 l       .debug_str	00000000 
0000094b l       .debug_str	00000000 
00000950 l       .debug_str	00000000 
00000955 l       .debug_str	00000000 
00000961 l       .debug_str	00000000 
0000096a l       .debug_str	00000000 
000009da l       .debug_str	00000000 
000009e7 l       .debug_str	00000000 
00000a5e l       .debug_str	00000000 
00000a72 l       .debug_str	00000000 
00000a76 l       .debug_str	00000000 
00000a7a l       .debug_str	00000000 
00000a7e l       .debug_str	00000000 
00000a89 l       .debug_str	00000000 
00000af5 l       .debug_str	00000000 
00000b02 l       .debug_str	00000000 
00000b6f l       .debug_str	00000000 
00000b7d l       .debug_str	00000000 
00000bf1 l       .debug_str	00000000 
00000c06 l       .debug_str	00000000 
00000c7a l       .debug_str	00000000 
00000c8f l       .debug_str	00000000 
00000cfe l       .debug_str	00000000 
00000d0e l       .debug_str	00000000 
00000d79 l       .debug_str	00000000 
00000d85 l       .debug_str	00000000 
00000d90 l       .debug_str	00000000 
00000d9a l       .debug_str	00000000 
00000d9f l       .debug_str	00000000 
00000daa l       .debug_str	00000000 
00000e17 l       .debug_str	00000000 
00000e25 l       .debug_str	00000000 
00000e94 l       .debug_str	00000000 
00000ea4 l       .debug_str	00000000 
00000f13 l       .debug_str	00000000 
00000f23 l       .debug_str	00000000 
00000f94 l       .debug_str	00000000 
00000fa6 l       .debug_str	00000000 
00001012 l       .debug_str	00000000 
0000101f l       .debug_str	00000000 
00001021 l       .debug_str	00000000 
0000108b l       .debug_str	00000000 
00001096 l       .debug_str	00000000 
00001107 l       .debug_str	00000000 
00001119 l       .debug_str	00000000 
00001185 l       .debug_str	00000000 
00001192 l       .debug_str	00000000 
000011fe l       .debug_str	00000000 
0000120b l       .debug_str	00000000 
00001277 l       .debug_str	00000000 
00001284 l       .debug_str	00000000 
000012f3 l       .debug_str	00000000 
00001301 l       .debug_str	00000000 
00001372 l       .debug_str	00000000 
00001382 l       .debug_str	00000000 
000013f5 l       .debug_str	00000000 
00001407 l       .debug_str	00000000 
00001477 l       .debug_str	00000000 
00001486 l       .debug_str	00000000 
000014f8 l       .debug_str	00000000 
00001509 l       .debug_str	00000000 
0000157b l       .debug_str	00000000 
0000158c l       .debug_str	00000000 
000015f9 l       .debug_str	00000000 
00001605 l       .debug_str	00000000 
00001671 l       .debug_str	00000000 
0000167c l       .debug_str	00000000 
000016f0 l       .debug_str	00000000 
00001703 l       .debug_str	00000000 
00001778 l       .debug_str	00000000 
0000178c l       .debug_str	00000000 
000017f9 l       .debug_str	00000000 
00001805 l       .debug_str	00000000 
00001879 l       .debug_str	00000000 
0000188c l       .debug_str	00000000 
00001902 l       .debug_str	00000000 
00001917 l       .debug_str	00000000 
00001983 l       .debug_str	00000000 
0000198e l       .debug_str	00000000 
00001a00 l       .debug_str	00000000 
00001a11 l       .debug_str	00000000 
00001a7d l       .debug_str	00000000 
00001a88 l       .debug_str	00000000 
00001ac8 l       .debug_str	00000000 
00001ace l       .debug_str	00000000 
00001b03 l       .debug_str	00000000 
00001b07 l       .debug_str	00000000 
00001b3c l       .debug_str	00000000 
00001b40 l       .debug_str	00000000 
00001b44 l       .debug_str	00000000 
00001b4c l       .debug_str	00000000 
00001b54 l       .debug_str	00000000 
00001b5e l       .debug_str	00000000 
00001b66 l       .debug_str	00000000 
00001b6e l       .debug_str	00000000 
00001b74 l       .debug_str	00000000 
00001b7c l       .debug_str	00000000 
00001b84 l       .debug_str	00000000 
00001b8a l       .debug_str	00000000 
00001b93 l       .debug_str	00000000 
00001b9a l       .debug_str	00000000 
00001ba1 l       .debug_str	00000000 
00001baf l       .debug_str	00000000 
00001bdf l       .debug_str	00000000 
00001c44 l       .debug_str	00000000 
00001c4a l       .debug_str	00000000 
00001c74 l       .debug_str	00000000 
00001cab l       .debug_str	00000000 
00001cb0 l       .debug_str	00000000 
00001cbb l       .debug_str	00000000 
00001ccf l       .debug_str	00000000 
00001cd3 l       .debug_str	00000000 
00001cd7 l       .debug_str	00000000 
00001cdb l       .debug_str	00000000 
00001ce0 l       .debug_str	00000000 
00001ce5 l       .debug_str	00000000 
00001cf0 l       .debug_str	00000000 
00001cf6 l       .debug_str	00000000 
00001cfa l       .debug_str	00000000 
00001d01 l       .debug_str	00000000 
00001d08 l       .debug_str	00000000 
00001d3a l       .debug_str	00000000 
00001da1 l       .debug_str	00000000 
00001dcd l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.4d355c9ea6b7915609ec3684240fb781.0	00000018 .Lanon.4d355c9ea6b7915609ec3684240fb781.0
00000000 l     O .rodata..Lanon.4d355c9ea6b7915609ec3684240fb781.1	00000018 .Lanon.4d355c9ea6b7915609ec3684240fb781.1
00000000 l     O .rodata..Lanon.4d355c9ea6b7915609ec3684240fb781.2	00000018 .Lanon.4d355c9ea6b7915609ec3684240fb781.2
00000000 l     O .rodata..Lanon.4d355c9ea6b7915609ec3684240fb781.3	00000018 .Lanon.4d355c9ea6b7915609ec3684240fb781.3
00000000 l     O .rodata..Lanon.4d355c9ea6b7915609ec3684240fb781.4	00000010 .Lanon.4d355c9ea6b7915609ec3684240fb781.4
00000000 l     O .rodata..Lanon.4d355c9ea6b7915609ec3684240fb781.5	00000018 .Lanon.4d355c9ea6b7915609ec3684240fb781.5
00000000 l     O .rodata..Lanon.4d355c9ea6b7915609ec3684240fb781.6	00000010 .Lanon.4d355c9ea6b7915609ec3684240fb781.6
00000000 l     O .rodata..Lanon.4d355c9ea6b7915609ec3684240fb781.9	00000018 .Lanon.4d355c9ea6b7915609ec3684240fb781.9
00000000 l     O .rodata.str.0	00000063 str.0
00000000 l     O .rodata.str.1	0000001c str.1
00000000 l     O .rodata.str.2	00000061 str.2
00000000 l     O .rodata.str.3	00000021 str.3
00000000 l    d  .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E	00000000 .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E
00000000 l    d  .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E	00000000 .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h62d8701b1b1176b1E	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h62d8701b1b1176b1E
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h3b6adf091c63aea2E	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h3b6adf091c63aea2E
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h70d9679faea2b403E	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h70d9679faea2b403E
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17he4ea97b9cb7cbd54E	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17he4ea97b9cb7cbd54E
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h2555860bfed25b3aE	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h2555860bfed25b3aE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h4ce3a8d4a27f2947E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h4ce3a8d4a27f2947E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hc7b0936dce0993a1E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hc7b0936dce0993a1E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17heba91f79c9c074b5E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17heba91f79c9c074b5E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h67959ffccd8d10a2E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h67959ffccd8d10a2E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hbb5ecdd4c7176108E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hbb5ecdd4c7176108E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h3d12fcff835b4037E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h3d12fcff835b4037E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17heaee2cd6a47c02deE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17heaee2cd6a47c02deE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h3dd119c3419ed796E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h3dd119c3419ed796E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hbfa057c7dc3acb3fE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hbfa057c7dc3acb3fE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17he9df00b6b9fe0701E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17he9df00b6b9fe0701E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h54a70eda4b1b2a4fE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h54a70eda4b1b2a4fE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17ha73ef5fb6e47f3d2E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17ha73ef5fb6e47f3d2E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h3e2648dfc472ef57E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h3e2648dfc472ef57E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hd5c360bf666dc04cE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hd5c360bf666dc04cE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h469ce1145909ccabE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h469ce1145909ccabE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17hedf0912e1777957fE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17hedf0912e1777957fE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hcab5920a0eff6964E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hcab5920a0eff6964E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h8010c6d9bdef1e27E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h8010c6d9bdef1e27E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h3fc0a0250d080a31E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h3fc0a0250d080a31E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h3cf25ac289e472e8E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h3cf25ac289e472e8E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h31f47e754d3a2118E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h31f47e754d3a2118E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17h66ff9a8fd0dbd30cE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17h66ff9a8fd0dbd30cE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h4b5ba382f233fcd5E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h4b5ba382f233fcd5E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17hdf24c90e45a26095E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17hdf24c90e45a26095E
00000000 l    d  .text._ZN8cortex_m10peripheral11Peripherals5steal17h01e5970a7e9193faE	00000000 .text._ZN8cortex_m10peripheral11Peripherals5steal17h01e5970a7e9193faE
00000000 l    d  .text._ZN8cortex_m10peripheral3CBP3new17h5485f8ee021aecd5E	00000000 .text._ZN8cortex_m10peripheral3CBP3new17h5485f8ee021aecd5E
00000000 l    d  .text._ZN8cortex_m10peripheral3CBP3ptr17hb96186e4fbc1edeeE	00000000 .text._ZN8cortex_m10peripheral3CBP3ptr17hb96186e4fbc1edeeE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hc96e7e20ac26b48bE	00000000 .text._ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hc96e7e20ac26b48bE
00000000 l    d  .text._ZN8cortex_m10peripheral5CPUID3ptr17hb718bda6329ca307E	00000000 .text._ZN8cortex_m10peripheral5CPUID3ptr17hb718bda6329ca307E
00000000 l    d  .text._ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7c96eefecd06d5a3E	00000000 .text._ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7c96eefecd06d5a3E
00000000 l    d  .text._ZN8cortex_m10peripheral3DCB3ptr17haed57f2c94e8ffafE	00000000 .text._ZN8cortex_m10peripheral3DCB3ptr17haed57f2c94e8ffafE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd18e05ee1e390419E	00000000 .text._ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd18e05ee1e390419E
00000000 l    d  .text._ZN8cortex_m10peripheral3DWT3ptr17hf078d29f4fbb0a83E	00000000 .text._ZN8cortex_m10peripheral3DWT3ptr17hf078d29f4fbb0a83E
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e8a88f99aa84b24E	00000000 .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e8a88f99aa84b24E
00000000 l    d  .text._ZN8cortex_m10peripheral3FPB3ptr17h64d88d797c3a4de0E	00000000 .text._ZN8cortex_m10peripheral3FPB3ptr17h64d88d797c3a4de0E
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4dc87b98b2cea18E	00000000 .text._ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4dc87b98b2cea18E
00000000 l    d  .text._ZN8cortex_m10peripheral3ITM3ptr17h11e7d6ea264b19eeE	00000000 .text._ZN8cortex_m10peripheral3ITM3ptr17h11e7d6ea264b19eeE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb943bc57b17ecf6cE	00000000 .text._ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb943bc57b17ecf6cE
00000000 l    d  .text._ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hc425808aa021c4faE	00000000 .text._ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hc425808aa021c4faE
00000000 l    d  .text._ZN8cortex_m10peripheral3MPU3ptr17h4e70114c74ef05d8E	00000000 .text._ZN8cortex_m10peripheral3MPU3ptr17h4e70114c74ef05d8E
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1a4a079a32b06ff2E	00000000 .text._ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1a4a079a32b06ff2E
00000000 l    d  .text._ZN8cortex_m10peripheral4NVIC3ptr17hfa5a8c8831cf8593E	00000000 .text._ZN8cortex_m10peripheral4NVIC3ptr17hfa5a8c8831cf8593E
00000000 l    d  .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5a97f32bbb22cd3eE	00000000 .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5a97f32bbb22cd3eE
00000000 l    d  .text._ZN8cortex_m10peripheral3SCB3ptr17hd5c71121641d9455E	00000000 .text._ZN8cortex_m10peripheral3SCB3ptr17hd5c71121641d9455E
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha47d23a95c35897cE	00000000 .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha47d23a95c35897cE
00000000 l    d  .text._ZN8cortex_m10peripheral4SYST3ptr17h0671829046eb63e5E	00000000 .text._ZN8cortex_m10peripheral4SYST3ptr17h0671829046eb63e5E
00000000 l    d  .text._ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha8a6c869d4749dd7E	00000000 .text._ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha8a6c869d4749dd7E
00000000 l    d  .text._ZN8cortex_m10peripheral4TPIU3ptr17hd73d5618bc52a75eE	00000000 .text._ZN8cortex_m10peripheral4TPIU3ptr17hd73d5618bc52a75eE
00000000 l    d  .text._ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h73e25f659fa57985E	00000000 .text._ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h73e25f659fa57985E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .rodata.str.3	00000000 .rodata.str.3
00000000 l    d  .rodata..Lanon.4d355c9ea6b7915609ec3684240fb781.7	00000000 .rodata..Lanon.4d355c9ea6b7915609ec3684240fb781.7
00000000 l    d  .rodata..Lanon.4d355c9ea6b7915609ec3684240fb781.8	00000000 .rodata..Lanon.4d355c9ea6b7915609ec3684240fb781.8
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     O .bss.CORE_PERIPHERALS	00000001 CORE_PERIPHERALS
00000000         *UND*	00000000 .hidden _ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17he8390de774bd45f9E
00000000         *UND*	00000000 _ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E
00000000         *UND*	00000000 _ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17h78a9b006f957b588E
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E
00000000         *UND*	00000000 _ZN4core3ptr4read17h8b36ff7581142770E
00000000         *UND*	00000000 _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E
00000000         *UND*	00000000 _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE
00000000         *UND*	00000000 _ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hc96e7e20ac26b48bE	00000018 _ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hc96e7e20ac26b48bE
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd18e05ee1e390419E	00000018 _ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd18e05ee1e390419E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e8a88f99aa84b24E	00000018 _ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e8a88f99aa84b24E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4dc87b98b2cea18E	00000018 _ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4dc87b98b2cea18E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb943bc57b17ecf6cE	00000018 _ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb943bc57b17ecf6cE
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1a4a079a32b06ff2E	00000018 _ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1a4a079a32b06ff2E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha47d23a95c35897cE	00000018 _ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha47d23a95c35897cE
00000000 g     F .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5a97f32bbb22cd3eE	00000018 _ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5a97f32bbb22cd3eE
00000000 g     F .text._ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha8a6c869d4749dd7E	00000018 _ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha8a6c869d4749dd7E
00000000 g     F .text._ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h73e25f659fa57985E	00000018 _ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h73e25f659fa57985E
00000000 g     F .text._ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7c96eefecd06d5a3E	00000018 _ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7c96eefecd06d5a3E
00000000 g     F .text._ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hc425808aa021c4faE	00000018 _ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hc425808aa021c4faE
00000000 g     F .text._ZN8cortex_m10peripheral11Peripherals5steal17h01e5970a7e9193faE	0000003c _ZN8cortex_m10peripheral11Peripherals5steal17h01e5970a7e9193faE
00000000 g     F .text._ZN8cortex_m10peripheral3CBP3new17h5485f8ee021aecd5E	00000006 _ZN8cortex_m10peripheral3CBP3new17h5485f8ee021aecd5E
00000000 g     F .text._ZN8cortex_m10peripheral3CBP3ptr17hb96186e4fbc1edeeE	0000000a _ZN8cortex_m10peripheral3CBP3ptr17hb96186e4fbc1edeeE
00000000 g     F .text._ZN8cortex_m10peripheral3DCB3ptr17haed57f2c94e8ffafE	0000000a _ZN8cortex_m10peripheral3DCB3ptr17haed57f2c94e8ffafE
00000000 g     F .text._ZN8cortex_m10peripheral3DWT3ptr17hf078d29f4fbb0a83E	0000000a _ZN8cortex_m10peripheral3DWT3ptr17hf078d29f4fbb0a83E
00000000 g     F .text._ZN8cortex_m10peripheral3FPB3ptr17h64d88d797c3a4de0E	0000000a _ZN8cortex_m10peripheral3FPB3ptr17h64d88d797c3a4de0E
00000000 g     F .text._ZN8cortex_m10peripheral3ITM3ptr17h11e7d6ea264b19eeE	00000006 _ZN8cortex_m10peripheral3ITM3ptr17h11e7d6ea264b19eeE
00000000 g     F .text._ZN8cortex_m10peripheral3MPU3ptr17h4e70114c74ef05d8E	0000000a _ZN8cortex_m10peripheral3MPU3ptr17h4e70114c74ef05d8E
00000000 g     F .text._ZN8cortex_m10peripheral3SCB3ptr17hd5c71121641d9455E	0000000a _ZN8cortex_m10peripheral3SCB3ptr17hd5c71121641d9455E
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h62d8701b1b1176b1E	0000004c _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h62d8701b1b1176b1E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h4ec27672166deb2fE
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h3b6adf091c63aea2E	0000004c _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h3b6adf091c63aea2E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h7ed1cab8960a2958E
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h70d9679faea2b403E	00000024 _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h70d9679faea2b403E
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h2555860bfed25b3aE	0000002a _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h2555860bfed25b3aE
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17he4ea97b9cb7cbd54E	00000048 _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17he4ea97b9cb7cbd54E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17hce5ab6a8dd7766cbE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h3d12fcff835b4037E	00000030 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h3d12fcff835b4037E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E	00000148 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h3dd119c3419ed796E	00000030 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h3dd119c3419ed796E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hbfa057c7dc3acb3fE	00000088 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hbfa057c7dc3acb3fE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17he9df00b6b9fe0701E	000000ac _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17he9df00b6b9fe0701E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hbb5ecdd4c7176108E	00000058 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hbb5ecdd4c7176108E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h6a7e488f077c93ceE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h4ce3a8d4a27f2947E	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h4ce3a8d4a27f2947E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h8d265a345f374444E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hc7b0936dce0993a1E	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hc7b0936dce0993a1E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h7139e110120f8717E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17heba91f79c9c074b5E	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17heba91f79c9c074b5E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h8ec55d64de43ed56E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h67959ffccd8d10a2E	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h67959ffccd8d10a2E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h9305d6e9445c1125E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17heaee2cd6a47c02deE	0000002c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17heaee2cd6a47c02deE
00000000 g     F .text._ZN8cortex_m10peripheral4NVIC3ptr17hfa5a8c8831cf8593E	0000000a _ZN8cortex_m10peripheral4NVIC3ptr17hfa5a8c8831cf8593E
00000000 g     F .text._ZN8cortex_m10peripheral4SYST3ptr17h0671829046eb63e5E	0000000a _ZN8cortex_m10peripheral4SYST3ptr17h0671829046eb63e5E
00000000 g     F .text._ZN8cortex_m10peripheral4TPIU3ptr17hd73d5618bc52a75eE	00000008 _ZN8cortex_m10peripheral4TPIU3ptr17hd73d5618bc52a75eE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hcab5920a0eff6964E	0000002a _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hcab5920a0eff6964E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h4b5ba382f233fcd5E	00000036 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h4b5ba382f233fcd5E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17hdf24c90e45a26095E	0000003e _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17hdf24c90e45a26095E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17hedf0912e1777957fE	0000002c _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17hedf0912e1777957fE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h3cf25ac289e472e8E	00000034 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h3cf25ac289e472e8E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h54a70eda4b1b2a4fE	0000003a _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h54a70eda4b1b2a4fE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hd5c360bf666dc04cE	00000048 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hd5c360bf666dc04cE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h2b0f9ed57756b58eE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17ha73ef5fb6e47f3d2E	00000048 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17ha73ef5fb6e47f3d2E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hd04f64f3d50c0312E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h469ce1145909ccabE	00000048 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h469ce1145909ccabE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hccb947842f9b854dE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E	00000058 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E	000000a6 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h3e2fa3a9ea4c2e6fE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb836417519750ea4E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h3e2648dfc472ef57E	00000048 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h3e2648dfc472ef57E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17heee6c22573f7e325E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h8010c6d9bdef1e27E	00000030 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h8010c6d9bdef1e27E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h31f47e754d3a2118E	00000034 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h31f47e754d3a2118E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h3fc0a0250d080a31E	00000030 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h3fc0a0250d080a31E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17h66ff9a8fd0dbd30cE	00000034 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17h66ff9a8fd0dbd30cE
00000000 g     F .text._ZN8cortex_m10peripheral5CPUID3ptr17hb718bda6329ca307E	0000000a _ZN8cortex_m10peripheral5CPUID3ptr17hb718bda6329ca307E
00000000 g     F .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E	00000078 _ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E
00000000 g     F .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E	000000c0 _ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E
00000000         *UND*	00000000 .hidden _ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE
00000000         *UND*	00000000 .hidden _ZN8cortex_m3asm3nop17h85941675dce26246E



Disassembly of section .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E:

00000000 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E>:
_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:84
    ///
    /// * `level`: the required cache level minus 1, e.g. 0 for L1, 1 for L2
    /// * `ind`: select instruction cache or data/unified cache
    ///
    /// `level` is masked to be between 0 and 7.
    pub fn select_cache(&mut self, level: u8, ind: CsselrCacheType) {
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9008      	str	r0, [sp, #32]
   c:	f88d 1026 	strb.w	r1, [sp, #38]	; 0x26
  10:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:91
        const CSSELR_IND_MASK: u32 = 1 << CSSELR_IND_POS;
        const CSSELR_LEVEL_POS: u32 = 1;
        const CSSELR_LEVEL_MASK: u32 = 0x7 << CSSELR_LEVEL_POS;

        unsafe {
            self.csselr.write(
  14:	9808      	ldr	r0, [sp, #32]
  16:	9307      	str	r3, [sp, #28]
  18:	f8cd c018 	str.w	ip, [sp, #24]
  1c:	f8cd e014 	str.w	lr, [sp, #20]
  20:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E>
  24:	9004      	str	r0, [sp, #16]
  26:	e7ff      	b.n	28 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E+0x28>
  28:	9804      	ldr	r0, [sp, #16]
  2a:	f100 0184 	add.w	r1, r0, #132	; 0x84
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:92
                (((level as u32) << CSSELR_LEVEL_POS) & CSSELR_LEVEL_MASK)
  2e:	f89d 2026 	ldrb.w	r2, [sp, #38]	; 0x26
  32:	0052      	lsls	r2, r2, #1
  34:	9103      	str	r1, [sp, #12]
  36:	9202      	str	r2, [sp, #8]
  38:	e7ff      	b.n	3a <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	f000 010e 	and.w	r1, r0, #14
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:93
                    | (((ind as u32) << CSSELR_IND_POS) & CSSELR_IND_MASK),
  40:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  44:	9101      	str	r1, [sp, #4]
  46:	9200      	str	r2, [sp, #0]
  48:	e7ff      	b.n	4a <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E+0x4a>
  4a:	9800      	ldr	r0, [sp, #0]
  4c:	f000 0101 	and.w	r1, r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:92
                (((level as u32) << CSSELR_LEVEL_POS) & CSSELR_LEVEL_MASK)
  50:	9a01      	ldr	r2, [sp, #4]
  52:	4311      	orrs	r1, r2
  54:	9b03      	ldr	r3, [sp, #12]
  56:	930a      	str	r3, [sp, #40]	; 0x28
  58:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN17volatile_register11RW$LT$T$GT$5write17h9684b766e707f06bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
    /// Writes a `value` into the register
    ///
    /// NOTE: `unsafe` because writes to a register are side effectful
    #[inline(always)]
    pub unsafe fn write(&self, value: T) {
        self.register.set(value)
  5a:	990a      	ldr	r1, [sp, #40]	; 0x28
  5c:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  60:	910c      	str	r1, [sp, #48]	; 0x30
  62:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
    /// Sets the contained value
    #[inline(always)]
    pub fn set(&self, value: T)
        where T: Copy
    {
        unsafe { ptr::write_volatile(self.value.get(), value) }
  66:	980c      	ldr	r0, [sp, #48]	; 0x30
  68:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  6c:	990d      	ldr	r1, [sp, #52]	; 0x34
  6e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:91
            self.csselr.write(
  72:	e7ff      	b.n	74 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hce424a19277f0758E+0x74>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:96
            )
        }
    }
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E:

00000000 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E>:
_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:99

    /// Returns the number of sets and ways in the selected cache
    pub fn cache_num_sets_ways(&mut self, level: u8, ind: CsselrCacheType) -> (u16, u16) {
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	900a      	str	r0, [sp, #40]	; 0x28
   c:	f88d 102e 	strb.w	r1, [sp, #46]	; 0x2e
  10:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:105
        const CCSIDR_NUMSETS_POS: u32 = 13;
        const CCSIDR_NUMSETS_MASK: u32 = 0x7FFF << CCSIDR_NUMSETS_POS;
        const CCSIDR_ASSOCIATIVITY_POS: u32 = 3;
        const CCSIDR_ASSOCIATIVITY_MASK: u32 = 0x3FF << CCSIDR_ASSOCIATIVITY_POS;

        self.select_cache(level, ind);
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
  1a:	f89d 102e 	ldrb.w	r1, [sp, #46]	; 0x2e
  1e:	9309      	str	r3, [sp, #36]	; 0x24
  20:	f8cd c020 	str.w	ip, [sp, #32]
  24:	f8cd e01c 	str.w	lr, [sp, #28]
  28:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E>
  2c:	e7ff      	b.n	2 <_ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE+0x2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:106
        ::asm::dsb();
  2e:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE>
  32:	e7ff      	b.n	34 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E+0x34>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:107
        let ccsidr = self.ccsidr.read();
  34:	980a      	ldr	r0, [sp, #40]	; 0x28
  36:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E>
  3a:	9006      	str	r0, [sp, #24]
  3c:	e7ff      	b.n	3e <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E+0x3e>
  3e:	9806      	ldr	r0, [sp, #24]
  40:	f100 0180 	add.w	r1, r0, #128	; 0x80
  44:	910e      	str	r1, [sp, #56]	; 0x38
_ZN17volatile_register11RO$LT$T$GT$4read17hed1d845c813a46adE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:48
        self.register.get()
  46:	990e      	ldr	r1, [sp, #56]	; 0x38
  48:	910f      	str	r1, [sp, #60]	; 0x3c
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  4a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  50:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:107
  54:	900d      	str	r0, [sp, #52]	; 0x34
  56:	e7ff      	b.n	58 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E+0x58>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:109
        (
            (1 + ((ccsidr & CCSIDR_NUMSETS_MASK) >> CCSIDR_NUMSETS_POS)) as u16,
  58:	980d      	ldr	r0, [sp, #52]	; 0x34
  5a:	f3c0 304e 	ubfx	r0, r0, #13, #15
  5e:	9005      	str	r0, [sp, #20]
  60:	e7ff      	b.n	62 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E+0x62>
  62:	9805      	ldr	r0, [sp, #20]
  64:	1c41      	adds	r1, r0, #1
  66:	460a      	mov	r2, r1
  68:	4281      	cmp	r1, r0
  6a:	9204      	str	r2, [sp, #16]
  6c:	d31a      	bcc.n	a4 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E+0xa4>
  6e:	e7ff      	b.n	70 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E+0x70>
  70:	9804      	ldr	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:110
            (1 + ((ccsidr & CCSIDR_ASSOCIATIVITY_MASK) >> CCSIDR_ASSOCIATIVITY_POS)) as u16,
  72:	990d      	ldr	r1, [sp, #52]	; 0x34
  74:	f3c1 01c9 	ubfx	r1, r1, #3, #10
  78:	9003      	str	r0, [sp, #12]
  7a:	9102      	str	r1, [sp, #8]
  7c:	e7ff      	b.n	7e <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E+0x7e>
  7e:	9802      	ldr	r0, [sp, #8]
  80:	1c41      	adds	r1, r0, #1
  82:	460a      	mov	r2, r1
  84:	4281      	cmp	r1, r0
  86:	9201      	str	r2, [sp, #4]
  88:	d313      	bcc.n	b2 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E+0xb2>
  8a:	e7ff      	b.n	8c <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17hd25f6c91e7dfc0a0E+0x8c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:108
        (
  8c:	9803      	ldr	r0, [sp, #12]
  8e:	f8ad 0030 	strh.w	r0, [sp, #48]	; 0x30
  92:	9901      	ldr	r1, [sp, #4]
  94:	f8ad 1032 	strh.w	r1, [sp, #50]	; 0x32
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:112
        )
    }
  98:	f8bd 0030 	ldrh.w	r0, [sp, #48]	; 0x30
  9c:	f8bd 1032 	ldrh.w	r1, [sp, #50]	; 0x32
  a0:	b010      	add	sp, #64	; 0x40
  a2:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:109
            (1 + ((ccsidr & CCSIDR_NUMSETS_MASK) >> CCSIDR_NUMSETS_POS)) as u16,
  a4:	f240 0000 	movw	r0, #0
  a8:	f2c0 0000 	movt	r0, #0
  ac:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  b0:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:110
            (1 + ((ccsidr & CCSIDR_ASSOCIATIVITY_MASK) >> CCSIDR_ASSOCIATIVITY_POS)) as u16,
  b2:	f240 0000 	movw	r0, #0
  b6:	f2c0 0000 	movt	r0, #0
  ba:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  be:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h62d8701b1b1176b1E:

00000000 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h62d8701b1b1176b1E>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h62d8701b1b1176b1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:28
impl DCB {
    /// Enables TRACE. This is for example required by the
    /// `peripheral::DWT` cycle counter to work properly.
    /// As by STM documentation, this flag is not reset on
    /// soft-reset, only on power reset.
    pub fn enable_trace(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:31
        // set bit 24 / TRCENA
        unsafe {
            self.demcr.modify(|w| w | DCB_DEMCR_TRCENA);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h62d8701b1b1176b1E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h62d8701b1b1176b1E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h553caf79c70fc333E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h553caf79c70fc333E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h4ec27672166deb2fE>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h62d8701b1b1176b1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:31
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h62d8701b1b1176b1E+0x48>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:33
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h3b6adf091c63aea2E:

00000000 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h3b6adf091c63aea2E>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h3b6adf091c63aea2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:36

    /// Disables TRACE. See `DCB::enable_trace()` for more details
    pub fn disable_trace(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:39
        // unset bit 24 / TRCENA
        unsafe {
            self.demcr.modify(|w| w & !DCB_DEMCR_TRCENA);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h3b6adf091c63aea2E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h3b6adf091c63aea2E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h005c8098dc087777E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h005c8098dc087777E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h7ed1cab8960a2958E>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h3b6adf091c63aea2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:39
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h3b6adf091c63aea2E+0x48>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:41
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h70d9679faea2b403E:

00000000 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h70d9679faea2b403E>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h70d9679faea2b403E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:50
    /// Note: This function is [reported not to
    /// work](http://web.archive.org/web/20180821191012/https://community.nxp.com/thread/424925#comment-782843)
    /// on Cortex-M0 devices. Per the ARM v6-M Architecture Reference Manual, "Access to the DHCSR
    /// from software running on the processor is IMPLEMENTATION DEFINED". Indeed, from the
    /// [Cortex-M0+ r0p1 Technical Reference Manual](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0484c/BABJHEIG.html), "Note Software cannot access the debug registers."
    pub fn is_debugger_attached() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:53
        unsafe {
            // do an 8-bit read of the 32-bit DHCSR register, and get the LSB
            let value = ptr::read_volatile(Self::ptr() as *const u8);
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h70d9679faea2b403E>
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h70d9679faea2b403E+0xc>
   c:	9800      	ldr	r0, [sp, #0]
   e:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E>
  12:	f88d 0007 	strb.w	r0, [sp, #7]
  16:	e7ff      	b.n	18 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h70d9679faea2b403E+0x18>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:56
            value & 0x1 == 1
        }
    }
  18:	f89d 0007 	ldrb.w	r0, [sp, #7]
  1c:	f000 0001 	and.w	r0, r0, #1
  20:	b002      	add	sp, #8
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17he4ea97b9cb7cbd54E:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17he4ea97b9cb7cbd54E>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17he4ea97b9cb7cbd54E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:68
}

impl DWT {
    /// Enables the cycle counter
    #[cfg(not(armv6m))]
    pub fn enable_cycle_counter(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:69
        unsafe { self.ctrl.modify(|r| r | 1) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17he4ea97b9cb7cbd54E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17he4ea97b9cb7cbd54E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17hbaac38ebcfc12f83E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17hbaac38ebcfc12f83E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17hce5ab6a8dd7766cbE>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17he4ea97b9cb7cbd54E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:69
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17he4ea97b9cb7cbd54E+0x44>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:70
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h2555860bfed25b3aE:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h2555860bfed25b3aE>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h2555860bfed25b3aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:74

    /// Returns the current clock cycle count
    #[cfg(not(armv6m))]
    pub fn get_cycle_count() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:76
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).cyccnt.read() }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h2555860bfed25b3aE>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h2555860bfed25b3aE+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	1d01      	adds	r1, r0, #4
  10:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  12:	9902      	ldr	r1, [sp, #8]
  14:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  16:	9803      	ldr	r0, [sp, #12]
  18:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  1c:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h2555860bfed25b3aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:76
  20:	9000      	str	r0, [sp, #0]
  22:	e7ff      	b.n	24 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h2555860bfed25b3aE+0x24>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:77
    }
  24:	9800      	ldr	r0, [sp, #0]
  26:	b004      	add	sp, #16
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:165
    }
}

impl SCB {
    /// Returns the active exception number
    pub fn vect_active() -> VectActive {
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:166
        let icsr = unsafe { ptr::read(&(*SCB::ptr()).icsr as *const _ as *const u32) };
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E>
   8:	9004      	str	r0, [sp, #16]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E+0xc>
   c:	9804      	ldr	r0, [sp, #16]
   e:	f7ff fffe 	bl	0 <_ZN4core3ptr4read17h8b36ff7581142770E>
  12:	9006      	str	r0, [sp, #24]
  14:	e7ff      	b.n	16 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E+0x16>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168

        match icsr as u8 {
  16:	9806      	ldr	r0, [sp, #24]
  18:	b2c1      	uxtb	r1, r0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:169
            0 => VectActive::ThreadMode,
  1a:	460a      	mov	r2, r1
  1c:	290f      	cmp	r1, #15
  1e:	9003      	str	r0, [sp, #12]
  20:	9202      	str	r2, [sp, #8]
  22:	f200 8071 	bhi.w	108 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E+0x108>
  26:	9902      	ldr	r1, [sp, #8]
  28:	e8df f001 	tbb	[pc, r1]
  2c:	170c6e08 	.word	0x170c6e08
  30:	6e372c21 	.word	0x6e372c21
  34:	426e6e6e 	.word	0x426e6e6e
  38:	63586e4d 	.word	0x63586e4d
  3c:	2000      	movs	r0, #0
  3e:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  42:	e074      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E+0x12e>
  44:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:170
            2 => VectActive::Exception(Exception::NonMaskableInt),
  46:	f88d 001e 	strb.w	r0, [sp, #30]
  4a:	f89d 001e 	ldrb.w	r0, [sp, #30]
  4e:	f88d 0015 	strb.w	r0, [sp, #21]
  52:	2001      	movs	r0, #1
  54:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  58:	e069      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E+0x12e>
  5a:	2001      	movs	r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:171
            3 => VectActive::Exception(Exception::HardFault),
  5c:	f88d 001f 	strb.w	r0, [sp, #31]
  60:	f89d 101f 	ldrb.w	r1, [sp, #31]
  64:	f88d 1015 	strb.w	r1, [sp, #21]
  68:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  6c:	e05f      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E+0x12e>
  6e:	2002      	movs	r0, #2
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:173
            #[cfg(not(armv6m))]
            4 => VectActive::Exception(Exception::MemoryManagement),
  70:	f88d 0020 	strb.w	r0, [sp, #32]
  74:	f89d 0020 	ldrb.w	r0, [sp, #32]
  78:	f88d 0015 	strb.w	r0, [sp, #21]
  7c:	2001      	movs	r0, #1
  7e:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  82:	e054      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E+0x12e>
  84:	2003      	movs	r0, #3
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:175
            #[cfg(not(armv6m))]
            5 => VectActive::Exception(Exception::BusFault),
  86:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
  8a:	f89d 0021 	ldrb.w	r0, [sp, #33]	; 0x21
  8e:	f88d 0015 	strb.w	r0, [sp, #21]
  92:	2001      	movs	r0, #1
  94:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  98:	e049      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E+0x12e>
  9a:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:177
            #[cfg(not(armv6m))]
            6 => VectActive::Exception(Exception::UsageFault),
  9c:	f88d 0022 	strb.w	r0, [sp, #34]	; 0x22
  a0:	f89d 0022 	ldrb.w	r0, [sp, #34]	; 0x22
  a4:	f88d 0015 	strb.w	r0, [sp, #21]
  a8:	2001      	movs	r0, #1
  aa:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  ae:	e03e      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E+0x12e>
  b0:	2005      	movs	r0, #5
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:180
            #[cfg(any(armv8m, target_arch = "x86_64"))]
            7 => VectActive::Exception(Exception::SecureFault),
            11 => VectActive::Exception(Exception::SVCall),
  b2:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  b6:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
  ba:	f88d 0015 	strb.w	r0, [sp, #21]
  be:	2001      	movs	r0, #1
  c0:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  c4:	e033      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E+0x12e>
  c6:	2006      	movs	r0, #6
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:182
            #[cfg(not(armv6m))]
            12 => VectActive::Exception(Exception::DebugMonitor),
  c8:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
  cc:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
  d0:	f88d 0015 	strb.w	r0, [sp, #21]
  d4:	2001      	movs	r0, #1
  d6:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  da:	e028      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E+0x12e>
  dc:	2007      	movs	r0, #7
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:183
            14 => VectActive::Exception(Exception::PendSV),
  de:	f88d 0025 	strb.w	r0, [sp, #37]	; 0x25
  e2:	f89d 0025 	ldrb.w	r0, [sp, #37]	; 0x25
  e6:	f88d 0015 	strb.w	r0, [sp, #21]
  ea:	2001      	movs	r0, #1
  ec:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  f0:	e01d      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E+0x12e>
  f2:	2008      	movs	r0, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:184
            15 => VectActive::Exception(Exception::SysTick),
  f4:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  f8:	f89d 0026 	ldrb.w	r0, [sp, #38]	; 0x26
  fc:	f88d 0015 	strb.w	r0, [sp, #21]
 100:	2001      	movs	r0, #1
 102:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
 106:	e012      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E+0x12e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:185
            irqn => VectActive::Interrupt { irqn: irqn - 16 },
 108:	9803      	ldr	r0, [sp, #12]
 10a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
 10e:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
 112:	3910      	subs	r1, #16
 114:	b2ca      	uxtb	r2, r1
 116:	460b      	mov	r3, r1
 118:	428a      	cmp	r2, r1
 11a:	9301      	str	r3, [sp, #4]
 11c:	d10d      	bne.n	13a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E+0x13a>
 11e:	e7ff      	b.n	120 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E+0x120>
 120:	9801      	ldr	r0, [sp, #4]
 122:	f88d 0015 	strb.w	r0, [sp, #21]
 126:	2102      	movs	r1, #2
 128:	f88d 1014 	strb.w	r1, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
 12c:	e7ff      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hd7fe06f1c4ba19a0E+0x12e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:187
        }
    }
 12e:	f89d 0014 	ldrb.w	r0, [sp, #20]
 132:	f89d 1015 	ldrb.w	r1, [sp, #21]
 136:	b00a      	add	sp, #40	; 0x28
 138:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:185
            irqn => VectActive::Interrupt { irqn: irqn - 16 },
 13a:	f240 0000 	movw	r0, #0
 13e:	f2c0 0000 	movt	r0, #0
 142:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 146:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h4ce3a8d4a27f2947E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h4ce3a8d4a27f2947E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h4ce3a8d4a27f2947E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:585

const SCB_SCR_SLEEPDEEP: u32 = 0x1 << 2;

impl SCB {
    /// Set the SLEEPDEEP bit in the SCR register
    pub fn set_sleepdeep(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:587
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPDEEP);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h4ce3a8d4a27f2947E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h4ce3a8d4a27f2947E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h8723207dde33dbebE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h8723207dde33dbebE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h8d265a345f374444E>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h4ce3a8d4a27f2947E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:587
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h4ce3a8d4a27f2947E+0x48>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:589
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hc7b0936dce0993a1E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hc7b0936dce0993a1E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hc7b0936dce0993a1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:592

    /// Clear the SLEEPDEEP bit in the SCR register
    pub fn clear_sleepdeep(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:594
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPDEEP);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hc7b0936dce0993a1E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hc7b0936dce0993a1E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h919ea757664ed2d2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h919ea757664ed2d2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h7139e110120f8717E>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hc7b0936dce0993a1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:594
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hc7b0936dce0993a1E+0x48>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:596
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17heba91f79c9c074b5E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17heba91f79c9c074b5E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17heba91f79c9c074b5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:603

const SCB_SCR_SLEEPONEXIT: u32 = 0x1 << 1;

impl SCB {
    /// Set the SLEEPONEXIT bit in the SCR register
    pub fn set_sleeponexit(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:605
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPONEXIT);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17heba91f79c9c074b5E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17heba91f79c9c074b5E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17hd6517312aa2e8ab8E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17hd6517312aa2e8ab8E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h8ec55d64de43ed56E>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17heba91f79c9c074b5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:605
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17heba91f79c9c074b5E+0x48>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:607
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h67959ffccd8d10a2E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h67959ffccd8d10a2E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h67959ffccd8d10a2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:610

    /// Clear the SLEEPONEXIT bit in the SCR register
    pub fn clear_sleeponexit(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:612
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPONEXIT);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h67959ffccd8d10a2E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h67959ffccd8d10a2E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h1adafa0ff9875e90E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h1adafa0ff9875e90E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h9305d6e9445c1125E>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h67959ffccd8d10a2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:612
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h67959ffccd8d10a2E+0x48>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:614
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hbb5ecdd4c7176108E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hbb5ecdd4c7176108E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hbb5ecdd4c7176108E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:623
const SCB_AIRCR_PRIGROUP_MASK: u32 = 0x5 << 8;
const SCB_AIRCR_SYSRESETREQ: u32 = 1 << 2;

impl SCB {
    /// Initiate a system reset request to reset the MCU
    pub fn system_reset(&mut self) -> ! {
   0:	b08c      	sub	sp, #48	; 0x30
   2:	4601      	mov	r1, r0
   4:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:624
        ::asm::dsb();
   6:	9103      	str	r1, [sp, #12]
   8:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE>
   c:	e7ff      	b.n	e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hbb5ecdd4c7176108E+0xe>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:626
        unsafe {
            self.aircr.modify(
   e:	9804      	ldr	r0, [sp, #16]
  10:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hbb5ecdd4c7176108E>
  14:	9002      	str	r0, [sp, #8]
  16:	e7ff      	b.n	18 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hbb5ecdd4c7176108E+0x18>
  18:	9802      	ldr	r0, [sp, #8]
  1a:	f100 0108 	add.w	r1, r0, #8
  1e:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17hf0fd93f6e875cd61E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  20:	9906      	ldr	r1, [sp, #24]
  22:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  24:	9809      	ldr	r0, [sp, #36]	; 0x24
  26:	9101      	str	r1, [sp, #4]
  28:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  2c:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17hf0fd93f6e875cd61E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  30:	9008      	str	r0, [sp, #32]
  32:	9808      	ldr	r0, [sp, #32]
  34:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h6a7e488f077c93ceE>
  38:	9901      	ldr	r1, [sp, #4]
  3a:	910a      	str	r1, [sp, #40]	; 0x28
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  44:	990b      	ldr	r1, [sp, #44]	; 0x2c
  46:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hbb5ecdd4c7176108E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:626
  4a:	e7ff      	b.n	2 <_ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE+0x2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:634
            r & SCB_AIRCR_PRIGROUP_MASK | // keep priority group unchanged
            SCB_AIRCR_SYSRESETREQ
                }, // set the bit
            )
        };
        ::asm::dsb();
  4c:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE>
  50:	e7ff      	b.n	2 <_ZN8cortex_m3asm3nop17h85941675dce26246E+0x2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:637
        loop {
            // wait for the reset
            ::asm::nop(); // avoid rust-lang/rust#28728
  52:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3nop17h85941675dce26246E>
  56:	e7fc      	b.n	52 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17hbb5ecdd4c7176108E+0x52>

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h3d12fcff835b4037E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h3d12fcff835b4037E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h3d12fcff835b4037E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:650
const SCB_ICSR_PENDSTSET: u32 = 1 << 26;
const SCB_ICSR_PENDSTCLR: u32 = 1 << 25;

impl SCB {
    /// Set the PENDSVSET bit in the ICSR register which will pend the PendSV interrupt
    pub fn set_pendsv() {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:652
        unsafe {
            (*Self::ptr()).icsr.write(SCB_ICSR_PENDSVSET);
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h3d12fcff835b4037E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h3d12fcff835b4037E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
  10:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  14:	9103      	str	r1, [sp, #12]
_ZN17volatile_register11RW$LT$T$GT$5write17h9684b766e707f06bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  16:	9902      	ldr	r1, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9104      	str	r1, [sp, #16]
  1c:	9205      	str	r2, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
  1e:	9804      	ldr	r0, [sp, #16]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  24:	9905      	ldr	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h3d12fcff835b4037E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:652
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h3d12fcff835b4037E+0x2c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:654
        }
    }
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17heaee2cd6a47c02deE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17heaee2cd6a47c02deE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17heaee2cd6a47c02deE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:657

    /// Check if PENDSVSET bit in the ICSR register is set meaning PendSV interrupt is pending
    pub fn is_pendsv_pending() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:658
        unsafe { (*Self::ptr()).icsr.read() & SCB_ICSR_PENDSVSET == SCB_ICSR_PENDSVSET }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17heaee2cd6a47c02deE>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17heaee2cd6a47c02deE+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  10:	9902      	ldr	r1, [sp, #8]
  12:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  14:	9803      	ldr	r0, [sp, #12]
  16:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  1a:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17heaee2cd6a47c02deE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:658
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17heaee2cd6a47c02deE+0x22>
  22:	9800      	ldr	r0, [sp, #0]
  24:	f3c0 7000 	ubfx	r0, r0, #28, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:659
    }
  28:	b004      	add	sp, #16
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h3dd119c3419ed796E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h3dd119c3419ed796E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h3dd119c3419ed796E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:662

    /// Set the PENDSVCLR bit in the ICSR register which will clear a pending PendSV interrupt
    pub fn clear_pendsv() {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:664
        unsafe {
            (*Self::ptr()).icsr.write(SCB_ICSR_PENDSVCLR);
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h3dd119c3419ed796E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h3dd119c3419ed796E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
  10:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  14:	9103      	str	r1, [sp, #12]
_ZN17volatile_register11RW$LT$T$GT$5write17h9684b766e707f06bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  16:	9902      	ldr	r1, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9104      	str	r1, [sp, #16]
  1c:	9205      	str	r2, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  1e:	9804      	ldr	r0, [sp, #16]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  24:	9905      	ldr	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h3dd119c3419ed796E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:664
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h3dd119c3419ed796E+0x2c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:666
        }
    }
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hbfa057c7dc3acb3fE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hbfa057c7dc3acb3fE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hbfa057c7dc3acb3fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:752
impl SCB {
    /// Returns the hardware priority of `system_handler`
    ///
    /// *NOTE*: Hardware priority does not exactly match logical priority levels. See
    /// [`NVIC.get_priority`](struct.NVIC.html#method.get_priority) for more details.
    pub fn get_priority(system_handler: SystemHandler) -> u8 {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	f88d 0016 	strb.w	r0, [sp, #22]
   a:	f10d 0016 	add.w	r0, sp, #22
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:753
        let index = system_handler.index();
   e:	9104      	str	r1, [sp, #16]
  10:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E>
  14:	f88d 0017 	strb.w	r0, [sp, #23]
  18:	e7ff      	b.n	2 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hbfa057c7dc3acb3fE+0x2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:758

        #[cfg(not(armv6m))]
        {
            // NOTE(unsafe) atomic read with no side effects
            unsafe { (*Self::ptr()).shpr[usize::from(index - 4)].read() }
  1a:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hbfa057c7dc3acb3fE>
  1e:	9003      	str	r0, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hbfa057c7dc3acb3fE+0x22>
  22:	f89d 0017 	ldrb.w	r0, [sp, #23]
  26:	3804      	subs	r0, #4
  28:	b2c1      	uxtb	r1, r0
  2a:	4602      	mov	r2, r0
  2c:	4281      	cmp	r1, r0
  2e:	9202      	str	r2, [sp, #8]
  30:	d11a      	bne.n	68 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hbfa057c7dc3acb3fE+0x68>
  32:	e7ff      	b.n	34 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hbfa057c7dc3acb3fE+0x34>
  34:	9802      	ldr	r0, [sp, #8]
  36:	f7ff fffe 	bl	0 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17he8390de774bd45f9E>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hbfa057c7dc3acb3fE+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	280b      	cmp	r0, #11
  42:	d818      	bhi.n	76 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hbfa057c7dc3acb3fE+0x76>
  44:	e7ff      	b.n	46 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hbfa057c7dc3acb3fE+0x46>
  46:	9803      	ldr	r0, [sp, #12]
  48:	9901      	ldr	r1, [sp, #4]
  4a:	1842      	adds	r2, r0, r1
  4c:	3214      	adds	r2, #20
  4e:	9206      	str	r2, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$4read17h8c0976a4972fc816E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  50:	9a06      	ldr	r2, [sp, #24]
  52:	9207      	str	r2, [sp, #28]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h167050dd1ed9e68aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  54:	9807      	ldr	r0, [sp, #28]
  56:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E>
  5a:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hbfa057c7dc3acb3fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:758
  5e:	9000      	str	r0, [sp, #0]
  60:	e7ff      	b.n	62 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hbfa057c7dc3acb3fE+0x62>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:768
            // NOTE(unsafe) atomic read with no side effects
            let shpr = unsafe { (*Self::ptr()).shpr[usize::from((index - 8) / 4)].read() };
            let prio = (shpr >> (8 * (index % 4))) & 0x000000ff;
            prio as u8
        }
    }
  62:	9800      	ldr	r0, [sp, #0]
  64:	b008      	add	sp, #32
  66:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:758
            unsafe { (*Self::ptr()).shpr[usize::from(index - 4)].read() }
  68:	f240 0000 	movw	r0, #0
  6c:	f2c0 0000 	movt	r0, #0
  70:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  74:	defe      	udf	#254	; 0xfe
  76:	f240 0000 	movw	r0, #0
  7a:	f2c0 0000 	movt	r0, #0
  7e:	220c      	movs	r2, #12
  80:	9901      	ldr	r1, [sp, #4]
  82:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E>
  86:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17he9df00b6b9fe0701E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17he9df00b6b9fe0701E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17he9df00b6b9fe0701E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:782
    ///
    /// # Unsafety
    ///
    /// Changing priority levels can break priority-based critical sections (see
    /// [`register::basepri`](../register/basepri/index.html)) and compromise memory safety.
    pub unsafe fn set_priority(&mut self, system_handler: SystemHandler, prio: u8) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9006      	str	r0, [sp, #24]
   c:	f88d 101d 	strb.w	r1, [sp, #29]
  10:	f88d 201e 	strb.w	r2, [sp, #30]
  14:	f10d 001d 	add.w	r0, sp, #29
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:783
        let index = system_handler.index();
  18:	9305      	str	r3, [sp, #20]
  1a:	f8cd c010 	str.w	ip, [sp, #16]
  1e:	f8cd e00c 	str.w	lr, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E>
  26:	f88d 001f 	strb.w	r0, [sp, #31]
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17he9df00b6b9fe0701E+0x2c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:787

        #[cfg(not(armv6m))]
        {
            self.shpr[usize::from(index - 4)].write(prio)
  2c:	9806      	ldr	r0, [sp, #24]
  2e:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17he9df00b6b9fe0701E>
  32:	9002      	str	r0, [sp, #8]
  34:	e7ff      	b.n	36 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17he9df00b6b9fe0701E+0x36>
  36:	f89d 001f 	ldrb.w	r0, [sp, #31]
  3a:	3804      	subs	r0, #4
  3c:	b2c1      	uxtb	r1, r0
  3e:	4602      	mov	r2, r0
  40:	4281      	cmp	r1, r0
  42:	9201      	str	r2, [sp, #4]
  44:	d122      	bne.n	8c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17he9df00b6b9fe0701E+0x8c>
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17he9df00b6b9fe0701E+0x48>
  48:	9801      	ldr	r0, [sp, #4]
  4a:	f7ff fffe 	bl	0 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17he8390de774bd45f9E>
  4e:	9000      	str	r0, [sp, #0]
  50:	e7ff      	b.n	52 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17he9df00b6b9fe0701E+0x52>
  52:	9800      	ldr	r0, [sp, #0]
  54:	280b      	cmp	r0, #11
  56:	d820      	bhi.n	9a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17he9df00b6b9fe0701E+0x9a>
  58:	e7ff      	b.n	5a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17he9df00b6b9fe0701E+0x5a>
  5a:	9802      	ldr	r0, [sp, #8]
  5c:	9900      	ldr	r1, [sp, #0]
  5e:	1842      	adds	r2, r0, r1
  60:	3214      	adds	r2, #20
  62:	f89d 301e 	ldrb.w	r3, [sp, #30]
  66:	9208      	str	r2, [sp, #32]
  68:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
_ZN17volatile_register11RW$LT$T$GT$5write17h99672edb8e3fe2d9E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  6c:	9a08      	ldr	r2, [sp, #32]
  6e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  72:	920a      	str	r2, [sp, #40]	; 0x28
  74:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
_ZN5vcell21VolatileCell$LT$T$GT$3set17h617ba313402c3eacE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  78:	980a      	ldr	r0, [sp, #40]	; 0x28
  7a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E>
  7e:	f89d 102f 	ldrb.w	r1, [sp, #47]	; 0x2f
  82:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h78a9b006f957b588E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17he9df00b6b9fe0701E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:787
  86:	e7ff      	b.n	88 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17he9df00b6b9fe0701E+0x88>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:800
                let prio = u32::from(prio) << shift;

                (value & !mask) | prio
            });
        }
    }
  88:	b00c      	add	sp, #48	; 0x30
  8a:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:787
            self.shpr[usize::from(index - 4)].write(prio)
  8c:	f240 0000 	movw	r0, #0
  90:	f2c0 0000 	movt	r0, #0
  94:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  98:	defe      	udf	#254	; 0xfe
  9a:	f240 0000 	movw	r0, #0
  9e:	f2c0 0000 	movt	r0, #0
  a2:	220c      	movs	r2, #12
  a4:	9900      	ldr	r1, [sp, #0]
  a6:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E>
  aa:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h54a70eda4b1b2a4fE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h54a70eda4b1b2a4fE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h54a70eda4b1b2a4fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:43

impl SYST {
    /// Clears current value to 0
    ///
    /// After calling `clear_current()`, the next call to `has_wrapped()` will return `false`.
    pub fn clear_current(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:44
        unsafe { self.cvr.write(0) }
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h54a70eda4b1b2a4fE>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h54a70eda4b1b2a4fE+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	f100 0108 	add.w	r1, r0, #8
  1a:	9104      	str	r1, [sp, #16]
  1c:	2100      	movs	r1, #0
  1e:	9105      	str	r1, [sp, #20]
_ZN17volatile_register11RW$LT$T$GT$5write17h9684b766e707f06bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
  20:	9904      	ldr	r1, [sp, #16]
  22:	9a05      	ldr	r2, [sp, #20]
  24:	9106      	str	r1, [sp, #24]
  26:	9207      	str	r2, [sp, #28]
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
  28:	9806      	ldr	r0, [sp, #24]
  2a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  2e:	9907      	ldr	r1, [sp, #28]
  30:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h54a70eda4b1b2a4fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:44
  34:	e7ff      	b.n	36 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h54a70eda4b1b2a4fE+0x36>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:45
    }
  36:	b008      	add	sp, #32
  38:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17ha73ef5fb6e47f3d2E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17ha73ef5fb6e47f3d2E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17ha73ef5fb6e47f3d2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:48

    /// Disables counter
    pub fn disable_counter(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:49
        unsafe { self.csr.modify(|v| v & !SYST_CSR_ENABLE) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17ha73ef5fb6e47f3d2E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17ha73ef5fb6e47f3d2E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h71e9d12c2c9d8a3fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h71e9d12c2c9d8a3fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hd04f64f3d50c0312E>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17ha73ef5fb6e47f3d2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:49
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17ha73ef5fb6e47f3d2E+0x44>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:50
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h3e2648dfc472ef57E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h3e2648dfc472ef57E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h3e2648dfc472ef57E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:53

    /// Disables SysTick interrupt
    pub fn disable_interrupt(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:54
        unsafe { self.csr.modify(|v| v & !SYST_CSR_TICKINT) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h3e2648dfc472ef57E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h3e2648dfc472ef57E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h7f1d022b45292509E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h7f1d022b45292509E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17heee6c22573f7e325E>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h3e2648dfc472ef57E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:54
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h3e2648dfc472ef57E+0x44>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:55
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hd5c360bf666dc04cE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hd5c360bf666dc04cE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hd5c360bf666dc04cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:69
    /// - Program reload value
    /// - Clear current value
    /// - Program Control and Status register"
    ///
    /// The sequence translates to `self.set_reload(x); self.clear_current(); self.enable_counter()`
    pub fn enable_counter(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:70
        unsafe { self.csr.modify(|v| v | SYST_CSR_ENABLE) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hd5c360bf666dc04cE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hd5c360bf666dc04cE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h8775e31ffd6dd036E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h8775e31ffd6dd036E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h2b0f9ed57756b58eE>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hd5c360bf666dc04cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:70
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hd5c360bf666dc04cE+0x44>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:71
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h469ce1145909ccabE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h469ce1145909ccabE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h469ce1145909ccabE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:74

    /// Enables SysTick interrupt
    pub fn enable_interrupt(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:75
        unsafe { self.csr.modify(|v| v | SYST_CSR_TICKINT) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h469ce1145909ccabE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h469ce1145909ccabE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h18c52f74dd1630c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h18c52f74dd1630c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hccb947842f9b854dE>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h469ce1145909ccabE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:75
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h469ce1145909ccabE+0x44>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:76
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:82

    /// Gets clock source
    ///
    /// *NOTE* This takes `&mut self` because the read operation is side effectful and can clear the
    /// bit that indicates that the timer has wrapped (cf. `SYST.has_wrapped`)
    pub fn get_clock_source(&mut self) -> SystClkSource {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:84
        // NOTE(unsafe) atomic read with no side effects
        let clk_source_bit = self.csr.read() & SYST_CSR_CLKSOURCE != 0;
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9107      	str	r1, [sp, #28]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9807      	ldr	r0, [sp, #28]
  1e:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:84
  26:	9001      	str	r0, [sp, #4]
  28:	e7ff      	b.n	2a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E+0x2a>
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	f3c0 0180 	ubfx	r1, r0, #2, #1
  30:	f88d 1017 	strb.w	r1, [sp, #23]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:86
        match clk_source_bit {
            false => SystClkSource::External,
  34:	f89d 1017 	ldrb.w	r1, [sp, #23]
  38:	07c9      	lsls	r1, r1, #31
  3a:	2900      	cmp	r1, #0
  3c:	d104      	bne.n	48 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E+0x48>
  3e:	e7ff      	b.n	40 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E+0x40>
  40:	2001      	movs	r0, #1
  42:	f88d 0016 	strb.w	r0, [sp, #22]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:85
        match clk_source_bit {
  46:	e003      	b.n	50 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E+0x50>
  48:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:87
            true => SystClkSource::Core,
  4a:	f88d 0016 	strb.w	r0, [sp, #22]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:85
        match clk_source_bit {
  4e:	e7ff      	b.n	50 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h865aaa6605eec263E+0x50>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:89
        }
    }
  50:	f89d 0016 	ldrb.w	r0, [sp, #22]
  54:	b008      	add	sp, #32
  56:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17hedf0912e1777957fE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17hedf0912e1777957fE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17hedf0912e1777957fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:92

    /// Gets current value
    pub fn get_current() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:94
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).cvr.read() }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17hedf0912e1777957fE>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17hedf0912e1777957fE+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	f100 0108 	add.w	r1, r0, #8
  12:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  14:	9902      	ldr	r1, [sp, #8]
  16:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  18:	9803      	ldr	r0, [sp, #12]
  1a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17hedf0912e1777957fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:94
  22:	9000      	str	r0, [sp, #0]
  24:	e7ff      	b.n	26 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17hedf0912e1777957fE+0x26>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:95
    }
  26:	9800      	ldr	r0, [sp, #0]
  28:	b004      	add	sp, #16
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hcab5920a0eff6964E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hcab5920a0eff6964E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hcab5920a0eff6964E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:98

    /// Gets reload value
    pub fn get_reload() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:100
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).rvr.read() }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hcab5920a0eff6964E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hcab5920a0eff6964E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	1d01      	adds	r1, r0, #4
  10:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  12:	9902      	ldr	r1, [sp, #8]
  14:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  16:	9803      	ldr	r0, [sp, #12]
  18:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  1c:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hcab5920a0eff6964E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:100
  20:	9000      	str	r0, [sp, #0]
  22:	e7ff      	b.n	24 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hcab5920a0eff6964E+0x24>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:101
    }
  24:	9800      	ldr	r0, [sp, #0]
  26:	b004      	add	sp, #16
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h8010c6d9bdef1e27E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h8010c6d9bdef1e27E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h8010c6d9bdef1e27E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:108
    /// Returns the reload value with which the counter would wrap once per 10
    /// ms
    ///
    /// Returns `0` if the value is not known (e.g. because the clock can
    /// change dynamically).
    pub fn get_ticks_per_10ms() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:110
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).calib.read() & SYST_COUNTER_MASK }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h8010c6d9bdef1e27E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h8010c6d9bdef1e27E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	f100 010c 	add.w	r1, r0, #12
  12:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RO$LT$T$GT$4read17hed1d845c813a46adE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:48
        self.register.get()
  14:	9902      	ldr	r1, [sp, #8]
  16:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  18:	9803      	ldr	r0, [sp, #12]
  1a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h8010c6d9bdef1e27E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:110
  22:	9000      	str	r0, [sp, #0]
  24:	e7ff      	b.n	26 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h8010c6d9bdef1e27E+0x26>
  26:	9800      	ldr	r0, [sp, #0]
  28:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:111
    }
  2c:	b004      	add	sp, #16
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h3fc0a0250d080a31E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h3fc0a0250d080a31E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h3fc0a0250d080a31E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:114

    /// Checks if an external reference clock is available
    pub fn has_reference_clock() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:116
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).calib.read() & SYST_CALIB_NOREF == 0 }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h3fc0a0250d080a31E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h3fc0a0250d080a31E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	f100 010c 	add.w	r1, r0, #12
  12:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RO$LT$T$GT$4read17hed1d845c813a46adE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:48
  14:	9902      	ldr	r1, [sp, #8]
  16:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  18:	9803      	ldr	r0, [sp, #12]
  1a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h3fc0a0250d080a31E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:116
  22:	9000      	str	r0, [sp, #0]
  24:	e7ff      	b.n	26 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h3fc0a0250d080a31E+0x26>
  26:	9800      	ldr	r0, [sp, #0]
  28:	43c1      	mvns	r1, r0
  2a:	0fc8      	lsrs	r0, r1, #31
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:117
    }
  2c:	b004      	add	sp, #16
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h3cf25ac289e472e8E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h3cf25ac289e472e8E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h3cf25ac289e472e8E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:123

    /// Checks if the counter wrapped (underflowed) since the last check
    ///
    /// *NOTE* This takes `&mut self` because the read operation is side effectful and will clear
    /// the bit of the read register.
    pub fn has_wrapped(&mut self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:124
        self.csr.read() & SYST_CSR_COUNTFLAG != 0
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h3cf25ac289e472e8E>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h3cf25ac289e472e8E+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	9004      	str	r0, [sp, #16]
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  18:	9904      	ldr	r1, [sp, #16]
  1a:	9105      	str	r1, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  1c:	9805      	ldr	r0, [sp, #20]
  1e:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h3cf25ac289e472e8E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:124
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h3cf25ac289e472e8E+0x2a>
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f3c0 4000 	ubfx	r0, r0, #16, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:125
    }
  30:	b006      	add	sp, #24
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h31f47e754d3a2118E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h31f47e754d3a2118E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h31f47e754d3a2118E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:131

    /// Checks if counter is enabled
    ///
    /// *NOTE* This takes `&mut self` because the read operation is side effectful and can clear the
    /// bit that indicates that the timer has wrapped (cf. `SYST.has_wrapped`)
    pub fn is_counter_enabled(&mut self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:132
        self.csr.read() & SYST_CSR_ENABLE != 0
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h31f47e754d3a2118E>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h31f47e754d3a2118E+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	9004      	str	r0, [sp, #16]
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  18:	9904      	ldr	r1, [sp, #16]
  1a:	9105      	str	r1, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  1c:	9805      	ldr	r0, [sp, #20]
  1e:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h31f47e754d3a2118E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:132
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h31f47e754d3a2118E+0x2a>
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f000 0001 	and.w	r0, r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:133
    }
  30:	b006      	add	sp, #24
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17h66ff9a8fd0dbd30cE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17h66ff9a8fd0dbd30cE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17h66ff9a8fd0dbd30cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:139

    /// Checks if SysTick interrupt is enabled
    ///
    /// *NOTE* This takes `&mut self` because the read operation is side effectful and can clear the
    /// bit that indicates that the timer has wrapped (cf. `SYST.has_wrapped`)
    pub fn is_interrupt_enabled(&mut self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:140
        self.csr.read() & SYST_CSR_TICKINT != 0
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17h66ff9a8fd0dbd30cE>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17h66ff9a8fd0dbd30cE+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	9004      	str	r0, [sp, #16]
_ZN17volatile_register11RW$LT$T$GT$4read17h95e39cff65532ae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  18:	9904      	ldr	r1, [sp, #16]
  1a:	9105      	str	r1, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  1c:	9805      	ldr	r0, [sp, #20]
  1e:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17h66ff9a8fd0dbd30cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:140
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17h66ff9a8fd0dbd30cE+0x2a>
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f3c0 0040 	ubfx	r0, r0, #1, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:141
    }
  30:	b006      	add	sp, #24
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h4b5ba382f233fcd5E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h4b5ba382f233fcd5E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h4b5ba382f233fcd5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:148
    /// Checks if the calibration value is precise
    ///
    /// Returns `false` if using the reload value returned by
    /// `get_ticks_per_10ms()` may result in a period significantly deviating
    /// from 10 ms.
    pub fn is_precise() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:150
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).calib.read() & SYST_CALIB_SKEW == 0 }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h4b5ba382f233fcd5E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h4b5ba382f233fcd5E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	f100 010c 	add.w	r1, r0, #12
  12:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RO$LT$T$GT$4read17hed1d845c813a46adE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:48
        self.register.get()
  14:	9902      	ldr	r1, [sp, #8]
  16:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  18:	9803      	ldr	r0, [sp, #12]
  1a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h4b5ba382f233fcd5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:150
  22:	9000      	str	r0, [sp, #0]
  24:	e7ff      	b.n	26 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h4b5ba382f233fcd5E+0x26>
  26:	9800      	ldr	r0, [sp, #0]
  28:	f000 4180 	and.w	r1, r0, #1073741824	; 0x40000000
  2c:	2201      	movs	r2, #1
  2e:	ea82 7091 	eor.w	r0, r2, r1, lsr #30
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:151
    }
  32:	b004      	add	sp, #16
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:154

    /// Sets clock source
    pub fn set_clock_source(&mut self, clk_source: SystClkSource) {
   0:	b580      	push	{r7, lr}
   2:	b098      	sub	sp, #96	; 0x60
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9007      	str	r0, [sp, #28]
   a:	f88d 1023 	strb.w	r1, [sp, #35]	; 0x23
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:156
        match clk_source {
            SystClkSource::External => unsafe { self.csr.modify(|v| v & !SYST_CSR_CLKSOURCE) },
   e:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
  12:	07c1      	lsls	r1, r0, #31
  14:	2900      	cmp	r1, #0
  16:	9206      	str	r2, [sp, #24]
  18:	9305      	str	r3, [sp, #20]
  1a:	9004      	str	r0, [sp, #16]
  1c:	d023      	beq.n	66 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E+0x66>
  1e:	e7ff      	b.n	20 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E+0x20>
  20:	9804      	ldr	r0, [sp, #16]
  22:	2801      	cmp	r0, #1
  24:	d001      	beq.n	2a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E+0x2a>
  26:	e7ff      	b.n	28 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E+0x28>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:159
            SystClkSource::Core => unsafe { self.csr.modify(|v| v | SYST_CSR_CLKSOURCE) },
        }
    }
  28:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:156
            SystClkSource::External => unsafe { self.csr.modify(|v| v & !SYST_CSR_CLKSOURCE) },
  2a:	9807      	ldr	r0, [sp, #28]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E>
  30:	9003      	str	r0, [sp, #12]
  32:	e7ff      	b.n	34 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E+0x34>
  34:	9803      	ldr	r0, [sp, #12]
  36:	900c      	str	r0, [sp, #48]	; 0x30
_ZN17volatile_register11RW$LT$T$GT$6modify17h1839c976d3e33f69E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  38:	990c      	ldr	r1, [sp, #48]	; 0x30
  3a:	910f      	str	r1, [sp, #60]	; 0x3c
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  3c:	980f      	ldr	r0, [sp, #60]	; 0x3c
  3e:	9102      	str	r1, [sp, #8]
  40:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  44:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h1839c976d3e33f69E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  48:	900e      	str	r0, [sp, #56]	; 0x38
  4a:	980e      	ldr	r0, [sp, #56]	; 0x38
  4c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h3e2fa3a9ea4c2e6fE>
  50:	9902      	ldr	r1, [sp, #8]
  52:	9110      	str	r1, [sp, #64]	; 0x40
  54:	9011      	str	r0, [sp, #68]	; 0x44
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  56:	9810      	ldr	r0, [sp, #64]	; 0x40
  58:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  5c:	9911      	ldr	r1, [sp, #68]	; 0x44
  5e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:156
  62:	e7ff      	b.n	64 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E+0x64>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:155
        match clk_source {
  64:	e01d      	b.n	a2 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E+0xa2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:157
            SystClkSource::Core => unsafe { self.csr.modify(|v| v | SYST_CSR_CLKSOURCE) },
  66:	9807      	ldr	r0, [sp, #28]
  68:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E>
  6c:	9001      	str	r0, [sp, #4]
  6e:	e7ff      	b.n	70 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E+0x70>
  70:	9801      	ldr	r0, [sp, #4]
  72:	9012      	str	r0, [sp, #72]	; 0x48
_ZN17volatile_register11RW$LT$T$GT$6modify17hb8d097258149fa43E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  74:	9912      	ldr	r1, [sp, #72]	; 0x48
  76:	9115      	str	r1, [sp, #84]	; 0x54
_ZN5vcell21VolatileCell$LT$T$GT$3get17h33eb8897344558c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  78:	9815      	ldr	r0, [sp, #84]	; 0x54
  7a:	9100      	str	r1, [sp, #0]
  7c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  80:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17hb8d097258149fa43E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  84:	9014      	str	r0, [sp, #80]	; 0x50
  86:	9814      	ldr	r0, [sp, #80]	; 0x50
  88:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb836417519750ea4E>
  8c:	9900      	ldr	r1, [sp, #0]
  8e:	9116      	str	r1, [sp, #88]	; 0x58
  90:	9017      	str	r0, [sp, #92]	; 0x5c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  92:	9816      	ldr	r0, [sp, #88]	; 0x58
  94:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  98:	9917      	ldr	r1, [sp, #92]	; 0x5c
  9a:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:157
  9e:	e7ff      	b.n	a0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E+0xa0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:155
        match clk_source {
  a0:	e7ff      	b.n	a2 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h0d0b2e96ed2c53a2E+0xa2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:159
    }
  a2:	b018      	add	sp, #96	; 0x60
  a4:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17hdf24c90e45a26095E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17hdf24c90e45a26095E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17hdf24c90e45a26095E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:166
    /// Sets reload value
    ///
    /// Valid values are between `1` and `0x00ffffff`.
    ///
    /// *NOTE* To make the timer wrap every `N` ticks set the reload value to `N - 1`
    pub fn set_reload(&mut self, value: u32) {
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:167
        unsafe { self.rvr.write(value) }
   c:	9804      	ldr	r0, [sp, #16]
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17hdf24c90e45a26095E>
  16:	9001      	str	r0, [sp, #4]
  18:	e7ff      	b.n	1a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17hdf24c90e45a26095E+0x1a>
  1a:	9801      	ldr	r0, [sp, #4]
  1c:	1d01      	adds	r1, r0, #4
  1e:	9a05      	ldr	r2, [sp, #20]
  20:	9106      	str	r1, [sp, #24]
  22:	9207      	str	r2, [sp, #28]
_ZN17volatile_register11RW$LT$T$GT$5write17h9684b766e707f06bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  24:	9906      	ldr	r1, [sp, #24]
  26:	9a07      	ldr	r2, [sp, #28]
  28:	9108      	str	r1, [sp, #32]
  2a:	9209      	str	r2, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3set17h578e3963ed6bc857E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
  2c:	9808      	ldr	r0, [sp, #32]
  2e:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  32:	9909      	ldr	r1, [sp, #36]	; 0x24
  34:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17hdf24c90e45a26095E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:167
  38:	e7ff      	b.n	3a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17hdf24c90e45a26095E+0x3a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:168
    }
  3a:	b00a      	add	sp, #40	; 0x28
  3c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral11Peripherals5steal17h01e5970a7e9193faE:

00000000 <_ZN8cortex_m10peripheral11Peripherals5steal17h01e5970a7e9193faE>:
_ZN8cortex_m10peripheral11Peripherals5steal17h01e5970a7e9193faE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:169
            }
        })
    }

    /// Unchecked version of `Peripherals::take`
    pub unsafe fn steal() -> Self {
   0:	b09a      	sub	sp, #104	; 0x68
   2:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:170
        debug_assert!(!CORE_PERIPHERALS);
   4:	2800      	cmp	r0, #0
   6:	d111      	bne.n	2c <_ZN8cortex_m10peripheral11Peripherals5steal17h01e5970a7e9193faE+0x2c>
   8:	e7ff      	b.n	a <_ZN8cortex_m10peripheral11Peripherals5steal17h01e5970a7e9193faE+0xa>
   a:	f240 0000 	movw	r0, #0
   e:	f2c0 0000 	movt	r0, #0
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c0      	lsls	r0, r0, #31
  16:	2800      	cmp	r0, #0
  18:	d007      	beq.n	2a <_ZN8cortex_m10peripheral11Peripherals5steal17h01e5970a7e9193faE+0x2a>
  1a:	e7ff      	b.n	1c <_ZN8cortex_m10peripheral11Peripherals5steal17h01e5970a7e9193faE+0x1c>
  1c:	f240 0000 	movw	r0, #0
  20:	f2c0 0000 	movt	r0, #0
  24:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  28:	defe      	udf	#254	; 0xfe
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral11Peripherals5steal17h01e5970a7e9193faE+0x2c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:172

        CORE_PERIPHERALS = true;
  2c:	f240 0000 	movw	r0, #0
  30:	f2c0 0000 	movt	r0, #0
  34:	2101      	movs	r1, #1
  36:	7001      	strb	r1, [r0, #0]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:212
            },
            TPIU: TPIU {
                _marker: PhantomData,
            },
        }
    }
  38:	b01a      	add	sp, #104	; 0x68
  3a:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3CBP3new17h5485f8ee021aecd5E:

00000000 <_ZN8cortex_m10peripheral3CBP3new17h5485f8ee021aecd5E>:
_ZN8cortex_m10peripheral3CBP3new17h5485f8ee021aecd5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:224

unsafe impl Send for CBP {}

#[cfg(not(armv6m))]
impl CBP {
    pub(crate) unsafe fn new() -> Self {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:228
        CBP {
            _marker: PhantomData,
        }
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3CBP3ptr17hb96186e4fbc1edeeE:

00000000 <_ZN8cortex_m10peripheral3CBP3ptr17hb96186e4fbc1edeeE>:
_ZN8cortex_m10peripheral3CBP3ptr17hb96186e4fbc1edeeE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:231

    /// Returns a pointer to the register block
    pub fn ptr() -> *const self::cbp::RegisterBlock {
   0:	f64e 7050 	movw	r0, #61264	; 0xef50
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:233
        0xE000_EF50 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hc96e7e20ac26b48bE:

00000000 <_ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hc96e7e20ac26b48bE>:
_ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hc96e7e20ac26b48bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:240

#[cfg(not(armv6m))]
impl ops::Deref for CBP {
    type Target = self::cbp::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:241
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hc96e7e20ac26b48bE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hc96e7e20ac26b48bE+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:242
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral5CPUID3ptr17hb718bda6329ca307E:

00000000 <_ZN8cortex_m10peripheral5CPUID3ptr17hb718bda6329ca307E>:
_ZN8cortex_m10peripheral5CPUID3ptr17hb718bda6329ca307E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:254

unsafe impl Send for CPUID {}

impl CPUID {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const self::cpuid::RegisterBlock {
   0:	f64e 5000 	movw	r0, #60672	; 0xed00
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:256
        0xE000_ED00 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7c96eefecd06d5a3E:

00000000 <_ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7c96eefecd06d5a3E>:
_ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7c96eefecd06d5a3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:262
}

impl ops::Deref for CPUID {
    type Target = self::cpuid::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:263
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7c96eefecd06d5a3E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7c96eefecd06d5a3E+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:264
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3DCB3ptr17haed57f2c94e8ffafE:

00000000 <_ZN8cortex_m10peripheral3DCB3ptr17haed57f2c94e8ffafE>:
_ZN8cortex_m10peripheral3DCB3ptr17haed57f2c94e8ffafE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:276

unsafe impl Send for DCB {}

impl DCB {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const dcb::RegisterBlock {
   0:	f64e 50f0 	movw	r0, #60912	; 0xedf0
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:278
        0xE000_EDF0 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd18e05ee1e390419E:

00000000 <_ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd18e05ee1e390419E>:
_ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd18e05ee1e390419E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:284
}

impl ops::Deref for DCB {
    type Target = self::dcb::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:285
        unsafe { &*DCB::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd18e05ee1e390419E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd18e05ee1e390419E+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:286
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3DWT3ptr17hf078d29f4fbb0a83E:

00000000 <_ZN8cortex_m10peripheral3DWT3ptr17hf078d29f4fbb0a83E>:
_ZN8cortex_m10peripheral3DWT3ptr17hf078d29f4fbb0a83E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:298

unsafe impl Send for DWT {}

impl DWT {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const dwt::RegisterBlock {
   0:	f241 0000 	movw	r0, #4096	; 0x1000
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:300
        0xE000_1000 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e8a88f99aa84b24E:

00000000 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e8a88f99aa84b24E>:
_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e8a88f99aa84b24E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:306
}

impl ops::Deref for DWT {
    type Target = self::dwt::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:307
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e8a88f99aa84b24E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e8a88f99aa84b24E+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:308
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3FPB3ptr17h64d88d797c3a4de0E:

00000000 <_ZN8cortex_m10peripheral3FPB3ptr17h64d88d797c3a4de0E>:
_ZN8cortex_m10peripheral3FPB3ptr17h64d88d797c3a4de0E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:321
unsafe impl Send for FPB {}

#[cfg(not(armv6m))]
impl FPB {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const fpb::RegisterBlock {
   0:	f242 0000 	movw	r0, #8192	; 0x2000
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:323
        0xE000_2000 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4dc87b98b2cea18E:

00000000 <_ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4dc87b98b2cea18E>:
_ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4dc87b98b2cea18E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:330

#[cfg(not(armv6m))]
impl ops::Deref for FPB {
    type Target = self::fpb::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:331
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4dc87b98b2cea18E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4dc87b98b2cea18E+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:332
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3ITM3ptr17h11e7d6ea264b19eeE:

00000000 <_ZN8cortex_m10peripheral3ITM3ptr17h11e7d6ea264b19eeE>:
_ZN8cortex_m10peripheral3ITM3ptr17h11e7d6ea264b19eeE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:369
unsafe impl Send for ITM {}

#[cfg(not(armv6m))]
impl ITM {
    /// Returns a pointer to the register block
    pub fn ptr() -> *mut itm::RegisterBlock {
   0:	f04f 4060 	mov.w	r0, #3758096384	; 0xe0000000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:371
        0xE000_0000 as *mut _
    }
   4:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb943bc57b17ecf6cE:

00000000 <_ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb943bc57b17ecf6cE>:
_ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb943bc57b17ecf6cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:378

#[cfg(not(armv6m))]
impl ops::Deref for ITM {
    type Target = self::itm::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:379
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb943bc57b17ecf6cE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb943bc57b17ecf6cE+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:380
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hc425808aa021c4faE:

00000000 <_ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hc425808aa021c4faE>:
_ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hc425808aa021c4faE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:385
}

#[cfg(not(armv6m))]
impl ops::DerefMut for ITM {
    fn deref_mut(&mut self) -> &mut Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:386
        unsafe { &mut *Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hc425808aa021c4faE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hc425808aa021c4faE+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:387
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3MPU3ptr17h4e70114c74ef05d8E:

00000000 <_ZN8cortex_m10peripheral3MPU3ptr17h4e70114c74ef05d8E>:
_ZN8cortex_m10peripheral3MPU3ptr17h4e70114c74ef05d8E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:399

unsafe impl Send for MPU {}

impl MPU {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const mpu::RegisterBlock {
   0:	f64e 5090 	movw	r0, #60816	; 0xed90
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:401
        0xE000_ED90 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1a4a079a32b06ff2E:

00000000 <_ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1a4a079a32b06ff2E>:
_ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1a4a079a32b06ff2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:407
}

impl ops::Deref for MPU {
    type Target = self::mpu::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:408
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1a4a079a32b06ff2E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1a4a079a32b06ff2E+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:409
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4NVIC3ptr17hfa5a8c8831cf8593E:

00000000 <_ZN8cortex_m10peripheral4NVIC3ptr17hfa5a8c8831cf8593E>:
_ZN8cortex_m10peripheral4NVIC3ptr17hfa5a8c8831cf8593E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:421

unsafe impl Send for NVIC {}

impl NVIC {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const nvic::RegisterBlock {
   0:	f24e 1000 	movw	r0, #57600	; 0xe100
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:423
        0xE000_E100 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5a97f32bbb22cd3eE:

00000000 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5a97f32bbb22cd3eE>:
_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5a97f32bbb22cd3eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:429
}

impl ops::Deref for NVIC {
    type Target = self::nvic::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:430
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5a97f32bbb22cd3eE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5a97f32bbb22cd3eE+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:431
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3SCB3ptr17hd5c71121641d9455E:

00000000 <_ZN8cortex_m10peripheral3SCB3ptr17hd5c71121641d9455E>:
_ZN8cortex_m10peripheral3SCB3ptr17hd5c71121641d9455E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:443

unsafe impl Send for SCB {}

impl SCB {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const scb::RegisterBlock {
   0:	f64e 5004 	movw	r0, #60676	; 0xed04
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:445
        0xE000_ED04 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha47d23a95c35897cE:

00000000 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha47d23a95c35897cE>:
_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha47d23a95c35897cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:451
}

impl ops::Deref for SCB {
    type Target = self::scb::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:452
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha47d23a95c35897cE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha47d23a95c35897cE+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:453
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4SYST3ptr17h0671829046eb63e5E:

00000000 <_ZN8cortex_m10peripheral4SYST3ptr17h0671829046eb63e5E>:
_ZN8cortex_m10peripheral4SYST3ptr17h0671829046eb63e5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:465

unsafe impl Send for SYST {}

impl SYST {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const syst::RegisterBlock {
   0:	f24e 0010 	movw	r0, #57360	; 0xe010
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:467
        0xE000_E010 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha8a6c869d4749dd7E:

00000000 <_ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha8a6c869d4749dd7E>:
_ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha8a6c869d4749dd7E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:473
}

impl ops::Deref for SYST {
    type Target = self::syst::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:474
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha8a6c869d4749dd7E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17ha8a6c869d4749dd7E+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:475
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4TPIU3ptr17hd73d5618bc52a75eE:

00000000 <_ZN8cortex_m10peripheral4TPIU3ptr17hd73d5618bc52a75eE>:
_ZN8cortex_m10peripheral4TPIU3ptr17hd73d5618bc52a75eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:488
unsafe impl Send for TPIU {}

#[cfg(not(armv6m))]
impl TPIU {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const tpiu::RegisterBlock {
   0:	2000      	movs	r0, #0
   2:	f2ce 0004 	movt	r0, #57348	; 0xe004
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:490
        0xE004_0000 as *const _
    }
   6:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h73e25f659fa57985E:

00000000 <_ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h73e25f659fa57985E>:
_ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h73e25f659fa57985E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:497

#[cfg(not(armv6m))]
impl ops::Deref for TPIU {
    type Target = self::tpiu::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:498
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h73e25f659fa57985E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h73e25f659fa57985E+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:499
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.1
000008b5 l       .debug_str	00000000 
00000835 l       .debug_str	00000000 
0000083a l       .debug_str	00000000 
0000083f l       .debug_str	00000000 
00000845 l       .debug_str	00000000 
0000084b l       .debug_str	00000000 
00000851 l       .debug_str	00000000 
0000085f l       .debug_str	00000000 
00000869 l       .debug_str	00000000 
0000086d l       .debug_str	00000000 
00000875 l       .debug_str	00000000 
0000087d l       .debug_str	00000000 
00000891 l       .debug_str	00000000 
0000089d l       .debug_str	00000000 
000008a8 l       .debug_str	00000000 
000008af l       .debug_str	00000000 
000008b9 l       .debug_str	00000000 
000008bf l       .debug_str	00000000 
000008c5 l       .debug_str	00000000 
000008c8 l       .debug_str	00000000 
000008d7 l       .debug_str	00000000 
000008de l       .debug_str	00000000 
000008e2 l       .debug_str	00000000 
000008eb l       .debug_str	00000000 
000008f7 l       .debug_str	00000000 
00000910 l       .debug_str	00000000 
00000915 l       .debug_str	00000000 
00000926 l       .debug_str	00000000 
00000930 l       .debug_str	00000000 
0000098e l       .debug_str	00000000 
00000999 l       .debug_str	00000000 
000009b6 l       .debug_str	00000000 
000009ba l       .debug_str	00000000 
000009c2 l       .debug_str	00000000 
000009d9 l       .debug_str	00000000 
000009fd l       .debug_str	00000000 
00000a19 l       .debug_str	00000000 
00000a1e l       .debug_str	00000000 
00000a27 l       .debug_str	00000000 
00000a2e l       .debug_str	00000000 
00000a47 l       .debug_str	00000000 
00000a51 l       .debug_str	00000000 
00000a6b l       .debug_str	00000000 
00000a77 l       .debug_str	00000000 
00000a7f l       .debug_str	00000000 
00000a83 l       .debug_str	00000000 
00000a85 l       .debug_str	00000000 
00000aaf l       .debug_str	00000000 
00000ac3 l       .debug_str	00000000 
00000acc l       .debug_str	00000000 
00000ad3 l       .debug_str	00000000 
00000ade l       .debug_str	00000000 
00000ae3 l       .debug_str	00000000 
00000aee l       .debug_str	00000000 
00000b15 l       .debug_str	00000000 
00000b1e l       .debug_str	00000000 
00000b29 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001a7 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001b9 l       .debug_str	00000000 
000001bc l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001c4 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
000001e3 l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
00000209 l       .debug_str	00000000 
00000213 l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
00000223 l       .debug_str	00000000 
00000231 l       .debug_str	00000000 
00000241 l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000263 l       .debug_str	00000000 
00000270 l       .debug_str	00000000 
00000272 l       .debug_str	00000000 
000002ba l       .debug_str	00000000 
000002e4 l       .debug_str	00000000 
00000324 l       .debug_str	00000000 
00000327 l       .debug_str	00000000 
00000369 l       .debug_str	00000000 
0000036e l       .debug_str	00000000 
00000375 l       .debug_str	00000000 
0000037a l       .debug_str	00000000 
0000037f l       .debug_str	00000000 
000003ad l       .debug_str	00000000 
00000438 l       .debug_str	00000000 
00000444 l       .debug_str	00000000 
00000448 l       .debug_str	00000000 
000004d5 l       .debug_str	00000000 
00000562 l       .debug_str	00000000 
000005f1 l       .debug_str	00000000 
0000067b l       .debug_str	00000000 
000006c1 l       .debug_str	00000000 
000006c7 l       .debug_str	00000000 
0000072e l       .debug_str	00000000 
00000796 l       .debug_str	00000000 
00000801 l       .debug_str	00000000 
00000806 l       .debug_str	00000000 
0000082d l       .debug_str	00000000 
0000082f l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.14e2e69139ab39fa34d16e344170ecb7.0	00000007 .Lanon.14e2e69139ab39fa34d16e344170ecb7.0
00000000 l     O .rodata..Lanon.14e2e69139ab39fa34d16e344170ecb7.1	00000006 .Lanon.14e2e69139ab39fa34d16e344170ecb7.1
00000000 l     O .rodata.cst4	00000004 .Lanon.14e2e69139ab39fa34d16e344170ecb7.10
00000000 l     O .rodata..Lanon.14e2e69139ab39fa34d16e344170ecb7.11	00000010 .Lanon.14e2e69139ab39fa34d16e344170ecb7.11
00000000 l     O .rodata..Lanon.14e2e69139ab39fa34d16e344170ecb7.12	00000009 .Lanon.14e2e69139ab39fa34d16e344170ecb7.12
00000000 l     O .rodata..Lanon.14e2e69139ab39fa34d16e344170ecb7.13	00000010 .Lanon.14e2e69139ab39fa34d16e344170ecb7.13
00000000 l     O .rodata..Lanon.14e2e69139ab39fa34d16e344170ecb7.14	0000000a .Lanon.14e2e69139ab39fa34d16e344170ecb7.14
00000000 l     O .rodata..Lanon.14e2e69139ab39fa34d16e344170ecb7.2	0000000c .Lanon.14e2e69139ab39fa34d16e344170ecb7.2
00000000 l     O .rodata..Lanon.14e2e69139ab39fa34d16e344170ecb7.3	00000006 .Lanon.14e2e69139ab39fa34d16e344170ecb7.3
00000000 l     O .rodata..Lanon.14e2e69139ab39fa34d16e344170ecb7.4	0000000a .Lanon.14e2e69139ab39fa34d16e344170ecb7.4
00000000 l     O .rodata.cst8	00000008 .Lanon.14e2e69139ab39fa34d16e344170ecb7.5
00000000 l     O .rodata.cst16	00000010 .Lanon.14e2e69139ab39fa34d16e344170ecb7.6
00000000 l     O .rodata..Lanon.14e2e69139ab39fa34d16e344170ecb7.7	00000009 .Lanon.14e2e69139ab39fa34d16e344170ecb7.7
00000000 l     O .rodata..Lanon.14e2e69139ab39fa34d16e344170ecb7.8	0000000e .Lanon.14e2e69139ab39fa34d16e344170ecb7.8
00000000 l     O .rodata..Lanon.14e2e69139ab39fa34d16e344170ecb7.9	00000009 .Lanon.14e2e69139ab39fa34d16e344170ecb7.9
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6cfb3ba981a22b6E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6cfb3ba981a22b6E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb9Exception4irqn17h396183b365a2d7bcE	00000000 .text._ZN8cortex_m10peripheral3scb9Exception4irqn17h396183b365a2d7bcE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E	00000000 .text._ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h8d265a345f374444E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h8d265a345f374444E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h7139e110120f8717E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h7139e110120f8717E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h8ec55d64de43ed56E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h8ec55d64de43ed56E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h9305d6e9445c1125E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h9305d6e9445c1125E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h6a7e488f077c93ceE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h6a7e488f077c93ceE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E	00000000 .text._ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E
00000000 l    d  .text._ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE	00000000 .text._ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE
00000000 l    d  .text._ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE	00000000 .text._ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE
00000000 l    d  .text._ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E	00000000 .text._ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E
00000000 l    d  .rodata..Lanon.14e2e69139ab39fa34d16e344170ecb7.11	00000000 .rodata..Lanon.14e2e69139ab39fa34d16e344170ecb7.11
00000000 l    d  .rodata..Lanon.14e2e69139ab39fa34d16e344170ecb7.13	00000000 .rodata..Lanon.14e2e69139ab39fa34d16e344170ecb7.13
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h999e4f7c1827db7eE
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6cfb3ba981a22b6E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6cfb3ba981a22b6E
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple5field17h7da5ac79cde13c49E
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h14ab48553b30c581E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17he5836a1ff466765aE
00000000 g     F .text._ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE	0000016c _ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE
00000000 g     F .text._ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE	000000ec _ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE
00000000 g     F .text._ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E	00000126 _ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E
00000000 g     F .text._ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E	00000150 _ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E
00000000 g     F .text._ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E	00000064 .hidden _ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h6a7e488f077c93ceE	0000001a .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h6a7e488f077c93ceE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h8d265a345f374444E	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h8d265a345f374444E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h7139e110120f8717E	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h7139e110120f8717E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h8ec55d64de43ed56E	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h8ec55d64de43ed56E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h9305d6e9445c1125E	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h9305d6e9445c1125E
00000000 g     F .text._ZN8cortex_m10peripheral3scb9Exception4irqn17h396183b365a2d7bcE	00000076 _ZN8cortex_m10peripheral3scb9Exception4irqn17h396183b365a2d7bcE



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6cfb3ba981a22b6E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6cfb3ba981a22b6E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6cfb3ba981a22b6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6cfb3ba981a22b6E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6cfb3ba981a22b6E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb9Exception4irqn17h396183b365a2d7bcE:

00000000 <_ZN8cortex_m10peripheral3scb9Exception4irqn17h396183b365a2d7bcE>:
_ZN8cortex_m10peripheral3scb9Exception4irqn17h396183b365a2d7bcE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:233

impl Exception {
    /// Returns the IRQ number of this `Exception`
    ///
    /// The return value is always within the closed range `[-1, -14]`
    pub fn irqn(&self) -> i8 {
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:235
        match *self {
            Exception::NonMaskableInt => -14,
   6:	9802      	ldr	r0, [sp, #8]
   8:	7800      	ldrb	r0, [r0, #0]
   a:	4602      	mov	r2, r0
   c:	2808      	cmp	r0, #8
   e:	9101      	str	r1, [sp, #4]
  10:	9200      	str	r2, [sp, #0]
  12:	d807      	bhi.n	24 <_ZN8cortex_m10peripheral3scb9Exception4irqn17h396183b365a2d7bcE+0x24>
  14:	9900      	ldr	r1, [sp, #0]
  16:	e8df f001 	tbb	[pc, r1]
  1a:	0a06      	.short	0x0a06
  1c:	1a16120e 	.word	0x1a16120e
  20:	0026221e 	.word	0x0026221e
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:251
            #[cfg(not(armv6m))]
            Exception::DebugMonitor => -4,
            Exception::PendSV => -2,
            Exception::SysTick => -1,
        }
    }
  24:	defe      	udf	#254	; 0xfe
  26:	20f2      	movs	r0, #242	; 0xf2
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:235
            Exception::NonMaskableInt => -14,
  28:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  2c:	e01f      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h396183b365a2d7bcE+0x6e>
  2e:	20f3      	movs	r0, #243	; 0xf3
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:236
            Exception::HardFault => -13,
  30:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  34:	e01b      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h396183b365a2d7bcE+0x6e>
  36:	20f4      	movs	r0, #244	; 0xf4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:238
            Exception::MemoryManagement => -12,
  38:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  3c:	e017      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h396183b365a2d7bcE+0x6e>
  3e:	20f5      	movs	r0, #245	; 0xf5
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:240
            Exception::BusFault => -11,
  40:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  44:	e013      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h396183b365a2d7bcE+0x6e>
  46:	20f6      	movs	r0, #246	; 0xf6
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:242
            Exception::UsageFault => -10,
  48:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  4c:	e00f      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h396183b365a2d7bcE+0x6e>
  4e:	20fb      	movs	r0, #251	; 0xfb
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:245
            Exception::SVCall => -5,
  50:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  54:	e00b      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h396183b365a2d7bcE+0x6e>
  56:	20fc      	movs	r0, #252	; 0xfc
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:247
            Exception::DebugMonitor => -4,
  58:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  5c:	e007      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h396183b365a2d7bcE+0x6e>
  5e:	20fe      	movs	r0, #254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:248
            Exception::PendSV => -2,
  60:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  64:	e003      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h396183b365a2d7bcE+0x6e>
  66:	20ff      	movs	r0, #255	; 0xff
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:249
            Exception::SysTick => -1,
  68:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  6c:	e7ff      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h396183b365a2d7bcE+0x6e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:251
    }
  6e:	f89d 000f 	ldrb.w	r0, [sp, #15]
  72:	b004      	add	sp, #16
  74:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E:

00000000 <_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E>:
_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:272
    },
}

impl VectActive {
    /// Converts a `byte` into `VectActive`
    pub fn from(vect_active: u8) -> Option<Self> {
   0:	b088      	sub	sp, #32
   2:	4601      	mov	r1, r0
   4:	f88d 000b 	strb.w	r0, [sp, #11]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:274
        Some(match vect_active {
            0 => VectActive::ThreadMode,
   8:	f89d 000b 	ldrb.w	r0, [sp, #11]
   c:	4602      	mov	r2, r0
   e:	280f      	cmp	r0, #15
  10:	9101      	str	r1, [sp, #4]
  12:	9200      	str	r2, [sp, #0]
  14:	f200 8078 	bhi.w	108 <_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E+0x108>
  18:	9900      	ldr	r1, [sp, #0]
  1a:	e8df f001 	tbb	[pc, r1]
  1e:	750f      	.short	0x750f
  20:	33281e13 	.word	0x33281e13
  24:	7575753e 	.word	0x7575753e
  28:	75544975 	.word	0x75544975
  2c:	6a5f      	.short	0x6a5f
  2e:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:291
            #[cfg(not(armv6m))]
            12 => VectActive::Exception(Exception::DebugMonitor),
            14 => VectActive::Exception(Exception::PendSV),
            15 => VectActive::Exception(Exception::SysTick),
            irqn if irqn >= 16 => VectActive::Interrupt { irqn },
            _ => return None,
  30:	f8ad 000c 	strh.w	r0, [sp, #12]
  34:	2003      	movs	r0, #3
  36:	f88d 000c 	strb.w	r0, [sp, #12]
  3a:	e07a      	b.n	132 <_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E+0x132>
  3c:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:274
            0 => VectActive::ThreadMode,
  3e:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  42:	e07c      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E+0x13e>
  44:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:275
            2 => VectActive::Exception(Exception::NonMaskableInt),
  46:	f88d 0012 	strb.w	r0, [sp, #18]
  4a:	f89d 0012 	ldrb.w	r0, [sp, #18]
  4e:	f88d 0011 	strb.w	r0, [sp, #17]
  52:	2001      	movs	r0, #1
  54:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  58:	e071      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E+0x13e>
  5a:	2001      	movs	r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:276
            3 => VectActive::Exception(Exception::HardFault),
  5c:	f88d 0013 	strb.w	r0, [sp, #19]
  60:	f89d 1013 	ldrb.w	r1, [sp, #19]
  64:	f88d 1011 	strb.w	r1, [sp, #17]
  68:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  6c:	e067      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E+0x13e>
  6e:	2002      	movs	r0, #2
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:278
            4 => VectActive::Exception(Exception::MemoryManagement),
  70:	f88d 0014 	strb.w	r0, [sp, #20]
  74:	f89d 0014 	ldrb.w	r0, [sp, #20]
  78:	f88d 0011 	strb.w	r0, [sp, #17]
  7c:	2001      	movs	r0, #1
  7e:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  82:	e05c      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E+0x13e>
  84:	2003      	movs	r0, #3
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:280
            5 => VectActive::Exception(Exception::BusFault),
  86:	f88d 0015 	strb.w	r0, [sp, #21]
  8a:	f89d 0015 	ldrb.w	r0, [sp, #21]
  8e:	f88d 0011 	strb.w	r0, [sp, #17]
  92:	2001      	movs	r0, #1
  94:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  98:	e051      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E+0x13e>
  9a:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:282
            6 => VectActive::Exception(Exception::UsageFault),
  9c:	f88d 0016 	strb.w	r0, [sp, #22]
  a0:	f89d 0016 	ldrb.w	r0, [sp, #22]
  a4:	f88d 0011 	strb.w	r0, [sp, #17]
  a8:	2001      	movs	r0, #1
  aa:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  ae:	e046      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E+0x13e>
  b0:	2005      	movs	r0, #5
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:285
            11 => VectActive::Exception(Exception::SVCall),
  b2:	f88d 0017 	strb.w	r0, [sp, #23]
  b6:	f89d 0017 	ldrb.w	r0, [sp, #23]
  ba:	f88d 0011 	strb.w	r0, [sp, #17]
  be:	2001      	movs	r0, #1
  c0:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  c4:	e03b      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E+0x13e>
  c6:	2006      	movs	r0, #6
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:287
            12 => VectActive::Exception(Exception::DebugMonitor),
  c8:	f88d 0018 	strb.w	r0, [sp, #24]
  cc:	f89d 0018 	ldrb.w	r0, [sp, #24]
  d0:	f88d 0011 	strb.w	r0, [sp, #17]
  d4:	2001      	movs	r0, #1
  d6:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  da:	e030      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E+0x13e>
  dc:	2007      	movs	r0, #7
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:288
            14 => VectActive::Exception(Exception::PendSV),
  de:	f88d 0019 	strb.w	r0, [sp, #25]
  e2:	f89d 0019 	ldrb.w	r0, [sp, #25]
  e6:	f88d 0011 	strb.w	r0, [sp, #17]
  ea:	2001      	movs	r0, #1
  ec:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  f0:	e025      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E+0x13e>
  f2:	2008      	movs	r0, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:289
            15 => VectActive::Exception(Exception::SysTick),
  f4:	f88d 001a 	strb.w	r0, [sp, #26]
  f8:	f89d 001a 	ldrb.w	r0, [sp, #26]
  fc:	f88d 0011 	strb.w	r0, [sp, #17]
 100:	2001      	movs	r0, #1
 102:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
 106:	e01a      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E+0x13e>
 108:	f10d 000b 	add.w	r0, sp, #11
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:290
            irqn if irqn >= 16 => VectActive::Interrupt { irqn },
 10c:	9007      	str	r0, [sp, #28]
 10e:	9807      	ldr	r0, [sp, #28]
 110:	7800      	ldrb	r0, [r0, #0]
 112:	2810      	cmp	r0, #16
 114:	f4ff af8b 	bcc.w	2e <_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E+0x2e>
 118:	e7ff      	b.n	11a <_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E+0x11a>
 11a:	f89d 000b 	ldrb.w	r0, [sp, #11]
 11e:	f88d 001b 	strb.w	r0, [sp, #27]
 122:	f89d 001b 	ldrb.w	r0, [sp, #27]
 126:	f88d 0011 	strb.w	r0, [sp, #17]
 12a:	2002      	movs	r0, #2
 12c:	f88d 0010 	strb.w	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
 130:	e005      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E+0x13e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:293
        })
    }
 132:	f89d 000c 	ldrb.w	r0, [sp, #12]
 136:	f89d 100d 	ldrb.w	r1, [sp, #13]
 13a:	b008      	add	sp, #32
 13c:	4770      	bx	lr
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
 13e:	f89d 0010 	ldrb.w	r0, [sp, #16]
 142:	f89d 1011 	ldrb.w	r1, [sp, #17]
 146:	f88d 000c 	strb.w	r0, [sp, #12]
 14a:	f88d 100d 	strb.w	r1, [sp, #13]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:293
    }
 14e:	e7f0      	b.n	132 <_ZN8cortex_m10peripheral3scb10VectActive4from17h19e60c96f341a106E+0x132>

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h8d265a345f374444E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h8d265a345f374444E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h8d265a345f374444E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:587

impl SCB {
    /// Set the SLEEPDEEP bit in the SCR register
    pub fn set_sleepdeep(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPDEEP);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0004 	orr.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h7139e110120f8717E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h7139e110120f8717E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h7139e110120f8717E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:594
    }

    /// Clear the SLEEPDEEP bit in the SCR register
    pub fn clear_sleepdeep(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPDEEP);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0004 	bic.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h8ec55d64de43ed56E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h8ec55d64de43ed56E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h8ec55d64de43ed56E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:605

impl SCB {
    /// Set the SLEEPONEXIT bit in the SCR register
    pub fn set_sleeponexit(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPONEXIT);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0002 	orr.w	r0, r0, #2
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h9305d6e9445c1125E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h9305d6e9445c1125E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h9305d6e9445c1125E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:612
    }

    /// Clear the SLEEPONEXIT bit in the SCR register
    pub fn clear_sleeponexit(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPONEXIT);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0002 	bic.w	r0, r0, #2
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h6a7e488f077c93ceE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h6a7e488f077c93ceE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h6a7e488f077c93ceE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:627
    /// Initiate a system reset request to reset the MCU
    pub fn system_reset(&mut self) -> ! {
        ::asm::dsb();
        unsafe {
            self.aircr.modify(
                |r| {
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:629
                    SCB_AIRCR_VECTKEY | // otherwise the write is ignored
            r & SCB_AIRCR_PRIGROUP_MASK | // keep priority group unchanged
   6:	9802      	ldr	r0, [sp, #8]
   8:	f400 60a0 	and.w	r0, r0, #1280	; 0x500
   c:	2204      	movs	r2, #4
   e:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:628
                    SCB_AIRCR_VECTKEY | // otherwise the write is ignored
  12:	4310      	orrs	r0, r2
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:631
            SCB_AIRCR_SYSRESETREQ
                }, // set the bit
  14:	9100      	str	r1, [sp, #0]
  16:	b003      	add	sp, #12
  18:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E:

00000000 <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E>:
_ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:728
    /// System Tick interrupt
    SysTick,
}

impl SystemHandler {
    fn index(&self) -> u8 {
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:731
        match *self {
            #[cfg(not(armv6m))]
            SystemHandler::MemoryManagement => 4,
   6:	9802      	ldr	r0, [sp, #8]
   8:	7800      	ldrb	r0, [r0, #0]
   a:	4602      	mov	r2, r0
   c:	2806      	cmp	r0, #6
   e:	9101      	str	r1, [sp, #4]
  10:	9200      	str	r2, [sp, #0]
  12:	d806      	bhi.n	22 <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E+0x22>
  14:	9900      	ldr	r1, [sp, #0]
  16:	e8df f001 	tbb	[pc, r1]
  1a:	0905      	.short	0x0905
  1c:	1915110d 	.word	0x1915110d
  20:	001d      	.short	0x001d
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:744
            #[cfg(not(armv6m))]
            SystemHandler::DebugMonitor => 12,
            SystemHandler::PendSV => 14,
            SystemHandler::SysTick => 15,
        }
    }
  22:	defe      	udf	#254	; 0xfe
  24:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:731
            SystemHandler::MemoryManagement => 4,
  26:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  2a:	e017      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E+0x5c>
  2c:	2005      	movs	r0, #5
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:733
            SystemHandler::BusFault => 5,
  2e:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  32:	e013      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E+0x5c>
  34:	2006      	movs	r0, #6
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:735
            SystemHandler::UsageFault => 6,
  36:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  3a:	e00f      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E+0x5c>
  3c:	200b      	movs	r0, #11
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:738
            SystemHandler::SVCall => 11,
  3e:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  42:	e00b      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E+0x5c>
  44:	200c      	movs	r0, #12
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:740
            SystemHandler::DebugMonitor => 12,
  46:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  4a:	e007      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E+0x5c>
  4c:	200e      	movs	r0, #14
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:741
            SystemHandler::PendSV => 14,
  4e:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  52:	e003      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E+0x5c>
  54:	200f      	movs	r0, #15
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:742
            SystemHandler::SysTick => 15,
  56:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  5a:	e7ff      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h4560092886b98f01E+0x5c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:744
    }
  5c:	f89d 000f 	ldrb.w	r0, [sp, #15]
  60:	b004      	add	sp, #16
  62:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE:

00000000 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE>:
_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:191
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b580      	push	{r7, lr}
   2:	b0a2      	sub	sp, #136	; 0x88
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
   c:	9803      	ldr	r0, [sp, #12]
   e:	9006      	str	r0, [sp, #24]
  10:	9806      	ldr	r0, [sp, #24]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	4601      	mov	r1, r0
  16:	2808      	cmp	r0, #8
  18:	9202      	str	r2, [sp, #8]
  1a:	9301      	str	r3, [sp, #4]
  1c:	9100      	str	r1, [sp, #0]
  1e:	d807      	bhi.n	30 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x30>
  20:	9900      	ldr	r1, [sp, #0]
  22:	e8df f001 	tbb	[pc, r1]
  26:	1706      	.short	0x1706
  28:	5b4a3928 	.word	0x5b4a3928
  2c:	008e7d6c 	.word	0x008e7d6c
  30:	defe      	udf	#254	; 0xfe
  32:	9904      	ldr	r1, [sp, #16]
  34:	f240 0200 	movw	r2, #0
  38:	f2c0 0200 	movt	r2, #0
  3c:	a807      	add	r0, sp, #28
  3e:	230e      	movs	r3, #14
  40:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  44:	e7ff      	b.n	46 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x46>
  46:	a807      	add	r0, sp, #28
  48:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  4c:	f88d 0017 	strb.w	r0, [sp, #23]
  50:	e7ff      	b.n	52 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x52>
  52:	e087      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x164>
  54:	9904      	ldr	r1, [sp, #16]
  56:	f240 0200 	movw	r2, #0
  5a:	f2c0 0200 	movt	r2, #0
  5e:	a80a      	add	r0, sp, #40	; 0x28
  60:	2309      	movs	r3, #9
  62:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  66:	e7ff      	b.n	68 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x68>
  68:	a80a      	add	r0, sp, #40	; 0x28
  6a:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  6e:	f88d 0017 	strb.w	r0, [sp, #23]
  72:	e7ff      	b.n	74 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x74>
  74:	e076      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x164>
  76:	9904      	ldr	r1, [sp, #16]
  78:	f240 0200 	movw	r2, #0
  7c:	f2c0 0200 	movt	r2, #0
  80:	a80d      	add	r0, sp, #52	; 0x34
  82:	2310      	movs	r3, #16
  84:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  88:	e7ff      	b.n	8a <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x8a>
  8a:	a80d      	add	r0, sp, #52	; 0x34
  8c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  90:	f88d 0017 	strb.w	r0, [sp, #23]
  94:	e7ff      	b.n	96 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x96>
  96:	e065      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x164>
  98:	9904      	ldr	r1, [sp, #16]
  9a:	f240 0200 	movw	r2, #0
  9e:	f2c0 0200 	movt	r2, #0
  a2:	a810      	add	r0, sp, #64	; 0x40
  a4:	2308      	movs	r3, #8
  a6:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  aa:	e7ff      	b.n	ac <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0xac>
  ac:	a810      	add	r0, sp, #64	; 0x40
  ae:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  b2:	f88d 0017 	strb.w	r0, [sp, #23]
  b6:	e7ff      	b.n	b8 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0xb8>
  b8:	e054      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x164>
  ba:	9904      	ldr	r1, [sp, #16]
  bc:	f240 0200 	movw	r2, #0
  c0:	f2c0 0200 	movt	r2, #0
  c4:	a813      	add	r0, sp, #76	; 0x4c
  c6:	230a      	movs	r3, #10
  c8:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  cc:	e7ff      	b.n	ce <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0xce>
  ce:	a813      	add	r0, sp, #76	; 0x4c
  d0:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  d4:	f88d 0017 	strb.w	r0, [sp, #23]
  d8:	e7ff      	b.n	da <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0xda>
  da:	e043      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x164>
  dc:	9904      	ldr	r1, [sp, #16]
  de:	f240 0200 	movw	r2, #0
  e2:	f2c0 0200 	movt	r2, #0
  e6:	a816      	add	r0, sp, #88	; 0x58
  e8:	2306      	movs	r3, #6
  ea:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  ee:	e7ff      	b.n	f0 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0xf0>
  f0:	a816      	add	r0, sp, #88	; 0x58
  f2:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  f6:	f88d 0017 	strb.w	r0, [sp, #23]
  fa:	e7ff      	b.n	fc <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0xfc>
  fc:	e032      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x164>
  fe:	9904      	ldr	r1, [sp, #16]
 100:	f240 0200 	movw	r2, #0
 104:	f2c0 0200 	movt	r2, #0
 108:	a819      	add	r0, sp, #100	; 0x64
 10a:	230c      	movs	r3, #12
 10c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
 110:	e7ff      	b.n	112 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x112>
 112:	a819      	add	r0, sp, #100	; 0x64
 114:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
 118:	f88d 0017 	strb.w	r0, [sp, #23]
 11c:	e7ff      	b.n	11e <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x11e>
 11e:	e021      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x164>
 120:	9904      	ldr	r1, [sp, #16]
 122:	f240 0200 	movw	r2, #0
 126:	f2c0 0200 	movt	r2, #0
 12a:	a81c      	add	r0, sp, #112	; 0x70
 12c:	2306      	movs	r3, #6
 12e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
 132:	e7ff      	b.n	134 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x134>
 134:	a81c      	add	r0, sp, #112	; 0x70
 136:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
 13a:	f88d 0017 	strb.w	r0, [sp, #23]
 13e:	e7ff      	b.n	140 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x140>
 140:	e010      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x164>
 142:	9904      	ldr	r1, [sp, #16]
 144:	f240 0200 	movw	r2, #0
 148:	f2c0 0200 	movt	r2, #0
 14c:	a81f      	add	r0, sp, #124	; 0x7c
 14e:	2307      	movs	r3, #7
 150:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
 154:	e7ff      	b.n	156 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x156>
 156:	a81f      	add	r0, sp, #124	; 0x7c
 158:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
 15c:	f88d 0017 	strb.w	r0, [sp, #23]
 160:	e7ff      	b.n	162 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x162>
 162:	e7ff      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17h123f8dab4df1213cE+0x164>
 164:	f89d 0017 	ldrb.w	r0, [sp, #23]
 168:	b022      	add	sp, #136	; 0x88
 16a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE:

00000000 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE>:
_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b580      	push	{r7, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	9806      	ldr	r0, [sp, #24]
   e:	9009      	str	r0, [sp, #36]	; 0x24
  10:	9809      	ldr	r0, [sp, #36]	; 0x24
  12:	7800      	ldrb	r0, [r0, #0]
  14:	4601      	mov	r1, r0
  16:	2800      	cmp	r0, #0
  18:	9205      	str	r2, [sp, #20]
  1a:	9304      	str	r3, [sp, #16]
  1c:	9103      	str	r1, [sp, #12]
  1e:	d009      	beq.n	34 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE+0x34>
  20:	e7ff      	b.n	22 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE+0x22>
  22:	9803      	ldr	r0, [sp, #12]
  24:	2801      	cmp	r0, #1
  26:	d016      	beq.n	56 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE+0x56>
  28:	e7ff      	b.n	2a <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE+0x2a>
  2a:	9803      	ldr	r0, [sp, #12]
  2c:	2802      	cmp	r0, #2
  2e:	d032      	beq.n	96 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE+0x96>
  30:	e7ff      	b.n	32 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE+0x32>
  32:	defe      	udf	#254	; 0xfe
  34:	9907      	ldr	r1, [sp, #28]
  36:	f240 0200 	movw	r2, #0
  3a:	f2c0 0200 	movt	r2, #0
  3e:	a80a      	add	r0, sp, #40	; 0x28
  40:	230a      	movs	r3, #10
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  46:	e7ff      	b.n	48 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE+0x48>
  48:	a80a      	add	r0, sp, #40	; 0x28
  4a:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  4e:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  52:	e7ff      	b.n	54 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE+0x54>
  54:	e046      	b.n	e4 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE+0xe4>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:261
    Exception(Exception),
  56:	9809      	ldr	r0, [sp, #36]	; 0x24
  58:	3001      	adds	r0, #1
  5a:	900d      	str	r0, [sp, #52]	; 0x34
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
  5c:	9907      	ldr	r1, [sp, #28]
  5e:	f240 0200 	movw	r2, #0
  62:	f2c0 0200 	movt	r2, #0
  66:	a80e      	add	r0, sp, #56	; 0x38
  68:	2309      	movs	r3, #9
  6a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  6e:	e7ff      	b.n	70 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE+0x70>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:261
    Exception(Exception),
  70:	980d      	ldr	r0, [sp, #52]	; 0x34
  72:	9011      	str	r0, [sp, #68]	; 0x44
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
  74:	f240 0200 	movw	r2, #0
  78:	f2c0 0200 	movt	r2, #0
  7c:	a80e      	add	r0, sp, #56	; 0x38
  7e:	a911      	add	r1, sp, #68	; 0x44
  80:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple5field17h7da5ac79cde13c49E>
  84:	9002      	str	r0, [sp, #8]
  86:	e7ff      	b.n	88 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE+0x88>
  88:	a80e      	add	r0, sp, #56	; 0x38
  8a:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  8e:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  92:	e7ff      	b.n	94 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE+0x94>
  94:	e026      	b.n	e4 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE+0xe4>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:266
        irqn: u8,
  96:	9809      	ldr	r0, [sp, #36]	; 0x24
  98:	3001      	adds	r0, #1
  9a:	9012      	str	r0, [sp, #72]	; 0x48
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
  9c:	9907      	ldr	r1, [sp, #28]
  9e:	f240 0200 	movw	r2, #0
  a2:	f2c0 0200 	movt	r2, #0
  a6:	a813      	add	r0, sp, #76	; 0x4c
  a8:	2309      	movs	r3, #9
  aa:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE>
  ae:	e7ff      	b.n	b0 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE+0xb0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:266
        irqn: u8,
  b0:	9812      	ldr	r0, [sp, #72]	; 0x48
  b2:	9015      	str	r0, [sp, #84]	; 0x54
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
  b4:	f240 0000 	movw	r0, #0
  b8:	f2c0 0000 	movt	r0, #0
  bc:	4669      	mov	r1, sp
  be:	6008      	str	r0, [r1, #0]
  c0:	f240 0100 	movw	r1, #0
  c4:	f2c0 0100 	movt	r1, #0
  c8:	a813      	add	r0, sp, #76	; 0x4c
  ca:	2204      	movs	r2, #4
  cc:	ab15      	add	r3, sp, #84	; 0x54
  ce:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  d2:	9001      	str	r0, [sp, #4]
  d4:	e7ff      	b.n	d6 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE+0xd6>
  d6:	a813      	add	r0, sp, #76	; 0x4c
  d8:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E>
  dc:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  e0:	e7ff      	b.n	e2 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE+0xe2>
  e2:	e7ff      	b.n	e4 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hce8ed3d743caa67cE+0xe4>
  e4:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
  e8:	b016      	add	sp, #88	; 0x58
  ea:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E:

00000000 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E>:
_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:693
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b580      	push	{r7, lr}
   2:	b09c      	sub	sp, #112	; 0x70
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
   c:	9803      	ldr	r0, [sp, #12]
   e:	9006      	str	r0, [sp, #24]
  10:	9806      	ldr	r0, [sp, #24]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	4601      	mov	r1, r0
  16:	2806      	cmp	r0, #6
  18:	9202      	str	r2, [sp, #8]
  1a:	9301      	str	r3, [sp, #4]
  1c:	9100      	str	r1, [sp, #0]
  1e:	d806      	bhi.n	2e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0x2e>
  20:	9900      	ldr	r1, [sp, #0]
  22:	e8df f001 	tbb	[pc, r1]
  26:	1605      	.short	0x1605
  28:	5a493827 	.word	0x5a493827
  2c:	006b      	.short	0x006b
  2e:	defe      	udf	#254	; 0xfe
  30:	9904      	ldr	r1, [sp, #16]
  32:	f240 0200 	movw	r2, #0
  36:	f2c0 0200 	movt	r2, #0
  3a:	a807      	add	r0, sp, #28
  3c:	2310      	movs	r3, #16
  3e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  42:	e7ff      	b.n	44 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0x44>
  44:	a807      	add	r0, sp, #28
  46:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  4a:	f88d 0017 	strb.w	r0, [sp, #23]
  4e:	e7ff      	b.n	50 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0x50>
  50:	e065      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0x11e>
  52:	9904      	ldr	r1, [sp, #16]
  54:	f240 0200 	movw	r2, #0
  58:	f2c0 0200 	movt	r2, #0
  5c:	a80a      	add	r0, sp, #40	; 0x28
  5e:	2308      	movs	r3, #8
  60:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  64:	e7ff      	b.n	66 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0x66>
  66:	a80a      	add	r0, sp, #40	; 0x28
  68:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  6c:	f88d 0017 	strb.w	r0, [sp, #23]
  70:	e7ff      	b.n	72 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0x72>
  72:	e054      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0x11e>
  74:	9904      	ldr	r1, [sp, #16]
  76:	f240 0200 	movw	r2, #0
  7a:	f2c0 0200 	movt	r2, #0
  7e:	a80d      	add	r0, sp, #52	; 0x34
  80:	230a      	movs	r3, #10
  82:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  86:	e7ff      	b.n	88 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0x88>
  88:	a80d      	add	r0, sp, #52	; 0x34
  8a:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  8e:	f88d 0017 	strb.w	r0, [sp, #23]
  92:	e7ff      	b.n	94 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0x94>
  94:	e043      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0x11e>
  96:	9904      	ldr	r1, [sp, #16]
  98:	f240 0200 	movw	r2, #0
  9c:	f2c0 0200 	movt	r2, #0
  a0:	a810      	add	r0, sp, #64	; 0x40
  a2:	2306      	movs	r3, #6
  a4:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  a8:	e7ff      	b.n	aa <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0xaa>
  aa:	a810      	add	r0, sp, #64	; 0x40
  ac:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  b0:	f88d 0017 	strb.w	r0, [sp, #23]
  b4:	e7ff      	b.n	b6 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0xb6>
  b6:	e032      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0x11e>
  b8:	9904      	ldr	r1, [sp, #16]
  ba:	f240 0200 	movw	r2, #0
  be:	f2c0 0200 	movt	r2, #0
  c2:	a813      	add	r0, sp, #76	; 0x4c
  c4:	230c      	movs	r3, #12
  c6:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  ca:	e7ff      	b.n	cc <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0xcc>
  cc:	a813      	add	r0, sp, #76	; 0x4c
  ce:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  d2:	f88d 0017 	strb.w	r0, [sp, #23]
  d6:	e7ff      	b.n	d8 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0xd8>
  d8:	e021      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0x11e>
  da:	9904      	ldr	r1, [sp, #16]
  dc:	f240 0200 	movw	r2, #0
  e0:	f2c0 0200 	movt	r2, #0
  e4:	a816      	add	r0, sp, #88	; 0x58
  e6:	2306      	movs	r3, #6
  e8:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  ec:	e7ff      	b.n	ee <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0xee>
  ee:	a816      	add	r0, sp, #88	; 0x58
  f0:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  f4:	f88d 0017 	strb.w	r0, [sp, #23]
  f8:	e7ff      	b.n	fa <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0xfa>
  fa:	e010      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0x11e>
  fc:	9904      	ldr	r1, [sp, #16]
  fe:	f240 0200 	movw	r2, #0
 102:	f2c0 0200 	movt	r2, #0
 106:	a819      	add	r0, sp, #100	; 0x64
 108:	2307      	movs	r3, #7
 10a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
 10e:	e7ff      	b.n	110 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0x110>
 110:	a819      	add	r0, sp, #100	; 0x64
 112:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
 116:	f88d 0017 	strb.w	r0, [sp, #23]
 11a:	e7ff      	b.n	11c <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0x11c>
 11c:	e7ff      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a55e063b6a131d7E+0x11e>
 11e:	f89d 0017 	ldrb.w	r0, [sp, #23]
 122:	b01c      	add	sp, #112	; 0x70
 124:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.10.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.10
000002d3 l       .debug_str	00000000 
000002a6 l       .debug_str	00000000 
000002b4 l       .debug_str	00000000 
000002b8 l       .debug_str	00000000 
000002be l       .debug_str	00000000 
000002c2 l       .debug_str	00000000 
000002c6 l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
00000338 l       .debug_str	00000000 
00000362 l       .debug_str	00000000 
000003f2 l       .debug_str	00000000 
000003f7 l       .debug_str	00000000 
00000406 l       .debug_str	00000000 
0000042a l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001c9 l       .debug_str	00000000 
000001d3 l       .debug_str	00000000 
000001da l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
00000281 l       .debug_str	00000000 
0000028d l       .debug_str	00000000 
00000294 l       .debug_str	00000000 
00000298 l       .debug_str	00000000 
0000029d l       .debug_str	00000000 
000002a2 l       .debug_str	00000000 
00000000 l    d  .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h359738159b8e0f46E	00000000 .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h359738159b8e0f46E
00000000 l    d  .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE	00000000 .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE
00000000 l    d  .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcad60979ebbd0a90E	00000000 .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcad60979ebbd0a90E
00000000 l    d  .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h56a7b56a4f7a41f6E	00000000 .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h56a7b56a4f7a41f6E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h359738159b8e0f46E	00000046 _ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h359738159b8e0f46E
00000000         *UND*	00000000 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h00ef51355e3a38a0E
00000000         *UND*	00000000 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hcc0385d383e81921E
00000000         *UND*	00000000 _ZN4core3mem4swap17h6dd2a00406876ab9E
00000000         *UND*	00000000 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E
00000000 g     F .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE	0000009a _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE
00000000         *UND*	00000000 _ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h8590773df2d39077E
00000000 g     F .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcad60979ebbd0a90E	00000016 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcad60979ebbd0a90E
00000000 g     F .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h56a7b56a4f7a41f6E	00000052 _ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h56a7b56a4f7a41f6E



Disassembly of section .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h359738159b8e0f46E:

00000000 <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h359738159b8e0f46E>:
_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h359738159b8e0f46E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2786
   0:	b510      	push	{r4, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2787
  10:	9807      	ldr	r0, [sp, #28]
  12:	2100      	movs	r1, #0
  14:	910a      	str	r1, [sp, #40]	; 0x28
  16:	900b      	str	r0, [sp, #44]	; 0x2c
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9809      	ldr	r0, [sp, #36]	; 0x24
  1c:	990a      	ldr	r1, [sp, #40]	; 0x28
  1e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  20:	9006      	str	r0, [sp, #24]
  22:	4608      	mov	r0, r1
  24:	4621      	mov	r1, r4
  26:	9c06      	ldr	r4, [sp, #24]
  28:	9305      	str	r3, [sp, #20]
  2a:	4623      	mov	r3, r4
  2c:	f8cd c010 	str.w	ip, [sp, #16]
  30:	f8cd e00c 	str.w	lr, [sp, #12]
  34:	f7ff fffe 	bl	0 <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h359738159b8e0f46E>
  38:	9002      	str	r0, [sp, #8]
  3a:	9101      	str	r1, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h359738159b8e0f46E+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2788
  3e:	9802      	ldr	r0, [sp, #8]
  40:	9901      	ldr	r1, [sp, #4]
  42:	b00c      	add	sp, #48	; 0x30
  44:	bd10      	pop	{r4, pc}

Disassembly of section .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE:

00000000 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE>:
_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:170
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
   a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
   e:	9803      	ldr	r0, [sp, #12]
  10:	1d02      	adds	r2, r0, #4
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hcc0385d383e81921E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	07c1      	lsls	r1, r0, #31
  22:	2900      	cmp	r1, #0
  24:	d023      	beq.n	6e <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE+0x6e>
  26:	e7ff      	b.n	28 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  28:	9803      	ldr	r0, [sp, #12]
  2a:	2101      	movs	r1, #1
  2c:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
  30:	f7ff fffe 	bl	0 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h00ef51355e3a38a0E>
  34:	9107      	str	r1, [sp, #28]
  36:	9006      	str	r0, [sp, #24]
  38:	e7ff      	b.n	3a <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE+0x3a>
  3a:	9806      	ldr	r0, [sp, #24]
  3c:	2801      	cmp	r0, #1
  3e:	d10f      	bne.n	60 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE+0x60>
  40:	e7ff      	b.n	42 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE+0x42>
  42:	2000      	movs	r0, #0
  44:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:177
  4c:	9903      	ldr	r1, [sp, #12]
  4e:	a808      	add	r0, sp, #32
  50:	f7ff fffe 	bl	0 <_ZN4core3mem4swap17h6dd2a00406876ab9E>
  54:	e7ff      	b.n	56 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:178
  56:	9808      	ldr	r0, [sp, #32]
  58:	9005      	str	r0, [sp, #20]
  5a:	2001      	movs	r0, #1
  5c:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  5e:	e002      	b.n	66 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE+0x66>
  60:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:180
  62:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  64:	e7ff      	b.n	66 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  66:	9806      	ldr	r0, [sp, #24]
  68:	2801      	cmp	r0, #1
  6a:	d00b      	beq.n	84 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE+0x84>
  6c:	e014      	b.n	98 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE+0x98>
  6e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:183
  70:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
  72:	e7ff      	b.n	74 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:185
  74:	9804      	ldr	r0, [sp, #16]
  76:	9905      	ldr	r1, [sp, #20]
  78:	b00a      	add	sp, #40	; 0x28
  7a:	bd80      	pop	{r7, pc}
  7c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  7e:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
  82:	e7f7      	b.n	74 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  84:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  88:	07c0      	lsls	r0, r0, #31
  8a:	2800      	cmp	r0, #0
  8c:	d0f6      	beq.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE+0x7c>
  8e:	e7ff      	b.n	90 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE+0x90>
  90:	2000      	movs	r0, #0
  92:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  96:	e7f1      	b.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE+0x7c>
  98:	e7f0      	b.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE+0x7c>

Disassembly of section .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcad60979ebbd0a90E:

00000000 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcad60979ebbd0a90E>:
_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcad60979ebbd0a90E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:245
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:246
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:247
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h56a7b56a4f7a41f6E:

00000000 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h56a7b56a4f7a41f6E>:
_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h56a7b56a4f7a41f6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2737
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2738
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h8590773df2d39077E>
  28:	9003      	str	r0, [sp, #12]
  2a:	e7ff      	b.n	2c <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h56a7b56a4f7a41f6E+0x2c>
  2c:	9908      	ldr	r1, [sp, #32]
  2e:	9803      	ldr	r0, [sp, #12]
  30:	f7ff fffe 	bl	0 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E>
  34:	9002      	str	r0, [sp, #8]
  36:	e7ff      	b.n	38 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h56a7b56a4f7a41f6E+0x38>
  38:	9808      	ldr	r0, [sp, #32]
  3a:	9909      	ldr	r1, [sp, #36]	; 0x24
  3c:	1a09      	subs	r1, r1, r0
  3e:	9802      	ldr	r0, [sp, #8]
  40:	f7ff fffe 	bl	0 <_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E>
  44:	9001      	str	r0, [sp, #4]
  46:	9100      	str	r1, [sp, #0]
  48:	e7ff      	b.n	4a <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h56a7b56a4f7a41f6E+0x4a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2739
  4a:	9801      	ldr	r0, [sp, #4]
  4c:	9900      	ldr	r1, [sp, #0]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	bdb0      	pop	{r4, r5, r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.11.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.11
000004a5 l       .debug_str	00000000 
0000032a l       .debug_str	00000000 
00000340 l       .debug_str	00000000 
00000347 l       .debug_str	00000000 
0000034a l       .debug_str	00000000 
0000034e l       .debug_str	00000000 
00000359 l       .debug_str	00000000 
0000035b l       .debug_str	00000000 
00000384 l       .debug_str	00000000 
0000040e l       .debug_str	00000000 
0000041a l       .debug_str	00000000 
000004e4 l       .debug_str	00000000 
000004ed l       .debug_str	00000000 
0000052d l       .debug_str	00000000 
00000537 l       .debug_str	00000000 
00000577 l       .debug_str	00000000 
00000581 l       .debug_str	00000000 
000005c6 l       .debug_str	00000000 
000005d4 l       .debug_str	00000000 
000005d9 l       .debug_str	00000000 
000005de l       .debug_str	00000000 
000005fa l       .debug_str	00000000 
00000617 l       .debug_str	00000000 
00000619 l       .debug_str	00000000 
00000621 l       .debug_str	00000000 
00000623 l       .debug_str	00000000 
00000648 l       .debug_str	00000000 
0000064c l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
0000016d l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
000001ad l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
000001f8 l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
00000261 l       .debug_str	00000000 
0000026d l       .debug_str	00000000 
0000026f l       .debug_str	00000000 
000002c0 l       .debug_str	00000000 
000002d2 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E	00000000 .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E
00000000 l    d  .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE	00000000 .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17he340b1f735481731E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17he340b1f735481731E
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h4f15b2a2744f0786E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h4f15b2a2744f0786E
00000000 l    d  .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h4eee42378f1677dfE	00000000 .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h4eee42378f1677dfE
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h4ec27672166deb2fE	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h4ec27672166deb2fE
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h7ed1cab8960a2958E	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h7ed1cab8960a2958E
00000000 l    d  .text._ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E	00000000 .text._ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E
00000000 l    d  .text._ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E	00000000 .text._ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E
00000000 l    d  .text._ZN8cortex_m10peripheral3itm4Stim9write_u3217hc2ec6393056446a0E	00000000 .text._ZN8cortex_m10peripheral3itm4Stim9write_u3217hc2ec6393056446a0E
00000000 l    d  .text._ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE	00000000 .text._ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17h78a9b006f957b588E
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17hbee86689a67e852fE
00000000 g     F .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E	0000000e _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E
00000000 g     F .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE	0000000e _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17he340b1f735481731E	0000000e _ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17he340b1f735481731E
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h4f15b2a2744f0786E	0000001a _ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h4f15b2a2744f0786E
00000000 g     F .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h4eee42378f1677dfE	0000001e _ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h4eee42378f1677dfE
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h4ec27672166deb2fE	00000012 .hidden _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h4ec27672166deb2fE
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h7ed1cab8960a2958E	00000012 .hidden _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h7ed1cab8960a2958E
00000000 g     F .text._ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE	0000002c _ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE
00000000 g     F .text._ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E	0000002c _ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E
00000000 g     F .text._ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E	0000002c _ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E
00000000 g     F .text._ZN8cortex_m10peripheral3itm4Stim9write_u3217hc2ec6393056446a0E	00000028 _ZN8cortex_m10peripheral3itm4Stim9write_u3217hc2ec6393056446a0E



Disassembly of section .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E:

00000000 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E>:
_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1533
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1536
   6:	9801      	ldr	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1537
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE:

00000000 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>:
_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1533
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1536
   6:	9801      	ldr	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1537
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17he340b1f735481731E:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17he340b1f735481731E>:
_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17he340b1f735481731E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:547
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h4f15b2a2744f0786E:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h4f15b2a2744f0786E>:
_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h4f15b2a2744f0786E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:539
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:540
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h4f15b2a2744f0786E>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h4f15b2a2744f0786E+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:541
  14:	9801      	ldr	r0, [sp, #4]
  16:	b004      	add	sp, #16
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h4eee42378f1677dfE:

00000000 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h4eee42378f1677dfE>:
_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h4eee42378f1677dfE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:568
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:569
   8:	9802      	ldr	r0, [sp, #8]
   a:	9101      	str	r1, [sp, #4]
   c:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h4eee42378f1677dfE>
  10:	9000      	str	r0, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h4eee42378f1677dfE+0x14>
  14:	9800      	ldr	r0, [sp, #0]
  16:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:570
  18:	9803      	ldr	r0, [sp, #12]
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h4ec27672166deb2fE:

00000000 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h4ec27672166deb2fE>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h4ec27672166deb2fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:31
    /// As by STM documentation, this flag is not reset on
    /// soft-reset, only on power reset.
    pub fn enable_trace(&mut self) {
        // set bit 24 / TRCENA
        unsafe {
            self.demcr.modify(|w| w | DCB_DEMCR_TRCENA);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h7ed1cab8960a2958E:

00000000 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h7ed1cab8960a2958E>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h7ed1cab8960a2958E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:39

    /// Disables TRACE. See `DCB::enable_trace()` for more details
    pub fn disable_trace(&mut self) {
        // unset bit 24 / TRCENA
        unsafe {
            self.demcr.modify(|w| w & !DCB_DEMCR_TRCENA);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E:

00000000 <_ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E>:
_ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:38
    register: UnsafeCell<u32>,
}

impl Stim {
    /// Writes an `u8` payload into the stimulus port
    pub fn write_u8(&mut self, value: u8) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	f88d 1017 	strb.w	r1, [sp, #23]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:39
        unsafe { ptr::write_volatile(self.register.get() as *mut u8, value) }
   e:	9804      	ldr	r0, [sp, #16]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E+0x1c>
  1c:	f89d 1017 	ldrb.w	r1, [sp, #23]
  20:	9801      	ldr	r0, [sp, #4]
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h78a9b006f957b588E>
  26:	e7ff      	b.n	28 <_ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E+0x28>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:40
    }
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E:

00000000 <_ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E>:
_ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:43

    /// Writes an `u16` payload into the stimulus port
    pub fn write_u16(&mut self, value: u16) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	f8ad 1016 	strh.w	r1, [sp, #22]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:44
        unsafe { ptr::write_volatile(self.register.get() as *mut u16, value) }
   e:	9804      	ldr	r0, [sp, #16]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E+0x1c>
  1c:	f8bd 1016 	ldrh.w	r1, [sp, #22]
  20:	9801      	ldr	r0, [sp, #4]
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbee86689a67e852fE>
  26:	e7ff      	b.n	28 <_ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E+0x28>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:45
    }
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3itm4Stim9write_u3217hc2ec6393056446a0E:

00000000 <_ZN8cortex_m10peripheral3itm4Stim9write_u3217hc2ec6393056446a0E>:
_ZN8cortex_m10peripheral3itm4Stim9write_u3217hc2ec6393056446a0E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:48

    /// Writes an `u32` payload into the stimulus port
    pub fn write_u32(&mut self, value: u32) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:49
        unsafe { ptr::write_volatile(self.register.get(), value) }
   c:	9804      	ldr	r0, [sp, #16]
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim9write_u3217hc2ec6393056446a0E>
  16:	9001      	str	r0, [sp, #4]
  18:	e7ff      	b.n	1a <_ZN8cortex_m10peripheral3itm4Stim9write_u3217hc2ec6393056446a0E+0x1a>
  1a:	9905      	ldr	r1, [sp, #20]
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
  22:	e7ff      	b.n	24 <_ZN8cortex_m10peripheral3itm4Stim9write_u3217hc2ec6393056446a0E+0x24>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:50
    }
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE:

00000000 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE>:
_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:53

    /// Returns `true` if the stimulus port is ready to accept more data
    pub fn is_fifo_ready(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:54
        unsafe { ptr::read_volatile(self.register.get()) == 1 }
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
  1a:	9000      	str	r0, [sp, #0]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE+0x1e>
  1e:	9800      	ldr	r0, [sp, #0]
  20:	1e41      	subs	r1, r0, #1
  22:	fab1 f181 	clz	r1, r1
  26:	0948      	lsrs	r0, r1, #5
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:55
    }
  28:	b004      	add	sp, #16
  2a:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.12.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.12
00000710 l       .debug_str	00000000 
00000679 l       .debug_str	00000000 
0000067b l       .debug_str	00000000 
0000068f l       .debug_str	00000000 
000006f8 l       .debug_str	00000000 
00000716 l       .debug_str	00000000 
0000073f l       .debug_str	00000000 
00000743 l       .debug_str	00000000 
0000076c l       .debug_str	00000000 
00000770 l       .debug_str	00000000 
00000802 l       .debug_str	00000000 
0000080e l       .debug_str	00000000 
00000812 l       .debug_str	00000000 
0000081d l       .debug_str	00000000 
00000821 l       .debug_str	00000000 
0000082a l       .debug_str	00000000 
00000830 l       .debug_str	00000000 
0000083b l       .debug_str	00000000 
00000844 l       .debug_str	00000000 
00000851 l       .debug_str	00000000 
0000085c l       .debug_str	00000000 
00000864 l       .debug_str	00000000 
00000869 l       .debug_str	00000000 
00000870 l       .debug_str	00000000 
00000876 l       .debug_str	00000000 
0000087f l       .debug_str	00000000 
00000889 l       .debug_str	00000000 
000008a7 l       .debug_str	00000000 
000008d2 l       .debug_str	00000000 
000008d4 l       .debug_str	00000000 
000008de l       .debug_str	00000000 
000008e0 l       .debug_str	00000000 
000008eb l       .debug_str	00000000 
00000906 l       .debug_str	00000000 
0000092b l       .debug_str	00000000 
00000933 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
0000017e l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
0000018d l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
00000195 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
0000020b l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
00000266 l       .debug_str	00000000 
0000027f l       .debug_str	00000000 
00000285 l       .debug_str	00000000 
000002c3 l       .debug_str	00000000 
000002de l       .debug_str	00000000 
0000031c l       .debug_str	00000000 
00000334 l       .debug_str	00000000 
00000399 l       .debug_str	00000000 
0000039c l       .debug_str	00000000 
000003a1 l       .debug_str	00000000 
000003a5 l       .debug_str	00000000 
000003da l       .debug_str	00000000 
000003f2 l       .debug_str	00000000 
000003f7 l       .debug_str	00000000 
0000042c l       .debug_str	00000000 
00000445 l       .debug_str	00000000 
00000449 l       .debug_str	00000000 
0000044d l       .debug_str	00000000 
00000456 l       .debug_str	00000000 
0000045b l       .debug_str	00000000 
00000461 l       .debug_str	00000000 
00000471 l       .debug_str	00000000 
00000476 l       .debug_str	00000000 
0000049b l       .debug_str	00000000 
000004a0 l       .debug_str	00000000 
000004b9 l       .debug_str	00000000 
000004ee l       .debug_str	00000000 
0000051b l       .debug_str	00000000 
00000541 l       .debug_str	00000000 
00000576 l       .debug_str	00000000 
000005b0 l       .debug_str	00000000 
000005ea l       .debug_str	00000000 
00000602 l       .debug_str	00000000 
0000060b l       .debug_str	00000000 
00000615 l       .debug_str	00000000 
0000061c l       .debug_str	00000000 
00000625 l       .debug_str	00000000 
00000663 l       .debug_str	00000000 
00000676 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h78858ceeb6ee1560E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h78858ceeb6ee1560E
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h8e02e56a52472434E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h8e02e56a52472434E
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h9a01725860e361d4E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h9a01725860e361d4E
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E
00000000 l    d  .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hcc0385d383e81921E	00000000 .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hcc0385d383e81921E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h14ab48553b30c581E	00000000 .text._ZN4core3ptr18real_drop_in_place17h14ab48553b30c581E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h42dbd8b6a4cb343bE	00000000 .text._ZN4core3ptr18real_drop_in_place17h42dbd8b6a4cb343bE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h6af0a6aa6642040bE	00000000 .text._ZN4core3ptr18real_drop_in_place17h6af0a6aa6642040bE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17he5836a1ff466765aE	00000000 .text._ZN4core3ptr18real_drop_in_place17he5836a1ff466765aE
00000000 l    d  .text._ZN4core3str23from_utf8_unchecked_mut17h5ecfe57cd4a13e80E	00000000 .text._ZN4core3str23from_utf8_unchecked_mut17h5ecfe57cd4a13e80E
00000000 l    d  .text._ZN4core4char7convert18from_u32_unchecked17hc5d67f9e9f079e14E	00000000 .text._ZN4core4char7convert18from_u32_unchecked17hc5d67f9e9f079e14E
00000000 l    d  .text._ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfd8eca64a00e0407E	00000000 .text._ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfd8eca64a00e0407E
00000000 l    d  .text._ZN8cortex_m3asm3nop17h85941675dce26246E	00000000 .text._ZN8cortex_m3asm3nop17h85941675dce26246E
00000000 l    d  .text._ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE	00000000 .text._ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17hce5ab6a8dd7766cbE	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17hce5ab6a8dd7766cbE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h78858ceeb6ee1560E	0000002c _ZN4core10intrinsics19copy_nonoverlapping17h78858ceeb6ee1560E
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h8e02e56a52472434E	0000002e _ZN4core10intrinsics19copy_nonoverlapping17h8e02e56a52472434E
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h9a01725860e361d4E	0000002c _ZN4core10intrinsics19copy_nonoverlapping17h9a01725860e361d4E
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E	0000002c _ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E
00000000 g     F .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hcc0385d383e81921E	00000028 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hcc0385d383e81921E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h14ab48553b30c581E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h14ab48553b30c581E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h42dbd8b6a4cb343bE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h42dbd8b6a4cb343bE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h6af0a6aa6642040bE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h6af0a6aa6642040bE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17he5836a1ff466765aE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17he5836a1ff466765aE
00000000 g     F .text._ZN4core3str23from_utf8_unchecked_mut17h5ecfe57cd4a13e80E	00000016 .hidden _ZN4core3str23from_utf8_unchecked_mut17h5ecfe57cd4a13e80E
00000000 g     F .text._ZN4core4char7convert18from_u32_unchecked17hc5d67f9e9f079e14E	00000018 .hidden _ZN4core4char7convert18from_u32_unchecked17hc5d67f9e9f079e14E
00000000 g     F .text._ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfd8eca64a00e0407E	00000016 _ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfd8eca64a00e0407E
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17hce5ab6a8dd7766cbE	00000012 .hidden _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17hce5ab6a8dd7766cbE
00000000 g     F .text._ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE	0000000a .hidden _ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE
00000000 g     F .text._ZN8cortex_m3asm3nop17h85941675dce26246E	0000000a .hidden _ZN8cortex_m3asm3nop17h85941675dce26246E
00000000         *UND*	00000000 __aeabi_memcpy
00000000         *UND*	00000000 __aeabi_memcpy4
00000000         *UND*	00000000 __dsb
00000000         *UND*	00000000 __nop



Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h78858ceeb6ee1560E:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17h78858ceeb6ee1560E>:
_ZN4core10intrinsics19copy_nonoverlapping17h78858ceeb6ee1560E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9003      	str	r0, [sp, #12]
   c:	9104      	str	r1, [sp, #16]
   e:	9205      	str	r2, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9903      	ldr	r1, [sp, #12]
  12:	9804      	ldr	r0, [sp, #16]
  14:	9a05      	ldr	r2, [sp, #20]
  16:	0092      	lsls	r2, r2, #2
  18:	9302      	str	r3, [sp, #8]
  1a:	f8cd c004 	str.w	ip, [sp, #4]
  1e:	f8cd e000 	str.w	lr, [sp]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy4>
  26:	e7ff      	b.n	28 <_ZN4core10intrinsics19copy_nonoverlapping17h78858ceeb6ee1560E+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h8e02e56a52472434E:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17h8e02e56a52472434E>:
_ZN4core10intrinsics19copy_nonoverlapping17h8e02e56a52472434E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9905      	ldr	r1, [sp, #20]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9a07      	ldr	r2, [sp, #28]
  16:	0052      	lsls	r2, r2, #1
  18:	9304      	str	r3, [sp, #16]
  1a:	f8cd c00c 	str.w	ip, [sp, #12]
  1e:	f8cd e008 	str.w	lr, [sp, #8]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy>
  26:	9001      	str	r0, [sp, #4]
  28:	e7ff      	b.n	2a <_ZN4core10intrinsics19copy_nonoverlapping17h8e02e56a52472434E+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  2a:	b008      	add	sp, #32
  2c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h9a01725860e361d4E:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17h9a01725860e361d4E>:
_ZN4core10intrinsics19copy_nonoverlapping17h9a01725860e361d4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9003      	str	r0, [sp, #12]
   c:	9104      	str	r1, [sp, #16]
   e:	9205      	str	r2, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9903      	ldr	r1, [sp, #12]
  12:	9804      	ldr	r0, [sp, #16]
  14:	9a05      	ldr	r2, [sp, #20]
  16:	0092      	lsls	r2, r2, #2
  18:	9302      	str	r3, [sp, #8]
  1a:	f8cd c004 	str.w	ip, [sp, #4]
  1e:	f8cd e000 	str.w	lr, [sp]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy4>
  26:	e7ff      	b.n	28 <_ZN4core10intrinsics19copy_nonoverlapping17h9a01725860e361d4E+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E>:
_ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9905      	ldr	r1, [sp, #20]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9a07      	ldr	r2, [sp, #28]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <__aeabi_memcpy>
  24:	9001      	str	r0, [sp, #4]
  26:	e7ff      	b.n	28 <_ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  28:	b008      	add	sp, #32
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hcc0385d383e81921E:

00000000 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hcc0385d383e81921E>:
_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hcc0385d383e81921E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:974
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	f04f 0c00 	mov.w	ip, #0
  16:	4288      	cmp	r0, r1
  18:	bf38      	it	cc
  1a:	f04f 0c01 	movcc.w	ip, #1
  1e:	4660      	mov	r0, ip
  20:	9201      	str	r2, [sp, #4]
  22:	9300      	str	r3, [sp, #0]
  24:	b004      	add	sp, #16
  26:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h14ab48553b30c581E:

00000000 <_ZN4core3ptr18real_drop_in_place17h14ab48553b30c581E>:
_ZN4core3ptr18real_drop_in_place17h14ab48553b30c581E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h42dbd8b6a4cb343bE:

00000000 <_ZN4core3ptr18real_drop_in_place17h42dbd8b6a4cb343bE>:
_ZN4core3ptr18real_drop_in_place17h42dbd8b6a4cb343bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h6af0a6aa6642040bE:

00000000 <_ZN4core3ptr18real_drop_in_place17h6af0a6aa6642040bE>:
_ZN4core3ptr18real_drop_in_place17h6af0a6aa6642040bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17he5836a1ff466765aE:

00000000 <_ZN4core3ptr18real_drop_in_place17he5836a1ff466765aE>:
_ZN4core3ptr18real_drop_in_place17he5836a1ff466765aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3str23from_utf8_unchecked_mut17h5ecfe57cd4a13e80E:

00000000 <_ZN4core3str23from_utf8_unchecked_mut17h5ecfe57cd4a13e80E>:
_ZN4core3str23from_utf8_unchecked_mut17h5ecfe57cd4a13e80E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:438
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:439
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:440
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN4core4char7convert18from_u32_unchecked17hc5d67f9e9f079e14E:

00000000 <_ZN4core4char7convert18from_u32_unchecked17hc5d67f9e9f079e14E>:
_ZN4core4char7convert18from_u32_unchecked17hc5d67f9e9f079e14E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/convert.rs:101
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/convert.rs:102
   6:	9802      	ldr	r0, [sp, #8]
   8:	9003      	str	r0, [sp, #12]
   a:	9803      	ldr	r0, [sp, #12]
   c:	9101      	str	r1, [sp, #4]
   e:	9000      	str	r0, [sp, #0]
  10:	e7ff      	b.n	12 <_ZN4core4char7convert18from_u32_unchecked17hc5d67f9e9f079e14E+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/convert.rs:103
  12:	9800      	ldr	r0, [sp, #0]
  14:	b004      	add	sp, #16
  16:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfd8eca64a00e0407E:

00000000 <_ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfd8eca64a00e0407E>:
_ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfd8eca64a00e0407E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/aligned-0.3.1/src/lib.rs:79
    A: sealed::Alignment,
    T: ?Sized,
{
    type Target = T;

    fn deref(&self) -> &T {
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/aligned-0.3.1/src/lib.rs:80
        &self.value
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/aligned-0.3.1/src/lib.rs:81
    }
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m3asm3nop17h85941675dce26246E:

00000000 <_ZN8cortex_m3asm3nop17h85941675dce26246E>:
_ZN8cortex_m3asm3nop17h85941675dce26246E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:65
    }
}

/// A no-operation. Useful to prevent delay loops from being optimized away.
#[inline]
pub fn nop() {
   0:	b580      	push	{r7, lr}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:76
        () => unsafe {
            extern "C" {
                fn __nop();
            }

            __nop()
   2:	f7ff fffe 	bl	0 <__nop>
   6:	e7ff      	b.n	8 <_ZN8cortex_m3asm3nop17h85941675dce26246E+0x8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:82
        },

        #[cfg(not(cortex_m))]
        () => unimplemented!(),
    }
}
   8:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE:

00000000 <_ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE>:
_ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:180
/// can execute until this instruction completes. This instruction completes only when both:
///
///  * any explicit memory access made before this instruction is complete
///  * all cache and branch predictor maintenance operations before this instruction complete
#[inline]
pub fn dsb() {
   0:	b580      	push	{r7, lr}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:191
        () => unsafe {
            extern "C" {
                fn __dsb();
            }

            __dsb()
   2:	f7ff fffe 	bl	0 <__dsb>
   6:	e7ff      	b.n	8 <_ZN8cortex_m3asm3dsb17ha057116a29c9e9bbE+0x8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:198
        },

        #[cfg(not(cortex_m))]
        () => unimplemented!(),
    }
}
   8:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17hce5ab6a8dd7766cbE:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17hce5ab6a8dd7766cbE>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17hce5ab6a8dd7766cbE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:69

impl DWT {
    /// Enables the cycle counter
    #[cfg(not(armv6m))]
    pub fn enable_cycle_counter(&mut self) {
        unsafe { self.ctrl.modify(|r| r | 1) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0001 	orr.w	r0, r0, #1
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.13.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.13
000006bc l       .debug_str	00000000 
000006eb l       .debug_str	00000000 
000006f5 l       .debug_str	00000000 
00000753 l       .debug_str	00000000 
0000075e l       .debug_str	00000000 
0000077b l       .debug_str	00000000 
0000077f l       .debug_str	00000000 
00000787 l       .debug_str	00000000 
0000079e l       .debug_str	00000000 
000007c2 l       .debug_str	00000000 
000007de l       .debug_str	00000000 
000007e3 l       .debug_str	00000000 
000007ec l       .debug_str	00000000 
000007f3 l       .debug_str	00000000 
0000080c l       .debug_str	00000000 
00000816 l       .debug_str	00000000 
00000830 l       .debug_str	00000000 
00000844 l       .debug_str	00000000 
0000084d l       .debug_str	00000000 
00000854 l       .debug_str	00000000 
0000085f l       .debug_str	00000000 
00000864 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
0000011a l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
0000016d l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001af l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
0000024f l       .debug_str	00000000 
0000025b l       .debug_str	00000000 
0000025f l       .debug_str	00000000 
000002f0 l       .debug_str	00000000 
0000037e l       .debug_str	00000000 
0000040e l       .debug_str	00000000 
0000049e l       .debug_str	00000000 
0000052e l       .debug_str	00000000 
0000059a l       .debug_str	00000000 
000005a2 l       .debug_str	00000000 
000005a4 l       .debug_str	00000000 
000005a9 l       .debug_str	00000000 
000005d4 l       .debug_str	00000000 
000005d6 l       .debug_str	00000000 
000005dc l       .debug_str	00000000 
000005e1 l       .debug_str	00000000 
000005e6 l       .debug_str	00000000 
000005ec l       .debug_str	00000000 
000005f2 l       .debug_str	00000000 
000005f9 l       .debug_str	00000000 
000005fe l       .debug_str	00000000 
00000604 l       .debug_str	00000000 
00000606 l       .debug_str	00000000 
0000060b l       .debug_str	00000000 
0000060f l       .debug_str	00000000 
0000061d l       .debug_str	00000000 
00000627 l       .debug_str	00000000 
0000062b l       .debug_str	00000000 
00000633 l       .debug_str	00000000 
0000063b l       .debug_str	00000000 
00000642 l       .debug_str	00000000 
00000656 l       .debug_str	00000000 
00000662 l       .debug_str	00000000 
0000066d l       .debug_str	00000000 
00000674 l       .debug_str	00000000 
0000067a l       .debug_str	00000000 
0000067e l       .debug_str	00000000 
00000684 l       .debug_str	00000000 
0000068a l       .debug_str	00000000 
0000068d l       .debug_str	00000000 
0000069c l       .debug_str	00000000 
000006a3 l       .debug_str	00000000 
000006a7 l       .debug_str	00000000 
000006b0 l       .debug_str	00000000 
000006d5 l       .debug_str	00000000 
000006da l       .debug_str	00000000 
00000000 l     O .rodata.cst8	00000008 .Lanon.9ce06090e175846e3853a8a130463c95.0
00000000 l     O .rodata.cst4	00000004 .Lanon.9ce06090e175846e3853a8a130463c95.1
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hd04f64f3d50c0312E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hd04f64f3d50c0312E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17heee6c22573f7e325E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17heee6c22573f7e325E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h2b0f9ed57756b58eE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h2b0f9ed57756b58eE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hccb947842f9b854dE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hccb947842f9b854dE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h3e2fa3a9ea4c2e6fE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h3e2fa3a9ea4c2e6fE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb836417519750ea4E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb836417519750ea4E
00000000 l    d  .text._ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E	00000000 .text._ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000 g     F .text._ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E	00000078 _ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h2b0f9ed57756b58eE	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h2b0f9ed57756b58eE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hd04f64f3d50c0312E	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hd04f64f3d50c0312E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hccb947842f9b854dE	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hccb947842f9b854dE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h3e2fa3a9ea4c2e6fE	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h3e2fa3a9ea4c2e6fE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb836417519750ea4E	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb836417519750ea4E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17heee6c22573f7e325E	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17heee6c22573f7e325E



Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hd04f64f3d50c0312E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hd04f64f3d50c0312E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hd04f64f3d50c0312E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:49
        unsafe { self.cvr.write(0) }
    }

    /// Disables counter
    pub fn disable_counter(&mut self) {
        unsafe { self.csr.modify(|v| v & !SYST_CSR_ENABLE) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0001 	bic.w	r0, r0, #1
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17heee6c22573f7e325E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17heee6c22573f7e325E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17heee6c22573f7e325E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:54
    }

    /// Disables SysTick interrupt
    pub fn disable_interrupt(&mut self) {
        unsafe { self.csr.modify(|v| v & !SYST_CSR_TICKINT) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0002 	bic.w	r0, r0, #2
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h2b0f9ed57756b58eE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h2b0f9ed57756b58eE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h2b0f9ed57756b58eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:70
    /// - Clear current value
    /// - Program Control and Status register"
    ///
    /// The sequence translates to `self.set_reload(x); self.clear_current(); self.enable_counter()`
    pub fn enable_counter(&mut self) {
        unsafe { self.csr.modify(|v| v | SYST_CSR_ENABLE) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0001 	orr.w	r0, r0, #1
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hccb947842f9b854dE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hccb947842f9b854dE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hccb947842f9b854dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:75
    }

    /// Enables SysTick interrupt
    pub fn enable_interrupt(&mut self) {
        unsafe { self.csr.modify(|v| v | SYST_CSR_TICKINT) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0002 	orr.w	r0, r0, #2
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h3e2fa3a9ea4c2e6fE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h3e2fa3a9ea4c2e6fE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h3e2fa3a9ea4c2e6fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:156
    }

    /// Sets clock source
    pub fn set_clock_source(&mut self, clk_source: SystClkSource) {
        match clk_source {
            SystClkSource::External => unsafe { self.csr.modify(|v| v & !SYST_CSR_CLKSOURCE) },
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0004 	bic.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb836417519750ea4E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb836417519750ea4E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb836417519750ea4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:157
            SystClkSource::Core => unsafe { self.csr.modify(|v| v | SYST_CSR_CLKSOURCE) },
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0004 	orr.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E:

00000000 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E>:
_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:21
#[derive(Clone, Copy, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E+0x2c>
  20:	e7ff      	b.n	22 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E+0x4e>
  28:	e7ff      	b.n	2a <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2304      	movs	r3, #4
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  3e:	e7ff      	b.n	40 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E+0x4c>
  4c:	e010      	b.n	70 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2308      	movs	r3, #8
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  60:	e7ff      	b.n	62 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E+0x6e>
  6e:	e7ff      	b.n	70 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17haf0903d083370985E+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.14.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.14
00000319 l       .debug_str	00000000 
000003cc l       .debug_str	00000000 
000003f0 l       .debug_str	00000000 
0000040c l       .debug_str	00000000 
00000411 l       .debug_str	00000000 
0000041a l       .debug_str	00000000 
00000421 l       .debug_str	00000000 
0000043a l       .debug_str	00000000 
00000444 l       .debug_str	00000000 
0000045e l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000198 l       .debug_str	00000000 
000001f5 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
000001fe l       .debug_str	00000000 
00000200 l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
0000020f l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
0000021a l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
00000227 l       .debug_str	00000000 
0000022c l       .debug_str	00000000 
00000232 l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
00000239 l       .debug_str	00000000 
0000023d l       .debug_str	00000000 
0000024b l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
00000259 l       .debug_str	00000000 
00000261 l       .debug_str	00000000 
00000269 l       .debug_str	00000000 
00000270 l       .debug_str	00000000 
00000284 l       .debug_str	00000000 
00000290 l       .debug_str	00000000 
0000029b l       .debug_str	00000000 
000002a2 l       .debug_str	00000000 
000002a8 l       .debug_str	00000000 
000002ac l       .debug_str	00000000 
000002b2 l       .debug_str	00000000 
000002b8 l       .debug_str	00000000 
000002bb l       .debug_str	00000000 
000002ca l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
000002de l       .debug_str	00000000 
000002ea l       .debug_str	00000000 
00000303 l       .debug_str	00000000 
00000308 l       .debug_str	00000000 
00000323 l       .debug_str	00000000 
00000381 l       .debug_str	00000000 
0000038c l       .debug_str	00000000 
000003a9 l       .debug_str	00000000 
000003ad l       .debug_str	00000000 
000003b5 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E	00000000 .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E
00000000 l    d  .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E	00000000 .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17heb4d046d241d78d0E
00000000         *UND*	00000000 _ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17ha7805aa8d849f46cE
00000000 g     F .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E	00000072 .hidden _ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E
00000000 g     F .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E	00000072 .hidden _ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E
00000000         *UND*	00000000 _ZN4core3fmt3num52_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u8$GT$3fmt17he275dc913fe9b8e5E
00000000         *UND*	00000000 _ZN4core3fmt3num52_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u8$GT$3fmt17h1d24bfddebe6efa8E
00000000         *UND*	00000000 _ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hc8816b6e2fbd78aaE
00000000         *UND*	00000000 _ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17hc1bd8b99f165c287E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_lower_hex17h6ead2f28bb05b574E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_upper_hex17hd6d96e6aa5cb78d8E



Disassembly of section .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E:

00000000 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E>:
_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_lower_hex17h6ead2f28bb05b574E>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d008      	beq.n	34 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E+0x34>
  22:	e7ff      	b.n	24 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u8$GT$3fmt17he275dc913fe9b8e5E>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e7ff      	b.n	32 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  32:	e01a      	b.n	6a <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  34:	9806      	ldr	r0, [sp, #24]
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_upper_hex17hd6d96e6aa5cb78d8E>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d008      	beq.n	58 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E+0x58>
  46:	e7ff      	b.n	48 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u8$GT$3fmt17h1d24bfddebe6efa8E>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e7ff      	b.n	56 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  56:	e007      	b.n	68 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:152
  58:	9805      	ldr	r0, [sp, #20]
  5a:	9906      	ldr	r1, [sp, #24]
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17heb4d046d241d78d0E>
  60:	f88d 001f 	strb.w	r0, [sp, #31]
  64:	e7ff      	b.n	66 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  66:	e7ff      	b.n	68 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E:

00000000 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E>:
_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_lower_hex17h6ead2f28bb05b574E>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d008      	beq.n	34 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E+0x34>
  22:	e7ff      	b.n	24 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hc8816b6e2fbd78aaE>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e7ff      	b.n	32 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  32:	e01a      	b.n	6a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  34:	9806      	ldr	r0, [sp, #24]
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_upper_hex17hd6d96e6aa5cb78d8E>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d008      	beq.n	58 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E+0x58>
  46:	e7ff      	b.n	48 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17hc1bd8b99f165c287E>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e7ff      	b.n	56 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  56:	e007      	b.n	68 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:152
  58:	9805      	ldr	r0, [sp, #20]
  5a:	9906      	ldr	r1, [sp, #24]
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17ha7805aa8d849f46cE>
  60:	f88d 001f 	strb.w	r0, [sp, #31]
  64:	e7ff      	b.n	66 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  66:	e7ff      	b.n	68 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.15.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.15
00000612 l       .debug_str	00000000 
0000066e l       .debug_str	00000000 
00000674 l       .debug_str	00000000 
0000069d l       .debug_str	00000000 
000006d2 l       .debug_str	00000000 
000006fb l       .debug_str	00000000 
00000708 l       .debug_str	00000000 
00000731 l       .debug_str	00000000 
00000740 l       .debug_str	00000000 
00000769 l       .debug_str	00000000 
00000775 l       .debug_str	00000000 
0000079f l       .debug_str	00000000 
000007ac l       .debug_str	00000000 
000007d6 l       .debug_str	00000000 
000007e4 l       .debug_str	00000000 
00000823 l       .debug_str	00000000 
00000834 l       .debug_str	00000000 
0000083a l       .debug_str	00000000 
0000083c l       .debug_str	00000000 
00000878 l       .debug_str	00000000 
00000890 l       .debug_str	00000000 
00000895 l       .debug_str	00000000 
0000089a l       .debug_str	00000000 
000008a0 l       .debug_str	00000000 
000008a2 l       .debug_str	00000000 
000008a6 l       .debug_str	00000000 
000008ab l       .debug_str	00000000 
000008b2 l       .debug_str	00000000 
000008b4 l       .debug_str	00000000 
000008bb l       .debug_str	00000000 
000008bd l       .debug_str	00000000 
0000090f l       .debug_str	00000000 
0000091a l       .debug_str	00000000 
0000091c l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000179 l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
0000018d l       .debug_str	00000000 
00000195 l       .debug_str	00000000 
0000019d l       .debug_str	00000000 
000001a4 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001be l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001d6 l       .debug_str	00000000 
000001d8 l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
00000211 l       .debug_str	00000000 
00000217 l       .debug_str	00000000 
0000021b l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
00000225 l       .debug_str	00000000 
0000022b l       .debug_str	00000000 
00000231 l       .debug_str	00000000 
00000235 l       .debug_str	00000000 
00000243 l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
0000025c l       .debug_str	00000000 
00000263 l       .debug_str	00000000 
00000269 l       .debug_str	00000000 
0000026d l       .debug_str	00000000 
0000028a l       .debug_str	00000000 
0000028e l       .debug_str	00000000 
00000296 l       .debug_str	00000000 
000002ad l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
000002ed l       .debug_str	00000000 
000002f2 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
00000302 l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
0000033f l       .debug_str	00000000 
0000039d l       .debug_str	00000000 
000003a8 l       .debug_str	00000000 
000003af l       .debug_str	00000000 
000003b9 l       .debug_str	00000000 
000003be l       .debug_str	00000000 
000003ca l       .debug_str	00000000 
000003d2 l       .debug_str	00000000 
000003db l       .debug_str	00000000 
000003e0 l       .debug_str	00000000 
000003e3 l       .debug_str	00000000 
000003ec l       .debug_str	00000000 
000003f3 l       .debug_str	00000000 
000003f6 l       .debug_str	00000000 
000003fc l       .debug_str	00000000 
00000406 l       .debug_str	00000000 
0000040e l       .debug_str	00000000 
00000414 l       .debug_str	00000000 
0000041f l       .debug_str	00000000 
00000428 l       .debug_str	00000000 
0000044b l       .debug_str	00000000 
0000046a l       .debug_str	00000000 
00000491 l       .debug_str	00000000 
0000049b l       .debug_str	00000000 
0000049f l       .debug_str	00000000 
000004e7 l       .debug_str	00000000 
000004f0 l       .debug_str	00000000 
00000538 l       .debug_str	00000000 
00000540 l       .debug_str	00000000 
00000595 l       .debug_str	00000000 
0000059f l       .debug_str	00000000 
000005d0 l       .debug_str	00000000 
000005d9 l       .debug_str	00000000 
0000060b l       .debug_str	00000000 
00000638 l       .debug_str	00000000 
00000644 l       .debug_str	00000000 
0000065e l       .debug_str	00000000 
00000662 l       .debug_str	00000000 
00000666 l       .debug_str	00000000 
0000066a l       .debug_str	00000000 
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h39647962fcf7b802E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h39647962fcf7b802E
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h999e4f7c1827db7eE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h999e4f7c1827db7eE
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h00ef51355e3a38a0E	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h00ef51355e3a38a0E
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h279af8d935066cb1E	00000000 .text._ZN4core3fmt10ArgumentV13new17h279af8d935066cb1E
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h344ddb67411c61baE	00000000 .text._ZN4core3fmt9Arguments6new_v117h344ddb67411c61baE
00000000 l    d  .text._ZN4core3mem4swap17h6dd2a00406876ab9E	00000000 .text._ZN4core3mem4swap17h6dd2a00406876ab9E
00000000 l    d  .text._ZN4core3mem7size_of17h0cc9f9c5d684aa16E	00000000 .text._ZN4core3mem7size_of17h0cc9f9c5d684aa16E
00000000 l    d  .text._ZN4core3mem7size_of17h269fd8bd1b4359e1E	00000000 .text._ZN4core3mem7size_of17h269fd8bd1b4359e1E
00000000 l    d  .text._ZN4core3mem7size_of17hab079f7319b6598fE	00000000 .text._ZN4core3mem7size_of17hab079f7319b6598fE
00000000 l    d  .text._ZN4core3mem7size_of17hcb0222fb89db2faeE	00000000 .text._ZN4core3mem7size_of17hcb0222fb89db2faeE
00000000 l    d  .text._ZN4core3mem8align_of17h21f449b210953412E	00000000 .text._ZN4core3mem8align_of17h21f449b210953412E
00000000 l    d  .text._ZN4core3mem8align_of17h7efa312906e0f020E	00000000 .text._ZN4core3mem8align_of17h7efa312906e0f020E
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE	00000000 .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE
00000000 l    d  .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE	00000000 .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h39647962fcf7b802E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h39647962fcf7b802E
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h999e4f7c1827db7eE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h999e4f7c1827db7eE
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h00ef51355e3a38a0E	00000036 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h00ef51355e3a38a0E
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h279af8d935066cb1E	00000032 _ZN4core3fmt10ArgumentV13new17h279af8d935066cb1E
00000000         *UND*	00000000 .hidden _ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E
00000000         *UND*	00000000 .hidden _ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h344ddb67411c61baE	0000004c .hidden _ZN4core3fmt9Arguments6new_v117h344ddb67411c61baE
00000000 g     F .text._ZN4core3mem4swap17h6dd2a00406876ab9E	0000001e _ZN4core3mem4swap17h6dd2a00406876ab9E
00000000 g     F .text._ZN4core3mem7size_of17h0cc9f9c5d684aa16E	00000012 _ZN4core3mem7size_of17h0cc9f9c5d684aa16E
00000000 g     F .text._ZN4core3mem7size_of17h269fd8bd1b4359e1E	00000012 _ZN4core3mem7size_of17h269fd8bd1b4359e1E
00000000 g     F .text._ZN4core3mem7size_of17hab079f7319b6598fE	00000012 _ZN4core3mem7size_of17hab079f7319b6598fE
00000000 g     F .text._ZN4core3mem7size_of17hcb0222fb89db2faeE	00000012 _ZN4core3mem7size_of17hcb0222fb89db2faeE
00000000 g     F .text._ZN4core3mem8align_of17h21f449b210953412E	00000012 _ZN4core3mem8align_of17h21f449b210953412E
00000000 g     F .text._ZN4core3mem8align_of17h7efa312906e0f020E	00000012 _ZN4core3mem8align_of17h7efa312906e0f020E
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E
00000000         *UND*	00000000 _ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE	00000096 _ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE
00000000 g     F .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE	0000006e _ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE
00000000         *UND*	00000000 _ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h4eee42378f1677dfE



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h39647962fcf7b802E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h39647962fcf7b802E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h39647962fcf7b802E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17ha3d790a6f65774a2E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h39647962fcf7b802E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h999e4f7c1827db7eE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h999e4f7c1827db7eE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h999e4f7c1827db7eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17hfc5528e80f1f69d5E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h999e4f7c1827db7eE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h00ef51355e3a38a0E:

00000000 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h00ef51355e3a38a0E>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h00ef51355e3a38a0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:81
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:82
   c:	9805      	ldr	r0, [sp, #20]
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h4eee42378f1677dfE>
  16:	9006      	str	r0, [sp, #24]
  18:	e7ff      	b.n	1a <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h00ef51355e3a38a0E+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:83
  1a:	9806      	ldr	r0, [sp, #24]
  1c:	9007      	str	r0, [sp, #28]
  1e:	9804      	ldr	r0, [sp, #16]
  20:	6800      	ldr	r0, [r0, #0]
  22:	9907      	ldr	r1, [sp, #28]
  24:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E>
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h00ef51355e3a38a0E+0x2e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:86
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9900      	ldr	r1, [sp, #0]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h279af8d935066cb1E:

00000000 <_ZN4core3fmt10ArgumentV13new17h279af8d935066cb1E>:
_ZN4core3fmt10ArgumentV13new17h279af8d935066cb1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17h279af8d935066cb1E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17h279af8d935066cb1E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h344ddb67411c61baE:

00000000 <_ZN4core3fmt9Arguments6new_v117h344ddb67411c61baE>:
_ZN4core3fmt9Arguments6new_v117h344ddb67411c61baE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text._ZN4core3mem4swap17h6dd2a00406876ab9E:

00000000 <_ZN4core3mem4swap17h6dd2a00406876ab9E>:
_ZN4core3mem4swap17h6dd2a00406876ab9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:493
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9002      	str	r0, [sp, #8]
   a:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:495
   c:	9802      	ldr	r0, [sp, #8]
   e:	9903      	ldr	r1, [sp, #12]
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E>
  18:	e7ff      	b.n	1a <_ZN4core3mem4swap17h6dd2a00406876ab9E+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:497
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem7size_of17h0cc9f9c5d684aa16E:

00000000 <_ZN4core3mem7size_of17h0cc9f9c5d684aa16E>:
_ZN4core3mem7size_of17h0cc9f9c5d684aa16E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2020      	movs	r0, #32
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17h0cc9f9c5d684aa16E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17h269fd8bd1b4359e1E:

00000000 <_ZN4core3mem7size_of17h269fd8bd1b4359e1E>:
_ZN4core3mem7size_of17h269fd8bd1b4359e1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2004      	movs	r0, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17h269fd8bd1b4359e1E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17hab079f7319b6598fE:

00000000 <_ZN4core3mem7size_of17hab079f7319b6598fE>:
_ZN4core3mem7size_of17hab079f7319b6598fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2004      	movs	r0, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17hab079f7319b6598fE+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17hcb0222fb89db2faeE:

00000000 <_ZN4core3mem7size_of17hcb0222fb89db2faeE>:
_ZN4core3mem7size_of17hcb0222fb89db2faeE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17hcb0222fb89db2faeE+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem8align_of17h21f449b210953412E:

00000000 <_ZN4core3mem8align_of17h21f449b210953412E>:
_ZN4core3mem8align_of17h21f449b210953412E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:327
   0:	b082      	sub	sp, #8
   2:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:328
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem8align_of17h21f449b210953412E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:329
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem8align_of17h7efa312906e0f020E:

00000000 <_ZN4core3mem8align_of17h7efa312906e0f020E>:
_ZN4core3mem8align_of17h7efa312906e0f020E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:327
   0:	b082      	sub	sp, #8
   2:	2004      	movs	r0, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:328
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem8align_of17h7efa312906e0f020E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:329
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE:

00000000 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE>:
_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:367
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9004      	str	r0, [sp, #16]
   c:	9105      	str	r1, [sp, #20]
   e:	9206      	str	r2, [sp, #24]
  10:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:369
  12:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  16:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  1a:	2001      	movs	r0, #1
  1c:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  20:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  24:	9804      	ldr	r0, [sp, #16]
  26:	2800      	cmp	r0, #0
  28:	9303      	str	r3, [sp, #12]
  2a:	f8cd c008 	str.w	ip, [sp, #8]
  2e:	f8cd e004 	str.w	lr, [sp, #4]
  32:	9000      	str	r0, [sp, #0]
  34:	d00d      	beq.n	52 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE+0x52>
  36:	e7ff      	b.n	38 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE+0x38>
  38:	9800      	ldr	r0, [sp, #0]
  3a:	2801      	cmp	r0, #1
  3c:	d001      	beq.n	42 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE+0x42>
  3e:	e7ff      	b.n	40 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:372
  40:	defe      	udf	#254	; 0xfe
  42:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:369
  44:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9008      	str	r0, [sp, #32]
  4c:	9808      	ldr	r0, [sp, #32]
  4e:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:368
  50:	e005      	b.n	5e <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE+0x5e>
  52:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:370
  54:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  58:	9806      	ldr	r0, [sp, #24]
  5a:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:368
  5c:	e7ff      	b.n	5e <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE+0x5e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:372
  5e:	f89d 0026 	ldrb.w	r0, [sp, #38]	; 0x26
  62:	07c0      	lsls	r0, r0, #31
  64:	2800      	cmp	r0, #0
  66:	d104      	bne.n	72 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE+0x72>
  68:	e7ff      	b.n	6a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE+0x6a>
  6a:	9804      	ldr	r0, [sp, #16]
  6c:	2801      	cmp	r0, #1
  6e:	d007      	beq.n	80 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE+0x80>
  70:	e010      	b.n	94 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE+0x94>
  72:	2000      	movs	r0, #0
  74:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  78:	e7f7      	b.n	6a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE+0x6a>
  7a:	9807      	ldr	r0, [sp, #28]
  7c:	b00a      	add	sp, #40	; 0x28
  7e:	bd80      	pop	{r7, pc}
  80:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  84:	07c0      	lsls	r0, r0, #31
  86:	2800      	cmp	r0, #0
  88:	d0f7      	beq.n	7a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE+0x7a>
  8a:	e7ff      	b.n	8c <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE+0x8c>
  8c:	2000      	movs	r0, #0
  8e:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  92:	e7f2      	b.n	7a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE+0x7a>
  94:	e7f1      	b.n	7a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE+0x7a>

Disassembly of section .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE:

00000000 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE>:
_ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:336
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	f88d 000a 	strb.w	r0, [sp, #10]
   8:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:338
   a:	f88d 000f 	strb.w	r0, [sp, #15]
   e:	2001      	movs	r0, #1
  10:	f88d 000f 	strb.w	r0, [sp, #15]
  14:	f89d 000a 	ldrb.w	r0, [sp, #10]
  18:	07c2      	lsls	r2, r0, #31
  1a:	2a00      	cmp	r2, #0
  1c:	9101      	str	r1, [sp, #4]
  1e:	9000      	str	r0, [sp, #0]
  20:	d005      	beq.n	2e <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE+0x2e>
  22:	e7ff      	b.n	24 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE+0x24>
  24:	9800      	ldr	r0, [sp, #0]
  26:	2801      	cmp	r0, #1
  28:	d008      	beq.n	3c <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE+0x3c>
  2a:	e7ff      	b.n	2c <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE+0x2c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:341
  2c:	defe      	udf	#254	; 0xfe
  2e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:338
  30:	f88d 000f 	strb.w	r0, [sp, #15]
  34:	2001      	movs	r0, #1
  36:	f88d 000b 	strb.w	r0, [sp, #11]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:337
  3a:	e003      	b.n	44 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE+0x44>
  3c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:339
  3e:	f88d 000b 	strb.w	r0, [sp, #11]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:337
  42:	e7ff      	b.n	44 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:341
  44:	f89d 000a 	ldrb.w	r0, [sp, #10]
  48:	07c0      	lsls	r0, r0, #31
  4a:	2800      	cmp	r0, #0
  4c:	d004      	beq.n	58 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE+0x58>
  4e:	e00d      	b.n	6c <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE+0x6c>
  50:	f89d 000b 	ldrb.w	r0, [sp, #11]
  54:	b004      	add	sp, #16
  56:	4770      	bx	lr
  58:	f89d 000f 	ldrb.w	r0, [sp, #15]
  5c:	07c0      	lsls	r0, r0, #31
  5e:	2800      	cmp	r0, #0
  60:	d0f6      	beq.n	50 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE+0x50>
  62:	e7ff      	b.n	64 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE+0x64>
  64:	2000      	movs	r0, #0
  66:	f88d 000f 	strb.w	r0, [sp, #15]
  6a:	e7f1      	b.n	50 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE+0x50>
  6c:	e7f0      	b.n	50 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE+0x50>

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.2
0000077b l       .debug_str	00000000 
0000078c l       .debug_str	00000000 
00000790 l       .debug_str	00000000 
00000798 l       .debug_str	00000000 
000007af l       .debug_str	00000000 
000007d3 l       .debug_str	00000000 
000007ef l       .debug_str	00000000 
000007f9 l       .debug_str	00000000 
00000813 l       .debug_str	00000000 
00000871 l       .debug_str	00000000 
0000087c l       .debug_str	00000000 
00000899 l       .debug_str	00000000 
000008b2 l       .debug_str	00000000 
000008bc l       .debug_str	00000000 
000008da l       .debug_str	00000000 
000008dc l       .debug_str	00000000 
000008e1 l       .debug_str	00000000 
000008e7 l       .debug_str	00000000 
000008f2 l       .debug_str	00000000 
000008f9 l       .debug_str	00000000 
000008fb l       .debug_str	00000000 
00000900 l       .debug_str	00000000 
00000906 l       .debug_str	00000000 
0000090c l       .debug_str	00000000 
00000910 l       .debug_str	00000000 
0000091d l       .debug_str	00000000 
00000924 l       .debug_str	00000000 
00000928 l       .debug_str	00000000 
0000092d l       .debug_str	00000000 
00000934 l       .debug_str	00000000 
00000938 l       .debug_str	00000000 
00000940 l       .debug_str	00000000 
0000094b l       .debug_str	00000000 
0000094e l       .debug_str	00000000 
00000950 l       .debug_str	00000000 
0000096b l       .debug_str	00000000 
00000990 l       .debug_str	00000000 
00000996 l       .debug_str	00000000 
0000099b l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
0000011a l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
00000126 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
0000017e l       .debug_str	00000000 
00000185 l       .debug_str	00000000 
00000188 l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
0000019d l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001c4 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001d3 l       .debug_str	00000000 
000001d7 l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
00000221 l       .debug_str	00000000 
0000022a l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
0000023b l       .debug_str	00000000 
00000241 l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
0000024c l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000256 l       .debug_str	00000000 
00000289 l       .debug_str	00000000 
000002a9 l       .debug_str	00000000 
000002da l       .debug_str	00000000 
000002f9 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
00000353 l       .debug_str	00000000 
000003a9 l       .debug_str	00000000 
000003ff l       .debug_str	00000000 
0000041e l       .debug_str	00000000 
00000450 l       .debug_str	00000000 
0000045c l       .debug_str	00000000 
000004b8 l       .debug_str	00000000 
000004c2 l       .debug_str	00000000 
000004f1 l       .debug_str	00000000 
000004fb l       .debug_str	00000000 
0000052f l       .debug_str	00000000 
0000053d l       .debug_str	00000000 
0000056c l       .debug_str	00000000 
00000576 l       .debug_str	00000000 
000005a5 l       .debug_str	00000000 
000005a7 l       .debug_str	00000000 
000005ac l       .debug_str	00000000 
000005b1 l       .debug_str	00000000 
000005b8 l       .debug_str	00000000 
000005c4 l       .debug_str	00000000 
000005cc l       .debug_str	00000000 
000005d3 l       .debug_str	00000000 
000005d8 l       .debug_str	00000000 
000005e1 l       .debug_str	00000000 
000005e6 l       .debug_str	00000000 
000005e9 l       .debug_str	00000000 
000005f2 l       .debug_str	00000000 
000005f9 l       .debug_str	00000000 
000005fe l       .debug_str	00000000 
00000604 l       .debug_str	00000000 
0000060a l       .debug_str	00000000 
00000614 l       .debug_str	00000000 
00000617 l       .debug_str	00000000 
0000061d l       .debug_str	00000000 
00000627 l       .debug_str	00000000 
0000062f l       .debug_str	00000000 
00000635 l       .debug_str	00000000 
0000063b l       .debug_str	00000000 
00000646 l       .debug_str	00000000 
0000064f l       .debug_str	00000000 
00000672 l       .debug_str	00000000 
00000691 l       .debug_str	00000000 
00000696 l       .debug_str	00000000 
000006bd l       .debug_str	00000000 
000006c3 l       .debug_str	00000000 
000006c6 l       .debug_str	00000000 
000006d5 l       .debug_str	00000000 
000006dc l       .debug_str	00000000 
000006e0 l       .debug_str	00000000 
000006e9 l       .debug_str	00000000 
000006f1 l       .debug_str	00000000 
000006f9 l       .debug_str	00000000 
0000070d l       .debug_str	00000000 
00000719 l       .debug_str	00000000 
00000725 l       .debug_str	00000000 
0000073e l       .debug_str	00000000 
00000743 l       .debug_str	00000000 
00000754 l       .debug_str	00000000 
0000075e l       .debug_str	00000000 
0000076c l       .debug_str	00000000 
00000770 l       .debug_str	00000000 
00000782 l       .debug_str	00000000 
00000788 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.0	00000018 .Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.0
00000000 l     O .rodata..Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.1	00000018 .Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.1
00000000 l     O .rodata..Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.2	00000018 .Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.2
00000000 l     O .rodata..Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.3	00000018 .Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.3
00000000 l     F .text._ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E	000000c0 _ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E
00000000 l     O .rodata.str.0	00000056 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l    d  .text._ZN4core3fmt5Write10write_char17h4274827b4b40ea40E	00000000 .text._ZN4core3fmt5Write10write_char17h4274827b4b40ea40E
00000000 l    d  .text._ZN4core3fmt5Write9write_fmt17h2abb8ae218a15e9aE	00000000 .text._ZN4core3fmt5Write9write_fmt17h2abb8ae218a15e9aE
00000000 l    d  .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17h2a33f9472d50aae2E	00000000 .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17h2a33f9472d50aae2E
00000000 l    d  .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17he941e15ca5587f03E	00000000 .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17he941e15ca5587f03E
00000000 l    d  .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h9b25a2d6decfde69E	00000000 .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h9b25a2d6decfde69E
00000000 l    d  .text._ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E	00000000 .text._ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E
00000000 l    d  .text._ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h7a07d7d652971e76E	00000000 .text._ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h7a07d7d652971e76E
00000000 l    d  .text._ZN8cortex_m3itm9write_all17hcc62433fa0c63353E	00000000 .text._ZN8cortex_m3itm9write_all17hcc62433fa0c63353E
00000000 l    d  .text._ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E	00000000 .text._ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E
00000000 l    d  .text._ZN8cortex_m3itm9write_fmt17h8d0f8c7ccbf63e53E	00000000 .text._ZN8cortex_m3itm9write_fmt17h8d0f8c7ccbf63e53E
00000000 l    d  .text._ZN8cortex_m3itm9write_str17h6f48a24f1a763420E	00000000 .text._ZN8cortex_m3itm9write_str17h6f48a24f1a763420E
00000000 l    d  .rodata..Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.0	00000000 .rodata..Lanon.9ad9cbd55fbe2659bb8ac6031eb8e818.0
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3fmt5Write10write_char17h4274827b4b40ea40E	0000004e _ZN4core3fmt5Write10write_char17h4274827b4b40ea40E
00000000 g     F .text._ZN4core3fmt5Write9write_fmt17h2abb8ae218a15e9aE	00000046 _ZN4core3fmt5Write9write_fmt17h2abb8ae218a15e9aE
00000000         *UND*	00000000 _ZN4core3fmt5write17h51826aee11d21b9bE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h6af0a6aa6642040bE
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h3dd5f0ad1321696cE
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E
00000000         *UND*	00000000 _ZN4core3ptr4read17h0121416a1d762e1cE
00000000         *UND*	00000000 _ZN4core3ptr4read17h8b36ff7581142770E
00000000         *UND*	00000000 .hidden _ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE
00000000         *UND*	00000000 _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE
00000000         *UND*	00000000 _ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE
00000000         *UND*	00000000 _ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17ha90fd096868574c6E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h032a0aaa895f5821E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc130e8d8cc822d47E
00000000         *UND*	00000000 _ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000 g     F .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17h2a33f9472d50aae2E	00000028 _ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17h2a33f9472d50aae2E
00000000 g     F .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17he941e15ca5587f03E	00000038 _ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17he941e15ca5587f03E
00000000 g     F .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h9b25a2d6decfde69E	00000034 _ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h9b25a2d6decfde69E
00000000 g     F .text._ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h7a07d7d652971e76E	00000054 _ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h7a07d7d652971e76E
00000000         *UND*	00000000 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcad60979ebbd0a90E
00000000         *UND*	00000000 _ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfd8eca64a00e0407E
00000000         *UND*	00000000 _ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE
00000000         *UND*	00000000 _ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E
00000000         *UND*	00000000 _ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E
00000000         *UND*	00000000 _ZN8cortex_m10peripheral3itm4Stim9write_u3217hc2ec6393056446a0E
00000000 g     F .text._ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E	00000152 _ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E
00000000 g     F .text._ZN8cortex_m3itm9write_all17hcc62433fa0c63353E	0000017c _ZN8cortex_m3itm9write_all17hcc62433fa0c63353E
00000000 g     F .text._ZN8cortex_m3itm9write_fmt17h8d0f8c7ccbf63e53E	00000044 _ZN8cortex_m3itm9write_fmt17h8d0f8c7ccbf63e53E
00000000 g     F .text._ZN8cortex_m3itm9write_str17h6f48a24f1a763420E	00000048 _ZN8cortex_m3itm9write_str17h6f48a24f1a763420E



Disassembly of section .text._ZN4core3fmt5Write10write_char17h4274827b4b40ea40E:

00000000 <_ZN4core3fmt5Write10write_char17h4274827b4b40ea40E>:
_ZN4core3fmt5Write10write_char17h4274827b4b40ea40E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:169
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9007      	str	r0, [sp, #28]
   a:	9108      	str	r1, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:170
   c:	9807      	ldr	r0, [sp, #28]
   e:	9908      	ldr	r1, [sp, #32]
  10:	f04f 0c00 	mov.w	ip, #0
  14:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  18:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
  1c:	f04f 0e04 	mov.w	lr, #4
  20:	9006      	str	r0, [sp, #24]
  22:	4608      	mov	r0, r1
  24:	4661      	mov	r1, ip
  26:	9205      	str	r2, [sp, #20]
  28:	4672      	mov	r2, lr
  2a:	9304      	str	r3, [sp, #16]
  2c:	f7ff fffe 	bl	0 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE>
  30:	9003      	str	r0, [sp, #12]
  32:	9102      	str	r1, [sp, #8]
  34:	e7ff      	b.n	36 <_ZN4core3fmt5Write10write_char17h4274827b4b40ea40E+0x36>
  36:	9806      	ldr	r0, [sp, #24]
  38:	9903      	ldr	r1, [sp, #12]
  3a:	9a02      	ldr	r2, [sp, #8]
  3c:	f7ff fffe 	bl	0 <_ZN4core3fmt5Write10write_char17h4274827b4b40ea40E>
  40:	9001      	str	r0, [sp, #4]
  42:	e7ff      	b.n	44 <_ZN4core3fmt5Write10write_char17h4274827b4b40ea40E+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:171
  44:	9801      	ldr	r0, [sp, #4]
  46:	f000 0001 	and.w	r0, r0, #1
  4a:	b00a      	add	sp, #40	; 0x28
  4c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt5Write9write_fmt17h2abb8ae218a15e9aE:

00000000 <_ZN4core3fmt5Write9write_fmt17h2abb8ae218a15e9aE>:
_ZN4core3fmt5Write9write_fmt17h2abb8ae218a15e9aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:194
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	b08c      	sub	sp, #48	; 0x30
   6:	460a      	mov	r2, r1
   8:	4603      	mov	r3, r0
   a:	9005      	str	r0, [sp, #20]
   c:	a806      	add	r0, sp, #24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:195
   e:	4684      	mov	ip, r0
  10:	e891 41f0 	ldmia.w	r1, {r4, r5, r6, r7, r8, lr}
  14:	e88c 41f0 	stmia.w	ip, {r4, r5, r6, r7, r8, lr}
  18:	f240 0100 	movw	r1, #0
  1c:	f2c0 0100 	movt	r1, #0
  20:	f10d 0c14 	add.w	ip, sp, #20
  24:	9004      	str	r0, [sp, #16]
  26:	4660      	mov	r0, ip
  28:	f8dd c010 	ldr.w	ip, [sp, #16]
  2c:	9203      	str	r2, [sp, #12]
  2e:	4662      	mov	r2, ip
  30:	9302      	str	r3, [sp, #8]
  32:	f7ff fffe 	bl	0 <_ZN4core3fmt5write17h51826aee11d21b9bE>
  36:	9001      	str	r0, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN4core3fmt5Write9write_fmt17h2abb8ae218a15e9aE+0x3a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:196
  3a:	9801      	ldr	r0, [sp, #4]
  3c:	f000 0001 	and.w	r0, r0, #1
  40:	b00c      	add	sp, #48	; 0x30
  42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

Disassembly of section .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17h2a33f9472d50aae2E:

00000000 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17h2a33f9472d50aae2E>:
_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17h2a33f9472d50aae2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:205
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:206
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17h2a33f9472d50aae2E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17h2a33f9472d50aae2E+0x1e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:207
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17he941e15ca5587f03E:

00000000 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17he941e15ca5587f03E>:
_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17he941e15ca5587f03E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:209
   0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4:	b08b      	sub	sp, #44	; 0x2c
   6:	460a      	mov	r2, r1
   8:	4603      	mov	r3, r0
   a:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:210
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	f10d 0c14 	add.w	ip, sp, #20
  14:	46e6      	mov	lr, ip
  16:	e891 03f0 	ldmia.w	r1, {r4, r5, r6, r7, r8, r9}
  1a:	e88e 03f0 	stmia.w	lr, {r4, r5, r6, r7, r8, r9}
  1e:	4661      	mov	r1, ip
  20:	9203      	str	r2, [sp, #12]
  22:	9302      	str	r3, [sp, #8]
  24:	f7ff fffe 	bl	0 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17he941e15ca5587f03E>
  28:	9001      	str	r0, [sp, #4]
  2a:	e7ff      	b.n	2c <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17he941e15ca5587f03E+0x2c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:211
  2c:	9801      	ldr	r0, [sp, #4]
  2e:	f000 0001 	and.w	r0, r0, #1
  32:	b00b      	add	sp, #44	; 0x2c
  34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

Disassembly of section .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h9b25a2d6decfde69E:

00000000 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h9b25a2d6decfde69E>:
_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h9b25a2d6decfde69E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:201
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:202
  10:	9805      	ldr	r0, [sp, #20]
  12:	6800      	ldr	r0, [r0, #0]
  14:	9906      	ldr	r1, [sp, #24]
  16:	9a07      	ldr	r2, [sp, #28]
  18:	9304      	str	r3, [sp, #16]
  1a:	f8cd c00c 	str.w	ip, [sp, #12]
  1e:	f8cd e008 	str.w	lr, [sp, #8]
  22:	f7ff fffe 	bl	0 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h9b25a2d6decfde69E>
  26:	9001      	str	r0, [sp, #4]
  28:	e7ff      	b.n	2a <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h9b25a2d6decfde69E+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:203
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	f000 0001 	and.w	r0, r0, #1
  30:	b008      	add	sp, #32
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E:

00000000 <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E>:
_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:12
use aligned::{Aligned, A4};

use peripheral::itm::Stim;

// NOTE assumes that `bytes` is 32-bit aligned
unsafe fn write_words(stim: &mut Stim, bytes: &[u32]) {
   0:	b580      	push	{r7, lr}
   2:	b098      	sub	sp, #96	; 0x60
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	900c      	str	r0, [sp, #48]	; 0x30
   c:	910d      	str	r1, [sp, #52]	; 0x34
   e:	920e      	str	r2, [sp, #56]	; 0x38
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:13
    let mut p = bytes.as_ptr();
  10:	980d      	ldr	r0, [sp, #52]	; 0x34
  12:	990e      	ldr	r1, [sp, #56]	; 0x38
  14:	930b      	str	r3, [sp, #44]	; 0x2c
  16:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
  1a:	f8cd e024 	str.w	lr, [sp, #36]	; 0x24
  1e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h032a0aaa895f5821E>
  22:	900f      	str	r0, [sp, #60]	; 0x3c
  24:	e7ff      	b.n	26 <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E+0x26>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:14
    for _ in 0..bytes.len() {
  26:	980d      	ldr	r0, [sp, #52]	; 0x34
  28:	990e      	ldr	r1, [sp, #56]	; 0x38
  2a:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17ha90fd096868574c6E>
  2e:	9008      	str	r0, [sp, #32]
  30:	e7ff      	b.n	32 <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E+0x32>
  32:	2000      	movs	r0, #0
  34:	9010      	str	r0, [sp, #64]	; 0x40
  36:	9808      	ldr	r0, [sp, #32]
  38:	9011      	str	r0, [sp, #68]	; 0x44
  3a:	9810      	ldr	r0, [sp, #64]	; 0x40
  3c:	9911      	ldr	r1, [sp, #68]	; 0x44
  3e:	f7ff fffe 	bl	0 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcad60979ebbd0a90E>
  42:	9007      	str	r0, [sp, #28]
  44:	9106      	str	r1, [sp, #24]
  46:	e7ff      	b.n	48 <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9012      	str	r0, [sp, #72]	; 0x48
  4c:	9906      	ldr	r1, [sp, #24]
  4e:	9113      	str	r1, [sp, #76]	; 0x4c
  50:	e7ff      	b.n	52 <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E+0x52>
  52:	a812      	add	r0, sp, #72	; 0x48
  54:	f7ff fffe 	bl	0 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h1cea5a381fb439cbE>
  58:	9116      	str	r1, [sp, #88]	; 0x58
  5a:	9015      	str	r0, [sp, #84]	; 0x54
  5c:	e7ff      	b.n	5e <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E+0x5e>
  5e:	9815      	ldr	r0, [sp, #84]	; 0x54
  60:	2800      	cmp	r0, #0
  62:	9005      	str	r0, [sp, #20]
  64:	d00a      	beq.n	7c <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E+0x7c>
  66:	e7ff      	b.n	68 <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E+0x68>
  68:	9805      	ldr	r0, [sp, #20]
  6a:	2801      	cmp	r0, #1
  6c:	d001      	beq.n	72 <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E+0x72>
  6e:	e7ff      	b.n	70 <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E+0x70>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:19
        while !stim.is_fifo_ready() {}
        stim.write_u32(ptr::read(p));
        p = p.offset(1);
    }
}
  70:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:14
    for _ in 0..bytes.len() {
  72:	9816      	ldr	r0, [sp, #88]	; 0x58
  74:	9017      	str	r0, [sp, #92]	; 0x5c
  76:	9817      	ldr	r0, [sp, #92]	; 0x5c
  78:	9014      	str	r0, [sp, #80]	; 0x50
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:15
        while !stim.is_fifo_ready() {}
  7a:	e001      	b.n	80 <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E+0x80>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:19
}
  7c:	b018      	add	sp, #96	; 0x60
  7e:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:15
        while !stim.is_fifo_ready() {}
  80:	980c      	ldr	r0, [sp, #48]	; 0x30
  82:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE>
  86:	9004      	str	r0, [sp, #16]
  88:	e007      	b.n	9a <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E+0x9a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:16
        stim.write_u32(ptr::read(p));
  8a:	980c      	ldr	r0, [sp, #48]	; 0x30
  8c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  8e:	9003      	str	r0, [sp, #12]
  90:	4608      	mov	r0, r1
  92:	f7ff fffe 	bl	0 <_ZN4core3ptr4read17h8b36ff7581142770E>
  96:	9002      	str	r0, [sp, #8]
  98:	e004      	b.n	a4 <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E+0xa4>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:15
        while !stim.is_fifo_ready() {}
  9a:	9804      	ldr	r0, [sp, #16]
  9c:	07c1      	lsls	r1, r0, #31
  9e:	2900      	cmp	r1, #0
  a0:	d0ee      	beq.n	80 <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E+0x80>
  a2:	e7f2      	b.n	8a <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E+0x8a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:16
        stim.write_u32(ptr::read(p));
  a4:	9803      	ldr	r0, [sp, #12]
  a6:	9902      	ldr	r1, [sp, #8]
  a8:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim9write_u3217hc2ec6393056446a0E>
  ac:	e7ff      	b.n	ae <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E+0xae>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:17
        p = p.offset(1);
  ae:	980f      	ldr	r0, [sp, #60]	; 0x3c
  b0:	2101      	movs	r1, #1
  b2:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h3dd5f0ad1321696cE>
  b6:	9001      	str	r0, [sp, #4]
  b8:	e7ff      	b.n	ba <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E+0xba>
  ba:	9801      	ldr	r0, [sp, #4]
  bc:	900f      	str	r0, [sp, #60]	; 0x3c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:14
    for _ in 0..bytes.len() {
  be:	e7c8      	b.n	52 <_ZN8cortex_m3itm11write_words17h056b3f18bb916fe5E+0x52>

Disassembly of section .text._ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h7a07d7d652971e76E:

00000000 <_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h7a07d7d652971e76E>:
_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h7a07d7d652971e76E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:24

struct Port<'p>(&'p mut Stim);

impl<'p> fmt::Write for Port<'p> {
    fn write_str(&mut self, s: &str) -> fmt::Result {
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:25
        write_all(self.0, s.as_bytes());
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	9908      	ldr	r1, [sp, #32]
  16:	9a09      	ldr	r2, [sp, #36]	; 0x24
  18:	910c      	str	r1, [sp, #48]	; 0x30
  1a:	920d      	str	r2, [sp, #52]	; 0x34
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
  1c:	990c      	ldr	r1, [sp, #48]	; 0x30
  1e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  20:	910e      	str	r1, [sp, #56]	; 0x38
  22:	920f      	str	r2, [sp, #60]	; 0x3c
  24:	990e      	ldr	r1, [sp, #56]	; 0x38
  26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h7a07d7d652971e76E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:25
  28:	9306      	str	r3, [sp, #24]
  2a:	f8cd c014 	str.w	ip, [sp, #20]
  2e:	f8cd e010 	str.w	lr, [sp, #16]
  32:	9003      	str	r0, [sp, #12]
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h7a07d7d652971e76E+0x3a>
  3a:	9803      	ldr	r0, [sp, #12]
  3c:	9902      	ldr	r1, [sp, #8]
  3e:	9a01      	ldr	r2, [sp, #4]
  40:	f7ff fffe 	bl	0 <_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h7a07d7d652971e76E>
  44:	e7ff      	b.n	46 <_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h7a07d7d652971e76E+0x46>
  46:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:26
        Ok(())
  48:	f88d 002b 	strb.w	r0, [sp, #43]	; 0x2b
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:27
    }
  4c:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
  50:	b010      	add	sp, #64	; 0x40
  52:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m3itm9write_all17hcc62433fa0c63353E:

00000000 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E>:
_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:31
}

/// Writes a `buffer` to the ITM `port`
pub fn write_all(port: &mut Stim, buffer: &[u8]) {
   0:	b580      	push	{r7, lr}
   2:	b09a      	sub	sp, #104	; 0x68
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9013      	str	r0, [sp, #76]	; 0x4c
   c:	9114      	str	r1, [sp, #80]	; 0x50
   e:	9215      	str	r2, [sp, #84]	; 0x54
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:33
    unsafe {
        let mut len = buffer.len();
  10:	9814      	ldr	r0, [sp, #80]	; 0x50
  12:	9915      	ldr	r1, [sp, #84]	; 0x54
  14:	9312      	str	r3, [sp, #72]	; 0x48
  16:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  1a:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  1e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E>
  22:	9016      	str	r0, [sp, #88]	; 0x58
  24:	e7ff      	b.n	26 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x26>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:34
        let mut ptr = buffer.as_ptr();
  26:	9814      	ldr	r0, [sp, #80]	; 0x50
  28:	9915      	ldr	r1, [sp, #84]	; 0x54
  2a:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc130e8d8cc822d47E>
  2e:	9017      	str	r0, [sp, #92]	; 0x5c
  30:	e7ff      	b.n	32 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x32>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:36

        if len == 0 {
  32:	9816      	ldr	r0, [sp, #88]	; 0x58
  34:	2800      	cmp	r0, #0
  36:	d104      	bne.n	42 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x42>
  38:	e7ff      	b.n	3a <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x3a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:37
            return;
  3a:	e001      	b.n	40 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x40>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:73
            }
        }

        write_aligned(port, mem::transmute(slice::from_raw_parts(ptr, len)));
    }
}
  3c:	b01a      	add	sp, #104	; 0x68
  3e:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:37
            return;
  40:	e7fc      	b.n	3c <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x3c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:41
        if ptr as usize % 2 == 1 {
  42:	9817      	ldr	r0, [sp, #92]	; 0x5c
  44:	900f      	str	r0, [sp, #60]	; 0x3c
  46:	e7ff      	b.n	48 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x48>
  48:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4a:	07c1      	lsls	r1, r0, #31
  4c:	2900      	cmp	r1, #0
  4e:	d021      	beq.n	94 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x94>
  50:	e7ff      	b.n	52 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x52>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:42
            while !port.is_fifo_ready() {}
  52:	9813      	ldr	r0, [sp, #76]	; 0x4c
  54:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE>
  58:	900e      	str	r0, [sp, #56]	; 0x38
  5a:	e005      	b.n	68 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x68>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:43
            port.write_u8(*ptr);
  5c:	9813      	ldr	r0, [sp, #76]	; 0x4c
  5e:	9917      	ldr	r1, [sp, #92]	; 0x5c
  60:	7809      	ldrb	r1, [r1, #0]
  62:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E>
  66:	e004      	b.n	72 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x72>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:42
            while !port.is_fifo_ready() {}
  68:	980e      	ldr	r0, [sp, #56]	; 0x38
  6a:	07c1      	lsls	r1, r0, #31
  6c:	2900      	cmp	r1, #0
  6e:	d0f0      	beq.n	52 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x52>
  70:	e7f4      	b.n	5c <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x5c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:46
            ptr = ptr.offset(1);
  72:	9817      	ldr	r0, [sp, #92]	; 0x5c
  74:	2101      	movs	r1, #1
  76:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E>
  7a:	900d      	str	r0, [sp, #52]	; 0x34
  7c:	e7ff      	b.n	7e <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x7e>
  7e:	980d      	ldr	r0, [sp, #52]	; 0x34
  80:	9017      	str	r0, [sp, #92]	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:47
            len -= 1;
  82:	9916      	ldr	r1, [sp, #88]	; 0x58
  84:	1e4a      	subs	r2, r1, #1
  86:	2901      	cmp	r1, #1
  88:	920c      	str	r2, [sp, #48]	; 0x30
  8a:	d369      	bcc.n	160 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x160>
  8c:	e7ff      	b.n	8e <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x8e>
  8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  90:	9016      	str	r0, [sp, #88]	; 0x58
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:41
        if ptr as usize % 2 == 1 {
  92:	e7ff      	b.n	94 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x94>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:51
        if ptr as usize % 4 == 2 {
  94:	9817      	ldr	r0, [sp, #92]	; 0x5c
  96:	900b      	str	r0, [sp, #44]	; 0x2c
  98:	e7ff      	b.n	9a <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x9a>
  9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  9c:	f000 0103 	and.w	r1, r0, #3
  a0:	2902      	cmp	r1, #2
  a2:	d142      	bne.n	12a <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x12a>
  a4:	e7ff      	b.n	a6 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0xa6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:52
            if len > 1 {
  a6:	9816      	ldr	r0, [sp, #88]	; 0x58
  a8:	2802      	cmp	r0, #2
  aa:	d328      	bcc.n	fe <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0xfe>
  ac:	e7ff      	b.n	ae <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0xae>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:54
                while !port.is_fifo_ready() {}
  ae:	9813      	ldr	r0, [sp, #76]	; 0x4c
  b0:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE>
  b4:	900a      	str	r0, [sp, #40]	; 0x28
  b6:	e007      	b.n	c8 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0xc8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:55
                port.write_u16(ptr::read(ptr as *const u16));
  b8:	9813      	ldr	r0, [sp, #76]	; 0x4c
  ba:	9917      	ldr	r1, [sp, #92]	; 0x5c
  bc:	9009      	str	r0, [sp, #36]	; 0x24
  be:	4608      	mov	r0, r1
  c0:	f7ff fffe 	bl	0 <_ZN4core3ptr4read17h0121416a1d762e1cE>
  c4:	9008      	str	r0, [sp, #32]
  c6:	e004      	b.n	d2 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0xd2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:54
                while !port.is_fifo_ready() {}
  c8:	980a      	ldr	r0, [sp, #40]	; 0x28
  ca:	07c1      	lsls	r1, r0, #31
  cc:	2900      	cmp	r1, #0
  ce:	d0ee      	beq.n	ae <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0xae>
  d0:	e7f2      	b.n	b8 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0xb8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:55
                port.write_u16(ptr::read(ptr as *const u16));
  d2:	9809      	ldr	r0, [sp, #36]	; 0x24
  d4:	9908      	ldr	r1, [sp, #32]
  d6:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E>
  da:	e7ff      	b.n	dc <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0xdc>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:58
                ptr = ptr.offset(2);
  dc:	9817      	ldr	r0, [sp, #92]	; 0x5c
  de:	2102      	movs	r1, #2
  e0:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E>
  e4:	9007      	str	r0, [sp, #28]
  e6:	e7ff      	b.n	e8 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0xe8>
  e8:	9807      	ldr	r0, [sp, #28]
  ea:	9017      	str	r0, [sp, #92]	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:59
                len -= 2;
  ec:	9916      	ldr	r1, [sp, #88]	; 0x58
  ee:	1e8a      	subs	r2, r1, #2
  f0:	2902      	cmp	r1, #2
  f2:	9206      	str	r2, [sp, #24]
  f4:	d33b      	bcc.n	16e <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x16e>
  f6:	e7ff      	b.n	f8 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0xf8>
  f8:	9806      	ldr	r0, [sp, #24]
  fa:	9016      	str	r0, [sp, #88]	; 0x58
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:51
        if ptr as usize % 4 == 2 {
  fc:	e015      	b.n	12a <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x12a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:61
                if len == 1 {
  fe:	9816      	ldr	r0, [sp, #88]	; 0x58
 100:	2801      	cmp	r0, #1
 102:	d111      	bne.n	128 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x128>
 104:	e7ff      	b.n	106 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x106>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:63
                    while !port.is_fifo_ready() {}
 106:	9813      	ldr	r0, [sp, #76]	; 0x4c
 108:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE>
 10c:	9005      	str	r0, [sp, #20]
 10e:	e005      	b.n	11c <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x11c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:64
                    port.write_u8(*ptr);
 110:	9813      	ldr	r0, [sp, #76]	; 0x4c
 112:	9917      	ldr	r1, [sp, #92]	; 0x5c
 114:	7809      	ldrb	r1, [r1, #0]
 116:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E>
 11a:	e004      	b.n	126 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x126>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:63
                    while !port.is_fifo_ready() {}
 11c:	9805      	ldr	r0, [sp, #20]
 11e:	07c1      	lsls	r1, r0, #31
 120:	2900      	cmp	r1, #0
 122:	d0f0      	beq.n	106 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x106>
 124:	e7f4      	b.n	110 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x110>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:61
                if len == 1 {
 126:	e7ff      	b.n	128 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x128>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:67
                return;
 128:	e78a      	b.n	40 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x40>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:71
        write_aligned(port, mem::transmute(slice::from_raw_parts(ptr, len)));
 12a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 12c:	9917      	ldr	r1, [sp, #92]	; 0x5c
 12e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 130:	9004      	str	r0, [sp, #16]
 132:	4608      	mov	r0, r1
 134:	4611      	mov	r1, r2
 136:	f7ff fffe 	bl	0 <_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE>
 13a:	9003      	str	r0, [sp, #12]
 13c:	9102      	str	r1, [sp, #8]
 13e:	e7ff      	b.n	140 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x140>
 140:	9803      	ldr	r0, [sp, #12]
 142:	9018      	str	r0, [sp, #96]	; 0x60
 144:	9902      	ldr	r1, [sp, #8]
 146:	9119      	str	r1, [sp, #100]	; 0x64
 148:	9918      	ldr	r1, [sp, #96]	; 0x60
 14a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 14c:	9101      	str	r1, [sp, #4]
 14e:	9200      	str	r2, [sp, #0]
 150:	e7ff      	b.n	152 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x152>
 152:	9804      	ldr	r0, [sp, #16]
 154:	9901      	ldr	r1, [sp, #4]
 156:	9a00      	ldr	r2, [sp, #0]
 158:	f7ff fffe 	bl	0 <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E>
 15c:	e7ff      	b.n	15e <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x15e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:73
}
 15e:	e76d      	b.n	3c <_ZN8cortex_m3itm9write_all17hcc62433fa0c63353E+0x3c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:47
            len -= 1;
 160:	f240 0000 	movw	r0, #0
 164:	f2c0 0000 	movt	r0, #0
 168:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 16c:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:59
                len -= 2;
 16e:	f240 0000 	movw	r0, #0
 172:	f2c0 0000 	movt	r0, #0
 176:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 17a:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E:

00000000 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E>:
_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:89
/// itm::write_aligned(&itm.stim[0], &buffer);
///
/// // Or equivalently
/// itm::write_aligned(&itm.stim[0], &Aligned(*b"Hello, world!\n"));
/// ```
pub fn write_aligned(port: &mut Stim, buffer: &Aligned<A4, [u8]>) {
   0:	b580      	push	{r7, lr}
   2:	b09e      	sub	sp, #120	; 0x78
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9017      	str	r0, [sp, #92]	; 0x5c
   c:	9118      	str	r1, [sp, #96]	; 0x60
   e:	9219      	str	r2, [sp, #100]	; 0x64
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:91
    unsafe {
        let len = buffer.len();
  10:	9818      	ldr	r0, [sp, #96]	; 0x60
  12:	9919      	ldr	r1, [sp, #100]	; 0x64
  14:	9316      	str	r3, [sp, #88]	; 0x58
  16:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
  1a:	f8cd e050 	str.w	lr, [sp, #80]	; 0x50
  1e:	f7ff fffe 	bl	0 <_ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfd8eca64a00e0407E>
  22:	9013      	str	r0, [sp, #76]	; 0x4c
  24:	9112      	str	r1, [sp, #72]	; 0x48
  26:	e7ff      	b.n	28 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x28>
  28:	9813      	ldr	r0, [sp, #76]	; 0x4c
  2a:	9912      	ldr	r1, [sp, #72]	; 0x48
  2c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E>
  30:	901a      	str	r0, [sp, #104]	; 0x68
  32:	e7ff      	b.n	34 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x34>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:93

        if len == 0 {
  34:	981a      	ldr	r0, [sp, #104]	; 0x68
  36:	2800      	cmp	r0, #0
  38:	d103      	bne.n	42 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x42>
  3a:	e7ff      	b.n	3c <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x3c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:94
            return;
  3c:	e7ff      	b.n	3e <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x3e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:122
        if left == 1 {
            while !port.is_fifo_ready() {}
            port.write_u8(*ptr);
        }
    }
}
  3e:	b01e      	add	sp, #120	; 0x78
  40:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:97
        let split = len & !0b11;
  42:	981a      	ldr	r0, [sp, #104]	; 0x68
  44:	f020 0003 	bic.w	r0, r0, #3
  48:	901b      	str	r0, [sp, #108]	; 0x6c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:99
            port,
  4a:	9817      	ldr	r0, [sp, #92]	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:100
            slice::from_raw_parts(buffer.as_ptr() as *const u32, split >> 2),
  4c:	9918      	ldr	r1, [sp, #96]	; 0x60
  4e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  50:	9011      	str	r0, [sp, #68]	; 0x44
  52:	4608      	mov	r0, r1
  54:	4611      	mov	r1, r2
  56:	f7ff fffe 	bl	0 <_ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfd8eca64a00e0407E>
  5a:	9010      	str	r0, [sp, #64]	; 0x40
  5c:	910f      	str	r1, [sp, #60]	; 0x3c
  5e:	e7ff      	b.n	60 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x60>
  60:	9810      	ldr	r0, [sp, #64]	; 0x40
  62:	990f      	ldr	r1, [sp, #60]	; 0x3c
  64:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc130e8d8cc822d47E>
  68:	900e      	str	r0, [sp, #56]	; 0x38
  6a:	e7ff      	b.n	6c <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x6c>
  6c:	980e      	ldr	r0, [sp, #56]	; 0x38
  6e:	991b      	ldr	r1, [sp, #108]	; 0x6c
  70:	0889      	lsrs	r1, r1, #2
  72:	900d      	str	r0, [sp, #52]	; 0x34
  74:	910c      	str	r1, [sp, #48]	; 0x30
  76:	e7ff      	b.n	78 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x78>
  78:	980d      	ldr	r0, [sp, #52]	; 0x34
  7a:	990c      	ldr	r1, [sp, #48]	; 0x30
  7c:	f7ff fffe 	bl	0 <_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE>
  80:	900b      	str	r0, [sp, #44]	; 0x2c
  82:	910a      	str	r1, [sp, #40]	; 0x28
  84:	e7ff      	b.n	86 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x86>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:98
        write_words(
  86:	9811      	ldr	r0, [sp, #68]	; 0x44
  88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  8c:	f7ff fffe 	bl	0 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E>
  90:	e7ff      	b.n	92 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x92>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:104
        let mut left = len & 0b11;
  92:	981a      	ldr	r0, [sp, #104]	; 0x68
  94:	f000 0003 	and.w	r0, r0, #3
  98:	901c      	str	r0, [sp, #112]	; 0x70
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:105
        let mut ptr = buffer.as_ptr().offset(split as isize);
  9a:	9818      	ldr	r0, [sp, #96]	; 0x60
  9c:	9919      	ldr	r1, [sp, #100]	; 0x64
  9e:	f7ff fffe 	bl	0 <_ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfd8eca64a00e0407E>
  a2:	9009      	str	r0, [sp, #36]	; 0x24
  a4:	9108      	str	r1, [sp, #32]
  a6:	e7ff      	b.n	a8 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0xa8>
  a8:	9809      	ldr	r0, [sp, #36]	; 0x24
  aa:	9908      	ldr	r1, [sp, #32]
  ac:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc130e8d8cc822d47E>
  b0:	9007      	str	r0, [sp, #28]
  b2:	e7ff      	b.n	b4 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0xb4>
  b4:	991b      	ldr	r1, [sp, #108]	; 0x6c
  b6:	9807      	ldr	r0, [sp, #28]
  b8:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E>
  bc:	901d      	str	r0, [sp, #116]	; 0x74
  be:	e7ff      	b.n	c0 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0xc0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:108
        if left > 1 {
  c0:	981c      	ldr	r0, [sp, #112]	; 0x70
  c2:	2802      	cmp	r0, #2
  c4:	d328      	bcc.n	118 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x118>
  c6:	e7ff      	b.n	c8 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0xc8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:109
            while !port.is_fifo_ready() {}
  c8:	9817      	ldr	r0, [sp, #92]	; 0x5c
  ca:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE>
  ce:	9006      	str	r0, [sp, #24]
  d0:	e007      	b.n	e2 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0xe2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:110
            port.write_u16(ptr::read(ptr as *const u16));
  d2:	9817      	ldr	r0, [sp, #92]	; 0x5c
  d4:	991d      	ldr	r1, [sp, #116]	; 0x74
  d6:	9005      	str	r0, [sp, #20]
  d8:	4608      	mov	r0, r1
  da:	f7ff fffe 	bl	0 <_ZN4core3ptr4read17h0121416a1d762e1cE>
  de:	9004      	str	r0, [sp, #16]
  e0:	e004      	b.n	ec <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0xec>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:109
            while !port.is_fifo_ready() {}
  e2:	9806      	ldr	r0, [sp, #24]
  e4:	07c1      	lsls	r1, r0, #31
  e6:	2900      	cmp	r1, #0
  e8:	d0ee      	beq.n	c8 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0xc8>
  ea:	e7f2      	b.n	d2 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0xd2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:110
            port.write_u16(ptr::read(ptr as *const u16));
  ec:	9805      	ldr	r0, [sp, #20]
  ee:	9904      	ldr	r1, [sp, #16]
  f0:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim9write_u1617hb2f4dfad31b93a75E>
  f4:	e7ff      	b.n	f6 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0xf6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:112
            ptr = ptr.offset(2);
  f6:	981d      	ldr	r0, [sp, #116]	; 0x74
  f8:	2102      	movs	r1, #2
  fa:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E>
  fe:	9003      	str	r0, [sp, #12]
 100:	e7ff      	b.n	102 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x102>
 102:	9803      	ldr	r0, [sp, #12]
 104:	901d      	str	r0, [sp, #116]	; 0x74
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:113
            left -= 2;
 106:	991c      	ldr	r1, [sp, #112]	; 0x70
 108:	1e8a      	subs	r2, r1, #2
 10a:	2902      	cmp	r1, #2
 10c:	9202      	str	r2, [sp, #8]
 10e:	d319      	bcc.n	144 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x144>
 110:	e7ff      	b.n	112 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x112>
 112:	9802      	ldr	r0, [sp, #8]
 114:	901c      	str	r0, [sp, #112]	; 0x70
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:108
        if left > 1 {
 116:	e7ff      	b.n	118 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x118>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:117
        if left == 1 {
 118:	981c      	ldr	r0, [sp, #112]	; 0x70
 11a:	2801      	cmp	r0, #1
 11c:	d111      	bne.n	142 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x142>
 11e:	e7ff      	b.n	120 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x120>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:118
            while !port.is_fifo_ready() {}
 120:	9817      	ldr	r0, [sp, #92]	; 0x5c
 122:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h940e366c6db8d1fdE>
 126:	9001      	str	r0, [sp, #4]
 128:	e005      	b.n	136 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x136>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:119
            port.write_u8(*ptr);
 12a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 12c:	991d      	ldr	r1, [sp, #116]	; 0x74
 12e:	7809      	ldrb	r1, [r1, #0]
 130:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim8write_u817hb8d6e722aaebfa09E>
 134:	e004      	b.n	140 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x140>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:118
            while !port.is_fifo_ready() {}
 136:	9801      	ldr	r0, [sp, #4]
 138:	07c1      	lsls	r1, r0, #31
 13a:	2900      	cmp	r1, #0
 13c:	d0f0      	beq.n	120 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x120>
 13e:	e7f4      	b.n	12a <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x12a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:117
        if left == 1 {
 140:	e7ff      	b.n	142 <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x142>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:122
}
 142:	e77c      	b.n	3e <_ZN8cortex_m3itm13write_aligned17h3ef9f96c2d4b2a37E+0x3e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:113
            left -= 2;
 144:	f240 0000 	movw	r0, #0
 148:	f2c0 0000 	movt	r0, #0
 14c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 150:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m3itm9write_fmt17h8d0f8c7ccbf63e53E:

00000000 <_ZN8cortex_m3itm9write_fmt17h8d0f8c7ccbf63e53E>:
_ZN8cortex_m3itm9write_fmt17h8d0f8c7ccbf63e53E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:125

/// Writes `fmt::Arguments` to the ITM `port`
pub fn write_fmt(port: &mut Stim, args: fmt::Arguments) {
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	b08e      	sub	sp, #56	; 0x38
   6:	460a      	mov	r2, r1
   8:	4603      	mov	r3, r0
   a:	9006      	str	r0, [sp, #24]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:128
    use core::fmt::Write;

    Port(port).write_fmt(args).ok();
   c:	9806      	ldr	r0, [sp, #24]
   e:	9007      	str	r0, [sp, #28]
  10:	a808      	add	r0, sp, #32
  12:	4684      	mov	ip, r0
  14:	e891 41f0 	ldmia.w	r1, {r4, r5, r6, r7, r8, lr}
  18:	e88c 41f0 	stmia.w	ip, {r4, r5, r6, r7, r8, lr}
  1c:	a907      	add	r1, sp, #28
  1e:	9005      	str	r0, [sp, #20]
  20:	4608      	mov	r0, r1
  22:	9905      	ldr	r1, [sp, #20]
  24:	9204      	str	r2, [sp, #16]
  26:	9303      	str	r3, [sp, #12]
  28:	f7ff fffe 	bl	0 <_ZN8cortex_m3itm9write_fmt17h8d0f8c7ccbf63e53E>
  2c:	9002      	str	r0, [sp, #8]
  2e:	e7ff      	b.n	30 <_ZN8cortex_m3itm9write_fmt17h8d0f8c7ccbf63e53E+0x30>
  30:	9802      	ldr	r0, [sp, #8]
  32:	f000 0001 	and.w	r0, r0, #1
  36:	f7ff fffe 	bl	0 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h771796769af0793cE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN8cortex_m3itm9write_fmt17h8d0f8c7ccbf63e53E+0x3e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:129
}
  3e:	b00e      	add	sp, #56	; 0x38
  40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

Disassembly of section .text._ZN8cortex_m3itm9write_str17h6f48a24f1a763420E:

00000000 <_ZN8cortex_m3itm9write_str17h6f48a24f1a763420E>:
_ZN8cortex_m3itm9write_str17h6f48a24f1a763420E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:132

/// Writes a string to the ITM `port`
pub fn write_str(port: &mut Stim, string: &str) {
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:133
    write_all(port, string.as_bytes())
  10:	9807      	ldr	r0, [sp, #28]
  12:	9908      	ldr	r1, [sp, #32]
  14:	9a09      	ldr	r2, [sp, #36]	; 0x24
  16:	910a      	str	r1, [sp, #40]	; 0x28
  18:	920b      	str	r2, [sp, #44]	; 0x2c
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
  1a:	990a      	ldr	r1, [sp, #40]	; 0x28
  1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  1e:	910c      	str	r1, [sp, #48]	; 0x30
  20:	920d      	str	r2, [sp, #52]	; 0x34
  22:	990c      	ldr	r1, [sp, #48]	; 0x30
  24:	9a0d      	ldr	r2, [sp, #52]	; 0x34
_ZN8cortex_m3itm9write_str17h6f48a24f1a763420E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:133
  26:	9306      	str	r3, [sp, #24]
  28:	f8cd c014 	str.w	ip, [sp, #20]
  2c:	f8cd e010 	str.w	lr, [sp, #16]
  30:	9003      	str	r0, [sp, #12]
  32:	9102      	str	r1, [sp, #8]
  34:	9201      	str	r2, [sp, #4]
  36:	e7ff      	b.n	38 <_ZN8cortex_m3itm9write_str17h6f48a24f1a763420E+0x38>
  38:	9803      	ldr	r0, [sp, #12]
  3a:	9902      	ldr	r1, [sp, #8]
  3c:	9a01      	ldr	r2, [sp, #4]
  3e:	f7ff fffe 	bl	0 <_ZN8cortex_m3itm9write_str17h6f48a24f1a763420E>
  42:	e7ff      	b.n	44 <_ZN8cortex_m3itm9write_str17h6f48a24f1a763420E+0x44>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:134
}
  44:	b00e      	add	sp, #56	; 0x38
  46:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.3
0000089c l       .debug_str	00000000 
00000821 l       .debug_str	00000000 
00000828 l       .debug_str	00000000 
0000082d l       .debug_str	00000000 
00000833 l       .debug_str	00000000 
00000835 l       .debug_str	00000000 
0000083a l       .debug_str	00000000 
0000083e l       .debug_str	00000000 
0000084c l       .debug_str	00000000 
00000856 l       .debug_str	00000000 
0000085a l       .debug_str	00000000 
00000862 l       .debug_str	00000000 
0000086a l       .debug_str	00000000 
0000087e l       .debug_str	00000000 
0000088a l       .debug_str	00000000 
00000895 l       .debug_str	00000000 
000008a2 l       .debug_str	00000000 
000008a6 l       .debug_str	00000000 
000008ac l       .debug_str	00000000 
000008b2 l       .debug_str	00000000 
000008b5 l       .debug_str	00000000 
000008c4 l       .debug_str	00000000 
000008cb l       .debug_str	00000000 
000008cf l       .debug_str	00000000 
000008d8 l       .debug_str	00000000 
000008e4 l       .debug_str	00000000 
000008fd l       .debug_str	00000000 
00000902 l       .debug_str	00000000 
00000913 l       .debug_str	00000000 
0000091d l       .debug_str	00000000 
0000097b l       .debug_str	00000000 
00000986 l       .debug_str	00000000 
000009a3 l       .debug_str	00000000 
000009a7 l       .debug_str	00000000 
000009af l       .debug_str	00000000 
000009c6 l       .debug_str	00000000 
000009ea l       .debug_str	00000000 
00000a06 l       .debug_str	00000000 
00000a0b l       .debug_str	00000000 
00000a14 l       .debug_str	00000000 
00000a1b l       .debug_str	00000000 
00000a34 l       .debug_str	00000000 
00000a3e l       .debug_str	00000000 
00000a58 l       .debug_str	00000000 
00000a63 l       .debug_str	00000000 
00000a77 l       .debug_str	00000000 
00000a80 l       .debug_str	00000000 
00000a8b l       .debug_str	00000000 
00000a97 l       .debug_str	00000000 
00000a9d l       .debug_str	00000000 
00000aa7 l       .debug_str	00000000 
00000aad l       .debug_str	00000000 
00000ab8 l       .debug_str	00000000 
00000abf l       .debug_str	00000000 
00000aca l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016d l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
0000017c l       .debug_str	00000000 
00000182 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001a8 l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
00000230 l       .debug_str	00000000 
00000236 l       .debug_str	00000000 
00000276 l       .debug_str	00000000 
0000027c l       .debug_str	00000000 
000002bb l       .debug_str	00000000 
000002c0 l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
00000315 l       .debug_str	00000000 
0000031a l       .debug_str	00000000 
00000363 l       .debug_str	00000000 
00000373 l       .debug_str	00000000 
000003b2 l       .debug_str	00000000 
000003b9 l       .debug_str	00000000 
000003f8 l       .debug_str	00000000 
000003ff l       .debug_str	00000000 
00000440 l       .debug_str	00000000 
0000044a l       .debug_str	00000000 
00000490 l       .debug_str	00000000 
0000049e l       .debug_str	00000000 
00000505 l       .debug_str	00000000 
0000056d l       .debug_str	00000000 
00000570 l       .debug_str	00000000 
000005d5 l       .debug_str	00000000 
0000063d l       .debug_str	00000000 
000006a2 l       .debug_str	00000000 
00000709 l       .debug_str	00000000 
0000076d l       .debug_str	00000000 
00000772 l       .debug_str	00000000 
00000798 l       .debug_str	00000000 
000007bc l       .debug_str	00000000 
000007e0 l       .debug_str	00000000 
00000803 l       .debug_str	00000000 
00000805 l       .debug_str	00000000 
0000080b l       .debug_str	00000000 
00000810 l       .debug_str	00000000 
00000815 l       .debug_str	00000000 
0000081b l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.0	00000001 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.0
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.1	00000001 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.1
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.10	00000006 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.10
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.2	00000007 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.2
00000000 l     O .rodata.cst4	00000004 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.3
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.4	00000010 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.4
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.5	0000000c .Lanon.47ec667a0bc1b7c8ea34dd77573de939.5
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.6	0000000a .Lanon.47ec667a0bc1b7c8ea34dd77573de939.6
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.7	00000003 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.7
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.8	00000003 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.8
00000000 l     O .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.9	00000009 .Lanon.47ec667a0bc1b7c8ea34dd77573de939.9
00000000 l     F .text._ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE	00000068 _ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE
00000000 l     F .text._ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE	00000068 _ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE
00000000 l     F .text._ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E	00000068 _ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E
00000000 l    d  .text._ZN8cortex_m8register7control7Control4bits17hf0788b6e1665cb7bE	00000000 .text._ZN8cortex_m8register7control7Control4bits17hf0788b6e1665cb7bE
00000000 l    d  .text._ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E	00000000 .text._ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E
00000000 l    d  .text._ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E	00000000 .text._ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E
00000000 l    d  .text._ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E	00000000 .text._ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E
00000000 l    d  .text._ZN8cortex_m8register7control5Npriv13is_privileged17h58561cd39c81840fE	00000000 .text._ZN8cortex_m8register7control5Npriv13is_privileged17h58561cd39c81840fE
00000000 l    d  .text._ZN8cortex_m8register7control5Npriv15is_unprivileged17h4f1d698bbfe3fe26E	00000000 .text._ZN8cortex_m8register7control5Npriv15is_unprivileged17h4f1d698bbfe3fe26E
00000000 l    d  .text._ZN8cortex_m8register7control5Spsel6is_msp17hb1e214ffe74eabd0E	00000000 .text._ZN8cortex_m8register7control5Spsel6is_msp17hb1e214ffe74eabd0E
00000000 l    d  .text._ZN8cortex_m8register7control5Spsel6is_psp17h66de709aece1176fE	00000000 .text._ZN8cortex_m8register7control5Spsel6is_psp17h66de709aece1176fE
00000000 l    d  .text._ZN8cortex_m8register7control4Fpca9is_active17hf7b5ea84bb29ad44E	00000000 .text._ZN8cortex_m8register7control4Fpca9is_active17hf7b5ea84bb29ad44E
00000000 l    d  .text._ZN8cortex_m8register7control4Fpca13is_not_active17h3e21221cb80f590aE	00000000 .text._ZN8cortex_m8register7control4Fpca13is_not_active17h3e21221cb80f590aE
00000000 l    d  .text._ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17h75fcf3a3ba182d8cE	00000000 .text._ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17h75fcf3a3ba182d8cE
00000000 l    d  .text._ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE	00000000 .text._ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE
00000000 l    d  .text._ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E	00000000 .text._ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E
00000000 l    d  .text._ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E	00000000 .text._ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E
00000000 l    d  .text._ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE	00000000 .text._ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE
00000000 l    d  .text._ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE	00000000 .text._ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE
00000000 l    d  .text._ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE	00000000 .text._ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE
00000000 l    d  .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.4	00000000 .rodata..Lanon.47ec667a0bc1b7c8ea34dd77573de939.4
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h39647962fcf7b802E
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h42dbd8b6a4cb343bE
00000000 g     F .text._ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE	00000078 _ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE
00000000 g     F .text._ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E	00000078 _ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E
00000000 g     F .text._ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE	00000078 _ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE
00000000 g     F .text._ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17h75fcf3a3ba182d8cE	00000072 _ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17h75fcf3a3ba182d8cE
00000000 g     F .text._ZN8cortex_m8register7control4Fpca13is_not_active17h3e21221cb80f590aE	00000028 _ZN8cortex_m8register7control4Fpca13is_not_active17h3e21221cb80f590aE
00000000 g     F .text._ZN8cortex_m8register7control4Fpca9is_active17hf7b5ea84bb29ad44E	00000028 _ZN8cortex_m8register7control4Fpca9is_active17hf7b5ea84bb29ad44E
00000000 g     F .text._ZN8cortex_m8register7control5Npriv13is_privileged17h58561cd39c81840fE	00000028 _ZN8cortex_m8register7control5Npriv13is_privileged17h58561cd39c81840fE
00000000 g     F .text._ZN8cortex_m8register7control5Npriv15is_unprivileged17h4f1d698bbfe3fe26E	00000028 _ZN8cortex_m8register7control5Npriv15is_unprivileged17h4f1d698bbfe3fe26E
00000000 g     F .text._ZN8cortex_m8register7control5Spsel6is_msp17hb1e214ffe74eabd0E	00000028 _ZN8cortex_m8register7control5Spsel6is_msp17hb1e214ffe74eabd0E
00000000 g     F .text._ZN8cortex_m8register7control5Spsel6is_psp17h66de709aece1176fE	00000028 _ZN8cortex_m8register7control5Spsel6is_psp17h66de709aece1176fE
00000000 g     F .text._ZN8cortex_m8register7control7Control4bits17hf0788b6e1665cb7bE	00000010 _ZN8cortex_m8register7control7Control4bits17hf0788b6e1665cb7bE
00000000 g     F .text._ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E	0000003a _ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E
00000000 g     F .text._ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E	0000003a _ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E
00000000 g     F .text._ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E	0000003a _ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E



Disassembly of section .text._ZN8cortex_m8register7control7Control4bits17hf0788b6e1665cb7bE:

00000000 <_ZN8cortex_m8register7control7Control4bits17hf0788b6e1665cb7bE>:
_ZN8cortex_m8register7control7Control4bits17hf0788b6e1665cb7bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:11
    bits: u32,
}

impl Control {
    /// Returns the contents of the register as raw bits
    pub fn bits(&self) -> u32 {
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:12
        self.bits
   6:	9801      	ldr	r0, [sp, #4]
   8:	6800      	ldr	r0, [r0, #0]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:13
    }
   a:	9100      	str	r1, [sp, #0]
   c:	b002      	add	sp, #8
   e:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E:

00000000 <_ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E>:
_ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:16

    /// Thread mode privilege level
    pub fn npriv(&self) -> Npriv {
   0:	b085      	sub	sp, #20
   2:	4601      	mov	r1, r0
   4:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:17
        if self.bits & (1 << 0) == (1 << 0) {
   6:	9803      	ldr	r0, [sp, #12]
   8:	6800      	ldr	r0, [r0, #0]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	e7ff      	b.n	10 <_ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E+0x10>
  10:	9801      	ldr	r0, [sp, #4]
  12:	f000 0101 	and.w	r1, r0, #1
  16:	9100      	str	r1, [sp, #0]
  18:	e7ff      	b.n	1a <_ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E+0x1a>
  1a:	9800      	ldr	r0, [sp, #0]
  1c:	2801      	cmp	r0, #1
  1e:	d104      	bne.n	2a <_ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E+0x2a>
  20:	e7ff      	b.n	22 <_ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E+0x22>
  22:	2001      	movs	r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:18
            Npriv::Unprivileged
  24:	f88d 0013 	strb.w	r0, [sp, #19]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:17
        if self.bits & (1 << 0) == (1 << 0) {
  28:	e003      	b.n	32 <_ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E+0x32>
  2a:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:20
        } else {
            Npriv::Privileged
  2c:	f88d 0013 	strb.w	r0, [sp, #19]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:17
        if self.bits & (1 << 0) == (1 << 0) {
  30:	e7ff      	b.n	32 <_ZN8cortex_m8register7control7Control5npriv17h5c7f3543a06ccbd4E+0x32>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:22
        }
    }
  32:	f89d 0013 	ldrb.w	r0, [sp, #19]
  36:	b005      	add	sp, #20
  38:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E:

00000000 <_ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E>:
_ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:25

    /// Currently active stack pointer
    pub fn spsel(&self) -> Spsel {
   0:	b085      	sub	sp, #20
   2:	4601      	mov	r1, r0
   4:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:26
        if self.bits & (1 << 1) == (1 << 1) {
   6:	9803      	ldr	r0, [sp, #12]
   8:	6800      	ldr	r0, [r0, #0]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	e7ff      	b.n	10 <_ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E+0x10>
  10:	9801      	ldr	r0, [sp, #4]
  12:	f000 0102 	and.w	r1, r0, #2
  16:	9100      	str	r1, [sp, #0]
  18:	e7ff      	b.n	1a <_ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E+0x1a>
  1a:	9800      	ldr	r0, [sp, #0]
  1c:	2802      	cmp	r0, #2
  1e:	d104      	bne.n	2a <_ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E+0x2a>
  20:	e7ff      	b.n	22 <_ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E+0x22>
  22:	2001      	movs	r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:27
            Spsel::Psp
  24:	f88d 0013 	strb.w	r0, [sp, #19]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:26
        if self.bits & (1 << 1) == (1 << 1) {
  28:	e003      	b.n	32 <_ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E+0x32>
  2a:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:29
        } else {
            Spsel::Msp
  2c:	f88d 0013 	strb.w	r0, [sp, #19]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:26
        if self.bits & (1 << 1) == (1 << 1) {
  30:	e7ff      	b.n	32 <_ZN8cortex_m8register7control7Control5spsel17h7961486ad778c016E+0x32>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:31
        }
    }
  32:	f89d 0013 	ldrb.w	r0, [sp, #19]
  36:	b005      	add	sp, #20
  38:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E:

00000000 <_ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E>:
_ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:34

    /// Whether context floating-point is currently active
    pub fn fpca(&self) -> Fpca {
   0:	b085      	sub	sp, #20
   2:	4601      	mov	r1, r0
   4:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:35
        if self.bits & (1 << 2) == (1 << 2) {
   6:	9803      	ldr	r0, [sp, #12]
   8:	6800      	ldr	r0, [r0, #0]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	e7ff      	b.n	10 <_ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E+0x10>
  10:	9801      	ldr	r0, [sp, #4]
  12:	f000 0104 	and.w	r1, r0, #4
  16:	9100      	str	r1, [sp, #0]
  18:	e7ff      	b.n	1a <_ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E+0x1a>
  1a:	9800      	ldr	r0, [sp, #0]
  1c:	2804      	cmp	r0, #4
  1e:	d104      	bne.n	2a <_ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E+0x2a>
  20:	e7ff      	b.n	22 <_ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E+0x22>
  22:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:36
            Fpca::Active
  24:	f88d 0013 	strb.w	r0, [sp, #19]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:35
        if self.bits & (1 << 2) == (1 << 2) {
  28:	e003      	b.n	32 <_ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E+0x32>
  2a:	2001      	movs	r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:38
        } else {
            Fpca::NotActive
  2c:	f88d 0013 	strb.w	r0, [sp, #19]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:35
        if self.bits & (1 << 2) == (1 << 2) {
  30:	e7ff      	b.n	32 <_ZN8cortex_m8register7control7Control4fpca17h83b21fc506438b86E+0x32>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:40
        }
    }
  32:	f89d 0013 	ldrb.w	r0, [sp, #19]
  36:	b005      	add	sp, #20
  38:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m8register7control5Npriv13is_privileged17h58561cd39c81840fE:

00000000 <_ZN8cortex_m8register7control5Npriv13is_privileged17h58561cd39c81840fE>:
_ZN8cortex_m8register7control5Npriv13is_privileged17h58561cd39c81840fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:54
    Unprivileged,
}

impl Npriv {
    /// Is in privileged thread mode?
    pub fn is_privileged(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:55
        *self == Npriv::Privileged
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control5Npriv13is_privileged17h58561cd39c81840fE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control5Npriv13is_privileged17h58561cd39c81840fE+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:56
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control5Npriv15is_unprivileged17h4f1d698bbfe3fe26E:

00000000 <_ZN8cortex_m8register7control5Npriv15is_unprivileged17h4f1d698bbfe3fe26E>:
_ZN8cortex_m8register7control5Npriv15is_unprivileged17h4f1d698bbfe3fe26E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:59

    /// Is in unprivileged thread mode?
    pub fn is_unprivileged(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:60
        *self == Npriv::Unprivileged
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control5Npriv15is_unprivileged17h4f1d698bbfe3fe26E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control5Npriv15is_unprivileged17h4f1d698bbfe3fe26E+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:61
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control5Spsel6is_msp17hb1e214ffe74eabd0E:

00000000 <_ZN8cortex_m8register7control5Spsel6is_msp17hb1e214ffe74eabd0E>:
_ZN8cortex_m8register7control5Spsel6is_msp17hb1e214ffe74eabd0E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:75
    Psp,
}

impl Spsel {
    /// Is MSP the current stack pointer?
    pub fn is_msp(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:76
        *self == Spsel::Msp
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control5Spsel6is_msp17hb1e214ffe74eabd0E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control5Spsel6is_msp17hb1e214ffe74eabd0E+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:77
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control5Spsel6is_psp17h66de709aece1176fE:

00000000 <_ZN8cortex_m8register7control5Spsel6is_psp17h66de709aece1176fE>:
_ZN8cortex_m8register7control5Spsel6is_psp17h66de709aece1176fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:80

    /// Is PSP the current stack pointer?
    pub fn is_psp(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:81
        *self == Spsel::Psp
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control5Spsel6is_psp17h66de709aece1176fE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control5Spsel6is_psp17h66de709aece1176fE+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:82
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control4Fpca9is_active17hf7b5ea84bb29ad44E:

00000000 <_ZN8cortex_m8register7control4Fpca9is_active17hf7b5ea84bb29ad44E>:
_ZN8cortex_m8register7control4Fpca9is_active17hf7b5ea84bb29ad44E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:96
    NotActive,
}

impl Fpca {
    /// Is a floating-point context active?
    pub fn is_active(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:97
        *self == Fpca::Active
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control4Fpca9is_active17hf7b5ea84bb29ad44E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control4Fpca9is_active17hf7b5ea84bb29ad44E+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:98
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control4Fpca13is_not_active17h3e21221cb80f590aE:

00000000 <_ZN8cortex_m8register7control4Fpca13is_not_active17h3e21221cb80f590aE>:
_ZN8cortex_m8register7control4Fpca13is_not_active17h3e21221cb80f590aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:101

    /// Is a floating-point context not active?
    pub fn is_not_active(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:102
        *self == Fpca::NotActive
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control4Fpca13is_not_active17h3e21221cb80f590aE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control4Fpca13is_not_active17h3e21221cb80f590aE+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:103
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17h75fcf3a3ba182d8cE:

00000000 <_ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17h75fcf3a3ba182d8cE>:
_ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17h75fcf3a3ba182d8cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:4
#[derive(Clone, Copy, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:6
    bits: u32,
   c:	9806      	ldr	r0, [sp, #24]
   e:	9008      	str	r0, [sp, #32]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:4
#[derive(Clone, Copy, Debug)]
  10:	9907      	ldr	r1, [sp, #28]
  12:	f240 0000 	movw	r0, #0
  16:	f2c0 0000 	movt	r0, #0
  1a:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
  1e:	f04f 0e07 	mov.w	lr, #7
  22:	9005      	str	r0, [sp, #20]
  24:	4660      	mov	r0, ip
  26:	f8dd c014 	ldr.w	ip, [sp, #20]
  2a:	9204      	str	r2, [sp, #16]
  2c:	4662      	mov	r2, ip
  2e:	9303      	str	r3, [sp, #12]
  30:	4673      	mov	r3, lr
  32:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE>
  36:	e7ff      	b.n	38 <_ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17h75fcf3a3ba182d8cE+0x38>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:6
    bits: u32,
  38:	9808      	ldr	r0, [sp, #32]
  3a:	900b      	str	r0, [sp, #44]	; 0x2c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:4
#[derive(Clone, Copy, Debug)]
  3c:	f240 0000 	movw	r0, #0
  40:	f2c0 0000 	movt	r0, #0
  44:	4669      	mov	r1, sp
  46:	6008      	str	r0, [r1, #0]
  48:	f240 0100 	movw	r1, #0
  4c:	f2c0 0100 	movt	r1, #0
  50:	a809      	add	r0, sp, #36	; 0x24
  52:	2204      	movs	r2, #4
  54:	ab0b      	add	r3, sp, #44	; 0x2c
  56:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  5a:	9002      	str	r0, [sp, #8]
  5c:	e7ff      	b.n	5e <_ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17h75fcf3a3ba182d8cE+0x5e>
  5e:	a809      	add	r0, sp, #36	; 0x24
  60:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E>
  64:	9001      	str	r0, [sp, #4]
  66:	e7ff      	b.n	68 <_ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17h75fcf3a3ba182d8cE+0x68>
  68:	9801      	ldr	r0, [sp, #4]
  6a:	f000 0001 	and.w	r0, r0, #1
  6e:	b00c      	add	sp, #48	; 0x30
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE:

00000000 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE>:
_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:44
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE+0x58>
  46:	e7ff      	b.n	48 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h40fed3007942d90bE+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E:

00000000 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E>:
_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:44
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E+0x2c>
  20:	e7ff      	b.n	22 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E+0x4e>
  28:	e7ff      	b.n	2a <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	230a      	movs	r3, #10
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  3e:	e7ff      	b.n	40 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E+0x4c>
  4c:	e010      	b.n	70 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	230c      	movs	r3, #12
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  60:	e7ff      	b.n	62 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E+0x6e>
  6e:	e7ff      	b.n	70 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h156a84f677dcdb63E+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E:

00000000 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E>:
_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:65
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E+0x58>
  46:	e7ff      	b.n	48 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h22945fbe0c7d4ff9E+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE:

00000000 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE>:
_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:65
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE+0x2c>
  20:	e7ff      	b.n	22 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE+0x4e>
  28:	e7ff      	b.n	2a <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2303      	movs	r3, #3
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  3e:	e7ff      	b.n	40 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE+0x4c>
  4c:	e010      	b.n	70 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2303      	movs	r3, #3
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  60:	e7ff      	b.n	62 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE+0x6e>
  6e:	e7ff      	b.n	70 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b9bbb3a03ce7ccdE+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE:

00000000 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE>:
_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:86
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE+0x58>
  46:	e7ff      	b.n	48 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17heedb4816c5d781dfE+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE:

00000000 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE>:
_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:86
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE+0x2c>
  20:	e7ff      	b.n	22 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE+0x4e>
  28:	e7ff      	b.n	2a <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2306      	movs	r3, #6
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  3e:	e7ff      	b.n	40 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE+0x4c>
  4c:	e010      	b.n	70 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2309      	movs	r3, #9
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  60:	e7ff      	b.n	62 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE+0x6e>
  6e:	e7ff      	b.n	70 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ebe5adbc976b7eE+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.4
000001f6 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
00000170 l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
00000186 l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001da l       .debug_str	00000000 
000001df l       .debug_str	00000000 
000001e3 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
000001ff l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
0000020b l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.3	00000018 .Lanon.2da621181d690ef0a1b1244e9b301a89.3
00000000 l     O .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.5	00000010 .Lanon.2da621181d690ef0a1b1244e9b301a89.5
00000000 l     F .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE	0000004c _ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE
00000000 l    d  .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE	00000000 .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE
00000000 l    d  .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE	00000000 .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE
00000000 l    d  .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.0	00000000 .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.0
00000000 l    d  .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.1	00000000 .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.1
00000000 l    d  .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.2	00000000 .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.2
00000000 l    d  .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.4	00000000 .rodata..Lanon.2da621181d690ef0a1b1244e9b301a89.4
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h279af8d935066cb1E
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE
00000000         *UND*	00000000 _ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7160b6abac7a3a12E
00000000         *UND*	00000000 _ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17hc1bd8b99f165c287E
00000000         *UND*	00000000 .hidden _ZN4core3fmt9Arguments6new_v117h344ddb67411c61baE
00000000         *UND*	00000000 .hidden _ZN4core3str23from_utf8_unchecked_mut17h5ecfe57cd4a13e80E
00000000         *UND*	00000000 .hidden _ZN4core4char7convert18from_u32_unchecked17hc5d67f9e9f079e14E
00000000 g     F .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE	0000033a .hidden _ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h00c534edc9da252fE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h216493476683ca6bE
00000000         *UND*	00000000 _ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E



Disassembly of section .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE:

00000000 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE>:
_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:436
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0c2      	sub	sp, #264	; 0x108
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9027      	str	r0, [sp, #156]	; 0x9c
   c:	9128      	str	r1, [sp, #160]	; 0xa0
   e:	9229      	str	r2, [sp, #164]	; 0xa4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:437
  10:	9827      	ldr	r0, [sp, #156]	; 0x9c
  12:	902a      	str	r0, [sp, #168]	; 0xa8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:440
  14:	982a      	ldr	r0, [sp, #168]	; 0xa8
  16:	2880      	cmp	r0, #128	; 0x80
  18:	9326      	str	r3, [sp, #152]	; 0x98
  1a:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  1e:	f8cd e090 	str.w	lr, [sp, #144]	; 0x90
  22:	d304      	bcc.n	2e <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x2e>
  24:	e7ff      	b.n	26 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x26>
  26:	2000      	movs	r0, #0
  28:	f88d 00b1 	strb.w	r0, [sp, #177]	; 0xb1
  2c:	e005      	b.n	3a <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x3a>
  2e:	9828      	ldr	r0, [sp, #160]	; 0xa0
  30:	9929      	ldr	r1, [sp, #164]	; 0xa4
  32:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h216493476683ca6bE>
  36:	9023      	str	r0, [sp, #140]	; 0x8c
  38:	e005      	b.n	46 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x46>
  3a:	f89d 00b1 	ldrb.w	r0, [sp, #177]	; 0xb1
  3e:	07c0      	lsls	r0, r0, #31
  40:	2800      	cmp	r0, #0
  42:	d106      	bne.n	52 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x52>
  44:	e017      	b.n	76 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x76>
  46:	2001      	movs	r0, #1
  48:	9923      	ldr	r1, [sp, #140]	; 0x8c
  4a:	4388      	bics	r0, r1
  4c:	f88d 00b1 	strb.w	r0, [sp, #177]	; 0xb1
  50:	e7f3      	b.n	3a <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x3a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:441
  52:	982a      	ldr	r0, [sp, #168]	; 0xa8
  54:	9928      	ldr	r1, [sp, #160]	; 0xa0
  56:	9a29      	ldr	r2, [sp, #164]	; 0xa4
  58:	2300      	movs	r3, #0
  5a:	9022      	str	r0, [sp, #136]	; 0x88
  5c:	4608      	mov	r0, r1
  5e:	4611      	mov	r1, r2
  60:	461a      	mov	r2, r3
  62:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E>
  66:	9021      	str	r0, [sp, #132]	; 0x84
  68:	e7ff      	b.n	6a <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x6a>
  6a:	9822      	ldr	r0, [sp, #136]	; 0x88
  6c:	9921      	ldr	r1, [sp, #132]	; 0x84
  6e:	7008      	strb	r0, [r1, #0]
  70:	2201      	movs	r2, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:442
  72:	922b      	str	r2, [sp, #172]	; 0xac
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:440
  74:	e14c      	b.n	310 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x310>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:443
  76:	982a      	ldr	r0, [sp, #168]	; 0xa8
  78:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
  7c:	d304      	bcc.n	88 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x88>
  7e:	e7ff      	b.n	80 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x80>
  80:	2000      	movs	r0, #0
  82:	f88d 00b2 	strb.w	r0, [sp, #178]	; 0xb2
  86:	e005      	b.n	94 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x94>
  88:	9828      	ldr	r0, [sp, #160]	; 0xa0
  8a:	9929      	ldr	r1, [sp, #164]	; 0xa4
  8c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E>
  90:	9020      	str	r0, [sp, #128]	; 0x80
  92:	e005      	b.n	a0 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0xa0>
  94:	f89d 00b2 	ldrb.w	r0, [sp, #178]	; 0xb2
  98:	07c0      	lsls	r0, r0, #31
  9a:	2800      	cmp	r0, #0
  9c:	d108      	bne.n	b0 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0xb0>
  9e:	e02e      	b.n	fe <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0xfe>
  a0:	2000      	movs	r0, #0
  a2:	9920      	ldr	r1, [sp, #128]	; 0x80
  a4:	2901      	cmp	r1, #1
  a6:	bf88      	it	hi
  a8:	2001      	movhi	r0, #1
  aa:	f88d 00b2 	strb.w	r0, [sp, #178]	; 0xb2
  ae:	e7f1      	b.n	94 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x94>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:444
  b0:	982a      	ldr	r0, [sp, #168]	; 0xa8
  b2:	f3c0 1084 	ubfx	r0, r0, #6, #5
  b6:	9928      	ldr	r1, [sp, #160]	; 0xa0
  b8:	9a29      	ldr	r2, [sp, #164]	; 0xa4
  ba:	2300      	movs	r3, #0
  bc:	901f      	str	r0, [sp, #124]	; 0x7c
  be:	4608      	mov	r0, r1
  c0:	4611      	mov	r1, r2
  c2:	461a      	mov	r2, r3
  c4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E>
  c8:	901e      	str	r0, [sp, #120]	; 0x78
  ca:	e7ff      	b.n	cc <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0xcc>
  cc:	981f      	ldr	r0, [sp, #124]	; 0x7c
  ce:	f040 01c0 	orr.w	r1, r0, #192	; 0xc0
  d2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  d4:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:445
  d6:	992a      	ldr	r1, [sp, #168]	; 0xa8
  d8:	f001 013f 	and.w	r1, r1, #63	; 0x3f
  dc:	9828      	ldr	r0, [sp, #160]	; 0xa0
  de:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  e0:	2201      	movs	r2, #1
  e2:	911d      	str	r1, [sp, #116]	; 0x74
  e4:	4619      	mov	r1, r3
  e6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E>
  ea:	901c      	str	r0, [sp, #112]	; 0x70
  ec:	e7ff      	b.n	ee <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0xee>
  ee:	981d      	ldr	r0, [sp, #116]	; 0x74
  f0:	f040 0180 	orr.w	r1, r0, #128	; 0x80
  f4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  f6:	7011      	strb	r1, [r2, #0]
  f8:	2102      	movs	r1, #2
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:446
  fa:	912b      	str	r1, [sp, #172]	; 0xac
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:443
  fc:	e107      	b.n	30e <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x30e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:447
  fe:	982a      	ldr	r0, [sp, #168]	; 0xa8
 100:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 104:	d304      	bcc.n	110 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x110>
 106:	e7ff      	b.n	108 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x108>
 108:	2000      	movs	r0, #0
 10a:	f88d 00b3 	strb.w	r0, [sp, #179]	; 0xb3
 10e:	e005      	b.n	11c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x11c>
 110:	9828      	ldr	r0, [sp, #160]	; 0xa0
 112:	9929      	ldr	r1, [sp, #164]	; 0xa4
 114:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E>
 118:	901b      	str	r0, [sp, #108]	; 0x6c
 11a:	e005      	b.n	128 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x128>
 11c:	f89d 00b3 	ldrb.w	r0, [sp, #179]	; 0xb3
 120:	07c0      	lsls	r0, r0, #31
 122:	2800      	cmp	r0, #0
 124:	d108      	bne.n	138 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x138>
 126:	e03f      	b.n	1a8 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x1a8>
 128:	2000      	movs	r0, #0
 12a:	991b      	ldr	r1, [sp, #108]	; 0x6c
 12c:	2902      	cmp	r1, #2
 12e:	bf88      	it	hi
 130:	2001      	movhi	r0, #1
 132:	f88d 00b3 	strb.w	r0, [sp, #179]	; 0xb3
 136:	e7f1      	b.n	11c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x11c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:448
 138:	982a      	ldr	r0, [sp, #168]	; 0xa8
 13a:	f3c0 3003 	ubfx	r0, r0, #12, #4
 13e:	9928      	ldr	r1, [sp, #160]	; 0xa0
 140:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 142:	2300      	movs	r3, #0
 144:	901a      	str	r0, [sp, #104]	; 0x68
 146:	4608      	mov	r0, r1
 148:	4611      	mov	r1, r2
 14a:	461a      	mov	r2, r3
 14c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E>
 150:	9019      	str	r0, [sp, #100]	; 0x64
 152:	e7ff      	b.n	154 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x154>
 154:	981a      	ldr	r0, [sp, #104]	; 0x68
 156:	f040 01e0 	orr.w	r1, r0, #224	; 0xe0
 15a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 15c:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:449
 15e:	992a      	ldr	r1, [sp, #168]	; 0xa8
 160:	f3c1 1185 	ubfx	r1, r1, #6, #6
 164:	9828      	ldr	r0, [sp, #160]	; 0xa0
 166:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 168:	2201      	movs	r2, #1
 16a:	9118      	str	r1, [sp, #96]	; 0x60
 16c:	4619      	mov	r1, r3
 16e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E>
 172:	9017      	str	r0, [sp, #92]	; 0x5c
 174:	e7ff      	b.n	176 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x176>
 176:	9818      	ldr	r0, [sp, #96]	; 0x60
 178:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 17c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 17e:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:450
 180:	992a      	ldr	r1, [sp, #168]	; 0xa8
 182:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 186:	9828      	ldr	r0, [sp, #160]	; 0xa0
 188:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 18a:	2202      	movs	r2, #2
 18c:	9116      	str	r1, [sp, #88]	; 0x58
 18e:	4619      	mov	r1, r3
 190:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E>
 194:	9015      	str	r0, [sp, #84]	; 0x54
 196:	e7ff      	b.n	198 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x198>
 198:	9816      	ldr	r0, [sp, #88]	; 0x58
 19a:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 19e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 1a0:	7011      	strb	r1, [r2, #0]
 1a2:	2103      	movs	r1, #3
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:451
 1a4:	912b      	str	r1, [sp, #172]	; 0xac
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:447
 1a6:	e0b1      	b.n	30c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x30c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:452
 1a8:	9828      	ldr	r0, [sp, #160]	; 0xa0
 1aa:	9929      	ldr	r1, [sp, #164]	; 0xa4
 1ac:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E>
 1b0:	9014      	str	r0, [sp, #80]	; 0x50
 1b2:	e7ff      	b.n	1b4 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x1b4>
 1b4:	9814      	ldr	r0, [sp, #80]	; 0x50
 1b6:	2804      	cmp	r0, #4
 1b8:	d349      	bcc.n	24e <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x24e>
 1ba:	e7ff      	b.n	1bc <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x1bc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:453
 1bc:	982a      	ldr	r0, [sp, #168]	; 0xa8
 1be:	f3c0 4082 	ubfx	r0, r0, #18, #3
 1c2:	9928      	ldr	r1, [sp, #160]	; 0xa0
 1c4:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 1c6:	2300      	movs	r3, #0
 1c8:	9013      	str	r0, [sp, #76]	; 0x4c
 1ca:	4608      	mov	r0, r1
 1cc:	4611      	mov	r1, r2
 1ce:	461a      	mov	r2, r3
 1d0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E>
 1d4:	9012      	str	r0, [sp, #72]	; 0x48
 1d6:	e7ff      	b.n	1d8 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x1d8>
 1d8:	9813      	ldr	r0, [sp, #76]	; 0x4c
 1da:	f040 01f0 	orr.w	r1, r0, #240	; 0xf0
 1de:	9a12      	ldr	r2, [sp, #72]	; 0x48
 1e0:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:454
 1e2:	992a      	ldr	r1, [sp, #168]	; 0xa8
 1e4:	f3c1 3105 	ubfx	r1, r1, #12, #6
 1e8:	9828      	ldr	r0, [sp, #160]	; 0xa0
 1ea:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1ec:	2201      	movs	r2, #1
 1ee:	9111      	str	r1, [sp, #68]	; 0x44
 1f0:	4619      	mov	r1, r3
 1f2:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E>
 1f6:	9010      	str	r0, [sp, #64]	; 0x40
 1f8:	e7ff      	b.n	1fa <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x1fa>
 1fa:	9811      	ldr	r0, [sp, #68]	; 0x44
 1fc:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 200:	9a10      	ldr	r2, [sp, #64]	; 0x40
 202:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:455
 204:	992a      	ldr	r1, [sp, #168]	; 0xa8
 206:	f3c1 1185 	ubfx	r1, r1, #6, #6
 20a:	9828      	ldr	r0, [sp, #160]	; 0xa0
 20c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 20e:	2202      	movs	r2, #2
 210:	910f      	str	r1, [sp, #60]	; 0x3c
 212:	4619      	mov	r1, r3
 214:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E>
 218:	900e      	str	r0, [sp, #56]	; 0x38
 21a:	e7ff      	b.n	21c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x21c>
 21c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 21e:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 222:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 224:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:456
 226:	992a      	ldr	r1, [sp, #168]	; 0xa8
 228:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 22c:	9828      	ldr	r0, [sp, #160]	; 0xa0
 22e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 230:	2203      	movs	r2, #3
 232:	910d      	str	r1, [sp, #52]	; 0x34
 234:	4619      	mov	r1, r3
 236:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E>
 23a:	900c      	str	r0, [sp, #48]	; 0x30
 23c:	e7ff      	b.n	23e <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x23e>
 23e:	980d      	ldr	r0, [sp, #52]	; 0x34
 240:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 244:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 246:	7011      	strb	r1, [r2, #0]
 248:	2104      	movs	r1, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:457
 24a:	912b      	str	r1, [sp, #172]	; 0xac
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:447
 24c:	e05e      	b.n	30c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x30c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:460
 24e:	982a      	ldr	r0, [sp, #168]	; 0xa8
 250:	f7ff fffe 	bl	0 <_ZN4core4char7convert18from_u32_unchecked17hc5d67f9e9f079e14E>
 254:	900b      	str	r0, [sp, #44]	; 0x2c
 256:	e7ff      	b.n	258 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x258>
 258:	980b      	ldr	r0, [sp, #44]	; 0x2c
 25a:	f7ff fffe 	bl	0 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE>
 25e:	903c      	str	r0, [sp, #240]	; 0xf0
 260:	e7ff      	b.n	262 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x262>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:462
 262:	9828      	ldr	r0, [sp, #160]	; 0xa0
 264:	9929      	ldr	r1, [sp, #164]	; 0xa4
 266:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E>
 26a:	903d      	str	r0, [sp, #244]	; 0xf4
 26c:	e7ff      	b.n	26e <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x26e>
 26e:	a83c      	add	r0, sp, #240	; 0xf0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:459
 270:	9039      	str	r0, [sp, #228]	; 0xe4
 272:	a82a      	add	r0, sp, #168	; 0xa8
 274:	903a      	str	r0, [sp, #232]	; 0xe8
 276:	a83d      	add	r0, sp, #244	; 0xf4
 278:	903b      	str	r0, [sp, #236]	; 0xec
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/lib.rs:1
//! Low level access to Cortex-M processors
 27a:	9839      	ldr	r0, [sp, #228]	; 0xe4
 27c:	903e      	str	r0, [sp, #248]	; 0xf8
 27e:	983a      	ldr	r0, [sp, #232]	; 0xe8
 280:	903f      	str	r0, [sp, #252]	; 0xfc
 282:	983b      	ldr	r0, [sp, #236]	; 0xec
 284:	9040      	str	r0, [sp, #256]	; 0x100
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:460
 286:	983e      	ldr	r0, [sp, #248]	; 0xf8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
 288:	f240 0100 	movw	r1, #0
 28c:	f2c0 0100 	movt	r1, #0
 290:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE>
 294:	900a      	str	r0, [sp, #40]	; 0x28
 296:	9109      	str	r1, [sp, #36]	; 0x24
 298:	e7ff      	b.n	29a <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x29a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:461
 29a:	983f      	ldr	r0, [sp, #252]	; 0xfc
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
 29c:	f240 0100 	movw	r1, #0
 2a0:	f2c0 0100 	movt	r1, #0
 2a4:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h279af8d935066cb1E>
 2a8:	9008      	str	r0, [sp, #32]
 2aa:	9107      	str	r1, [sp, #28]
 2ac:	e7ff      	b.n	2ae <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x2ae>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:462
 2ae:	9840      	ldr	r0, [sp, #256]	; 0x100
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
 2b0:	f240 0100 	movw	r1, #0
 2b4:	f2c0 0100 	movt	r1, #0
 2b8:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE>
 2bc:	9006      	str	r0, [sp, #24]
 2be:	9105      	str	r1, [sp, #20]
 2c0:	e7ff      	b.n	2c2 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x2c2>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:459
 2c2:	980a      	ldr	r0, [sp, #40]	; 0x28
 2c4:	9033      	str	r0, [sp, #204]	; 0xcc
 2c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 2c8:	9134      	str	r1, [sp, #208]	; 0xd0
 2ca:	9a08      	ldr	r2, [sp, #32]
 2cc:	9235      	str	r2, [sp, #212]	; 0xd4
 2ce:	9b07      	ldr	r3, [sp, #28]
 2d0:	9336      	str	r3, [sp, #216]	; 0xd8
 2d2:	f8dd c018 	ldr.w	ip, [sp, #24]
 2d6:	f8cd c0dc 	str.w	ip, [sp, #220]	; 0xdc
 2da:	f8dd e014 	ldr.w	lr, [sp, #20]
 2de:	f8cd e0e0 	str.w	lr, [sp, #224]	; 0xe0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
 2e2:	466c      	mov	r4, sp
 2e4:	2503      	movs	r5, #3
 2e6:	6025      	str	r5, [r4, #0]
 2e8:	f240 0100 	movw	r1, #0
 2ec:	f2c0 0100 	movt	r1, #0
 2f0:	a82d      	add	r0, sp, #180	; 0xb4
 2f2:	ab33      	add	r3, sp, #204	; 0xcc
 2f4:	462a      	mov	r2, r5
 2f6:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h344ddb67411c61baE>
 2fa:	e7ff      	b.n	2 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x2>
 2fc:	f240 0100 	movw	r1, #0
 300:	f2c0 0100 	movt	r1, #0
 304:	a82d      	add	r0, sp, #180	; 0xb4
 306:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 30a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:443
 30c:	e7ff      	b.n	30e <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x30e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:440
 30e:	e7ff      	b.n	310 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x310>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:464
 310:	9828      	ldr	r0, [sp, #160]	; 0xa0
 312:	9929      	ldr	r1, [sp, #164]	; 0xa4
 314:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 316:	9241      	str	r2, [sp, #260]	; 0x104
 318:	9a41      	ldr	r2, [sp, #260]	; 0x104
 31a:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h00c534edc9da252fE>
 31e:	9004      	str	r0, [sp, #16]
 320:	9103      	str	r1, [sp, #12]
 322:	e7ff      	b.n	324 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x324>
 324:	9804      	ldr	r0, [sp, #16]
 326:	9903      	ldr	r1, [sp, #12]
 328:	f7ff fffe 	bl	0 <_ZN4core3str23from_utf8_unchecked_mut17h5ecfe57cd4a13e80E>
 32c:	9002      	str	r0, [sp, #8]
 32e:	9101      	str	r1, [sp, #4]
 330:	e7ff      	b.n	332 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hd75d086f6d872e9eE+0x332>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:466
 332:	9802      	ldr	r0, [sp, #8]
 334:	9901      	ldr	r1, [sp, #4]
 336:	b042      	add	sp, #264	; 0x108
 338:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE:

00000000 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE>:
_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:359
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:360
   6:	9801      	ldr	r0, [sp, #4]
   8:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:361
   a:	9803      	ldr	r0, [sp, #12]
   c:	287f      	cmp	r0, #127	; 0x7f
   e:	9100      	str	r1, [sp, #0]
  10:	d803      	bhi.n	1a <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE+0x1a>
  12:	e7ff      	b.n	14 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE+0x14>
  14:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:362
  16:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:361
  18:	e015      	b.n	46 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE+0x46>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:363
  1a:	9803      	ldr	r0, [sp, #12]
  1c:	2100      	movs	r1, #0
  1e:	ebb1 2fd0 	cmp.w	r1, r0, lsr #11
  22:	d103      	bne.n	2c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE+0x2c>
  24:	e7ff      	b.n	26 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE+0x26>
  26:	2002      	movs	r0, #2
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:364
  28:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:363
  2a:	e00b      	b.n	44 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:365
  2c:	f8bd 000e 	ldrh.w	r0, [sp, #14]
  30:	2800      	cmp	r0, #0
  32:	d103      	bne.n	3c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE+0x3c>
  34:	e7ff      	b.n	36 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE+0x36>
  36:	2003      	movs	r0, #3
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:366
  38:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:365
  3a:	e002      	b.n	42 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE+0x42>
  3c:	2004      	movs	r0, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:368
  3e:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:365
  40:	e7ff      	b.n	42 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE+0x42>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:363
  42:	e7ff      	b.n	44 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:361
  44:	e7ff      	b.n	46 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h05617b3f53e1306fE+0x46>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:370
  46:	9802      	ldr	r0, [sp, #8]
  48:	b004      	add	sp, #16
  4a:	4770      	bx	lr

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.5
00000eb0 l       .debug_str	00000000 
00000ef5 l       .debug_str	00000000 
00000f2b l       .debug_str	00000000 
00000f46 l       .debug_str	00000000 
00000f80 l       .debug_str	00000000 
00000f9f l       .debug_str	00000000 
00000fdb l       .debug_str	00000000 
00001021 l       .debug_str	00000000 
00001029 l       .debug_str	00000000 
00001031 l       .debug_str	00000000 
0000107a l       .debug_str	00000000 
00001085 l       .debug_str	00000000 
000010d0 l       .debug_str	00000000 
000010dc l       .debug_str	00000000 
000010e7 l       .debug_str	00000000 
00001132 l       .debug_str	00000000 
0000113c l       .debug_str	00000000 
00001162 l       .debug_str	00000000 
0000116c l       .debug_str	00000000 
00001192 l       .debug_str	00000000 
0000119c l       .debug_str	00000000 
000011c2 l       .debug_str	00000000 
000011ce l       .debug_str	00000000 
000011f5 l       .debug_str	00000000 
00001202 l       .debug_str	00000000 
00001206 l       .debug_str	00000000 
0000120a l       .debug_str	00000000 
0000120c l       .debug_str	00000000 
0000120e l       .debug_str	00000000 
00001214 l       .debug_str	00000000 
00001218 l       .debug_str	00000000 
0000121a l       .debug_str	00000000 
00001225 l       .debug_str	00000000 
00001227 l       .debug_str	00000000 
00001229 l       .debug_str	00000000 
0000122d l       .debug_str	00000000 
00001233 l       .debug_str	00000000 
0000123e l       .debug_str	00000000 
00001242 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000135 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
00000225 l       .debug_str	00000000 
00000256 l       .debug_str	00000000 
0000025b l       .debug_str	00000000 
000002a4 l       .debug_str	00000000 
000002ad l       .debug_str	00000000 
00000320 l       .debug_str	00000000 
00000357 l       .debug_str	00000000 
00000388 l       .debug_str	00000000 
000003d2 l       .debug_str	00000000 
000003e1 l       .debug_str	00000000 
00000424 l       .debug_str	00000000 
00000466 l       .debug_str	00000000 
000004a9 l       .debug_str	00000000 
000004ea l       .debug_str	00000000 
00000524 l       .debug_str	00000000 
00000576 l       .debug_str	00000000 
000005e9 l       .debug_str	00000000 
00000629 l       .debug_str	00000000 
00000663 l       .debug_str	00000000 
000006b6 l       .debug_str	00000000 
000006ba l       .debug_str	00000000 
000006cc l       .debug_str	00000000 
000006dd l       .debug_str	00000000 
0000071b l       .debug_str	00000000 
00000727 l       .debug_str	00000000 
0000076a l       .debug_str	00000000 
0000077a l       .debug_str	00000000 
00000783 l       .debug_str	00000000 
000007a4 l       .debug_str	00000000 
00000817 l       .debug_str	00000000 
00000826 l       .debug_str	00000000 
0000082f l       .debug_str	00000000 
00000851 l       .debug_str	00000000 
00000895 l       .debug_str	00000000 
000008a6 l       .debug_str	00000000 
000008ea l       .debug_str	00000000 
000008fa l       .debug_str	00000000 
000008ff l       .debug_str	00000000 
00000903 l       .debug_str	00000000 
00000915 l       .debug_str	00000000 
00000926 l       .debug_str	00000000 
00000964 l       .debug_str	00000000 
00000970 l       .debug_str	00000000 
000009b3 l       .debug_str	00000000 
000009c3 l       .debug_str	00000000 
000009cc l       .debug_str	00000000 
000009ed l       .debug_str	00000000 
00000a60 l       .debug_str	00000000 
00000a6f l       .debug_str	00000000 
00000a78 l       .debug_str	00000000 
00000a9a l       .debug_str	00000000 
00000ade l       .debug_str	00000000 
00000aef l       .debug_str	00000000 
00000b33 l       .debug_str	00000000 
00000b43 l       .debug_str	00000000 
00000b49 l       .debug_str	00000000 
00000b5d l       .debug_str	00000000 
00000b70 l       .debug_str	00000000 
00000bae l       .debug_str	00000000 
00000bbc l       .debug_str	00000000 
00000bff l       .debug_str	00000000 
00000c11 l       .debug_str	00000000 
00000c1c l       .debug_str	00000000 
00000c3f l       .debug_str	00000000 
00000cb2 l       .debug_str	00000000 
00000cc3 l       .debug_str	00000000 
00000cce l       .debug_str	00000000 
00000cf2 l       .debug_str	00000000 
00000d36 l       .debug_str	00000000 
00000d49 l       .debug_str	00000000 
00000d8d l       .debug_str	00000000 
00000d9f l       .debug_str	00000000 
00000da2 l       .debug_str	00000000 
00000dd2 l       .debug_str	00000000 
00000de4 l       .debug_str	00000000 
00000e14 l       .debug_str	00000000 
00000e27 l       .debug_str	00000000 
00000e58 l       .debug_str	00000000 
00000e6b l       .debug_str	00000000 
00000e9c l       .debug_str	00000000 
00000ee1 l       .debug_str	00000000 
00000000 l     F .text._ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE	00000106 _ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE
00000000 l    d  .text._ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E	00000000 .text._ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E
00000000 l    d  .text._ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE	00000000 .text._ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE
00000000 l    d  .text._ZN4core3ptr14write_volatile17h78a9b006f957b588E	00000000 .text._ZN4core3ptr14write_volatile17h78a9b006f957b588E
00000000 l    d  .text._ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E	00000000 .text._ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E
00000000 l    d  .text._ZN4core3ptr14write_volatile17hbee86689a67e852fE	00000000 .text._ZN4core3ptr14write_volatile17hbee86689a67e852fE
00000000 l    d  .text._ZN4core3ptr19swap_nonoverlapping17hda94af2e085a3d56E	00000000 .text._ZN4core3ptr19swap_nonoverlapping17hda94af2e085a3d56E
00000000 l    d  .text._ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E	00000000 .text._ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E
00000000 l    d  .text._ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE	00000000 .text._ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h950eefcc66f9a214E	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h950eefcc66f9a214E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h3dd5f0ad1321696cE	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h3dd5f0ad1321696cE
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E
00000000 l    d  .text._ZN4core3ptr4read17h0121416a1d762e1cE	00000000 .text._ZN4core3ptr4read17h0121416a1d762e1cE
00000000 l    d  .text._ZN4core3ptr4read17h8b36ff7581142770E	00000000 .text._ZN4core3ptr4read17h8b36ff7581142770E
00000000 l    d  .text._ZN4core3ptr4read17ha0f21bb4fcea250fE	00000000 .text._ZN4core3ptr4read17ha0f21bb4fcea250fE
00000000 l    d  .text._ZN4core3ptr5write17hf73b84af7c3f37beE	00000000 .text._ZN4core3ptr5write17hf73b84af7c3f37beE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h78858ceeb6ee1560E
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h8e02e56a52472434E
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h9a01725860e361d4E
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E
00000000         *UND*	00000000 _ZN4core3mem7size_of17h0cc9f9c5d684aa16E
00000000         *UND*	00000000 _ZN4core3mem7size_of17hab079f7319b6598fE
00000000 g     F .text._ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E	0000001e _ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E
00000000 g     F .text._ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE	0000001a _ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE
00000000 g     F .text._ZN4core3ptr14write_volatile17h78a9b006f957b588E	0000001e _ZN4core3ptr14write_volatile17h78a9b006f957b588E
00000000 g     F .text._ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E	0000001a _ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E
00000000 g     F .text._ZN4core3ptr14write_volatile17hbee86689a67e852fE	0000001e _ZN4core3ptr14write_volatile17hbee86689a67e852fE
00000000 g     F .text._ZN4core3ptr19swap_nonoverlapping17hda94af2e085a3d56E	00000042 _ZN4core3ptr19swap_nonoverlapping17hda94af2e085a3d56E
00000000 g     F .text._ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E	00000054 _ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E	00000022 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h950eefcc66f9a214E	00000022 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h950eefcc66f9a214E
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h3dd5f0ad1321696cE	00000024 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h3dd5f0ad1321696cE
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E
00000000 g     F .text._ZN4core3ptr4read17h0121416a1d762e1cE	00000050 _ZN4core3ptr4read17h0121416a1d762e1cE
00000000 g     F .text._ZN4core3ptr4read17h8b36ff7581142770E	00000042 _ZN4core3ptr4read17h8b36ff7581142770E
00000000 g     F .text._ZN4core3ptr4read17ha0f21bb4fcea250fE	00000042 _ZN4core3ptr4read17ha0f21bb4fcea250fE
00000000 g     F .text._ZN4core3ptr5write17hf73b84af7c3f37beE	00000018 _ZN4core3ptr5write17hf73b84af7c3f37beE



Disassembly of section .text._ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E:

00000000 <_ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E>:
_ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:870
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:871
   6:	9802      	ldr	r0, [sp, #8]
   8:	7800      	ldrb	r0, [r0, #0]
   a:	f88d 000f 	strb.w	r0, [sp, #15]
   e:	f89d 000f 	ldrb.w	r0, [sp, #15]
  12:	9101      	str	r1, [sp, #4]
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:872
  18:	9800      	ldr	r0, [sp, #0]
  1a:	b004      	add	sp, #16
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE:

00000000 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>:
_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:870
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:871
   6:	9802      	ldr	r0, [sp, #8]
   8:	6800      	ldr	r0, [r0, #0]
   a:	9003      	str	r0, [sp, #12]
   c:	9803      	ldr	r0, [sp, #12]
   e:	9101      	str	r1, [sp, #4]
  10:	9000      	str	r0, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:872
  14:	9800      	ldr	r0, [sp, #0]
  16:	b004      	add	sp, #16
  18:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr14write_volatile17h78a9b006f957b588E:

00000000 <_ZN4core3ptr14write_volatile17h78a9b006f957b588E>:
_ZN4core3ptr14write_volatile17h78a9b006f957b588E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:938
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100f 	strb.w	r1, [sp, #15]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:939
   c:	9802      	ldr	r0, [sp, #8]
   e:	f89d 100f 	ldrb.w	r1, [sp, #15]
  12:	7001      	strb	r1, [r0, #0]
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	e7ff      	b.n	1a <_ZN4core3ptr14write_volatile17h78a9b006f957b588E+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:940
  1a:	b004      	add	sp, #16
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E:

00000000 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>:
_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:938
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:939
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	6001      	str	r1, [r0, #0]
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	e7ff      	b.n	16 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E+0x16>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:940
  16:	b004      	add	sp, #16
  18:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr14write_volatile17hbee86689a67e852fE:

00000000 <_ZN4core3ptr14write_volatile17hbee86689a67e852fE>:
_ZN4core3ptr14write_volatile17hbee86689a67e852fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:938
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f8ad 100e 	strh.w	r1, [sp, #14]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:939
   c:	9802      	ldr	r0, [sp, #8]
   e:	f8bd 100e 	ldrh.w	r1, [sp, #14]
  12:	8001      	strh	r1, [r0, #0]
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	e7ff      	b.n	1a <_ZN4core3ptr14write_volatile17hbee86689a67e852fE+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:940
  1a:	b004      	add	sp, #16
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr19swap_nonoverlapping17hda94af2e085a3d56E:

00000000 <_ZN4core3ptr19swap_nonoverlapping17hda94af2e085a3d56E>:
_ZN4core3ptr19swap_nonoverlapping17hda94af2e085a3d56E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:349
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9004      	str	r0, [sp, #16]
   c:	9105      	str	r1, [sp, #20]
   e:	9206      	str	r2, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:350
  10:	9804      	ldr	r0, [sp, #16]
  12:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:351
  14:	9805      	ldr	r0, [sp, #20]
  16:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:352
  18:	9303      	str	r3, [sp, #12]
  1a:	f8cd c008 	str.w	ip, [sp, #8]
  1e:	f8cd e004 	str.w	lr, [sp, #4]
  22:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17hab079f7319b6598fE>
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core3ptr19swap_nonoverlapping17hda94af2e085a3d56E+0x2a>
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	4348      	muls	r0, r1
  30:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:353
  32:	9807      	ldr	r0, [sp, #28]
  34:	9908      	ldr	r1, [sp, #32]
  36:	9a09      	ldr	r2, [sp, #36]	; 0x24
  38:	f7ff fffe 	bl	0 <_ZN4core3ptr19swap_nonoverlapping17hda94af2e085a3d56E>
  3c:	e7ff      	b.n	3e <_ZN4core3ptr19swap_nonoverlapping17hda94af2e085a3d56E+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:354
  3e:	b00a      	add	sp, #40	; 0x28
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E:

00000000 <_ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E>:
_ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:357
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
   c:	9202      	str	r2, [sp, #8]
   e:	9301      	str	r3, [sp, #4]
  10:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17hab079f7319b6598fE>
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E+0x18>
  18:	9800      	ldr	r0, [sp, #0]
  1a:	281f      	cmp	r0, #31
  1c:	d811      	bhi.n	42 <_ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E+0x42>
  1e:	e7ff      	b.n	20 <_ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E+0x20>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:361
  20:	9803      	ldr	r0, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E>
  26:	9005      	str	r0, [sp, #20]
  28:	e7ff      	b.n	2a <_ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:362
  2a:	9804      	ldr	r0, [sp, #16]
  2c:	9903      	ldr	r1, [sp, #12]
  2e:	2201      	movs	r2, #1
  30:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h9a01725860e361d4E>
  34:	e7ff      	b.n	36 <_ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E+0x36>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:363
  36:	9804      	ldr	r0, [sp, #16]
  38:	9905      	ldr	r1, [sp, #20]
  3a:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E>
  3e:	e7ff      	b.n	40 <_ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
  40:	e006      	b.n	50 <_ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:365
  42:	9803      	ldr	r0, [sp, #12]
  44:	9904      	ldr	r1, [sp, #16]
  46:	2201      	movs	r2, #1
  48:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E>
  4c:	e7ff      	b.n	4e <_ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E+0x4e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
  4e:	e7ff      	b.n	50 <_ZN4core3ptr23swap_nonoverlapping_one17hd18d4780113afa57E+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:367
  50:	b006      	add	sp, #24
  52:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE:

00000000 <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE>:
_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:370
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	b0ac      	sub	sp, #176	; 0xb0
   6:	466c      	mov	r4, sp
   8:	f36f 0404 	bfc	r4, #0, #5
   c:	46a5      	mov	sp, r4
   e:	4613      	mov	r3, r2
  10:	468c      	mov	ip, r1
  12:	4686      	mov	lr, r0
  14:	900b      	str	r0, [sp, #44]	; 0x2c
  16:	910c      	str	r1, [sp, #48]	; 0x30
  18:	920d      	str	r2, [sp, #52]	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:381
  1a:	930a      	str	r3, [sp, #40]	; 0x28
  1c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  20:	f8cd e020 	str.w	lr, [sp, #32]
  24:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h0cc9f9c5d684aa16E>
  28:	900e      	str	r0, [sp, #56]	; 0x38
  2a:	e7ff      	b.n	2c <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0x2c>
  2c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:386
  2e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:387
  30:	e7ff      	b.n	32 <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0x32>
  32:	980f      	ldr	r0, [sp, #60]	; 0x3c
  34:	990e      	ldr	r1, [sp, #56]	; 0x38
  36:	4408      	add	r0, r1
  38:	990d      	ldr	r1, [sp, #52]	; 0x34
  3a:	4288      	cmp	r0, r1
  3c:	d905      	bls.n	4a <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0x4a>
  3e:	e7ff      	b.n	40 <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:403
  40:	980f      	ldr	r0, [sp, #60]	; 0x3c
  42:	990d      	ldr	r1, [sp, #52]	; 0x34
  44:	4288      	cmp	r0, r1
  46:	d32d      	bcc.n	a4 <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0xa4>
  48:	e059      	b.n	fe <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0xfe>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:390
  4a:	e7ff      	b.n	4c <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0x4c>
  4c:	a810      	add	r0, sp, #64	; 0x40
  4e:	9028      	str	r0, [sp, #160]	; 0xa0
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h15288156bd4b8329E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  50:	9828      	ldr	r0, [sp, #160]	; 0xa0
  52:	9029      	str	r0, [sp, #164]	; 0xa4
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17he9e238dd57ebacf2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  54:	9829      	ldr	r0, [sp, #164]	; 0xa4
_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:391
  56:	9007      	str	r0, [sp, #28]
  58:	e7ff      	b.n	5a <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0x5a>
  5a:	9807      	ldr	r0, [sp, #28]
  5c:	9019      	str	r0, [sp, #100]	; 0x64
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:392
  5e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  60:	990f      	ldr	r1, [sp, #60]	; 0x3c
  62:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE>
  66:	901a      	str	r0, [sp, #104]	; 0x68
  68:	e7ff      	b.n	6a <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:393
  6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  6e:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE>
  72:	901b      	str	r0, [sp, #108]	; 0x6c
  74:	e7ff      	b.n	76 <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0x76>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:397
  76:	981a      	ldr	r0, [sp, #104]	; 0x68
  78:	9919      	ldr	r1, [sp, #100]	; 0x64
  7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  7c:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E>
  80:	e7ff      	b.n	82 <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0x82>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:398
  82:	981b      	ldr	r0, [sp, #108]	; 0x6c
  84:	991a      	ldr	r1, [sp, #104]	; 0x68
  86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  88:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E>
  8c:	e7ff      	b.n	8e <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0x8e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:399
  8e:	9819      	ldr	r0, [sp, #100]	; 0x64
  90:	991b      	ldr	r1, [sp, #108]	; 0x6c
  92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  94:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E>
  98:	e7ff      	b.n	9a <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0x9a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:400
  9a:	980e      	ldr	r0, [sp, #56]	; 0x38
  9c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  9e:	4408      	add	r0, r1
  a0:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:387
  a2:	e7c6      	b.n	32 <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:405
  a4:	e7ff      	b.n	a6 <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0xa6>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:406
  a6:	980d      	ldr	r0, [sp, #52]	; 0x34
  a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  aa:	1a40      	subs	r0, r0, r1
  ac:	9024      	str	r0, [sp, #144]	; 0x90
  ae:	a81c      	add	r0, sp, #112	; 0x70
  b0:	902a      	str	r0, [sp, #168]	; 0xa8
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h17727fadf5fc0d2bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  b2:	982a      	ldr	r0, [sp, #168]	; 0xa8
  b4:	902b      	str	r0, [sp, #172]	; 0xac
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h58eb4db237f2bf3aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  b6:	982b      	ldr	r0, [sp, #172]	; 0xac
_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:408
  b8:	9006      	str	r0, [sp, #24]
  ba:	e7ff      	b.n	bc <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0xbc>
  bc:	9806      	ldr	r0, [sp, #24]
  be:	9025      	str	r0, [sp, #148]	; 0x94
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:409
  c0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  c4:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE>
  c8:	9026      	str	r0, [sp, #152]	; 0x98
  ca:	e7ff      	b.n	cc <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0xcc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:410
  cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  ce:	990f      	ldr	r1, [sp, #60]	; 0x3c
  d0:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE>
  d4:	9027      	str	r0, [sp, #156]	; 0x9c
  d6:	e7ff      	b.n	d8 <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0xd8>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:412
  d8:	9826      	ldr	r0, [sp, #152]	; 0x98
  da:	9925      	ldr	r1, [sp, #148]	; 0x94
  dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  de:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E>
  e2:	e7ff      	b.n	e4 <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0xe4>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:413
  e4:	9827      	ldr	r0, [sp, #156]	; 0x9c
  e6:	9926      	ldr	r1, [sp, #152]	; 0x98
  e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  ea:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E>
  ee:	e7ff      	b.n	f0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0xf0>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:414
  f0:	9825      	ldr	r0, [sp, #148]	; 0x94
  f2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  f6:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17hf549d47497ad93e9E>
  fa:	e7ff      	b.n	fc <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0xfc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:403
  fc:	e7ff      	b.n	fe <_ZN4core3ptr25swap_nonoverlapping_bytes17h1abc0f2fc63d5dafE+0xfe>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:416
  fe:	f1a7 0408 	sub.w	r4, r7, #8
 102:	46a5      	mov	sp, r4
 104:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E:

00000000 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1938
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1941
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1942
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h950eefcc66f9a214E:

00000000 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h950eefcc66f9a214E>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h950eefcc66f9a214E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1702
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1703
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h950eefcc66f9a214E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1704
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h3dd5f0ad1321696cE:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h3dd5f0ad1321696cE>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h3dd5f0ad1321696cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1076
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1077
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  12:	9005      	str	r0, [sp, #20]
  14:	9805      	ldr	r0, [sp, #20]
  16:	9202      	str	r2, [sp, #8]
  18:	9301      	str	r3, [sp, #4]
  1a:	9000      	str	r0, [sp, #0]
  1c:	e7ff      	b.n	1e <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h3dd5f0ad1321696cE+0x1e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1078
  1e:	9800      	ldr	r0, [sp, #0]
  20:	b006      	add	sp, #24
  22:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1076
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1077
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h8d587212d9f174c5E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1078
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr4read17h0121416a1d762e1cE:

00000000 <_ZN4core3ptr4read17h0121416a1d762e1cE>:
_ZN4core3ptr4read17h0121416a1d762e1cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:572
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17h5cb8ba46cdff3667E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1121
   8:	f8bd 001a 	ldrh.w	r0, [sp, #26]
_ZN4core3ptr4read17h0121416a1d762e1cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:573
   c:	f8ad 0018 	strh.w	r0, [sp, #24]
  10:	9104      	str	r1, [sp, #16]
  12:	e7ff      	b.n	14 <_ZN4core3ptr4read17h0121416a1d762e1cE+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  14:	9805      	ldr	r0, [sp, #20]
  16:	a906      	add	r1, sp, #24
  18:	9108      	str	r1, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h24fd46ac5f8212bfE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  1a:	9908      	ldr	r1, [sp, #32]
  1c:	9109      	str	r1, [sp, #36]	; 0x24
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hf48382bc9af27437E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  1e:	9909      	ldr	r1, [sp, #36]	; 0x24
_ZN4core3ptr4read17h0121416a1d762e1cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  20:	9003      	str	r0, [sp, #12]
  22:	9102      	str	r1, [sp, #8]
  24:	e7ff      	b.n	26 <_ZN4core3ptr4read17h0121416a1d762e1cE+0x26>
  26:	2201      	movs	r2, #1
  28:	9803      	ldr	r0, [sp, #12]
  2a:	9902      	ldr	r1, [sp, #8]
  2c:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h8e02e56a52472434E>
  30:	e7ff      	b.n	32 <_ZN4core3ptr4read17h0121416a1d762e1cE+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  32:	f8bd 0018 	ldrh.w	r0, [sp, #24]
  36:	f8ad 001c 	strh.w	r0, [sp, #28]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17hfad9cffa423b76cbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1294
  3a:	f8bd 001c 	ldrh.w	r0, [sp, #28]
  3e:	f8ad 001e 	strh.w	r0, [sp, #30]
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17he018786016be2abdE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:828
  42:	f8bd 001e 	ldrh.w	r0, [sp, #30]
_ZN4core3ptr4read17h0121416a1d762e1cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  46:	9001      	str	r0, [sp, #4]
  48:	e7ff      	b.n	4a <_ZN4core3ptr4read17h0121416a1d762e1cE+0x4a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:576
  4a:	9801      	ldr	r0, [sp, #4]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr4read17h8b36ff7581142770E:

00000000 <_ZN4core3ptr4read17h8b36ff7581142770E>:
_ZN4core3ptr4read17h8b36ff7581142770E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:572
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17h2b65c73ea8c6cd6aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1121
   8:	9807      	ldr	r0, [sp, #28]
_ZN4core3ptr4read17h8b36ff7581142770E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:573
   a:	9006      	str	r0, [sp, #24]
   c:	9104      	str	r1, [sp, #16]
   e:	e7ff      	b.n	10 <_ZN4core3ptr4read17h8b36ff7581142770E+0x10>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  10:	9805      	ldr	r0, [sp, #20]
  12:	a906      	add	r1, sp, #24
  14:	910a      	str	r1, [sp, #40]	; 0x28
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h31b989b44f379f06E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  16:	990a      	ldr	r1, [sp, #40]	; 0x28
  18:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17ha85e52738767d67bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3ptr4read17h8b36ff7581142770E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  1c:	9003      	str	r0, [sp, #12]
  1e:	9102      	str	r1, [sp, #8]
  20:	e7ff      	b.n	22 <_ZN4core3ptr4read17h8b36ff7581142770E+0x22>
  22:	2201      	movs	r2, #1
  24:	9803      	ldr	r0, [sp, #12]
  26:	9902      	ldr	r1, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h78858ceeb6ee1560E>
  2c:	e7ff      	b.n	2e <_ZN4core3ptr4read17h8b36ff7581142770E+0x2e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  2e:	9806      	ldr	r0, [sp, #24]
  30:	9008      	str	r0, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17h24fac6b4cd8305fcE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1294
  32:	9808      	ldr	r0, [sp, #32]
  34:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17hfced0931ec4a8b1aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:828
  36:	9809      	ldr	r0, [sp, #36]	; 0x24
_ZN4core3ptr4read17h8b36ff7581142770E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  38:	9001      	str	r0, [sp, #4]
  3a:	e7ff      	b.n	3c <_ZN4core3ptr4read17h8b36ff7581142770E+0x3c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:576
  3c:	9801      	ldr	r0, [sp, #4]
  3e:	b00c      	add	sp, #48	; 0x30
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr4read17ha0f21bb4fcea250fE:

00000000 <_ZN4core3ptr4read17ha0f21bb4fcea250fE>:
_ZN4core3ptr4read17ha0f21bb4fcea250fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:572
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17hb38e5878efa44e69E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1121
   8:	9807      	ldr	r0, [sp, #28]
_ZN4core3ptr4read17ha0f21bb4fcea250fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:573
   a:	9006      	str	r0, [sp, #24]
   c:	9104      	str	r1, [sp, #16]
   e:	e7ff      	b.n	10 <_ZN4core3ptr4read17ha0f21bb4fcea250fE+0x10>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  10:	9805      	ldr	r0, [sp, #20]
  12:	a906      	add	r1, sp, #24
  14:	910a      	str	r1, [sp, #40]	; 0x28
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h73a29113d73bbf1aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  16:	990a      	ldr	r1, [sp, #40]	; 0x28
  18:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h5808cef2de5632b2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3ptr4read17ha0f21bb4fcea250fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  1c:	9003      	str	r0, [sp, #12]
  1e:	9102      	str	r1, [sp, #8]
  20:	e7ff      	b.n	22 <_ZN4core3ptr4read17ha0f21bb4fcea250fE+0x22>
  22:	2201      	movs	r2, #1
  24:	9803      	ldr	r0, [sp, #12]
  26:	9902      	ldr	r1, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h9a01725860e361d4E>
  2c:	e7ff      	b.n	2e <_ZN4core3ptr4read17ha0f21bb4fcea250fE+0x2e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  2e:	9806      	ldr	r0, [sp, #24]
  30:	9008      	str	r0, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17hb8606776a8b19133E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1294
  32:	9808      	ldr	r0, [sp, #32]
  34:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17he705755c391e7ca2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:828
  36:	9809      	ldr	r0, [sp, #36]	; 0x24
_ZN4core3ptr4read17ha0f21bb4fcea250fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  38:	9001      	str	r0, [sp, #4]
  3a:	e7ff      	b.n	3c <_ZN4core3ptr4read17ha0f21bb4fcea250fE+0x3c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:576
  3c:	9801      	ldr	r0, [sp, #4]
  3e:	b00c      	add	sp, #48	; 0x30
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr5write17hf73b84af7c3f37beE:

00000000 <_ZN4core3ptr5write17hf73b84af7c3f37beE>:
_ZN4core3ptr5write17hf73b84af7c3f37beE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:733
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:734
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:735
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	b004      	add	sp, #16
  16:	4770      	bx	lr

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.6.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.6
00000332 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016d l       .debug_str	00000000 
00000170 l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001fd l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
0000026c l       .debug_str	00000000 
0000027b l       .debug_str	00000000 
00000283 l       .debug_str	00000000 
00000287 l       .debug_str	00000000 
0000028d l       .debug_str	00000000 
00000291 l       .debug_str	00000000 
00000295 l       .debug_str	00000000 
000002a4 l       .debug_str	00000000 
000002a6 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
00000387 l       .debug_str	00000000 
000003a3 l       .debug_str	00000000 
000003ab l       .debug_str	00000000 
000003f1 l       .debug_str	00000000 
000003f9 l       .debug_str	00000000 
0000043f l       .debug_str	00000000 
00000448 l       .debug_str	00000000 
00000491 l       .debug_str	00000000 
0000049d l       .debug_str	00000000 
000004e6 l       .debug_str	00000000 
000004f1 l       .debug_str	00000000 
0000053c l       .debug_str	00000000 
00000549 l       .debug_str	00000000 
0000054e l       .debug_str	00000000 
000005bf l       .debug_str	00000000 
000005d5 l       .debug_str	00000000 
000005da l       .debug_str	00000000 
000005de l       .debug_str	00000000 
000005e3 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.bb2accefa584492960359689b1946bf2.0	00000018 .Lanon.bb2accefa584492960359689b1946bf2.0
00000000 l     O .rodata..Lanon.bb2accefa584492960359689b1946bf2.3	00000018 .Lanon.bb2accefa584492960359689b1946bf2.3
00000000 l     O .rodata..Lanon.bb2accefa584492960359689b1946bf2.5	00000018 .Lanon.bb2accefa584492960359689b1946bf2.5
00000000 l     O .rodata..Lanon.bb2accefa584492960359689b1946bf2.6	00000018 .Lanon.bb2accefa584492960359689b1946bf2.6
00000000 l     O .rodata..Lanon.bb2accefa584492960359689b1946bf2.7	00000018 .Lanon.bb2accefa584492960359689b1946bf2.7
00000000 l     O .rodata..Lanon.bb2accefa584492960359689b1946bf2.8	00000018 .Lanon.bb2accefa584492960359689b1946bf2.8
00000000 l     O .rodata.str.0	00000048 str.0
00000000 l     O .rodata.str.1	00000039 str.1
00000000 l    d  .text._ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE	00000000 .text._ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE
00000000 l    d  .text._ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE	00000000 .text._ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE
00000000 l    d  .text._ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E	00000000 .text._ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h8590773df2d39077E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h8590773df2d39077E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h00c534edc9da252fE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h00c534edc9da252fE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17ha90fd096868574c6E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17ha90fd096868574c6E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h032a0aaa895f5821E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h032a0aaa895f5821E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc130e8d8cc822d47E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc130e8d8cc822d47E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h216493476683ca6bE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h216493476683ca6bE
00000000 l    d  .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h7341c338b1a63420E	00000000 .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h7341c338b1a63420E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.bb2accefa584492960359689b1946bf2.1	00000000 .rodata..Lanon.bb2accefa584492960359689b1946bf2.1
00000000 l    d  .rodata..Lanon.bb2accefa584492960359689b1946bf2.2	00000000 .rodata..Lanon.bb2accefa584492960359689b1946bf2.2
00000000 l    d  .rodata..Lanon.bb2accefa584492960359689b1946bf2.4	00000000 .rodata..Lanon.bb2accefa584492960359689b1946bf2.4
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h359738159b8e0f46E
00000000         *UND*	00000000 _ZN4core3mem7size_of17h269fd8bd1b4359e1E
00000000         *UND*	00000000 _ZN4core3mem7size_of17hcb0222fb89db2faeE
00000000         *UND*	00000000 _ZN4core3mem8align_of17h21f449b210953412E
00000000         *UND*	00000000 _ZN4core3mem8align_of17h7efa312906e0f020E
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E
00000000         *UND*	00000000 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E
00000000 g     F .text._ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE	000000aa _ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE
00000000 g     F .text._ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE	000000aa _ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE
00000000 g     F .text._ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E	000000aa _ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h8590773df2d39077E	00000014 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h8590773df2d39077E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h00c534edc9da252fE	00000032 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h00c534edc9da252fE
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E	0000002e _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E	0000001c _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17ha90fd096868574c6E	0000001c _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17ha90fd096868574c6E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h032a0aaa895f5821E	00000014 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h032a0aaa895f5821E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc130e8d8cc822d47E	00000014 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc130e8d8cc822d47E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h216493476683ca6bE	00000028 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h216493476683ca6bE
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000 g     F .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h7341c338b1a63420E	00000038 _ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h7341c338b1a63420E



Disassembly of section .text._ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE:

00000000 <_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE>:
_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5112
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
   e:	2800      	cmp	r0, #0
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	d11b      	bne.n	4e <_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE+0x4e>
  16:	e7ff      	b.n	18 <_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  18:	9806      	ldr	r0, [sp, #24]
  1a:	9003      	str	r0, [sp, #12]
  1c:	f7ff fffe 	bl	0 <_ZN4core3mem8align_of17h7efa312906e0f020E>
  20:	9002      	str	r0, [sp, #8]
  22:	e7ff      	b.n	24 <_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE+0x24>
  24:	9802      	ldr	r0, [sp, #8]
  26:	2800      	cmp	r0, #0
  28:	d038      	beq.n	9c <_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE+0x9c>
  2a:	e7ff      	b.n	2c <_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE+0x2c>
  2c:	9803      	ldr	r0, [sp, #12]
  2e:	9902      	ldr	r1, [sp, #8]
  30:	fbb0 f2f1 	udiv	r2, r0, r1
  34:	fb02 0211 	mls	r2, r2, r1, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  38:	2a00      	cmp	r2, #0
  3a:	d007      	beq.n	4c <_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE+0x4c>
  3c:	e7ff      	b.n	3e <_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  3e:	f240 0000 	movw	r0, #0
  42:	f2c0 0000 	movt	r0, #0
  46:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  4a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  4c:	e7ff      	b.n	4e <_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE+0x4e>
  4e:	2001      	movs	r0, #1
  50:	2800      	cmp	r0, #0
  52:	d117      	bne.n	84 <_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE+0x84>
  54:	e7ff      	b.n	56 <_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5114
  56:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h269fd8bd1b4359e1E>
  5a:	9001      	str	r0, [sp, #4]
  5c:	e7ff      	b.n	5e <_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE+0x5e>
  5e:	9907      	ldr	r1, [sp, #28]
  60:	9801      	ldr	r0, [sp, #4]
  62:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E>
  66:	9000      	str	r0, [sp, #0]
  68:	e7ff      	b.n	6a <_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  6a:	9800      	ldr	r0, [sp, #0]
  6c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  70:	dc07      	bgt.n	82 <_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE+0x82>
  72:	e7ff      	b.n	74 <_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  74:	f240 0000 	movw	r0, #0
  78:	f2c0 0000 	movt	r0, #0
  7c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  80:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  82:	e7ff      	b.n	84 <_ZN4core5slice14from_raw_parts17h5a2dfaa408f9faafE+0x84>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5116
  84:	9806      	ldr	r0, [sp, #24]
  86:	9907      	ldr	r1, [sp, #28]
  88:	900a      	str	r0, [sp, #40]	; 0x28
  8a:	910b      	str	r1, [sp, #44]	; 0x2c
  8c:	980a      	ldr	r0, [sp, #40]	; 0x28
  8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  90:	9008      	str	r0, [sp, #32]
  92:	9109      	str	r1, [sp, #36]	; 0x24
  94:	9808      	ldr	r0, [sp, #32]
  96:	9909      	ldr	r1, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5117
  98:	b00c      	add	sp, #48	; 0x30
  9a:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  9c:	f240 0000 	movw	r0, #0
  a0:	f2c0 0000 	movt	r0, #0
  a4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  a8:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE:

00000000 <_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE>:
_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5112
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
   e:	2800      	cmp	r0, #0
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	d11b      	bne.n	4e <_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE+0x4e>
  16:	e7ff      	b.n	18 <_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  18:	9806      	ldr	r0, [sp, #24]
  1a:	9003      	str	r0, [sp, #12]
  1c:	f7ff fffe 	bl	0 <_ZN4core3mem8align_of17h21f449b210953412E>
  20:	9002      	str	r0, [sp, #8]
  22:	e7ff      	b.n	24 <_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE+0x24>
  24:	9802      	ldr	r0, [sp, #8]
  26:	2800      	cmp	r0, #0
  28:	d038      	beq.n	9c <_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE+0x9c>
  2a:	e7ff      	b.n	2c <_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE+0x2c>
  2c:	9803      	ldr	r0, [sp, #12]
  2e:	9902      	ldr	r1, [sp, #8]
  30:	fbb0 f2f1 	udiv	r2, r0, r1
  34:	fb02 0211 	mls	r2, r2, r1, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  38:	2a00      	cmp	r2, #0
  3a:	d007      	beq.n	4c <_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE+0x4c>
  3c:	e7ff      	b.n	3e <_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  3e:	f240 0000 	movw	r0, #0
  42:	f2c0 0000 	movt	r0, #0
  46:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  4a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  4c:	e7ff      	b.n	4e <_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE+0x4e>
  4e:	2001      	movs	r0, #1
  50:	2800      	cmp	r0, #0
  52:	d117      	bne.n	84 <_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE+0x84>
  54:	e7ff      	b.n	56 <_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5114
  56:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17hcb0222fb89db2faeE>
  5a:	9001      	str	r0, [sp, #4]
  5c:	e7ff      	b.n	5e <_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE+0x5e>
  5e:	9907      	ldr	r1, [sp, #28]
  60:	9801      	ldr	r0, [sp, #4]
  62:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E>
  66:	9000      	str	r0, [sp, #0]
  68:	e7ff      	b.n	6a <_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  6a:	9800      	ldr	r0, [sp, #0]
  6c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  70:	dc07      	bgt.n	82 <_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE+0x82>
  72:	e7ff      	b.n	74 <_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  74:	f240 0000 	movw	r0, #0
  78:	f2c0 0000 	movt	r0, #0
  7c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  80:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  82:	e7ff      	b.n	84 <_ZN4core5slice14from_raw_parts17hf31faab3a7c7850fE+0x84>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5116
  84:	9806      	ldr	r0, [sp, #24]
  86:	9907      	ldr	r1, [sp, #28]
  88:	900a      	str	r0, [sp, #40]	; 0x28
  8a:	910b      	str	r1, [sp, #44]	; 0x2c
  8c:	980a      	ldr	r0, [sp, #40]	; 0x28
  8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  90:	9008      	str	r0, [sp, #32]
  92:	9109      	str	r1, [sp, #36]	; 0x24
  94:	9808      	ldr	r0, [sp, #32]
  96:	9909      	ldr	r1, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5117
  98:	b00c      	add	sp, #48	; 0x30
  9a:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  9c:	f240 0000 	movw	r0, #0
  a0:	f2c0 0000 	movt	r0, #0
  a4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  a8:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E:

00000000 <_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E>:
_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5133
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
   e:	2800      	cmp	r0, #0
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	d11b      	bne.n	4e <_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E+0x4e>
  16:	e7ff      	b.n	18 <_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5134
  18:	9806      	ldr	r0, [sp, #24]
  1a:	9003      	str	r0, [sp, #12]
  1c:	f7ff fffe 	bl	0 <_ZN4core3mem8align_of17h21f449b210953412E>
  20:	9002      	str	r0, [sp, #8]
  22:	e7ff      	b.n	24 <_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E+0x24>
  24:	9802      	ldr	r0, [sp, #8]
  26:	2800      	cmp	r0, #0
  28:	d038      	beq.n	9c <_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E+0x9c>
  2a:	e7ff      	b.n	2c <_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E+0x2c>
  2c:	9803      	ldr	r0, [sp, #12]
  2e:	9902      	ldr	r1, [sp, #8]
  30:	fbb0 f2f1 	udiv	r2, r0, r1
  34:	fb02 0211 	mls	r2, r2, r1, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  38:	2a00      	cmp	r2, #0
  3a:	d007      	beq.n	4c <_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E+0x4c>
  3c:	e7ff      	b.n	3e <_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  3e:	f240 0000 	movw	r0, #0
  42:	f2c0 0000 	movt	r0, #0
  46:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  4a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  4c:	e7ff      	b.n	4e <_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E+0x4e>
  4e:	2001      	movs	r0, #1
  50:	2800      	cmp	r0, #0
  52:	d117      	bne.n	84 <_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E+0x84>
  54:	e7ff      	b.n	56 <_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5135
  56:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17hcb0222fb89db2faeE>
  5a:	9001      	str	r0, [sp, #4]
  5c:	e7ff      	b.n	5e <_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E+0x5e>
  5e:	9907      	ldr	r1, [sp, #28]
  60:	9801      	ldr	r0, [sp, #4]
  62:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E>
  66:	9000      	str	r0, [sp, #0]
  68:	e7ff      	b.n	6a <_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  6a:	9800      	ldr	r0, [sp, #0]
  6c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  70:	dc07      	bgt.n	82 <_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E+0x82>
  72:	e7ff      	b.n	74 <_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  74:	f240 0000 	movw	r0, #0
  78:	f2c0 0000 	movt	r0, #0
  7c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  80:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  82:	e7ff      	b.n	84 <_ZN4core5slice18from_raw_parts_mut17h8542d89b5a924112E+0x84>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5137
  84:	9806      	ldr	r0, [sp, #24]
  86:	9907      	ldr	r1, [sp, #28]
  88:	900a      	str	r0, [sp, #40]	; 0x28
  8a:	910b      	str	r1, [sp, #44]	; 0x2c
  8c:	980a      	ldr	r0, [sp, #40]	; 0x28
  8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  90:	9008      	str	r0, [sp, #32]
  92:	9109      	str	r1, [sp, #36]	; 0x24
  94:	9808      	ldr	r0, [sp, #32]
  96:	9909      	ldr	r1, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5138
  98:	b00c      	add	sp, #48	; 0x30
  9a:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5134
  9c:	f240 0000 	movw	r0, #0
  a0:	f2c0 0000 	movt	r0, #0
  a4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  a8:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h8590773df2d39077E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h8590773df2d39077E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h8590773df2d39077E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:412
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:413
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:414
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h00c534edc9da252fE:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h00c534edc9da252fE>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h00c534edc9da252fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:351
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:354
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h359738159b8e0f46E>
  24:	9001      	str	r0, [sp, #4]
  26:	9100      	str	r1, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h00c534edc9da252fE+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:355
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	b008      	add	sp, #32
  30:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:351
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:354
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E>
  24:	9001      	str	r0, [sp, #4]
  26:	e7ff      	b.n	28 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hf0ee6a9f7c3b9b14E+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:355
  28:	9801      	ldr	r0, [sp, #4]
  2a:	b008      	add	sp, #32
  2c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h597a45aee1833210E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:79
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:81
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9004      	str	r0, [sp, #16]
  10:	9105      	str	r1, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:83
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	b006      	add	sp, #24
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17ha90fd096868574c6E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17ha90fd096868574c6E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17ha90fd096868574c6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:79
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:81
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9004      	str	r0, [sp, #16]
  10:	9105      	str	r1, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:83
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	b006      	add	sp, #24
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h032a0aaa895f5821E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h032a0aaa895f5821E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h032a0aaa895f5821E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:385
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:386
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:387
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc130e8d8cc822d47E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc130e8d8cc822d47E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc130e8d8cc822d47E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:385
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:386
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:387
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h216493476683ca6bE:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h216493476683ca6bE>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h216493476683ca6bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:96
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:97
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h216493476683ca6bE>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h216493476683ca6bE+0x1c>
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	fab0 f180 	clz	r1, r0
  22:	0948      	lsrs	r0, r1, #5
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:98
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h7341c338b1a63420E:

00000000 <_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h7341c338b1a63420E>:
_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h7341c338b1a63420E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2688
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2689
  10:	9806      	ldr	r0, [sp, #24]
  12:	9907      	ldr	r1, [sp, #28]
  14:	9304      	str	r3, [sp, #16]
  16:	f8cd c00c 	str.w	ip, [sp, #12]
  1a:	f8cd e008 	str.w	lr, [sp, #8]
  1e:	f7ff fffe 	bl	0 <_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h7341c338b1a63420E>
  22:	9001      	str	r0, [sp, #4]
  24:	e7ff      	b.n	26 <_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h7341c338b1a63420E+0x26>
  26:	9905      	ldr	r1, [sp, #20]
  28:	9801      	ldr	r0, [sp, #4]
  2a:	f7ff fffe 	bl	0 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1646e274f75582a1E>
  2e:	9000      	str	r0, [sp, #0]
  30:	e7ff      	b.n	32 <_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h7341c338b1a63420E+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2690
  32:	9800      	ldr	r0, [sp, #0]
  34:	b008      	add	sp, #32
  36:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.7
000002f1 l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
0000026f l       .debug_str	00000000 
0000027f l       .debug_str	00000000 
00000283 l       .debug_str	00000000 
00000288 l       .debug_str	00000000 
00000296 l       .debug_str	00000000 
000002e1 l       .debug_str	00000000 
00000335 l       .debug_str	00000000 
0000033f l       .debug_str	00000000 
000003a8 l       .debug_str	00000000 
000003ad l       .debug_str	00000000 
000003b2 l       .debug_str	00000000 
000003b6 l       .debug_str	00000000 
000003b8 l       .debug_str	00000000 
000003ba l       .debug_str	00000000 
000003c0 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE	00000050 _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hfa95d0aa747a831dE	00000052 _ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hfa95d0aa747a831dE
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h161973df7fc67b95E	00000052 _ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h161973df7fc67b95E
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h0aad4dc0badc8afcE	00000006 _ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h0aad4dc0badc8afcE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hfa95d0aa747a831dE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hfa95d0aa747a831dE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h161973df7fc67b95E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h161973df7fc67b95E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h0aad4dc0badc8afcE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h0aad4dc0badc8afcE
00000000 l    d  .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17he8390de774bd45f9E	00000000 .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17he8390de774bd45f9E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E	00000050 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E	0000003a .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E
00000000 g     F .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17he8390de774bd45f9E	00000012 .hidden _ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17he8390de774bd45f9E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE



Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2678
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2679
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2680
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E+0x3e>
  36:	e7ff      	b.n	38 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hca3d144784f295e8E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2681
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE>:
_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2722
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2723
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2724
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE+0x3e>
  36:	e7ff      	b.n	38 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h3fc00296225501aaE+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2725
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2999
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3000
   c:	9806      	ldr	r0, [sp, #24]
   e:	9907      	ldr	r1, [sp, #28]
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E>
  18:	9003      	str	r0, [sp, #12]
  1a:	9102      	str	r1, [sp, #8]
  1c:	e7ff      	b.n	1e <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E+0x1e>
  1e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E>
  22:	9001      	str	r0, [sp, #4]
  24:	e7ff      	b.n	26 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E+0x26>
  26:	9803      	ldr	r0, [sp, #12]
  28:	9902      	ldr	r1, [sp, #8]
  2a:	9a01      	ldr	r2, [sp, #4]
  2c:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h2ac53f81a8d5f2ddE>
  30:	9000      	str	r0, [sp, #0]
  32:	e7ff      	b.n	34 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hedefb441126d2f44E+0x34>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3001
  34:	9800      	ldr	r0, [sp, #0]
  36:	b008      	add	sp, #32
  38:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hfa95d0aa747a831dE:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hfa95d0aa747a831dE>:
_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hfa95d0aa747a831dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3348
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3349
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	1840      	adds	r0, r0, r1
  10:	f04f 0100 	mov.w	r1, #0
  14:	f141 0100 	adc.w	r1, r1, #0
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  20:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hfa95d0aa747a831dE+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9008      	str	r0, [sp, #32]
  32:	9900      	ldr	r1, [sp, #0]
  34:	f001 0201 	and.w	r2, r1, #1
  38:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3350
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  42:	9206      	str	r2, [sp, #24]
  44:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3351
  48:	9806      	ldr	r0, [sp, #24]
  4a:	f89d 101c 	ldrb.w	r1, [sp, #28]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h161973df7fc67b95E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h161973df7fc67b95E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h161973df7fc67b95E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3403
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3404
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	fba0 0101 	umull	r0, r1, r0, r1
  12:	2900      	cmp	r1, #0
  14:	bf18      	it	ne
  16:	2101      	movne	r1, #1
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  20:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h161973df7fc67b95E+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9008      	str	r0, [sp, #32]
  32:	9900      	ldr	r1, [sp, #0]
  34:	f001 0201 	and.w	r2, r1, #1
  38:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3405
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  42:	9206      	str	r2, [sp, #24]
  44:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3406
  48:	9806      	ldr	r0, [sp, #24]
  4a:	f89d 101c 	ldrb.w	r1, [sp, #28]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h0aad4dc0badc8afcE:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h0aad4dc0badc8afcE>:
_ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h0aad4dc0badc8afcE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2327
   0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   4:	4770      	bx	lr

Disassembly of section .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17he8390de774bd45f9E:

00000000 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17he8390de774bd45f9E>:
_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17he8390de774bd45f9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:5107
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	f88d 0007 	strb.w	r0, [sp, #7]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:5108
   8:	f89d 0007 	ldrb.w	r0, [sp, #7]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:5109
   c:	9100      	str	r1, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.8.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.8
00000410 l       .debug_str	00000000 
000004b3 l       .debug_str	00000000 
000004be l       .debug_str	00000000 
000004db l       .debug_str	00000000 
000004df l       .debug_str	00000000 
000004e7 l       .debug_str	00000000 
000004fe l       .debug_str	00000000 
00000522 l       .debug_str	00000000 
0000053e l       .debug_str	00000000 
00000543 l       .debug_str	00000000 
0000054c l       .debug_str	00000000 
00000553 l       .debug_str	00000000 
0000056c l       .debug_str	00000000 
00000576 l       .debug_str	00000000 
00000590 l       .debug_str	00000000 
000005a4 l       .debug_str	00000000 
000005ad l       .debug_str	00000000 
000005b4 l       .debug_str	00000000 
000005bf l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
0000011e l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
00000204 l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
0000027a l       .debug_str	00000000 
0000027d l       .debug_str	00000000 
000002e4 l       .debug_str	00000000 
000002e9 l       .debug_str	00000000 
0000030f l       .debug_str	00000000 
00000315 l       .debug_str	00000000 
0000031f l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
00000330 l       .debug_str	00000000 
00000332 l       .debug_str	00000000 
00000338 l       .debug_str	00000000 
0000033c l       .debug_str	00000000 
00000341 l       .debug_str	00000000 
00000346 l       .debug_str	00000000 
0000034c l       .debug_str	00000000 
00000352 l       .debug_str	00000000 
00000359 l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
00000364 l       .debug_str	00000000 
00000366 l       .debug_str	00000000 
0000036b l       .debug_str	00000000 
0000036f l       .debug_str	00000000 
0000037d l       .debug_str	00000000 
00000387 l       .debug_str	00000000 
0000038b l       .debug_str	00000000 
00000393 l       .debug_str	00000000 
0000039b l       .debug_str	00000000 
000003a2 l       .debug_str	00000000 
000003b6 l       .debug_str	00000000 
000003c2 l       .debug_str	00000000 
000003cd l       .debug_str	00000000 
000003d4 l       .debug_str	00000000 
000003da l       .debug_str	00000000 
000003de l       .debug_str	00000000 
000003e4 l       .debug_str	00000000 
000003ea l       .debug_str	00000000 
000003ed l       .debug_str	00000000 
000003fc l       .debug_str	00000000 
00000403 l       .debug_str	00000000 
00000407 l       .debug_str	00000000 
0000041c l       .debug_str	00000000 
00000435 l       .debug_str	00000000 
0000043a l       .debug_str	00000000 
0000044b l       .debug_str	00000000 
00000455 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.e45407f091c1340635a75ff9c000409a.0	00000001 .Lanon.e45407f091c1340635a75ff9c000409a.0
00000000 l     O .rodata..Lanon.e45407f091c1340635a75ff9c000409a.1	00000001 .Lanon.e45407f091c1340635a75ff9c000409a.1
00000000 l     O .rodata.cst8	00000008 .Lanon.e45407f091c1340635a75ff9c000409a.2
00000000 l     O .rodata..Lanon.e45407f091c1340635a75ff9c000409a.3	00000006 .Lanon.e45407f091c1340635a75ff9c000409a.3
00000000 l     F .text._ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE	00000068 _ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE
00000000 l    d  .text._ZN8cortex_m8register7primask7Primask9is_active17h2e7e909f32abfa9fE	00000000 .text._ZN8cortex_m8register7primask7Primask9is_active17h2e7e909f32abfa9fE
00000000 l    d  .text._ZN8cortex_m8register7primask7Primask11is_inactive17hdf22d8d303c4585fE	00000000 .text._ZN8cortex_m8register7primask7Primask11is_inactive17hdf22d8d303c4585fE
00000000 l    d  .text._ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE	00000000 .text._ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE
00000000 l    d  .text._ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E	00000000 .text._ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000 g     F .text._ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E	00000078 _ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E
00000000 g     F .text._ZN8cortex_m8register7primask7Primask11is_inactive17hdf22d8d303c4585fE	00000028 _ZN8cortex_m8register7primask7Primask11is_inactive17hdf22d8d303c4585fE
00000000 g     F .text._ZN8cortex_m8register7primask7Primask9is_active17h2e7e909f32abfa9fE	00000028 _ZN8cortex_m8register7primask7Primask9is_active17h2e7e909f32abfa9fE



Disassembly of section .text._ZN8cortex_m8register7primask7Primask9is_active17h2e7e909f32abfa9fE:

00000000 <_ZN8cortex_m8register7primask7Primask9is_active17h2e7e909f32abfa9fE>:
_ZN8cortex_m8register7primask7Primask9is_active17h2e7e909f32abfa9fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:14
    Inactive,
}

impl Primask {
    /// All exceptions with configurable priority are active
    pub fn is_active(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:15
        *self == Primask::Active
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7primask7Primask9is_active17h2e7e909f32abfa9fE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7primask7Primask9is_active17h2e7e909f32abfa9fE+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:16
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7primask7Primask11is_inactive17hdf22d8d303c4585fE:

00000000 <_ZN8cortex_m8register7primask7Primask11is_inactive17hdf22d8d303c4585fE>:
_ZN8cortex_m8register7primask7Primask11is_inactive17hdf22d8d303c4585fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:19

    /// All exceptions with configurable priority are inactive
    pub fn is_inactive(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:20
        *self == Primask::Inactive
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7primask7Primask11is_inactive17hdf22d8d303c4585fE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7primask7Primask11is_inactive17hdf22d8d303c4585fE+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:21
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE:

00000000 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE>:
_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:4
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE+0x58>
  46:	e7ff      	b.n	48 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h46624901e1b36b0cE+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E:

00000000 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E>:
_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:4
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E+0x2c>
  20:	e7ff      	b.n	22 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E+0x4e>
  28:	e7ff      	b.n	2a <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2306      	movs	r3, #6
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  3e:	e7ff      	b.n	40 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E+0x4c>
  4c:	e010      	b.n	70 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2308      	movs	r3, #8
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  60:	e7ff      	b.n	62 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E+0x6e>
  6e:	e7ff      	b.n	70 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0d37e2faa3c8590E+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

cortex_m-1c57d63c68ee0f80.cortex_m.bh7207dj-cgu.9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.bh7207dj-cgu.9
00000428 l       .debug_str	00000000 
000004cb l       .debug_str	00000000 
000004d6 l       .debug_str	00000000 
000004f3 l       .debug_str	00000000 
000004f7 l       .debug_str	00000000 
000004ff l       .debug_str	00000000 
00000516 l       .debug_str	00000000 
0000053a l       .debug_str	00000000 
00000556 l       .debug_str	00000000 
0000055b l       .debug_str	00000000 
00000564 l       .debug_str	00000000 
0000056b l       .debug_str	00000000 
00000584 l       .debug_str	00000000 
0000058e l       .debug_str	00000000 
000005a8 l       .debug_str	00000000 
000005bc l       .debug_str	00000000 
000005c5 l       .debug_str	00000000 
000005cc l       .debug_str	00000000 
000005d7 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000122 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
0000013e l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
0000028a l       .debug_str	00000000 
0000028d l       .debug_str	00000000 
000002f8 l       .debug_str	00000000 
000002fd l       .debug_str	00000000 
00000327 l       .debug_str	00000000 
0000032d l       .debug_str	00000000 
00000337 l       .debug_str	00000000 
0000033d l       .debug_str	00000000 
00000348 l       .debug_str	00000000 
0000034a l       .debug_str	00000000 
00000350 l       .debug_str	00000000 
00000354 l       .debug_str	00000000 
00000359 l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
00000364 l       .debug_str	00000000 
0000036a l       .debug_str	00000000 
00000371 l       .debug_str	00000000 
00000376 l       .debug_str	00000000 
0000037c l       .debug_str	00000000 
0000037e l       .debug_str	00000000 
00000383 l       .debug_str	00000000 
00000387 l       .debug_str	00000000 
00000395 l       .debug_str	00000000 
0000039f l       .debug_str	00000000 
000003a3 l       .debug_str	00000000 
000003ab l       .debug_str	00000000 
000003b3 l       .debug_str	00000000 
000003ba l       .debug_str	00000000 
000003ce l       .debug_str	00000000 
000003da l       .debug_str	00000000 
000003e5 l       .debug_str	00000000 
000003ec l       .debug_str	00000000 
000003f2 l       .debug_str	00000000 
000003f6 l       .debug_str	00000000 
000003fc l       .debug_str	00000000 
00000402 l       .debug_str	00000000 
00000405 l       .debug_str	00000000 
00000414 l       .debug_str	00000000 
0000041b l       .debug_str	00000000 
0000041f l       .debug_str	00000000 
00000434 l       .debug_str	00000000 
0000044d l       .debug_str	00000000 
00000452 l       .debug_str	00000000 
00000463 l       .debug_str	00000000 
0000046d l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.262e2ed50a8c2a8371ae5bcb92c35078.0	00000001 .Lanon.262e2ed50a8c2a8371ae5bcb92c35078.0
00000000 l     O .rodata..Lanon.262e2ed50a8c2a8371ae5bcb92c35078.1	00000001 .Lanon.262e2ed50a8c2a8371ae5bcb92c35078.1
00000000 l     O .rodata.cst8	00000008 .Lanon.262e2ed50a8c2a8371ae5bcb92c35078.2
00000000 l     O .rodata..Lanon.262e2ed50a8c2a8371ae5bcb92c35078.3	00000006 .Lanon.262e2ed50a8c2a8371ae5bcb92c35078.3
00000000 l     F .text._ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E	00000068 _ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E
00000000 l    d  .text._ZN8cortex_m8register9faultmask9Faultmask9is_active17h6bb41764d43a9123E	00000000 .text._ZN8cortex_m8register9faultmask9Faultmask9is_active17h6bb41764d43a9123E
00000000 l    d  .text._ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h4cfe2db5f8dcab9dE	00000000 .text._ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h4cfe2db5f8dcab9dE
00000000 l    d  .text._ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E	00000000 .text._ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E
00000000 l    d  .text._ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E	00000000 .text._ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000 g     F .text._ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E	00000078 _ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E
00000000 g     F .text._ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h4cfe2db5f8dcab9dE	00000028 _ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h4cfe2db5f8dcab9dE
00000000 g     F .text._ZN8cortex_m8register9faultmask9Faultmask9is_active17h6bb41764d43a9123E	00000028 _ZN8cortex_m8register9faultmask9Faultmask9is_active17h6bb41764d43a9123E



Disassembly of section .text._ZN8cortex_m8register9faultmask9Faultmask9is_active17h6bb41764d43a9123E:

00000000 <_ZN8cortex_m8register9faultmask9Faultmask9is_active17h6bb41764d43a9123E>:
_ZN8cortex_m8register9faultmask9Faultmask9is_active17h6bb41764d43a9123E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:14
    Inactive,
}

impl Faultmask {
    /// All exceptions are active
    pub fn is_active(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:15
        *self == Faultmask::Active
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register9faultmask9Faultmask9is_active17h6bb41764d43a9123E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register9faultmask9Faultmask9is_active17h6bb41764d43a9123E+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:16
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h4cfe2db5f8dcab9dE:

00000000 <_ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h4cfe2db5f8dcab9dE>:
_ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h4cfe2db5f8dcab9dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:19

    /// All exceptions, except for NMI, are inactive
    pub fn is_inactive(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:20
        *self == Faultmask::Inactive
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h4cfe2db5f8dcab9dE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h4cfe2db5f8dcab9dE+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:21
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E:

00000000 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E>:
_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:4
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E+0x58>
  46:	e7ff      	b.n	48 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc818b70d1005b1d3E+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E:

00000000 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E>:
_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:4
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E+0x2c>
  20:	e7ff      	b.n	22 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E+0x4e>
  28:	e7ff      	b.n	2a <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2306      	movs	r3, #6
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  3e:	e7ff      	b.n	40 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E+0x4c>
  4c:	e010      	b.n	70 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2308      	movs	r3, #8
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  60:	e7ff      	b.n	62 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E+0x6e>
  6e:	e7ff      	b.n	70 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h81e49e2145ba1ea1E+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

cortex_m-7c38d4cecc7edfb7.cortex_m.52231x00-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.52231x00-cgu.0
000002a1 l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001e3 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001ef l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
00000295 l       .debug_str	00000000 
000002a5 l       .debug_str	00000000 
00000332 l       .debug_str	00000000 
000003bc l       .debug_str	00000000 
00000403 l       .debug_str	00000000 
00000418 l       .debug_str	00000000 
00000420 l       .debug_str	00000000 
00000424 l       .debug_str	00000000 
00000426 l       .debug_str	00000000 
00000429 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
00000126 l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
0000017e l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
000001c4 l       .debug_str	00000000 
000001cc l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
00000000 l    d  .text._ZN8cortex_m10peripheral3scb7cbp_new17hd240428f1beb8a94E	00000000 .text._ZN8cortex_m10peripheral3scb7cbp_new17hd240428f1beb8a94E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc58bcab63fc8319cE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc58bcab63fc8319cE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h91c7072a5e3e649eE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h91c7072a5e3e649eE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h574a94adea68b1b9E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h574a94adea68b1b9E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E	00000000 .text._ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E	00000064 .hidden _ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h574a94adea68b1b9E	0000001a .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h574a94adea68b1b9E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc58bcab63fc8319cE	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc58bcab63fc8319cE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h91c7072a5e3e649eE	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h91c7072a5e3e649eE
00000000 g     F .text._ZN8cortex_m10peripheral3scb7cbp_new17hd240428f1beb8a94E	00000008 _ZN8cortex_m10peripheral3scb7cbp_new17hd240428f1beb8a94E



Disassembly of section .text._ZN8cortex_m10peripheral3scb7cbp_new17hd240428f1beb8a94E:

00000000 <_ZN8cortex_m10peripheral3scb7cbp_new17hd240428f1beb8a94E>:
_ZN8cortex_m10peripheral3scb7cbp_new17hd240428f1beb8a94E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:193

#[cfg(not(armv6m))]
use self::scb_consts::*;

#[cfg(not(armv6m))]
unsafe fn cbp_new() -> CBP {
   0:	b081      	sub	sp, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:194
    core::mem::transmute(())
   2:	e7ff      	b.n	4 <_ZN8cortex_m10peripheral3scb7cbp_new17hd240428f1beb8a94E+0x4>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:195
}
   4:	b001      	add	sp, #4
   6:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc58bcab63fc8319cE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc58bcab63fc8319cE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc58bcab63fc8319cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:479

impl SCB {
    /// Set the SLEEPDEEP bit in the SCR register
    pub fn set_sleepdeep(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPDEEP);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0004 	orr.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h91c7072a5e3e649eE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h91c7072a5e3e649eE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h91c7072a5e3e649eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:486
    }

    /// Clear the SLEEPDEEP bit in the SCR register
    pub fn clear_sleepdeep(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPDEEP);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0004 	bic.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h574a94adea68b1b9E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h574a94adea68b1b9E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h574a94adea68b1b9E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:501
    /// Initiate a system reset request to reset the MCU
    pub fn system_reset(&mut self) -> ! {
        ::asm::dsb();
        unsafe {
            self.aircr.modify(
                |r| {
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:503
                    SCB_AIRCR_VECTKEY | // otherwise the write is ignored
            r & SCB_AIRCR_PRIGROUP_MASK | // keep priority group unchanged
   6:	9802      	ldr	r0, [sp, #8]
   8:	f400 60a0 	and.w	r0, r0, #1280	; 0x500
   c:	2204      	movs	r2, #4
   e:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:502
                    SCB_AIRCR_VECTKEY | // otherwise the write is ignored
  12:	4310      	orrs	r0, r2
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:505
            SCB_AIRCR_SYSRESETREQ
                }, // set the bit
  14:	9100      	str	r1, [sp, #0]
  16:	b003      	add	sp, #12
  18:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E:

00000000 <_ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E>:
_ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:565
            (*Self::ptr()).icsr.write(SCB_ICSR_PENDSTCLR);
        }
    }
}

fn system_handler_index(sh: &SystemHandler) -> u8 {
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:568
    match *sh {
        #[cfg(not(armv6m))]
        SystemHandler::MemoryManagement => 4,
   6:	9802      	ldr	r0, [sp, #8]
   8:	7800      	ldrb	r0, [r0, #0]
   a:	4602      	mov	r2, r0
   c:	2806      	cmp	r0, #6
   e:	9101      	str	r1, [sp, #4]
  10:	9200      	str	r2, [sp, #0]
  12:	d806      	bhi.n	22 <_ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E+0x22>
  14:	9900      	ldr	r1, [sp, #0]
  16:	e8df f001 	tbb	[pc, r1]
  1a:	0905      	.short	0x0905
  1c:	1915110d 	.word	0x1915110d
  20:	001d      	.short	0x001d
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:581
        #[cfg(not(armv6m))]
        SystemHandler::DebugMonitor => 12,
        SystemHandler::PendSV => 14,
        SystemHandler::SysTick => 15,
    }
}
  22:	defe      	udf	#254	; 0xfe
  24:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:568
        SystemHandler::MemoryManagement => 4,
  26:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  2a:	e017      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E+0x5c>
  2c:	2005      	movs	r0, #5
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:570
        SystemHandler::BusFault => 5,
  2e:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  32:	e013      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E+0x5c>
  34:	2006      	movs	r0, #6
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:572
        SystemHandler::UsageFault => 6,
  36:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  3a:	e00f      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E+0x5c>
  3c:	200b      	movs	r0, #11
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:575
        SystemHandler::SVCall => 11,
  3e:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  42:	e00b      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E+0x5c>
  44:	200c      	movs	r0, #12
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:577
        SystemHandler::DebugMonitor => 12,
  46:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  4a:	e007      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E+0x5c>
  4c:	200e      	movs	r0, #14
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:578
        SystemHandler::PendSV => 14,
  4e:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  52:	e003      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E+0x5c>
  54:	200f      	movs	r0, #15
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:579
        SystemHandler::SysTick => 15,
  56:	f88d 000f 	strb.w	r0, [sp, #15]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  5a:	e7ff      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E+0x5c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:581
}
  5c:	f89d 000f 	ldrb.w	r0, [sp, #15]
  60:	b004      	add	sp, #16
  62:	4770      	bx	lr

cortex_m-7c38d4cecc7edfb7.cortex_m.52231x00-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.52231x00-cgu.1
0000016c l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h57a24cf8501a722cE	00000000 .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h57a24cf8501a722cE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h57a24cf8501a722cE	00000012 .hidden _ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h57a24cf8501a722cE



Disassembly of section .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h57a24cf8501a722cE:

00000000 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h57a24cf8501a722cE>:
_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h57a24cf8501a722cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:5107
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	f88d 0007 	strb.w	r0, [sp, #7]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:5108
   8:	f89d 0007 	ldrb.w	r0, [sp, #7]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:5109
   c:	9100      	str	r1, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

cortex_m-7c38d4cecc7edfb7.cortex_m.52231x00-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.52231x00-cgu.2
000001c6 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
000001be l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h12155e986fdf934bE	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h12155e986fdf934bE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h12155e986fdf934bE	00000012 .hidden _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h12155e986fdf934bE



Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h12155e986fdf934bE:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h12155e986fdf934bE>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h12155e986fdf934bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:40
pub use cortex_m_0_6::peripheral::dwt::Comparator;

impl DWT {
    /// Enables the cycle counter
    pub fn enable_cycle_counter(&mut self) {
        unsafe { self.ctrl.modify(|r| r | 1) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0001 	orr.w	r0, r0, #1
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

cortex_m-7c38d4cecc7edfb7.cortex_m.52231x00-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.52231x00-cgu.3
00000c8a l       .debug_str	00000000 
00000c7c l       .debug_str	00000000 
00000c81 l       .debug_str	00000000 
00000c93 l       .debug_str	00000000 
00000c9e l       .debug_str	00000000 
00000cb2 l       .debug_str	00000000 
00000cb6 l       .debug_str	00000000 
00000cbe l       .debug_str	00000000 
00000cc2 l       .debug_str	00000000 
00000cd0 l       .debug_str	00000000 
00000d00 l       .debug_str	00000000 
00000d65 l       .debug_str	00000000 
00000d6b l       .debug_str	00000000 
00000d95 l       .debug_str	00000000 
00000dcb l       .debug_str	00000000 
00000dd0 l       .debug_str	00000000 
00000dd5 l       .debug_str	00000000 
00000de0 l       .debug_str	00000000 
00000de5 l       .debug_str	00000000 
00000df0 l       .debug_str	00000000 
00000df5 l       .debug_str	00000000 
00000e00 l       .debug_str	00000000 
00000e05 l       .debug_str	00000000 
00000e10 l       .debug_str	00000000 
00000e15 l       .debug_str	00000000 
00000e20 l       .debug_str	00000000 
00000e24 l       .debug_str	00000000 
00000e55 l       .debug_str	00000000 
00000ebb l       .debug_str	00000000 
00000ee6 l       .debug_str	00000000 
00000f1b l       .debug_str	00000000 
00000f20 l       .debug_str	00000000 
00000f25 l       .debug_str	00000000 
00000f2b l       .debug_str	00000000 
00000f2f l       .debug_str	00000000 
00000f33 l       .debug_str	00000000 
00000f38 l       .debug_str	00000000 
00000f3e l       .debug_str	00000000 
00000f43 l       .debug_str	00000000 
00000f48 l       .debug_str	00000000 
00000f4d l       .debug_str	00000000 
00000f53 l       .debug_str	00000000 
00000f58 l       .debug_str	00000000 
00000f5d l       .debug_str	00000000 
00000f68 l       .debug_str	00000000 
00000f6e l       .debug_str	00000000 
00000f9e l       .debug_str	00000000 
00001003 l       .debug_str	00000000 
0000102d l       .debug_str	00000000 
0000104c l       .debug_str	00000000 
0000106b l       .debug_str	00000000 
0000107a l       .debug_str	00000000 
00001080 l       .debug_str	00000000 
00001085 l       .debug_str	00000000 
000010a0 l       .debug_str	00000000 
000010bc l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
0000011a l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
0000016c l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
0000018c l       .debug_str	00000000 
00000195 l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001a1 l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001af l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
000001d3 l       .debug_str	00000000 
000001db l       .debug_str	00000000 
000001e3 l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
00000238 l       .debug_str	00000000 
0000023d l       .debug_str	00000000 
00000259 l       .debug_str	00000000 
0000025b l       .debug_str	00000000 
00000294 l       .debug_str	00000000 
0000029d l       .debug_str	00000000 
000002b7 l       .debug_str	00000000 
000002f0 l       .debug_str	00000000 
000002f9 l       .debug_str	00000000 
00000301 l       .debug_str	00000000 
00000308 l       .debug_str	00000000 
0000030b l       .debug_str	00000000 
00000315 l       .debug_str	00000000 
0000032c l       .debug_str	00000000 
00000330 l       .debug_str	00000000 
0000036d l       .debug_str	00000000 
00000377 l       .debug_str	00000000 
0000037b l       .debug_str	00000000 
000003ba l       .debug_str	00000000 
000003f9 l       .debug_str	00000000 
00000438 l       .debug_str	00000000 
00000476 l       .debug_str	00000000 
00000481 l       .debug_str	00000000 
00000490 l       .debug_str	00000000 
000004a1 l       .debug_str	00000000 
000004a8 l       .debug_str	00000000 
000004e5 l       .debug_str	00000000 
000004ee l       .debug_str	00000000 
00000509 l       .debug_str	00000000 
00000542 l       .debug_str	00000000 
0000054a l       .debug_str	00000000 
00000563 l       .debug_str	00000000 
000005a1 l       .debug_str	00000000 
000005ab l       .debug_str	00000000 
000005e4 l       .debug_str	00000000 
000005ec l       .debug_str	00000000 
000005f0 l       .debug_str	00000000 
000005f6 l       .debug_str	00000000 
000005fa l       .debug_str	00000000 
000005fe l       .debug_str	00000000 
00000602 l       .debug_str	00000000 
00000606 l       .debug_str	00000000 
0000060a l       .debug_str	00000000 
0000060f l       .debug_str	00000000 
00000614 l       .debug_str	00000000 
00000619 l       .debug_str	00000000 
00000625 l       .debug_str	00000000 
0000062e l       .debug_str	00000000 
000006a2 l       .debug_str	00000000 
000006b7 l       .debug_str	00000000 
00000726 l       .debug_str	00000000 
00000736 l       .debug_str	00000000 
000007a1 l       .debug_str	00000000 
000007ad l       .debug_str	00000000 
000007b8 l       .debug_str	00000000 
000007bc l       .debug_str	00000000 
000007c6 l       .debug_str	00000000 
000007cb l       .debug_str	00000000 
000007d6 l       .debug_str	00000000 
00000843 l       .debug_str	00000000 
00000851 l       .debug_str	00000000 
000008c0 l       .debug_str	00000000 
000008d0 l       .debug_str	00000000 
0000093c l       .debug_str	00000000 
00000949 l       .debug_str	00000000 
0000094b l       .debug_str	00000000 
000009b5 l       .debug_str	00000000 
000009c0 l       .debug_str	00000000 
00000a31 l       .debug_str	00000000 
00000a43 l       .debug_str	00000000 
00000a48 l       .debug_str	00000000 
00000ab4 l       .debug_str	00000000 
00000ac1 l       .debug_str	00000000 
00000b2d l       .debug_str	00000000 
00000b3a l       .debug_str	00000000 
00000ba6 l       .debug_str	00000000 
00000bb3 l       .debug_str	00000000 
00000bf3 l       .debug_str	00000000 
00000bf9 l       .debug_str	00000000 
00000c2e l       .debug_str	00000000 
00000c32 l       .debug_str	00000000 
00000c36 l       .debug_str	00000000 
00000c3b l       .debug_str	00000000 
00000c42 l       .debug_str	00000000 
00000c49 l       .debug_str	00000000 
00000c50 l       .debug_str	00000000 
00000c59 l       .debug_str	00000000 
00000c60 l       .debug_str	00000000 
00000c68 l       .debug_str	00000000 
00000c6d l       .debug_str	00000000 
00000c75 l       .debug_str	00000000 
00000c77 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.933d20e2cfa115a4a6ffdabcbc7af8a9.0	00000018 .Lanon.933d20e2cfa115a4a6ffdabcbc7af8a9.0
00000000 l     O .rodata..Lanon.933d20e2cfa115a4a6ffdabcbc7af8a9.1	00000018 .Lanon.933d20e2cfa115a4a6ffdabcbc7af8a9.1
00000000 l     O .rodata..Lanon.933d20e2cfa115a4a6ffdabcbc7af8a9.2	00000010 .Lanon.933d20e2cfa115a4a6ffdabcbc7af8a9.2
00000000 l     O .rodata..Lanon.933d20e2cfa115a4a6ffdabcbc7af8a9.3	00000018 .Lanon.933d20e2cfa115a4a6ffdabcbc7af8a9.3
00000000 l     O .rodata..Lanon.933d20e2cfa115a4a6ffdabcbc7af8a9.4	00000010 .Lanon.933d20e2cfa115a4a6ffdabcbc7af8a9.4
00000000 l     O .rodata..Lanon.933d20e2cfa115a4a6ffdabcbc7af8a9.7	00000018 .Lanon.933d20e2cfa115a4a6ffdabcbc7af8a9.7
00000000 l     O .rodata.str.0	00000062 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hf2d4530f5eb999c3E	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hf2d4530f5eb999c3E
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17hd0ab7f008d6b35e5E	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17hd0ab7f008d6b35e5E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17hb2cea18b4582bca4E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17hb2cea18b4582bca4E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h1d5b1de90a691e86E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h1d5b1de90a691e86E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h209092c16d921a01E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h209092c16d921a01E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h50fa05356c564fcaE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h50fa05356c564fcaE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h556063282ddb8ed5E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h556063282ddb8ed5E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17hde5208c03cf231c8E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17hde5208c03cf231c8E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17ha58816685e07ee11E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17ha58816685e07ee11E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h87d0fafaba3df81aE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h87d0fafaba3df81aE
00000000 l    d  .text._ZN8cortex_m10peripheral11Peripherals5steal17h026631cfc74bfb8eE	00000000 .text._ZN8cortex_m10peripheral11Peripherals5steal17h026631cfc74bfb8eE
00000000 l    d  .text._ZN8cortex_m10peripheral3DWT3ptr17h82db8a323e716e70E	00000000 .text._ZN8cortex_m10peripheral3DWT3ptr17h82db8a323e716e70E
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd0f7cee70728ec4aE	00000000 .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd0f7cee70728ec4aE
00000000 l    d  .text._ZN8cortex_m10peripheral4NVIC3ptr17h0e3fd31128bd1c67E	00000000 .text._ZN8cortex_m10peripheral4NVIC3ptr17h0e3fd31128bd1c67E
00000000 l    d  .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5c25c1f051209b87E	00000000 .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5c25c1f051209b87E
00000000 l    d  .text._ZN8cortex_m10peripheral3SCB3ptr17hc2d4669c582dd6d4E	00000000 .text._ZN8cortex_m10peripheral3SCB3ptr17hc2d4669c582dd6d4E
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h210746f957bfdcfdE	00000000 .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h210746f957bfdcfdE
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.933d20e2cfa115a4a6ffdabcbc7af8a9.5	00000000 .rodata..Lanon.933d20e2cfa115a4a6ffdabcbc7af8a9.5
00000000 l    d  .rodata..Lanon.933d20e2cfa115a4a6ffdabcbc7af8a9.6	00000000 .rodata..Lanon.933d20e2cfa115a4a6ffdabcbc7af8a9.6
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 CORE_PERIPHERALS
00000000         *UND*	00000000 .hidden _ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h57a24cf8501a722cE
00000000         *UND*	00000000 _ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E
00000000         *UND*	00000000 _ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17h78a9b006f957b588E
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E
00000000         *UND*	00000000 _ZN4core3ptr4read17h8b36ff7581142770E
00000000         *UND*	00000000 _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E
00000000         *UND*	00000000 _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE
00000000         *UND*	00000000 _ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd0f7cee70728ec4aE	00000018 _ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd0f7cee70728ec4aE
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h210746f957bfdcfdE	00000018 _ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h210746f957bfdcfdE
00000000 g     F .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5c25c1f051209b87E	00000018 _ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5c25c1f051209b87E
00000000 g     F .text._ZN8cortex_m10peripheral11Peripherals5steal17h026631cfc74bfb8eE	0000003e _ZN8cortex_m10peripheral11Peripherals5steal17h026631cfc74bfb8eE
00000000 g     F .text._ZN8cortex_m10peripheral3DWT3ptr17h82db8a323e716e70E	0000000a _ZN8cortex_m10peripheral3DWT3ptr17h82db8a323e716e70E
00000000 g     F .text._ZN8cortex_m10peripheral3SCB3ptr17hc2d4669c582dd6d4E	0000000a _ZN8cortex_m10peripheral3SCB3ptr17hc2d4669c582dd6d4E
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17hd0ab7f008d6b35e5E	0000002a _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17hd0ab7f008d6b35e5E
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hf2d4530f5eb999c3E	00000048 _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hf2d4530f5eb999c3E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h12155e986fdf934bE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h50fa05356c564fcaE	00000030 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h50fa05356c564fcaE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E	00000148 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17hde5208c03cf231c8E	00000030 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17hde5208c03cf231c8E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17ha58816685e07ee11E	00000088 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17ha58816685e07ee11E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h87d0fafaba3df81aE	000000ac _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h87d0fafaba3df81aE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h209092c16d921a01E	00000058 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h209092c16d921a01E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h574a94adea68b1b9E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17hb2cea18b4582bca4E	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17hb2cea18b4582bca4E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc58bcab63fc8319cE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h1d5b1de90a691e86E	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h1d5b1de90a691e86E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h91c7072a5e3e649eE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h556063282ddb8ed5E	0000002c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h556063282ddb8ed5E
00000000 g     F .text._ZN8cortex_m10peripheral4NVIC3ptr17h0e3fd31128bd1c67E	0000000a _ZN8cortex_m10peripheral4NVIC3ptr17h0e3fd31128bd1c67E
00000000         *UND*	00000000 .hidden _ZN8cortex_m3asm3dsb17hd8d4748227fe3353E
00000000         *UND*	00000000 .hidden _ZN8cortex_m3asm3nop17h8bb6905b8992e458E



Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hf2d4530f5eb999c3E:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hf2d4530f5eb999c3E>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hf2d4530f5eb999c3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:39

pub use cortex_m_0_6::peripheral::dwt::Comparator;

impl DWT {
    /// Enables the cycle counter
    pub fn enable_cycle_counter(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:40
        unsafe { self.ctrl.modify(|r| r | 1) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hf2d4530f5eb999c3E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hf2d4530f5eb999c3E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h5db0e59e8e68884dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
    /// NOTE: `unsafe` because writes to a register are side effectful
    #[inline(always)]
    pub unsafe fn modify<F>(&self, f: F)
        where F: FnOnce(T) -> T
    {
        self.register.set(f(self.register.get()));
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17he71709ace23b5692E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
    /// Returns a copy of the contained value
    #[inline(always)]
    pub fn get(&self) -> T
        where T: Copy
    {
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h5db0e59e8e68884dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h12155e986fdf934bE>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hdc764cacc1776a79E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
    /// Sets the contained value
    #[inline(always)]
    pub fn set(&self, value: T)
        where T: Copy
    {
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hf2d4530f5eb999c3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:40
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hf2d4530f5eb999c3E+0x44>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:41
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17hd0ab7f008d6b35e5E:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17hd0ab7f008d6b35e5E>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17hd0ab7f008d6b35e5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:44

    /// Returns the current clock cycle count
    pub fn get_cycle_count() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:46
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).cyccnt.read() }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17hd0ab7f008d6b35e5E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17hd0ab7f008d6b35e5E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	1d01      	adds	r1, r0, #4
  10:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17h0da0dd45188cc2fcE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
    }

    /// Reads the value of the register
    #[inline(always)]
    pub fn read(&self) -> T {
        self.register.get()
  12:	9902      	ldr	r1, [sp, #8]
  14:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17he71709ace23b5692E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  16:	9803      	ldr	r0, [sp, #12]
  18:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  1c:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17hd0ab7f008d6b35e5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:46
  20:	9000      	str	r0, [sp, #0]
  22:	e7ff      	b.n	24 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17hd0ab7f008d6b35e5E+0x24>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:47
    }
  24:	9800      	ldr	r0, [sp, #0]
  26:	b004      	add	sp, #16
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:156
    }
}

impl SCB {
    /// Returns the active exception number
    pub fn vect_active() -> VectActive {
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:157
        let icsr = unsafe { ptr::read(&(*SCB::ptr()).icsr as *const _ as *const u32) };
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E>
   8:	9004      	str	r0, [sp, #16]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E+0xc>
   c:	9804      	ldr	r0, [sp, #16]
   e:	f7ff fffe 	bl	0 <_ZN4core3ptr4read17h8b36ff7581142770E>
  12:	9006      	str	r0, [sp, #24]
  14:	e7ff      	b.n	16 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E+0x16>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159

        match icsr as u8 {
  16:	9806      	ldr	r0, [sp, #24]
  18:	b2c1      	uxtb	r1, r0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:160
            0 => VectActive::ThreadMode,
  1a:	460a      	mov	r2, r1
  1c:	290f      	cmp	r1, #15
  1e:	9003      	str	r0, [sp, #12]
  20:	9202      	str	r2, [sp, #8]
  22:	f200 8071 	bhi.w	108 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E+0x108>
  26:	9902      	ldr	r1, [sp, #8]
  28:	e8df f001 	tbb	[pc, r1]
  2c:	170c6e08 	.word	0x170c6e08
  30:	6e372c21 	.word	0x6e372c21
  34:	426e6e6e 	.word	0x426e6e6e
  38:	63586e4d 	.word	0x63586e4d
  3c:	2000      	movs	r0, #0
  3e:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  42:	e074      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E+0x12e>
  44:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:161
            2 => VectActive::Exception(Exception::NonMaskableInt),
  46:	f88d 001e 	strb.w	r0, [sp, #30]
  4a:	f89d 001e 	ldrb.w	r0, [sp, #30]
  4e:	f88d 0015 	strb.w	r0, [sp, #21]
  52:	2001      	movs	r0, #1
  54:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  58:	e069      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E+0x12e>
  5a:	2001      	movs	r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:162
            3 => VectActive::Exception(Exception::HardFault),
  5c:	f88d 001f 	strb.w	r0, [sp, #31]
  60:	f89d 101f 	ldrb.w	r1, [sp, #31]
  64:	f88d 1015 	strb.w	r1, [sp, #21]
  68:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  6c:	e05f      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E+0x12e>
  6e:	2002      	movs	r0, #2
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:164
            #[cfg(not(armv6m))]
            4 => VectActive::Exception(Exception::MemoryManagement),
  70:	f88d 0020 	strb.w	r0, [sp, #32]
  74:	f89d 0020 	ldrb.w	r0, [sp, #32]
  78:	f88d 0015 	strb.w	r0, [sp, #21]
  7c:	2001      	movs	r0, #1
  7e:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  82:	e054      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E+0x12e>
  84:	2003      	movs	r0, #3
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:166
            #[cfg(not(armv6m))]
            5 => VectActive::Exception(Exception::BusFault),
  86:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
  8a:	f89d 0021 	ldrb.w	r0, [sp, #33]	; 0x21
  8e:	f88d 0015 	strb.w	r0, [sp, #21]
  92:	2001      	movs	r0, #1
  94:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  98:	e049      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E+0x12e>
  9a:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:168
            #[cfg(not(armv6m))]
            6 => VectActive::Exception(Exception::UsageFault),
  9c:	f88d 0022 	strb.w	r0, [sp, #34]	; 0x22
  a0:	f89d 0022 	ldrb.w	r0, [sp, #34]	; 0x22
  a4:	f88d 0015 	strb.w	r0, [sp, #21]
  a8:	2001      	movs	r0, #1
  aa:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  ae:	e03e      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E+0x12e>
  b0:	2005      	movs	r0, #5
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:171
            #[cfg(any(armv8m, target_arch = "x86_64"))]
            7 => VectActive::Exception(Exception::SecureFault),
            11 => VectActive::Exception(Exception::SVCall),
  b2:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  b6:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
  ba:	f88d 0015 	strb.w	r0, [sp, #21]
  be:	2001      	movs	r0, #1
  c0:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  c4:	e033      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E+0x12e>
  c6:	2006      	movs	r0, #6
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:173
            #[cfg(not(armv6m))]
            12 => VectActive::Exception(Exception::DebugMonitor),
  c8:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
  cc:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
  d0:	f88d 0015 	strb.w	r0, [sp, #21]
  d4:	2001      	movs	r0, #1
  d6:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  da:	e028      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E+0x12e>
  dc:	2007      	movs	r0, #7
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:174
            14 => VectActive::Exception(Exception::PendSV),
  de:	f88d 0025 	strb.w	r0, [sp, #37]	; 0x25
  e2:	f89d 0025 	ldrb.w	r0, [sp, #37]	; 0x25
  e6:	f88d 0015 	strb.w	r0, [sp, #21]
  ea:	2001      	movs	r0, #1
  ec:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  f0:	e01d      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E+0x12e>
  f2:	2008      	movs	r0, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:175
            15 => VectActive::Exception(Exception::SysTick),
  f4:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  f8:	f89d 0026 	ldrb.w	r0, [sp, #38]	; 0x26
  fc:	f88d 0015 	strb.w	r0, [sp, #21]
 100:	2001      	movs	r0, #1
 102:	f88d 0014 	strb.w	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
 106:	e012      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E+0x12e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:176
            irqn => VectActive::Interrupt { irqn: irqn - 16 },
 108:	9803      	ldr	r0, [sp, #12]
 10a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
 10e:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
 112:	3910      	subs	r1, #16
 114:	b2ca      	uxtb	r2, r1
 116:	460b      	mov	r3, r1
 118:	428a      	cmp	r2, r1
 11a:	9301      	str	r3, [sp, #4]
 11c:	d10d      	bne.n	13a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E+0x13a>
 11e:	e7ff      	b.n	120 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E+0x120>
 120:	9801      	ldr	r0, [sp, #4]
 122:	f88d 0015 	strb.w	r0, [sp, #21]
 126:	2102      	movs	r1, #2
 128:	f88d 1014 	strb.w	r1, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
 12c:	e7ff      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h101a91753062e2e2E+0x12e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:178
        }
    }
 12e:	f89d 0014 	ldrb.w	r0, [sp, #20]
 132:	f89d 1015 	ldrb.w	r1, [sp, #21]
 136:	b00a      	add	sp, #40	; 0x28
 138:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:176
            irqn => VectActive::Interrupt { irqn: irqn - 16 },
 13a:	f240 0000 	movw	r0, #0
 13e:	f2c0 0000 	movt	r0, #0
 142:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 146:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17hb2cea18b4582bca4E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17hb2cea18b4582bca4E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17hb2cea18b4582bca4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:477

const SCB_SCR_SLEEPDEEP: u32 = 0x1 << 2;

impl SCB {
    /// Set the SLEEPDEEP bit in the SCR register
    pub fn set_sleepdeep(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:479
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPDEEP);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17hb2cea18b4582bca4E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17hb2cea18b4582bca4E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h283493881f284cb8E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17he71709ace23b5692E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h283493881f284cb8E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc58bcab63fc8319cE>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hdc764cacc1776a79E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17hb2cea18b4582bca4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:479
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17hb2cea18b4582bca4E+0x48>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:481
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h1d5b1de90a691e86E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h1d5b1de90a691e86E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h1d5b1de90a691e86E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:484

    /// Clear the SLEEPDEEP bit in the SCR register
    pub fn clear_sleepdeep(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:486
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPDEEP);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h1d5b1de90a691e86E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h1d5b1de90a691e86E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h59ed68f443e9dae2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17he71709ace23b5692E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h59ed68f443e9dae2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h91c7072a5e3e649eE>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hdc764cacc1776a79E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h1d5b1de90a691e86E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:486
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h1d5b1de90a691e86E+0x48>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:488
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h209092c16d921a01E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h209092c16d921a01E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h209092c16d921a01E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:497
const SCB_AIRCR_PRIGROUP_MASK: u32 = 0x5 << 8;
const SCB_AIRCR_SYSRESETREQ: u32 = 1 << 2;

impl SCB {
    /// Initiate a system reset request to reset the MCU
    pub fn system_reset(&mut self) -> ! {
   0:	b08c      	sub	sp, #48	; 0x30
   2:	4601      	mov	r1, r0
   4:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:498
        ::asm::dsb();
   6:	9103      	str	r1, [sp, #12]
   8:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3dsb17hd8d4748227fe3353E>
   c:	e7ff      	b.n	e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h209092c16d921a01E+0xe>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:500
        unsafe {
            self.aircr.modify(
   e:	9804      	ldr	r0, [sp, #16]
  10:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h209092c16d921a01E>
  14:	9002      	str	r0, [sp, #8]
  16:	e7ff      	b.n	18 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h209092c16d921a01E+0x18>
  18:	9802      	ldr	r0, [sp, #8]
  1a:	f100 0108 	add.w	r1, r0, #8
  1e:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h259ba4e99e955b58E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  20:	9906      	ldr	r1, [sp, #24]
  22:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17he71709ace23b5692E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  24:	9809      	ldr	r0, [sp, #36]	; 0x24
  26:	9101      	str	r1, [sp, #4]
  28:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  2c:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h259ba4e99e955b58E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  30:	9008      	str	r0, [sp, #32]
  32:	9808      	ldr	r0, [sp, #32]
  34:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h574a94adea68b1b9E>
  38:	9901      	ldr	r1, [sp, #4]
  3a:	910a      	str	r1, [sp, #40]	; 0x28
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hdc764cacc1776a79E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  44:	990b      	ldr	r1, [sp, #44]	; 0x2c
  46:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h209092c16d921a01E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:500
  4a:	e7ff      	b.n	2 <_ZN8cortex_m3asm3dsb17hd8d4748227fe3353E+0x2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:508
            r & SCB_AIRCR_PRIGROUP_MASK | // keep priority group unchanged
            SCB_AIRCR_SYSRESETREQ
                }, // set the bit
            )
        };
        ::asm::dsb();
  4c:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3dsb17hd8d4748227fe3353E>
  50:	e7ff      	b.n	2 <_ZN8cortex_m3asm3nop17h8bb6905b8992e458E+0x2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:511
        loop {
            // wait for the reset
            ::asm::nop(); // avoid rust-lang/rust#28728
  52:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3nop17h8bb6905b8992e458E>
  56:	e7fc      	b.n	52 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h209092c16d921a01E+0x52>

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h50fa05356c564fcaE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h50fa05356c564fcaE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h50fa05356c564fcaE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:524
const SCB_ICSR_PENDSTSET: u32 = 1 << 26;
const SCB_ICSR_PENDSTCLR: u32 = 1 << 25;

impl SCB {
    /// Set the PENDSVSET bit in the ICSR register which will pend the PendSV interrupt
    pub fn set_pendsv() {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:526
        unsafe {
            (*Self::ptr()).icsr.write(SCB_ICSR_PENDSVSET);
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h50fa05356c564fcaE>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h50fa05356c564fcaE+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
  10:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  14:	9103      	str	r1, [sp, #12]
_ZN17volatile_register11RW$LT$T$GT$5write17hcea25c0096f9a628E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
    /// Writes a `value` into the register
    ///
    /// NOTE: `unsafe` because writes to a register are side effectful
    #[inline(always)]
    pub unsafe fn write(&self, value: T) {
        self.register.set(value)
  16:	9902      	ldr	r1, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9104      	str	r1, [sp, #16]
  1c:	9205      	str	r2, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3set17hdc764cacc1776a79E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
  1e:	9804      	ldr	r0, [sp, #16]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  24:	9905      	ldr	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h50fa05356c564fcaE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:526
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h50fa05356c564fcaE+0x2c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:528
        }
    }
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h556063282ddb8ed5E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h556063282ddb8ed5E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h556063282ddb8ed5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:531

    /// Check if PENDSVSET bit in the ICSR register is set meaning PendSV interrupt is pending
    pub fn is_pendsv_pending() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:532
        unsafe { (*Self::ptr()).icsr.read() & SCB_ICSR_PENDSVSET == SCB_ICSR_PENDSVSET }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h556063282ddb8ed5E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h556063282ddb8ed5E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17h0da0dd45188cc2fcE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  10:	9902      	ldr	r1, [sp, #8]
  12:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17he71709ace23b5692E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  14:	9803      	ldr	r0, [sp, #12]
  16:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  1a:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hc0149a70cc3a1b3aE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h556063282ddb8ed5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:532
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h556063282ddb8ed5E+0x22>
  22:	9800      	ldr	r0, [sp, #0]
  24:	f3c0 7000 	ubfx	r0, r0, #28, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:533
    }
  28:	b004      	add	sp, #16
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17hde5208c03cf231c8E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17hde5208c03cf231c8E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17hde5208c03cf231c8E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:536

    /// Set the PENDSVCLR bit in the ICSR register which will clear a pending PendSV interrupt
    pub fn clear_pendsv() {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:538
        unsafe {
            (*Self::ptr()).icsr.write(SCB_ICSR_PENDSVCLR);
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17hde5208c03cf231c8E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17hde5208c03cf231c8E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
  10:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  14:	9103      	str	r1, [sp, #12]
_ZN17volatile_register11RW$LT$T$GT$5write17hcea25c0096f9a628E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  16:	9902      	ldr	r1, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9104      	str	r1, [sp, #16]
  1c:	9205      	str	r2, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3set17hdc764cacc1776a79E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  1e:	9804      	ldr	r0, [sp, #16]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h7e91324a03681f9aE>
  24:	9905      	ldr	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hbd17221ca7d9ee45E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17hde5208c03cf231c8E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:538
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17hde5208c03cf231c8E+0x2c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:540
        }
    }
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17ha58816685e07ee11E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17ha58816685e07ee11E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17ha58816685e07ee11E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:588
impl SCB {
    /// Returns the hardware priority of `system_handler`
    ///
    /// *NOTE*: Hardware priority does not exactly match logical priority levels. See
    /// [`NVIC.get_priority`](struct.NVIC.html#method.get_priority) for more details.
    pub fn get_priority(system_handler: SystemHandler) -> u8 {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	f88d 0016 	strb.w	r0, [sp, #22]
   a:	f10d 0016 	add.w	r0, sp, #22
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:589
        let index = system_handler_index(&system_handler);
   e:	9104      	str	r1, [sp, #16]
  10:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E>
  14:	f88d 0017 	strb.w	r0, [sp, #23]
  18:	e7ff      	b.n	2 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17ha58816685e07ee11E+0x2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:594

        #[cfg(not(armv6m))]
        {
            // NOTE(unsafe) atomic read with no side effects
            unsafe { (*Self::ptr()).shpr[usize::from(index - 4)].read() }
  1a:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17ha58816685e07ee11E>
  1e:	9003      	str	r0, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17ha58816685e07ee11E+0x22>
  22:	f89d 0017 	ldrb.w	r0, [sp, #23]
  26:	3804      	subs	r0, #4
  28:	b2c1      	uxtb	r1, r0
  2a:	4602      	mov	r2, r0
  2c:	4281      	cmp	r1, r0
  2e:	9202      	str	r2, [sp, #8]
  30:	d11a      	bne.n	68 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17ha58816685e07ee11E+0x68>
  32:	e7ff      	b.n	34 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17ha58816685e07ee11E+0x34>
  34:	9802      	ldr	r0, [sp, #8]
  36:	f7ff fffe 	bl	0 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h57a24cf8501a722cE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17ha58816685e07ee11E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	280b      	cmp	r0, #11
  42:	d818      	bhi.n	76 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17ha58816685e07ee11E+0x76>
  44:	e7ff      	b.n	46 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17ha58816685e07ee11E+0x46>
  46:	9803      	ldr	r0, [sp, #12]
  48:	9901      	ldr	r1, [sp, #4]
  4a:	1842      	adds	r2, r0, r1
  4c:	3214      	adds	r2, #20
  4e:	9206      	str	r2, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$4read17h9135adc35f9fa1adE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  50:	9a06      	ldr	r2, [sp, #24]
  52:	9207      	str	r2, [sp, #28]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h3ec260acb24f52a5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  54:	9807      	ldr	r0, [sp, #28]
  56:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E>
  5a:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ed98bdef27fccc0E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17ha58816685e07ee11E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:594
  5e:	9000      	str	r0, [sp, #0]
  60:	e7ff      	b.n	62 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17ha58816685e07ee11E+0x62>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:604
            // NOTE(unsafe) atomic read with no side effects
            let shpr = unsafe { (*Self::ptr()).shpr[usize::from((index - 8) / 4)].read() };
            let prio = (shpr >> (8 * (index % 4))) & 0x000000ff;
            prio as u8
        }
    }
  62:	9800      	ldr	r0, [sp, #0]
  64:	b008      	add	sp, #32
  66:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:594
            unsafe { (*Self::ptr()).shpr[usize::from(index - 4)].read() }
  68:	f240 0000 	movw	r0, #0
  6c:	f2c0 0000 	movt	r0, #0
  70:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  74:	defe      	udf	#254	; 0xfe
  76:	f240 0000 	movw	r0, #0
  7a:	f2c0 0000 	movt	r0, #0
  7e:	220c      	movs	r2, #12
  80:	9901      	ldr	r1, [sp, #4]
  82:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E>
  86:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h87d0fafaba3df81aE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h87d0fafaba3df81aE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h87d0fafaba3df81aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:618
    ///
    /// # Unsafety
    ///
    /// Changing priority levels can break priority-based critical sections (see
    /// [`register::basepri`](../register/basepri/index.html)) and compromise memory safety.
    pub unsafe fn set_priority(&mut self, system_handler: SystemHandler, prio: u8) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9006      	str	r0, [sp, #24]
   c:	f88d 101d 	strb.w	r1, [sp, #29]
  10:	f88d 201e 	strb.w	r2, [sp, #30]
  14:	f10d 001d 	add.w	r0, sp, #29
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:619
        let index = system_handler_index(&system_handler);
  18:	9305      	str	r3, [sp, #20]
  1a:	f8cd c010 	str.w	ip, [sp, #16]
  1e:	f8cd e00c 	str.w	lr, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb20system_handler_index17h6ad2424bec24b7f4E>
  26:	f88d 001f 	strb.w	r0, [sp, #31]
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h87d0fafaba3df81aE+0x2c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:623

        #[cfg(not(armv6m))]
        {
            self.shpr[usize::from(index - 4)].write(prio)
  2c:	9806      	ldr	r0, [sp, #24]
  2e:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h87d0fafaba3df81aE>
  32:	9002      	str	r0, [sp, #8]
  34:	e7ff      	b.n	36 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h87d0fafaba3df81aE+0x36>
  36:	f89d 001f 	ldrb.w	r0, [sp, #31]
  3a:	3804      	subs	r0, #4
  3c:	b2c1      	uxtb	r1, r0
  3e:	4602      	mov	r2, r0
  40:	4281      	cmp	r1, r0
  42:	9201      	str	r2, [sp, #4]
  44:	d122      	bne.n	8c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h87d0fafaba3df81aE+0x8c>
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h87d0fafaba3df81aE+0x48>
  48:	9801      	ldr	r0, [sp, #4]
  4a:	f7ff fffe 	bl	0 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h57a24cf8501a722cE>
  4e:	9000      	str	r0, [sp, #0]
  50:	e7ff      	b.n	52 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h87d0fafaba3df81aE+0x52>
  52:	9800      	ldr	r0, [sp, #0]
  54:	280b      	cmp	r0, #11
  56:	d820      	bhi.n	9a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h87d0fafaba3df81aE+0x9a>
  58:	e7ff      	b.n	5a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h87d0fafaba3df81aE+0x5a>
  5a:	9802      	ldr	r0, [sp, #8]
  5c:	9900      	ldr	r1, [sp, #0]
  5e:	1842      	adds	r2, r0, r1
  60:	3214      	adds	r2, #20
  62:	f89d 301e 	ldrb.w	r3, [sp, #30]
  66:	9208      	str	r2, [sp, #32]
  68:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
_ZN17volatile_register11RW$LT$T$GT$5write17h7f120ca0da18991cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  6c:	9a08      	ldr	r2, [sp, #32]
  6e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  72:	920a      	str	r2, [sp, #40]	; 0x28
  74:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
_ZN5vcell21VolatileCell$LT$T$GT$3set17h8e230d9ff0c53453E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  78:	980a      	ldr	r0, [sp, #40]	; 0x28
  7a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h085cdb0640db8938E>
  7e:	f89d 102f 	ldrb.w	r1, [sp, #47]	; 0x2f
  82:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h78a9b006f957b588E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h87d0fafaba3df81aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:623
  86:	e7ff      	b.n	88 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h87d0fafaba3df81aE+0x88>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:636
                let prio = u32::from(prio) << shift;

                (value & !mask) | prio
            });
        }
    }
  88:	b00c      	add	sp, #48	; 0x30
  8a:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:623
            self.shpr[usize::from(index - 4)].write(prio)
  8c:	f240 0000 	movw	r0, #0
  90:	f2c0 0000 	movt	r0, #0
  94:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  98:	defe      	udf	#254	; 0xfe
  9a:	f240 0000 	movw	r0, #0
  9e:	f2c0 0000 	movt	r0, #0
  a2:	220c      	movs	r2, #12
  a4:	9900      	ldr	r1, [sp, #0]
  a6:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E>
  aa:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral11Peripherals5steal17h026631cfc74bfb8eE:

00000000 <_ZN8cortex_m10peripheral11Peripherals5steal17h026631cfc74bfb8eE>:
_ZN8cortex_m10peripheral11Peripherals5steal17h026631cfc74bfb8eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:161
            }
        })
    }

    /// Unchecked version of `Peripherals::take`
    pub unsafe fn steal() -> Self {
   0:	b082      	sub	sp, #8
   2:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:162
        debug_assert!(!CORE_PERIPHERALS);
   4:	2800      	cmp	r0, #0
   6:	d111      	bne.n	2c <_ZN8cortex_m10peripheral11Peripherals5steal17h026631cfc74bfb8eE+0x2c>
   8:	e7ff      	b.n	a <_ZN8cortex_m10peripheral11Peripherals5steal17h026631cfc74bfb8eE+0xa>
   a:	f240 0000 	movw	r0, #0
   e:	f2c0 0000 	movt	r0, #0
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c0      	lsls	r0, r0, #31
  16:	2800      	cmp	r0, #0
  18:	d007      	beq.n	2a <_ZN8cortex_m10peripheral11Peripherals5steal17h026631cfc74bfb8eE+0x2a>
  1a:	e7ff      	b.n	1c <_ZN8cortex_m10peripheral11Peripherals5steal17h026631cfc74bfb8eE+0x1c>
  1c:	f240 0000 	movw	r0, #0
  20:	f2c0 0000 	movt	r0, #0
  24:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  28:	defe      	udf	#254	; 0xfe
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral11Peripherals5steal17h026631cfc74bfb8eE+0x2c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:164

        CORE_PERIPHERALS = true;
  2c:	f240 0000 	movw	r0, #0
  30:	f2c0 0000 	movt	r0, #0
  34:	2101      	movs	r1, #1
  36:	7001      	strb	r1, [r0, #0]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:165
        core::mem::transmute(())
  38:	e7ff      	b.n	3a <_ZN8cortex_m10peripheral11Peripherals5steal17h026631cfc74bfb8eE+0x3a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:166
    }
  3a:	b002      	add	sp, #8
  3c:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3DWT3ptr17h82db8a323e716e70E:

00000000 <_ZN8cortex_m10peripheral3DWT3ptr17h82db8a323e716e70E>:
_ZN8cortex_m10peripheral3DWT3ptr17h82db8a323e716e70E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:180

unsafe impl Send for DWT {}

impl DWT {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const dwt::RegisterBlock {
   0:	f241 0000 	movw	r0, #4096	; 0x1000
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:182
        0xE000_1000 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd0f7cee70728ec4aE:

00000000 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd0f7cee70728ec4aE>:
_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd0f7cee70728ec4aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:188
}

impl ops::Deref for DWT {
    type Target = self::dwt::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:189
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd0f7cee70728ec4aE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hd0f7cee70728ec4aE+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:190
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4NVIC3ptr17h0e3fd31128bd1c67E:

00000000 <_ZN8cortex_m10peripheral4NVIC3ptr17h0e3fd31128bd1c67E>:
_ZN8cortex_m10peripheral4NVIC3ptr17h0e3fd31128bd1c67E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:202

unsafe impl Send for NVIC {}

impl NVIC {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const nvic::RegisterBlock {
   0:	f24e 1000 	movw	r0, #57600	; 0xe100
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:204
        0xE000_E100 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5c25c1f051209b87E:

00000000 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5c25c1f051209b87E>:
_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5c25c1f051209b87E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:210
}

impl ops::Deref for NVIC {
    type Target = self::nvic::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:211
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5c25c1f051209b87E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5c25c1f051209b87E+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:212
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3SCB3ptr17hc2d4669c582dd6d4E:

00000000 <_ZN8cortex_m10peripheral3SCB3ptr17hc2d4669c582dd6d4E>:
_ZN8cortex_m10peripheral3SCB3ptr17hc2d4669c582dd6d4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:224

unsafe impl Send for SCB {}

impl SCB {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const scb::RegisterBlock {
   0:	f64e 5004 	movw	r0, #60676	; 0xed04
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:226
        0xE000_ED04 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h210746f957bfdcfdE:

00000000 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h210746f957bfdcfdE>:
_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h210746f957bfdcfdE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:232
}

impl ops::Deref for SCB {
    type Target = self::scb::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:233
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h210746f957bfdcfdE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h210746f957bfdcfdE+0x12>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:234
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

cortex_m-7c38d4cecc7edfb7.cortex_m.52231x00-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.52231x00-cgu.4
0000011c l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
00000000 l    d  .text._ZN8cortex_m3asm3dsb17hd8d4748227fe3353E	00000000 .text._ZN8cortex_m3asm3dsb17hd8d4748227fe3353E
00000000 l    d  .text._ZN8cortex_m3asm3nop17h8bb6905b8992e458E	00000000 .text._ZN8cortex_m3asm3nop17h8bb6905b8992e458E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN8cortex_m3asm3dsb17hd8d4748227fe3353E	0000000a .hidden _ZN8cortex_m3asm3dsb17hd8d4748227fe3353E
00000000 g     F .text._ZN8cortex_m3asm3nop17h8bb6905b8992e458E	0000000a .hidden _ZN8cortex_m3asm3nop17h8bb6905b8992e458E
00000000         *UND*	00000000 __dsb
00000000         *UND*	00000000 __nop



Disassembly of section .text._ZN8cortex_m3asm3dsb17hd8d4748227fe3353E:

00000000 <_ZN8cortex_m3asm3dsb17hd8d4748227fe3353E>:
_ZN8cortex_m3asm3dsb17hd8d4748227fe3353E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:180
/// can execute until this instruction completes. This instruction completes only when both:
///
///  * any explicit memory access made before this instruction is complete
///  * all cache and branch predictor maintenance operations before this instruction complete
#[inline]
pub fn dsb() {
   0:	b580      	push	{r7, lr}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:191
        () => unsafe {
            extern "C" {
                fn __dsb();
            }

            __dsb()
   2:	f7ff fffe 	bl	0 <__dsb>
   6:	e7ff      	b.n	8 <_ZN8cortex_m3asm3dsb17hd8d4748227fe3353E+0x8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:198
        },

        #[cfg(not(cortex_m))]
        () => unimplemented!(),
    }
}
   8:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m3asm3nop17h8bb6905b8992e458E:

00000000 <_ZN8cortex_m3asm3nop17h8bb6905b8992e458E>:
_ZN8cortex_m3asm3nop17h8bb6905b8992e458E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:65
pub fn nop() {
   0:	b580      	push	{r7, lr}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:76
            __nop()
   2:	f7ff fffe 	bl	0 <__nop>
   6:	e7ff      	b.n	8 <_ZN8cortex_m3asm3nop17h8bb6905b8992e458E+0x8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:82
}
   8:	bd80      	pop	{r7, pc}

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.0
00000b1e l       .debug_str	00000000 
000009c7 l       .debug_str	00000000 
00000a2a l       .debug_str	00000000 
00000a91 l       .debug_str	00000000 
00000a96 l       .debug_str	00000000 
00000abd l       .debug_str	00000000 
00000abf l       .debug_str	00000000 
00000ac5 l       .debug_str	00000000 
00000aca l       .debug_str	00000000 
00000acf l       .debug_str	00000000 
00000ad5 l       .debug_str	00000000 
00000adb l       .debug_str	00000000 
00000ae9 l       .debug_str	00000000 
00000af3 l       .debug_str	00000000 
00000af7 l       .debug_str	00000000 
00000aff l       .debug_str	00000000 
00000b07 l       .debug_str	00000000 
00000b13 l       .debug_str	00000000 
00000b25 l       .debug_str	00000000 
00000b2b l       .debug_str	00000000 
00000b2f l       .debug_str	00000000 
00000b35 l       .debug_str	00000000 
00000b3b l       .debug_str	00000000 
00000b3e l       .debug_str	00000000 
00000b4d l       .debug_str	00000000 
00000b54 l       .debug_str	00000000 
00000b60 l       .debug_str	00000000 
00000b79 l       .debug_str	00000000 
00000b7e l       .debug_str	00000000 
00000b8f l       .debug_str	00000000 
00000b99 l       .debug_str	00000000 
00000bf7 l       .debug_str	00000000 
00000c02 l       .debug_str	00000000 
00000c1f l       .debug_str	00000000 
00000c27 l       .debug_str	00000000 
00000c3e l       .debug_str	00000000 
00000c62 l       .debug_str	00000000 
00000c7e l       .debug_str	00000000 
00000c83 l       .debug_str	00000000 
00000c9c l       .debug_str	00000000 
00000ca6 l       .debug_str	00000000 
00000cc0 l       .debug_str	00000000 
00000ccd l       .debug_str	00000000 
00000ccf l       .debug_str	00000000 
00000cd1 l       .debug_str	00000000 
00000cd5 l       .debug_str	00000000 
00000cd9 l       .debug_str	00000000 
00000cdf l       .debug_str	00000000 
00000ce4 l       .debug_str	00000000 
00000ced l       .debug_str	00000000 
00000cf5 l       .debug_str	00000000 
00000d06 l       .debug_str	00000000 
00000d0f l       .debug_str	00000000 
00000d11 l       .debug_str	00000000 
00000d35 l       .debug_str	00000000 
00000d3f l       .debug_str	00000000 
00000d67 l       .debug_str	00000000 
00000d70 l       .debug_str	00000000 
00000d72 l       .debug_str	00000000 
00000ddc l       .debug_str	00000000 
00000e25 l       .debug_str	00000000 
00000e2c l       .debug_str	00000000 
00000e30 l       .debug_str	00000000 
00000e35 l       .debug_str	00000000 
00000e37 l       .debug_str	00000000 
00000e59 l       .debug_str	00000000 
00000e5e l       .debug_str	00000000 
00000e62 l       .debug_str	00000000 
00000e68 l       .debug_str	00000000 
00000e70 l       .debug_str	00000000 
00000e76 l       .debug_str	00000000 
00000e81 l       .debug_str	00000000 
00000e95 l       .debug_str	00000000 
00000e9e l       .debug_str	00000000 
00000ea9 l       .debug_str	00000000 
00000eb5 l       .debug_str	00000000 
00000ebe l       .debug_str	00000000 
00000ec5 l       .debug_str	00000000 
00000ed0 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000122 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
00000186 l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
0000018d l       .debug_str	00000000 
00000190 l       .debug_str	00000000 
00000195 l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001ce l       .debug_str	00000000 
000001d7 l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001f3 l       .debug_str	00000000 
000001f8 l       .debug_str	00000000 
0000020e l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
0000022d l       .debug_str	00000000 
0000022f l       .debug_str	00000000 
00000277 l       .debug_str	00000000 
000002a1 l       .debug_str	00000000 
000002a5 l       .debug_str	00000000 
000002ab l       .debug_str	00000000 
000002ad l       .debug_str	00000000 
000002b5 l       .debug_str	00000000 
000002b7 l       .debug_str	00000000 
00000343 l       .debug_str	00000000 
0000035c l       .debug_str	00000000 
00000362 l       .debug_str	00000000 
00000368 l       .debug_str	00000000 
0000036e l       .debug_str	00000000 
00000372 l       .debug_str	00000000 
00000376 l       .debug_str	00000000 
00000383 l       .debug_str	00000000 
00000388 l       .debug_str	00000000 
00000396 l       .debug_str	00000000 
000003bf l       .debug_str	00000000 
000003c6 l       .debug_str	00000000 
0000040d l       .debug_str	00000000 
0000041a l       .debug_str	00000000 
00000467 l       .debug_str	00000000 
0000047a l       .debug_str	00000000 
000004cc l       .debug_str	00000000 
0000053c l       .debug_str	00000000 
00000548 l       .debug_str	00000000 
000005a8 l       .debug_str	00000000 
000005b0 l       .debug_str	00000000 
000005c1 l       .debug_str	00000000 
00000626 l       .debug_str	00000000 
00000656 l       .debug_str	00000000 
0000065f l       .debug_str	00000000 
0000069b l       .debug_str	00000000 
000006af l       .debug_str	00000000 
000006b1 l       .debug_str	00000000 
000006ec l       .debug_str	00000000 
00000732 l       .debug_str	00000000 
00000750 l       .debug_str	00000000 
00000780 l       .debug_str	00000000 
00000789 l       .debug_str	00000000 
00000792 l       .debug_str	00000000 
0000079c l       .debug_str	00000000 
000007a3 l       .debug_str	00000000 
000007a9 l       .debug_str	00000000 
000007e3 l       .debug_str	00000000 
000007f5 l       .debug_str	00000000 
00000823 l       .debug_str	00000000 
0000082a l       .debug_str	00000000 
0000082f l       .debug_str	00000000 
00000833 l       .debug_str	00000000 
0000083f l       .debug_str	00000000 
00000849 l       .debug_str	00000000 
00000850 l       .debug_str	00000000 
00000855 l       .debug_str	00000000 
0000085a l       .debug_str	00000000 
00000865 l       .debug_str	00000000 
0000086f l       .debug_str	00000000 
00000892 l       .debug_str	00000000 
000008e7 l       .debug_str	00000000 
000008ea l       .debug_str	00000000 
000008ef l       .debug_str	00000000 
0000094f l       .debug_str	00000000 
0000095b l       .debug_str	00000000 
00000977 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.0	00000018 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.0
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.10	00000018 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.10
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.11	00000018 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.11
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.12	00000015 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.12
00000000 l     O .rodata.cst4	00000004 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.13
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.14	00000010 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.14
00000000 l     O .rodata.cst16	00000010 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.15
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.16	0000000b .Lanon.22f2e39f4b6fedff1d05711ea8193b98.16
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.17	00000010 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.17
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.2	00000008 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.2
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.3	00000000 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.3
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.4	00000001 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.4
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.5	00000023 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.5
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.6	0000002b .Lanon.22f2e39f4b6fedff1d05711ea8193b98.6
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.8	00000008 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.8
00000000 l     O .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.9	00000018 .Lanon.22f2e39f4b6fedff1d05711ea8193b98.9
00000000 l     F .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h4b9200b676895849E	0000002e _ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h4b9200b676895849E
00000000 l     F .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17hf08eda8952f12a30E	00000022 _ZN9cstr_core21FromBytesWithNulError12interior_nul17hf08eda8952f12a30E
00000000 l     F .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h2c8de0b1805f9ba8E	00000016 _ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h2c8de0b1805f9ba8E
00000000 l     F .text._ZN9cstr_core4CStr17to_bytes_with_nul17h4ab80d76fa999e26E	00000016 _ZN9cstr_core4CStr17to_bytes_with_nul17h4ab80d76fa999e26E
00000000 l     F .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h548a02652c0eaf7dE	00000016 _ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h548a02652c0eaf7dE
00000000 l     F .text._ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E	00000064 _ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E
00000000 l     F .text._ZN9cstr_core6strlen17h68dcf3f613f90af3E	0000004e _ZN9cstr_core6strlen17h68dcf3f613f90af3E
00000000 l     O .rodata.str.0	00000057 str.0
00000000 l     O .rodata.str.1	0000001c str.1
00000000 l     O .rodata.str.2	00000021 str.2
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62fef3104a93ace1E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62fef3104a93ace1E
00000000 l    d  .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h1c918178b5a6e8d8E	00000000 .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h1c918178b5a6e8d8E
00000000 l    d  .text._ZN9cstr_core6strlen17h68dcf3f613f90af3E	00000000 .text._ZN9cstr_core6strlen17h68dcf3f613f90af3E
00000000 l    d  .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17hf08eda8952f12a30E	00000000 .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17hf08eda8952f12a30E
00000000 l    d  .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h2c8de0b1805f9ba8E	00000000 .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h2c8de0b1805f9ba8E
00000000 l    d  .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E	00000000 .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E
00000000 l    d  .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h4b9200b676895849E	00000000 .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h4b9200b676895849E
00000000 l    d  .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h6daf647f98bcd204E	00000000 .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h6daf647f98bcd204E
00000000 l    d  .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E	00000000 .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E
00000000 l    d  .text._ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE	00000000 .text._ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE
00000000 l    d  .text._ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E	00000000 .text._ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E
00000000 l    d  .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h548a02652c0eaf7dE	00000000 .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h548a02652c0eaf7dE
00000000 l    d  .text._ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E	00000000 .text._ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E
00000000 l    d  .text._ZN9cstr_core4CStr17to_bytes_with_nul17h4ab80d76fa999e26E	00000000 .text._ZN9cstr_core4CStr17to_bytes_with_nul17h4ab80d76fa999e26E
00000000 l    d  .text._ZN9cstr_core4CStr6to_str17hf4495ee47611f0b8E	00000000 .text._ZN9cstr_core4CStr6to_str17hf4495ee47611f0b8E
00000000 l    d  .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h38086540918fdae5E	00000000 .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h38086540918fdae5E
00000000 l    d  .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h01c77043b42fb9d5E	00000000 .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h01c77043b42fb9d5E
00000000 l    d  .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17hf8d2c8e5631bcd86E	00000000 .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17hf8d2c8e5631bcd86E
00000000 l    d  .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17hbdb2b74657df673cE	00000000 .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17hbdb2b74657df673cE
00000000 l    d  .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE	00000000 .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.1	00000000 .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.1
00000000 l    d  .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.7	00000000 .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.7
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.14	00000000 .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.14
00000000 l    d  .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.17	00000000 .rodata..Lanon.22f2e39f4b6fedff1d05711ea8193b98.17
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h63f09418751ec355E
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62fef3104a93ace1E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62fef3104a93ace1E
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0662d6d576dbc21E
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h5d01f94c3a4e1f88E
00000000         *UND*	00000000 _ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7160b6abac7a3a12E
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple5field17h7da5ac79cde13c49E
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E
00000000         *UND*	00000000 .hidden _ZN4core3fmt9Arguments6new_v117h11374ddc397f6375E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter9write_fmt17h5196b6ebbbf1f100E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter9write_str17hc5ae27b32f81ec5eE
00000000 g     F .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h1c918178b5a6e8d8E	00000026 _ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h1c918178b5a6e8d8E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17hb485aa4705f5cf8eE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17he0f61884cb8f035bE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17he476cadd166b370cE
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E
00000000         *UND*	00000000 _ZN4core3str9from_utf817hd7172c09534810eaE
00000000         *UND*	00000000 _ZN4core4iter6traits8iterator8Iterator8flat_map17h7a91fd5a91b266edE
00000000         *UND*	00000000 _ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE
00000000         *UND*	00000000 _ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17h5677eb130bb1f03dE
00000000         *UND*	00000000 _ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hba9501e00aaedbdcE
00000000         *UND*	00000000 _ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0593a8c433e1e3beE
00000000         *UND*	00000000 _ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hc091c42e680bb162E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000         *UND*	00000000 _ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE
00000000 g     F .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17hf8d2c8e5631bcd86E	00000052 _ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17hf8d2c8e5631bcd86E
00000000 g     F .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E	000001b0 _ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E
00000000 g     F .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h38086540918fdae5E	00000056 _ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h38086540918fdae5E
00000000         *UND*	00000000 _ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17hf153f08ea9d8f018E
00000000 g     F .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h01c77043b42fb9d5E	00000052 _ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h01c77043b42fb9d5E
00000000 g     F .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h6daf647f98bcd204E	0000002a _ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h6daf647f98bcd204E
00000000         *UND*	00000000 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4cd02ec9a3789ba9E
00000000 g     F .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17hbdb2b74657df673cE	00000072 _ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17hbdb2b74657df673cE
00000000         *UND*	00000000 .hidden _ZN6memchr6memchr17hd4cfdd53cd31b2c5E
00000000 g     F .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E	00000174 _ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E
00000000         *UND*	00000000 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E
00000000         *UND*	00000000 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E
00000000 g     F .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE	00000094 _ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE
00000000 g     F .text._ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E	000000c0 _ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E
00000000 g     F .text._ZN9cstr_core4CStr6to_str17hf4495ee47611f0b8E	00000036 _ZN9cstr_core4CStr6to_str17hf4495ee47611f0b8E
00000000 g     F .text._ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE	0000005c _ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE
00000000         *UND*	00000000 .hidden _ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62fef3104a93ace1E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62fef3104a93ace1E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62fef3104a93ace1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62fef3104a93ace1E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62fef3104a93ace1E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h1c918178b5a6e8d8E:

00000000 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h1c918178b5a6e8d8E>:
_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h1c918178b5a6e8d8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ops/function.rs:278
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9104      	str	r1, [sp, #16]
   c:	9205      	str	r2, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ops/function.rs:279
   e:	9904      	ldr	r1, [sp, #16]
  10:	9a05      	ldr	r2, [sp, #20]
  12:	9303      	str	r3, [sp, #12]
  14:	f8cd c008 	str.w	ip, [sp, #8]
  18:	f8cd e004 	str.w	lr, [sp, #4]
  1c:	f7ff fffe 	bl	0 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h1c918178b5a6e8d8E>
  20:	e7ff      	b.n	22 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h1c918178b5a6e8d8E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ops/function.rs:280
  22:	b006      	add	sp, #24
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN9cstr_core6strlen17h68dcf3f613f90af3E:

00000000 <_ZN9cstr_core6strlen17h68dcf3f613f90af3E>:
_ZN9cstr_core6strlen17h68dcf3f613f90af3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:47

/// Re-export c_char
pub use cty::c_char;

#[inline]
unsafe fn strlen(p: *const c_char) -> usize {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
   8:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:48
    let mut n = 0;
   a:	9005      	str	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:49
    while *p.offset(n as isize) != 0 {
   c:	9103      	str	r1, [sp, #12]
   e:	e7ff      	b.n	10 <_ZN9cstr_core6strlen17h68dcf3f613f90af3E+0x10>
  10:	9804      	ldr	r0, [sp, #16]
  12:	9905      	ldr	r1, [sp, #20]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
  18:	9002      	str	r0, [sp, #8]
  1a:	e002      	b.n	22 <_ZN9cstr_core6strlen17h68dcf3f613f90af3E+0x22>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:52
        n += 1;
    }
    n
  1c:	9805      	ldr	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:53
}
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:49
    while *p.offset(n as isize) != 0 {
  22:	9802      	ldr	r0, [sp, #8]
  24:	7801      	ldrb	r1, [r0, #0]
  26:	2900      	cmp	r1, #0
  28:	d0f8      	beq.n	1c <_ZN9cstr_core6strlen17h68dcf3f613f90af3E+0x1c>
  2a:	e7ff      	b.n	2c <_ZN9cstr_core6strlen17h68dcf3f613f90af3E+0x2c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:50
        n += 1;
  2c:	9805      	ldr	r0, [sp, #20]
  2e:	1c41      	adds	r1, r0, #1
  30:	460a      	mov	r2, r1
  32:	4281      	cmp	r1, r0
  34:	9201      	str	r2, [sp, #4]
  36:	d303      	bcc.n	40 <_ZN9cstr_core6strlen17h68dcf3f613f90af3E+0x40>
  38:	e7ff      	b.n	3a <_ZN9cstr_core6strlen17h68dcf3f613f90af3E+0x3a>
  3a:	9801      	ldr	r0, [sp, #4]
  3c:	9005      	str	r0, [sp, #20]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:49
    while *p.offset(n as isize) != 0 {
  3e:	e7e7      	b.n	10 <_ZN9cstr_core6strlen17h68dcf3f613f90af3E+0x10>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:50
        n += 1;
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  4c:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17hf08eda8952f12a30E:

00000000 <_ZN9cstr_core21FromBytesWithNulError12interior_nul17hf08eda8952f12a30E>:
_ZN9cstr_core21FromBytesWithNulError12interior_nul17hf08eda8952f12a30E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:332
    InteriorNul(usize),
    NotNulTerminated,
}

impl FromBytesWithNulError {
    fn interior_nul(pos: usize) -> FromBytesWithNulError {
   0:	b086      	sub	sp, #24
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:334
        FromBytesWithNulError {
            kind: FromBytesWithNulErrorKind::InteriorNul(pos),
   6:	9801      	ldr	r0, [sp, #4]
   8:	9005      	str	r0, [sp, #20]
   a:	2000      	movs	r0, #0
   c:	9004      	str	r0, [sp, #16]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:333
        FromBytesWithNulError {
   e:	9804      	ldr	r0, [sp, #16]
  10:	9a05      	ldr	r2, [sp, #20]
  12:	9002      	str	r0, [sp, #8]
  14:	9203      	str	r2, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:336
        }
    }
  16:	9802      	ldr	r0, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9100      	str	r1, [sp, #0]
  1c:	4611      	mov	r1, r2
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h2c8de0b1805f9ba8E:

00000000 <_ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h2c8de0b1805f9ba8E>:
_ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h2c8de0b1805f9ba8E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:337
    fn not_nul_terminated() -> FromBytesWithNulError {
   0:	b084      	sub	sp, #16
   2:	2001      	movs	r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:339
        FromBytesWithNulError {
            kind: FromBytesWithNulErrorKind::NotNulTerminated,
   4:	9002      	str	r0, [sp, #8]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:338
        FromBytesWithNulError {
   6:	9802      	ldr	r0, [sp, #8]
   8:	9903      	ldr	r1, [sp, #12]
   a:	9000      	str	r0, [sp, #0]
   c:	9101      	str	r1, [sp, #4]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:341
        }
    }
   e:	9800      	ldr	r0, [sp, #0]
  10:	9901      	ldr	r1, [sp, #4]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E:

00000000 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E>:
_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:670
        s.into_bytes()
    }
}

impl fmt::Debug for CStr {
    fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0c6      	sub	sp, #280	; 0x118
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9010      	str	r0, [sp, #64]	; 0x40
   c:	9111      	str	r1, [sp, #68]	; 0x44
   e:	9212      	str	r2, [sp, #72]	; 0x48
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:671
        write!(f, "\"")?;
  10:	9812      	ldr	r0, [sp, #72]	; 0x48
  12:	4669      	mov	r1, sp
  14:	2200      	movs	r2, #0
  16:	600a      	str	r2, [r1, #0]
  18:	f240 0100 	movw	r1, #0
  1c:	f2c0 0100 	movt	r1, #0
  20:	f240 0200 	movw	r2, #0
  24:	f2c0 0200 	movt	r2, #0
  28:	ac14      	add	r4, sp, #80	; 0x50
  2a:	2501      	movs	r5, #1
  2c:	900f      	str	r0, [sp, #60]	; 0x3c
  2e:	4620      	mov	r0, r4
  30:	920e      	str	r2, [sp, #56]	; 0x38
  32:	462a      	mov	r2, r5
  34:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  36:	930d      	str	r3, [sp, #52]	; 0x34
  38:	4623      	mov	r3, r4
  3a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  3e:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h11374ddc397f6375E>
  46:	e7ff      	b.n	48 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x48>
  48:	a914      	add	r1, sp, #80	; 0x50
  4a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_fmt17h5196b6ebbbf1f100E>
  50:	900a      	str	r0, [sp, #40]	; 0x28
  52:	e7ff      	b.n	54 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x54>
  54:	980a      	ldr	r0, [sp, #40]	; 0x28
  56:	f000 0001 	and.w	r0, r0, #1
  5a:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E>
  5e:	f88d 004f 	strb.w	r0, [sp, #79]	; 0x4f
  62:	e7ff      	b.n	64 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x64>
  64:	f89d 004f 	ldrb.w	r0, [sp, #79]	; 0x4f
  68:	07c1      	lsls	r1, r0, #31
  6a:	2900      	cmp	r1, #0
  6c:	9009      	str	r0, [sp, #36]	; 0x24
  6e:	d012      	beq.n	96 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x96>
  70:	e7ff      	b.n	72 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x72>
  72:	9809      	ldr	r0, [sp, #36]	; 0x24
  74:	2801      	cmp	r0, #1
  76:	d001      	beq.n	7c <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x7c>
  78:	e7ff      	b.n	7a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x7a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:679
            .flat_map(|&b| ascii::escape_default(b))
        {
            f.write_char(byte as char)?;
        }
        write!(f, "\"")
    }
  7a:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:671
        write!(f, "\"")?;
  7c:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE>
  80:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E+0x2>
  82:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E>
  86:	f88d 004e 	strb.w	r0, [sp, #78]	; 0x4e
  8a:	e7ff      	b.n	8c <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x8c>
  8c:	e7ff      	b.n	8e <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x8e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:679
    }
  8e:	f89d 004e 	ldrb.w	r0, [sp, #78]	; 0x4e
  92:	b046      	add	sp, #280	; 0x118
  94:	bdb0      	pop	{r4, r5, r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:672
        for byte in self.to_bytes()
  96:	9810      	ldr	r0, [sp, #64]	; 0x40
  98:	9911      	ldr	r1, [sp, #68]	; 0x44
  9a:	f7ff fffe 	bl	0 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E>
  9e:	9008      	str	r0, [sp, #32]
  a0:	9107      	str	r1, [sp, #28]
  a2:	e7ff      	b.n	a4 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0xa4>
  a4:	9808      	ldr	r0, [sp, #32]
  a6:	9907      	ldr	r1, [sp, #28]
  a8:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E>
  ac:	9006      	str	r0, [sp, #24]
  ae:	9105      	str	r1, [sp, #20]
  b0:	e7ff      	b.n	b2 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0xb2>
  b2:	a826      	add	r0, sp, #152	; 0x98
  b4:	9906      	ldr	r1, [sp, #24]
  b6:	9a05      	ldr	r2, [sp, #20]
  b8:	f7ff fffe 	bl	0 <_ZN4core4iter6traits8iterator8Iterator8flat_map17h7a91fd5a91b266edE>
  bc:	e7ff      	b.n	be <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0xbe>
  be:	a81c      	add	r0, sp, #112	; 0x70
  c0:	a926      	add	r1, sp, #152	; 0x98
  c2:	f7ff fffe 	bl	0 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4cd02ec9a3789ba9E>
  c6:	e7ff      	b.n	c8 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0xc8>
  c8:	a81c      	add	r0, sp, #112	; 0x70
  ca:	a931      	add	r1, sp, #196	; 0xc4
  cc:	e8b0 501c 	ldmia.w	r0!, {r2, r3, r4, ip, lr}
  d0:	e8a1 501c 	stmia.w	r1!, {r2, r3, r4, ip, lr}
  d4:	e890 501c 	ldmia.w	r0, {r2, r3, r4, ip, lr}
  d8:	e881 501c 	stmia.w	r1, {r2, r3, r4, ip, lr}
  dc:	e7ff      	b.n	de <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0xde>
  de:	a831      	add	r0, sp, #196	; 0xc4
  e0:	f7ff fffe 	bl	0 <_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h63f09418751ec355E>
  e4:	f88d 10f1 	strb.w	r1, [sp, #241]	; 0xf1
  e8:	f88d 00f0 	strb.w	r0, [sp, #240]	; 0xf0
  ec:	e7ff      	b.n	ee <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0xee>
  ee:	f89d 00f0 	ldrb.w	r0, [sp, #240]	; 0xf0
  f2:	07c1      	lsls	r1, r0, #31
  f4:	2900      	cmp	r1, #0
  f6:	9004      	str	r0, [sp, #16]
  f8:	d017      	beq.n	12a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x12a>
  fa:	e7ff      	b.n	fc <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0xfc>
  fc:	9804      	ldr	r0, [sp, #16]
  fe:	2801      	cmp	r0, #1
 100:	d1bb      	bne.n	7a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x7a>
 102:	e7ff      	b.n	104 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x104>
 104:	f89d 00f1 	ldrb.w	r0, [sp, #241]	; 0xf1
 108:	f88d 00f5 	strb.w	r0, [sp, #245]	; 0xf5
 10c:	f89d 00f5 	ldrb.w	r0, [sp, #245]	; 0xf5
 110:	f88d 00ef 	strb.w	r0, [sp, #239]	; 0xef
 114:	f89d 00ef 	ldrb.w	r0, [sp, #239]	; 0xef
 118:	f88d 00f6 	strb.w	r0, [sp, #246]	; 0xf6
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:676
            f.write_char(byte as char)?;
 11c:	9812      	ldr	r0, [sp, #72]	; 0x48
 11e:	f89d 10f6 	ldrb.w	r1, [sp, #246]	; 0xf6
 122:	f7ff fffe 	bl	0 <_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17hf153f08ea9d8f018E>
 126:	9003      	str	r0, [sp, #12]
 128:	e003      	b.n	132 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x132>
 12a:	a831      	add	r0, sp, #196	; 0xc4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:674
            .flat_map(|&b| ascii::escape_default(b))
 12c:	f7ff fffe 	bl	0 <_ZN4core3ptr18real_drop_in_place17he0f61884cb8f035bE>
 130:	e021      	b.n	176 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x176>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:676
            f.write_char(byte as char)?;
 132:	9803      	ldr	r0, [sp, #12]
 134:	f000 0001 	and.w	r0, r0, #1
 138:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E>
 13c:	f88d 00f7 	strb.w	r0, [sp, #247]	; 0xf7
 140:	e7ff      	b.n	142 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x142>
 142:	f89d 00f7 	ldrb.w	r0, [sp, #247]	; 0xf7
 146:	07c1      	lsls	r1, r0, #31
 148:	2900      	cmp	r1, #0
 14a:	9002      	str	r0, [sp, #8]
 14c:	d012      	beq.n	174 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x174>
 14e:	e7ff      	b.n	150 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x150>
 150:	9802      	ldr	r0, [sp, #8]
 152:	2801      	cmp	r0, #1
 154:	f47f af91 	bne.w	7a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x7a>
 158:	e7ff      	b.n	2 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE+0x2>
 15a:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE>
 15e:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E+0x2>
 160:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E>
 164:	f88d 004e 	strb.w	r0, [sp, #78]	; 0x4e
 168:	e7ff      	b.n	16a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x16a>
 16a:	a831      	add	r0, sp, #196	; 0xc4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:674
            .flat_map(|&b| ascii::escape_default(b))
 16c:	f7ff fffe 	bl	0 <_ZN4core3ptr18real_drop_in_place17he0f61884cb8f035bE>
 170:	e7ff      	b.n	172 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x172>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:676
            f.write_char(byte as char)?;
 172:	e78c      	b.n	8e <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x8e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:672
        for byte in self.to_bytes()
 174:	e7b3      	b.n	de <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0xde>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:678
        write!(f, "\"")
 176:	9812      	ldr	r0, [sp, #72]	; 0x48
 178:	4669      	mov	r1, sp
 17a:	2200      	movs	r2, #0
 17c:	600a      	str	r2, [r1, #0]
 17e:	f240 0100 	movw	r1, #0
 182:	f2c0 0100 	movt	r1, #0
 186:	f240 0300 	movw	r3, #0
 18a:	f2c0 0300 	movt	r3, #0
 18e:	aa40      	add	r2, sp, #256	; 0x100
 190:	f04f 0c01 	mov.w	ip, #1
 194:	9001      	str	r0, [sp, #4]
 196:	4610      	mov	r0, r2
 198:	4662      	mov	r2, ip
 19a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h11374ddc397f6375E>
 19e:	e7ff      	b.n	1a0 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x1a0>
 1a0:	a940      	add	r1, sp, #256	; 0x100
 1a2:	9801      	ldr	r0, [sp, #4]
 1a4:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_fmt17h5196b6ebbbf1f100E>
 1a8:	f88d 004e 	strb.w	r0, [sp, #78]	; 0x4e
 1ac:	e7ff      	b.n	1ae <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x1ae>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:679
    }
 1ae:	e76e      	b.n	8e <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7547f377794dd3E+0x8e>

Disassembly of section .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h4b9200b676895849E:

00000000 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h4b9200b676895849E>:
_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h4b9200b676895849E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:674
            .flat_map(|&b| ascii::escape_default(b))
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9103      	str	r1, [sp, #12]
   c:	9204      	str	r2, [sp, #16]
   e:	9904      	ldr	r1, [sp, #16]
  10:	7809      	ldrb	r1, [r1, #0]
  12:	f88d 1017 	strb.w	r1, [sp, #23]
  16:	f89d 1017 	ldrb.w	r1, [sp, #23]
  1a:	9302      	str	r3, [sp, #8]
  1c:	f8cd c004 	str.w	ip, [sp, #4]
  20:	f8cd e000 	str.w	lr, [sp]
  24:	f7ff fffe 	bl	0 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E>
  28:	e7ff      	b.n	2a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h4b9200b676895849E+0x2a>
  2a:	b006      	add	sp, #24
  2c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h6daf647f98bcd204E:

00000000 <_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h6daf647f98bcd204E>:
_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h6daf647f98bcd204E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:683
}

impl<'a> Default for &'a CStr {
    fn default() -> &'a CStr {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:685
        const SLICE: &'static [c_char] = &[0];
        unsafe { CStr::from_ptr(SLICE.as_ptr()) }
   4:	f240 0000 	movw	r0, #0
   8:	f2c0 0000 	movt	r0, #0
   c:	2101      	movs	r1, #1
   e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  12:	9003      	str	r0, [sp, #12]
  14:	e7ff      	b.n	16 <_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h6daf647f98bcd204E+0x16>
  16:	9803      	ldr	r0, [sp, #12]
  18:	f7ff fffe 	bl	0 <_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h6daf647f98bcd204E>
  1c:	9002      	str	r0, [sp, #8]
  1e:	9101      	str	r1, [sp, #4]
  20:	e7ff      	b.n	22 <_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h6daf647f98bcd204E+0x22>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:686
    }
  22:	9802      	ldr	r0, [sp, #8]
  24:	9901      	ldr	r1, [sp, #4]
  26:	b004      	add	sp, #16
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E:

00000000 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E>:
_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:820
        write!(f, "nul byte found in provided data at position: {}", self.0)
    }
}

impl fmt::Display for FromBytesWithNulError {
    fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
   0:	b580      	push	{r7, lr}
   2:	b0a6      	sub	sp, #152	; 0x98
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	900f      	str	r0, [sp, #60]	; 0x3c
   a:	9110      	str	r1, [sp, #64]	; 0x40
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:822
        match self.kind {
            FromBytesWithNulErrorKind::InteriorNul(..) => {
   c:	980f      	ldr	r0, [sp, #60]	; 0x3c
   e:	6800      	ldr	r0, [r0, #0]
  10:	2800      	cmp	r0, #0
  12:	920e      	str	r2, [sp, #56]	; 0x38
  14:	930d      	str	r3, [sp, #52]	; 0x34
  16:	900c      	str	r0, [sp, #48]	; 0x30
  18:	d005      	beq.n	26 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x26>
  1a:	e7ff      	b.n	1c <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x1c>
  1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  1e:	2801      	cmp	r0, #1
  20:	d02c      	beq.n	7c <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x7c>
  22:	e7ff      	b.n	24 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x24>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:833
        }
        if let FromBytesWithNulErrorKind::InteriorNul(pos) = self.kind {
            write!(f, " at byte pos {}", pos)?;
        }
        Ok(())
    }
  24:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:823
                f.write_str("data provided contains an interior nul byte")?
  26:	9810      	ldr	r0, [sp, #64]	; 0x40
  28:	f240 0100 	movw	r1, #0
  2c:	f2c0 0100 	movt	r1, #0
  30:	222b      	movs	r2, #43	; 0x2b
  32:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_str17hc5ae27b32f81ec5eE>
  36:	900b      	str	r0, [sp, #44]	; 0x2c
  38:	e7ff      	b.n	3a <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x3a>
  3a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  3c:	f000 0001 	and.w	r0, r0, #1
  40:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E>
  44:	f88d 004b 	strb.w	r0, [sp, #75]	; 0x4b
  48:	e7ff      	b.n	4a <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x4a>
  4a:	f89d 004b 	ldrb.w	r0, [sp, #75]	; 0x4b
  4e:	07c1      	lsls	r1, r0, #31
  50:	2900      	cmp	r1, #0
  52:	900a      	str	r0, [sp, #40]	; 0x28
  54:	d011      	beq.n	7a <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x7a>
  56:	e7ff      	b.n	58 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x58>
  58:	980a      	ldr	r0, [sp, #40]	; 0x28
  5a:	2801      	cmp	r0, #1
  5c:	d1e2      	bne.n	24 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x24>
  5e:	e7ff      	b.n	60 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x60>
  60:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE>
  64:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E+0x2>
  66:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E>
  6a:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  6e:	e7ff      	b.n	70 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x70>
  70:	e7ff      	b.n	72 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x72>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:833
    }
  72:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  76:	b026      	add	sp, #152	; 0x98
  78:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:821
        match self.kind {
  7a:	e026      	b.n	ca <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0xca>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:826
                f.write_str("data provided is not nul terminated")?
  7c:	9810      	ldr	r0, [sp, #64]	; 0x40
  7e:	f240 0100 	movw	r1, #0
  82:	f2c0 0100 	movt	r1, #0
  86:	2223      	movs	r2, #35	; 0x23
  88:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_str17hc5ae27b32f81ec5eE>
  8c:	9009      	str	r0, [sp, #36]	; 0x24
  8e:	e7ff      	b.n	90 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x90>
  90:	9809      	ldr	r0, [sp, #36]	; 0x24
  92:	f000 0001 	and.w	r0, r0, #1
  96:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E>
  9a:	f88d 0053 	strb.w	r0, [sp, #83]	; 0x53
  9e:	e7ff      	b.n	a0 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0xa0>
  a0:	f89d 0053 	ldrb.w	r0, [sp, #83]	; 0x53
  a4:	07c1      	lsls	r1, r0, #31
  a6:	2900      	cmp	r1, #0
  a8:	9008      	str	r0, [sp, #32]
  aa:	d00d      	beq.n	c8 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0xc8>
  ac:	e7ff      	b.n	ae <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0xae>
  ae:	9808      	ldr	r0, [sp, #32]
  b0:	2801      	cmp	r0, #1
  b2:	d1b7      	bne.n	24 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x24>
  b4:	e7ff      	b.n	b6 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0xb6>
  b6:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE>
  ba:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E+0x2>
  bc:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E>
  c0:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  c4:	e7ff      	b.n	c6 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0xc6>
  c6:	e7d4      	b.n	72 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x72>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:821
        match self.kind {
  c8:	e7ff      	b.n	ca <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0xca>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:829
        if let FromBytesWithNulErrorKind::InteriorNul(pos) = self.kind {
  ca:	980f      	ldr	r0, [sp, #60]	; 0x3c
  cc:	6800      	ldr	r0, [r0, #0]
  ce:	2800      	cmp	r0, #0
  d0:	d14c      	bne.n	16c <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x16c>
  d2:	e7ff      	b.n	d4 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0xd4>
  d4:	980f      	ldr	r0, [sp, #60]	; 0x3c
  d6:	6840      	ldr	r0, [r0, #4]
  d8:	9017      	str	r0, [sp, #92]	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:830
            write!(f, " at byte pos {}", pos)?;
  da:	9810      	ldr	r0, [sp, #64]	; 0x40
  dc:	a917      	add	r1, sp, #92	; 0x5c
  de:	9121      	str	r1, [sp, #132]	; 0x84
  e0:	9921      	ldr	r1, [sp, #132]	; 0x84
  e2:	9122      	str	r1, [sp, #136]	; 0x88
  e4:	9922      	ldr	r1, [sp, #136]	; 0x88
  e6:	f240 0200 	movw	r2, #0
  ea:	f2c0 0200 	movt	r2, #0
  ee:	9007      	str	r0, [sp, #28]
  f0:	4608      	mov	r0, r1
  f2:	4611      	mov	r1, r2
  f4:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h5d01f94c3a4e1f88E>
  f8:	9006      	str	r0, [sp, #24]
  fa:	9105      	str	r1, [sp, #20]
  fc:	e7ff      	b.n	fe <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0xfe>
  fe:	9806      	ldr	r0, [sp, #24]
 100:	901f      	str	r0, [sp, #124]	; 0x7c
 102:	9905      	ldr	r1, [sp, #20]
 104:	9120      	str	r1, [sp, #128]	; 0x80
 106:	466a      	mov	r2, sp
 108:	2301      	movs	r3, #1
 10a:	6013      	str	r3, [r2, #0]
 10c:	f240 0100 	movw	r1, #0
 110:	f2c0 0100 	movt	r1, #0
 114:	a819      	add	r0, sp, #100	; 0x64
 116:	aa1f      	add	r2, sp, #124	; 0x7c
 118:	9204      	str	r2, [sp, #16]
 11a:	461a      	mov	r2, r3
 11c:	9b04      	ldr	r3, [sp, #16]
 11e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h11374ddc397f6375E>
 122:	e7ff      	b.n	124 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x124>
 124:	a919      	add	r1, sp, #100	; 0x64
 126:	9807      	ldr	r0, [sp, #28]
 128:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_fmt17h5196b6ebbbf1f100E>
 12c:	9003      	str	r0, [sp, #12]
 12e:	e7ff      	b.n	130 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x130>
 130:	9803      	ldr	r0, [sp, #12]
 132:	f000 0001 	and.w	r0, r0, #1
 136:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E>
 13a:	f88d 0063 	strb.w	r0, [sp, #99]	; 0x63
 13e:	e7ff      	b.n	140 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x140>
 140:	f89d 0063 	ldrb.w	r0, [sp, #99]	; 0x63
 144:	07c1      	lsls	r1, r0, #31
 146:	2900      	cmp	r1, #0
 148:	9002      	str	r0, [sp, #8]
 14a:	d00e      	beq.n	16a <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x16a>
 14c:	e7ff      	b.n	14e <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x14e>
 14e:	9802      	ldr	r0, [sp, #8]
 150:	2801      	cmp	r0, #1
 152:	f47f af67 	bne.w	24 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x24>
 156:	e7ff      	b.n	2 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE+0x2>
 158:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE>
 15c:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E+0x2>
 15e:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E>
 162:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
 166:	e7ff      	b.n	168 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x168>
 168:	e783      	b.n	72 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x72>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:829
        if let FromBytesWithNulErrorKind::InteriorNul(pos) = self.kind {
 16a:	e7ff      	b.n	16c <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x16c>
 16c:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:832
        Ok(())
 16e:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:833
    }
 172:	e77e      	b.n	72 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h8e3a88106d8b9be2E+0x72>

Disassembly of section .text._ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE:

00000000 <_ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE>:
_ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:895
    ///     let slice = CStr::from_ptr(my_string());
    ///     println!("string returned: {}", slice.to_str().unwrap());
    /// }
    /// # }
    /// ```
    pub unsafe fn from_ptr<'a>(ptr: *const c_char) -> &'a CStr {
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9007      	str	r0, [sp, #28]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:896
        let len = strlen(ptr);
   8:	9807      	ldr	r0, [sp, #28]
   a:	9106      	str	r1, [sp, #24]
   c:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE>
  10:	9008      	str	r0, [sp, #32]
  12:	e7ff      	b.n	14 <_ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE+0x14>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:897
        let ptr = ptr as *const u8;
  14:	9807      	ldr	r0, [sp, #28]
  16:	9009      	str	r0, [sp, #36]	; 0x24
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:898
        CStr::from_bytes_with_nul_unchecked(slice::from_raw_parts(ptr, len as usize + 1))
  18:	9809      	ldr	r0, [sp, #36]	; 0x24
  1a:	9908      	ldr	r1, [sp, #32]
  1c:	1c4a      	adds	r2, r1, #1
  1e:	4613      	mov	r3, r2
  20:	428a      	cmp	r2, r1
  22:	9005      	str	r0, [sp, #20]
  24:	9304      	str	r3, [sp, #16]
  26:	d312      	bcc.n	4e <_ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE+0x4e>
  28:	e7ff      	b.n	2a <_ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE+0x2a>
  2a:	9805      	ldr	r0, [sp, #20]
  2c:	9904      	ldr	r1, [sp, #16]
  2e:	f7ff fffe 	bl	0 <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE>
  32:	9003      	str	r0, [sp, #12]
  34:	9102      	str	r1, [sp, #8]
  36:	e7ff      	b.n	38 <_ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE+0x38>
  38:	9803      	ldr	r0, [sp, #12]
  3a:	9902      	ldr	r1, [sp, #8]
  3c:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE>
  40:	9001      	str	r0, [sp, #4]
  42:	9100      	str	r1, [sp, #0]
  44:	e7ff      	b.n	46 <_ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE+0x46>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:899
    }
  46:	9801      	ldr	r0, [sp, #4]
  48:	9900      	ldr	r1, [sp, #0]
  4a:	b00a      	add	sp, #40	; 0x28
  4c:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:898
        CStr::from_bytes_with_nul_unchecked(slice::from_raw_parts(ptr, len as usize + 1))
  4e:	f240 0000 	movw	r0, #0
  52:	f2c0 0000 	movt	r0, #0
  56:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  5a:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E:

00000000 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E>:
_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:933
    /// use cstr_core::CStr;
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"he\0llo\0");
    /// assert!(c_str.is_err());
    /// ```
    pub fn from_bytes_with_nul(bytes: &[u8]) -> Result<&CStr, FromBytesWithNulError> {
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	910b      	str	r1, [sp, #44]	; 0x2c
   a:	920c      	str	r2, [sp, #48]	; 0x30
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:934
        let nul_pos = memchr::memchr(0, bytes);
   c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  10:	f04f 0e00 	mov.w	lr, #0
  14:	900a      	str	r0, [sp, #40]	; 0x28
  16:	4670      	mov	r0, lr
  18:	9309      	str	r3, [sp, #36]	; 0x24
  1a:	f8cd c020 	str.w	ip, [sp, #32]
  1e:	f7ff fffe 	bl	0 <_ZN6memchr6memchr17hd4cfdd53cd31b2c5E>
  22:	910e      	str	r1, [sp, #56]	; 0x38
  24:	900d      	str	r0, [sp, #52]	; 0x34
  26:	e7ff      	b.n	28 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E+0x28>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:935
        if let Some(nul_pos) = nul_pos {
  28:	980d      	ldr	r0, [sp, #52]	; 0x34
  2a:	2801      	cmp	r0, #1
  2c:	d133      	bne.n	96 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E+0x96>
  2e:	e7ff      	b.n	30 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E+0x30>
  30:	980e      	ldr	r0, [sp, #56]	; 0x38
  32:	900f      	str	r0, [sp, #60]	; 0x3c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:936
            if nul_pos + 1 != bytes.len() {
  34:	980f      	ldr	r0, [sp, #60]	; 0x3c
  36:	1c41      	adds	r1, r0, #1
  38:	460a      	mov	r2, r1
  3a:	4281      	cmp	r1, r0
  3c:	9207      	str	r2, [sp, #28]
  3e:	d338      	bcc.n	b2 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E+0xb2>
  40:	e7ff      	b.n	42 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E+0x42>
  42:	980b      	ldr	r0, [sp, #44]	; 0x2c
  44:	990c      	ldr	r1, [sp, #48]	; 0x30
  46:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  4a:	9006      	str	r0, [sp, #24]
  4c:	e7ff      	b.n	4e <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E+0x4e>
  4e:	9807      	ldr	r0, [sp, #28]
  50:	9906      	ldr	r1, [sp, #24]
  52:	4288      	cmp	r0, r1
  54:	d010      	beq.n	78 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E+0x78>
  56:	e7ff      	b.n	58 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E+0x58>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:937
                return Err(FromBytesWithNulError::interior_nul(nul_pos));
  58:	980f      	ldr	r0, [sp, #60]	; 0x3c
  5a:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E>
  5e:	9005      	str	r0, [sp, #20]
  60:	9104      	str	r1, [sp, #16]
  62:	e7ff      	b.n	64 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E+0x64>
  64:	9805      	ldr	r0, [sp, #20]
  66:	990a      	ldr	r1, [sp, #40]	; 0x28
  68:	6048      	str	r0, [r1, #4]
  6a:	9a04      	ldr	r2, [sp, #16]
  6c:	608a      	str	r2, [r1, #8]
  6e:	2301      	movs	r3, #1
  70:	600b      	str	r3, [r1, #0]
  72:	e7ff      	b.n	74 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E+0x74>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:943
            }
            Ok(unsafe { CStr::from_bytes_with_nul_unchecked(bytes) })
        } else {
            Err(FromBytesWithNulError::not_nul_terminated())
        }
    }
  74:	b010      	add	sp, #64	; 0x40
  76:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:939
            Ok(unsafe { CStr::from_bytes_with_nul_unchecked(bytes) })
  78:	980b      	ldr	r0, [sp, #44]	; 0x2c
  7a:	990c      	ldr	r1, [sp, #48]	; 0x30
  7c:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E>
  80:	9003      	str	r0, [sp, #12]
  82:	9102      	str	r1, [sp, #8]
  84:	e7ff      	b.n	86 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E+0x86>
  86:	9803      	ldr	r0, [sp, #12]
  88:	990a      	ldr	r1, [sp, #40]	; 0x28
  8a:	6048      	str	r0, [r1, #4]
  8c:	9a02      	ldr	r2, [sp, #8]
  8e:	608a      	str	r2, [r1, #8]
  90:	2300      	movs	r3, #0
  92:	600b      	str	r3, [r1, #0]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:935
        if let Some(nul_pos) = nul_pos {
  94:	e00c      	b.n	b0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E+0xb0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:941
            Err(FromBytesWithNulError::not_nul_terminated())
  96:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E>
  9a:	9001      	str	r0, [sp, #4]
  9c:	9100      	str	r1, [sp, #0]
  9e:	e7ff      	b.n	a0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E+0xa0>
  a0:	9801      	ldr	r0, [sp, #4]
  a2:	990a      	ldr	r1, [sp, #40]	; 0x28
  a4:	6048      	str	r0, [r1, #4]
  a6:	9a00      	ldr	r2, [sp, #0]
  a8:	608a      	str	r2, [r1, #8]
  aa:	2301      	movs	r3, #1
  ac:	600b      	str	r3, [r1, #0]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:935
        if let Some(nul_pos) = nul_pos {
  ae:	e7ff      	b.n	b0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E+0xb0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:943
    }
  b0:	e7e0      	b.n	74 <_ZN9cstr_core4CStr19from_bytes_with_nul17h7d4b1272f9f27478E+0x74>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:936
            if nul_pos + 1 != bytes.len() {
  b2:	f240 0000 	movw	r0, #0
  b6:	f2c0 0000 	movt	r0, #0
  ba:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  be:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h548a02652c0eaf7dE:

00000000 <_ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h548a02652c0eaf7dE>:
_ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h548a02652c0eaf7dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:963
    ///     let cstr = CStr::from_bytes_with_nul_unchecked(cstring.to_bytes_with_nul());
    ///     assert_eq!(cstr, &*cstring);
    /// }
    /// ```
    #[inline]
    pub unsafe fn from_bytes_with_nul_unchecked(bytes: &[u8]) -> &CStr {
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:964
        &*(bytes as *const [u8] as *const CStr)
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:965
    }
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E:

00000000 <_ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E>:
_ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1031
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"foo\0").unwrap();
    /// assert_eq!(c_str.to_bytes(), b"foo");
    /// ```
    #[inline]
    pub fn to_bytes(&self) -> &[u8] {
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9009      	str	r0, [sp, #36]	; 0x24
   a:	910a      	str	r1, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1032
        let bytes = self.to_bytes_with_nul();
   c:	9809      	ldr	r0, [sp, #36]	; 0x24
   e:	990a      	ldr	r1, [sp, #40]	; 0x28
  10:	9208      	str	r2, [sp, #32]
  12:	9307      	str	r3, [sp, #28]
  14:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E>
  18:	910c      	str	r1, [sp, #48]	; 0x30
  1a:	900b      	str	r0, [sp, #44]	; 0x2c
  1c:	e7ff      	b.n	1e <_ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1033
        &bytes[..bytes.len() - 1]
  1e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  20:	990c      	ldr	r1, [sp, #48]	; 0x30
  22:	9006      	str	r0, [sp, #24]
  24:	9105      	str	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  2a:	9004      	str	r0, [sp, #16]
  2c:	e7ff      	b.n	2e <_ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E+0x2e>
  2e:	9804      	ldr	r0, [sp, #16]
  30:	1e41      	subs	r1, r0, #1
  32:	2801      	cmp	r0, #1
  34:	9103      	str	r1, [sp, #12]
  36:	d30e      	bcc.n	56 <_ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E+0x56>
  38:	e7ff      	b.n	3a <_ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E+0x3a>
  3a:	9803      	ldr	r0, [sp, #12]
  3c:	900d      	str	r0, [sp, #52]	; 0x34
  3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40:	9806      	ldr	r0, [sp, #24]
  42:	9905      	ldr	r1, [sp, #20]
  44:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0593a8c433e1e3beE>
  48:	9002      	str	r0, [sp, #8]
  4a:	9101      	str	r1, [sp, #4]
  4c:	e7ff      	b.n	4e <_ZN9cstr_core4CStr8to_bytes17ha8e1434805790b77E+0x4e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1034
    }
  4e:	9802      	ldr	r0, [sp, #8]
  50:	9901      	ldr	r1, [sp, #4]
  52:	b00e      	add	sp, #56	; 0x38
  54:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1033
        &bytes[..bytes.len() - 1]
  56:	f240 0000 	movw	r0, #0
  5a:	f2c0 0000 	movt	r0, #0
  5e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  62:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core4CStr17to_bytes_with_nul17h4ab80d76fa999e26E:

00000000 <_ZN9cstr_core4CStr17to_bytes_with_nul17h4ab80d76fa999e26E>:
_ZN9cstr_core4CStr17to_bytes_with_nul17h4ab80d76fa999e26E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1056
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"foo\0").unwrap();
    /// assert_eq!(c_str.to_bytes_with_nul(), b"foo\0");
    /// ```
    #[inline]
    pub fn to_bytes_with_nul(&self) -> &[u8] {
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1057
        unsafe { &*(&self.inner as *const [c_char] as *const [u8]) }
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1058
    }
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN9cstr_core4CStr6to_str17hf4495ee47611f0b8E:

00000000 <_ZN9cstr_core4CStr6to_str17hf4495ee47611f0b8E>:
_ZN9cstr_core4CStr6to_str17hf4495ee47611f0b8E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1080
    /// use cstr_core::CStr;
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"foo\0").unwrap();
    /// assert_eq!(c_str.to_str(), Ok("foo"));
    /// ```
    pub fn to_str(&self) -> Result<&str, Utf8Error> {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	9106      	str	r1, [sp, #24]
   a:	9207      	str	r2, [sp, #28]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1085
        // NB: When CStr is changed to perform the length check in .to_bytes()
        // instead of in from_ptr(), it may be worth considering if this should
        // be rewritten to do the UTF-8 check inline with the length calculation
        // instead of doing it afterwards.
        str::from_utf8(self.to_bytes())
   c:	9906      	ldr	r1, [sp, #24]
   e:	9a07      	ldr	r2, [sp, #28]
  10:	9005      	str	r0, [sp, #20]
  12:	4608      	mov	r0, r1
  14:	4611      	mov	r1, r2
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr6to_str17hf4495ee47611f0b8E>
  20:	9002      	str	r0, [sp, #8]
  22:	9101      	str	r1, [sp, #4]
  24:	e7ff      	b.n	26 <_ZN9cstr_core4CStr6to_str17hf4495ee47611f0b8E+0x26>
  26:	9805      	ldr	r0, [sp, #20]
  28:	9902      	ldr	r1, [sp, #8]
  2a:	9a01      	ldr	r2, [sp, #4]
  2c:	f7ff fffe 	bl	0 <_ZN4core3str9from_utf817hd7172c09534810eaE>
  30:	e7ff      	b.n	32 <_ZN9cstr_core4CStr6to_str17hf4495ee47611f0b8E+0x32>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1086
    }
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h38086540918fdae5E:

00000000 <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h38086540918fdae5E>:
_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h38086540918fdae5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1156
        }
    }
}

impl PartialEq for CStr {
    fn eq(&self, other: &CStr) -> bool {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900a      	str	r0, [sp, #40]	; 0x28
   e:	910b      	str	r1, [sp, #44]	; 0x2c
  10:	920c      	str	r2, [sp, #48]	; 0x30
  12:	930d      	str	r3, [sp, #52]	; 0x34
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1157
        self.to_bytes().eq(other.to_bytes())
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1c:	f8cd e020 	str.w	lr, [sp, #32]
  20:	9407      	str	r4, [sp, #28]
  22:	9506      	str	r5, [sp, #24]
  24:	f7ff fffe 	bl	0 <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h38086540918fdae5E>
  28:	9005      	str	r0, [sp, #20]
  2a:	9104      	str	r1, [sp, #16]
  2c:	e7ff      	b.n	2e <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h38086540918fdae5E+0x2e>
  2e:	980c      	ldr	r0, [sp, #48]	; 0x30
  30:	990d      	ldr	r1, [sp, #52]	; 0x34
  32:	f7ff fffe 	bl	0 <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h38086540918fdae5E>
  36:	9003      	str	r0, [sp, #12]
  38:	9102      	str	r1, [sp, #8]
  3a:	e7ff      	b.n	3c <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h38086540918fdae5E+0x3c>
  3c:	9805      	ldr	r0, [sp, #20]
  3e:	9904      	ldr	r1, [sp, #16]
  40:	9a03      	ldr	r2, [sp, #12]
  42:	9b02      	ldr	r3, [sp, #8]
  44:	f7ff fffe 	bl	0 <_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hc091c42e680bb162E>
  48:	9001      	str	r0, [sp, #4]
  4a:	e7ff      	b.n	4c <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h38086540918fdae5E+0x4c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1158
    }
  4c:	9801      	ldr	r0, [sp, #4]
  4e:	f000 0001 	and.w	r0, r0, #1
  52:	b00e      	add	sp, #56	; 0x38
  54:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h01c77043b42fb9d5E:

00000000 <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h01c77043b42fb9d5E>:
_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h01c77043b42fb9d5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1162
}
impl Eq for CStr {}
impl PartialOrd for CStr {
    fn partial_cmp(&self, other: &CStr) -> Option<Ordering> {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1163
        self.to_bytes().partial_cmp(&other.to_bytes())
  14:	9808      	ldr	r0, [sp, #32]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h01c77043b42fb9d5E>
  28:	9003      	str	r0, [sp, #12]
  2a:	9102      	str	r1, [sp, #8]
  2c:	e7ff      	b.n	2e <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h01c77043b42fb9d5E+0x2e>
  2e:	980a      	ldr	r0, [sp, #40]	; 0x28
  30:	990b      	ldr	r1, [sp, #44]	; 0x2c
  32:	f7ff fffe 	bl	0 <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h01c77043b42fb9d5E>
  36:	910d      	str	r1, [sp, #52]	; 0x34
  38:	900c      	str	r0, [sp, #48]	; 0x30
  3a:	e7ff      	b.n	3c <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h01c77043b42fb9d5E+0x3c>
  3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40:	9803      	ldr	r0, [sp, #12]
  42:	9902      	ldr	r1, [sp, #8]
  44:	f7ff fffe 	bl	0 <_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hba9501e00aaedbdcE>
  48:	9001      	str	r0, [sp, #4]
  4a:	e7ff      	b.n	4c <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h01c77043b42fb9d5E+0x4c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1164
    }
  4c:	9801      	ldr	r0, [sp, #4]
  4e:	b00e      	add	sp, #56	; 0x38
  50:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17hf8d2c8e5631bcd86E:

00000000 <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17hf8d2c8e5631bcd86E>:
_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17hf8d2c8e5631bcd86E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1167
}
impl Ord for CStr {
    fn cmp(&self, other: &CStr) -> Ordering {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1168
        self.to_bytes().cmp(&other.to_bytes())
  14:	9808      	ldr	r0, [sp, #32]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17hf8d2c8e5631bcd86E>
  28:	9003      	str	r0, [sp, #12]
  2a:	9102      	str	r1, [sp, #8]
  2c:	e7ff      	b.n	2e <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17hf8d2c8e5631bcd86E+0x2e>
  2e:	980a      	ldr	r0, [sp, #40]	; 0x28
  30:	990b      	ldr	r1, [sp, #44]	; 0x2c
  32:	f7ff fffe 	bl	0 <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17hf8d2c8e5631bcd86E>
  36:	910d      	str	r1, [sp, #52]	; 0x34
  38:	900c      	str	r0, [sp, #48]	; 0x30
  3a:	e7ff      	b.n	3c <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17hf8d2c8e5631bcd86E+0x3c>
  3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40:	9803      	ldr	r0, [sp, #12]
  42:	9902      	ldr	r1, [sp, #8]
  44:	f7ff fffe 	bl	0 <_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17h5677eb130bb1f03dE>
  48:	9001      	str	r0, [sp, #4]
  4a:	e7ff      	b.n	4c <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17hf8d2c8e5631bcd86E+0x4c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1169
    }
  4c:	9801      	ldr	r0, [sp, #4]
  4e:	b00e      	add	sp, #56	; 0x38
  50:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17hbdb2b74657df673cE:

00000000 <_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17hbdb2b74657df673cE>:
_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17hbdb2b74657df673cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:320
#[derive(Clone, PartialEq, Eq, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:322
    kind: FromBytesWithNulErrorKind,
   c:	9806      	ldr	r0, [sp, #24]
   e:	9008      	str	r0, [sp, #32]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:320
#[derive(Clone, PartialEq, Eq, Debug)]
  10:	9907      	ldr	r1, [sp, #28]
  12:	f240 0000 	movw	r0, #0
  16:	f2c0 0000 	movt	r0, #0
  1a:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
  1e:	f04f 0e15 	mov.w	lr, #21
  22:	9005      	str	r0, [sp, #20]
  24:	4660      	mov	r0, ip
  26:	f8dd c014 	ldr.w	ip, [sp, #20]
  2a:	9204      	str	r2, [sp, #16]
  2c:	4662      	mov	r2, ip
  2e:	9303      	str	r3, [sp, #12]
  30:	4673      	mov	r3, lr
  32:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE>
  36:	e7ff      	b.n	38 <_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17hbdb2b74657df673cE+0x38>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:322
    kind: FromBytesWithNulErrorKind,
  38:	9808      	ldr	r0, [sp, #32]
  3a:	900b      	str	r0, [sp, #44]	; 0x2c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:320
#[derive(Clone, PartialEq, Eq, Debug)]
  3c:	f240 0000 	movw	r0, #0
  40:	f2c0 0000 	movt	r0, #0
  44:	4669      	mov	r1, sp
  46:	6008      	str	r0, [r1, #0]
  48:	f240 0100 	movw	r1, #0
  4c:	f2c0 0100 	movt	r1, #0
  50:	a809      	add	r0, sp, #36	; 0x24
  52:	2204      	movs	r2, #4
  54:	ab0b      	add	r3, sp, #44	; 0x2c
  56:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  5a:	9002      	str	r0, [sp, #8]
  5c:	e7ff      	b.n	5e <_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17hbdb2b74657df673cE+0x5e>
  5e:	a809      	add	r0, sp, #36	; 0x24
  60:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E>
  64:	9001      	str	r0, [sp, #4]
  66:	e7ff      	b.n	68 <_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17hbdb2b74657df673cE+0x68>
  68:	9801      	ldr	r0, [sp, #4]
  6a:	f000 0001 	and.w	r0, r0, #1
  6e:	b00c      	add	sp, #48	; 0x30
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE:

00000000 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE>:
_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:325
#[derive(Clone, PartialEq, Eq, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	2800      	cmp	r0, #0
  16:	9203      	str	r2, [sp, #12]
  18:	9302      	str	r3, [sp, #8]
  1a:	9001      	str	r0, [sp, #4]
  1c:	d005      	beq.n	2a <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE+0x2a>
  1e:	e7ff      	b.n	20 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE+0x20>
  20:	9801      	ldr	r0, [sp, #4]
  22:	2801      	cmp	r0, #1
  24:	d021      	beq.n	6a <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE+0x6a>
  26:	e7ff      	b.n	28 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE+0x28>
  28:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:327
    InteriorNul(usize),
  2a:	9807      	ldr	r0, [sp, #28]
  2c:	3004      	adds	r0, #4
  2e:	9008      	str	r0, [sp, #32]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:325
#[derive(Clone, PartialEq, Eq, Debug)]
  30:	9905      	ldr	r1, [sp, #20]
  32:	f240 0200 	movw	r2, #0
  36:	f2c0 0200 	movt	r2, #0
  3a:	a809      	add	r0, sp, #36	; 0x24
  3c:	230b      	movs	r3, #11
  3e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  42:	e7ff      	b.n	44 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE+0x44>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:327
    InteriorNul(usize),
  44:	9808      	ldr	r0, [sp, #32]
  46:	900c      	str	r0, [sp, #48]	; 0x30
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:325
#[derive(Clone, PartialEq, Eq, Debug)]
  48:	f240 0200 	movw	r2, #0
  4c:	f2c0 0200 	movt	r2, #0
  50:	a809      	add	r0, sp, #36	; 0x24
  52:	a90c      	add	r1, sp, #48	; 0x30
  54:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple5field17h7da5ac79cde13c49E>
  58:	9000      	str	r0, [sp, #0]
  5a:	e7ff      	b.n	5c <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE+0x5c>
  5c:	a809      	add	r0, sp, #36	; 0x24
  5e:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  62:	f88d 001b 	strb.w	r0, [sp, #27]
  66:	e7ff      	b.n	68 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE+0x68>
  68:	e010      	b.n	8c <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE+0x8c>
  6a:	9905      	ldr	r1, [sp, #20]
  6c:	f240 0200 	movw	r2, #0
  70:	f2c0 0200 	movt	r2, #0
  74:	a80d      	add	r0, sp, #52	; 0x34
  76:	2310      	movs	r3, #16
  78:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  7c:	e7ff      	b.n	7e <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE+0x7e>
  7e:	a80d      	add	r0, sp, #52	; 0x34
  80:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  84:	f88d 001b 	strb.w	r0, [sp, #27]
  88:	e7ff      	b.n	8a <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE+0x8a>
  8a:	e7ff      	b.n	8c <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1622a841bc7d3aE+0x8c>
  8c:	f89d 001b 	ldrb.w	r0, [sp, #27]
  90:	b010      	add	sp, #64	; 0x40
  92:	bd80      	pop	{r7, pc}

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.1
00000b0f l       .debug_str	00000000 
00000aa1 l       .debug_str	00000000 
00000aac l       .debug_str	00000000 
00000afe l       .debug_str	00000000 
00000b19 l       .debug_str	00000000 
00000b6e l       .debug_str	00000000 
00000b82 l       .debug_str	00000000 
00000bce l       .debug_str	00000000 
00000bda l       .debug_str	00000000 
00000bdf l       .debug_str	00000000 
00000c05 l       .debug_str	00000000 
00000c0e l       .debug_str	00000000 
00000c34 l       .debug_str	00000000 
00000c40 l       .debug_str	00000000 
00000c67 l       .debug_str	00000000 
00000c74 l       .debug_str	00000000 
00000c76 l       .debug_str	00000000 
00000c78 l       .debug_str	00000000 
00000c7e l       .debug_str	00000000 
00000c82 l       .debug_str	00000000 
00000c84 l       .debug_str	00000000 
00000c8f l       .debug_str	00000000 
00000c91 l       .debug_str	00000000 
00000c93 l       .debug_str	00000000 
00000c97 l       .debug_str	00000000 
00000c9d l       .debug_str	00000000 
00000ca1 l       .debug_str	00000000 
00000cae l       .debug_str	00000000 
00000cb2 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
000001ac l       .debug_str	00000000 
000001ef l       .debug_str	00000000 
00000227 l       .debug_str	00000000 
00000258 l       .debug_str	00000000 
0000025d l       .debug_str	00000000 
000002a6 l       .debug_str	00000000 
000002af l       .debug_str	00000000 
00000322 l       .debug_str	00000000 
00000359 l       .debug_str	00000000 
0000038a l       .debug_str	00000000 
000003d4 l       .debug_str	00000000 
000003e3 l       .debug_str	00000000 
00000426 l       .debug_str	00000000 
00000468 l       .debug_str	00000000 
000004ab l       .debug_str	00000000 
000004ec l       .debug_str	00000000 
00000526 l       .debug_str	00000000 
00000578 l       .debug_str	00000000 
000005eb l       .debug_str	00000000 
0000062b l       .debug_str	00000000 
00000665 l       .debug_str	00000000 
000006b8 l       .debug_str	00000000 
000006be l       .debug_str	00000000 
000006d2 l       .debug_str	00000000 
000006e5 l       .debug_str	00000000 
00000723 l       .debug_str	00000000 
00000731 l       .debug_str	00000000 
00000774 l       .debug_str	00000000 
00000786 l       .debug_str	00000000 
00000791 l       .debug_str	00000000 
000007b4 l       .debug_str	00000000 
00000827 l       .debug_str	00000000 
00000838 l       .debug_str	00000000 
00000843 l       .debug_str	00000000 
00000867 l       .debug_str	00000000 
000008ab l       .debug_str	00000000 
000008be l       .debug_str	00000000 
00000902 l       .debug_str	00000000 
00000914 l       .debug_str	00000000 
00000919 l       .debug_str	00000000 
0000094f l       .debug_str	00000000 
0000096a l       .debug_str	00000000 
000009a4 l       .debug_str	00000000 
000009c3 l       .debug_str	00000000 
000009ff l       .debug_str	00000000 
00000a02 l       .debug_str	00000000 
00000a48 l       .debug_str	00000000 
00000a50 l       .debug_str	00000000 
00000a58 l       .debug_str	00000000 
00000000 l     F .text._ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE	00000106 _ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE
00000000 l    d  .text._ZN4core3ptr19swap_nonoverlapping17ha620648bc0a20261E	00000000 .text._ZN4core3ptr19swap_nonoverlapping17ha620648bc0a20261E
00000000 l    d  .text._ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E	00000000 .text._ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E
00000000 l    d  .text._ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE	00000000 .text._ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17he095d1e83d7c72c3E	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17he095d1e83d7c72c3E
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17he3ed0b5e2c9f3406E	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17he3ed0b5e2c9f3406E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h1080285cddf344e4E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h1080285cddf344e4E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd71f8a6979fbad80E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd71f8a6979fbad80E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE
00000000 l    d  .text._ZN4core3ptr4null17h8bbb43e46b26b74aE	00000000 .text._ZN4core3ptr4null17h8bbb43e46b26b74aE
00000000 l    d  .text._ZN4core3ptr4read17hd502bbc8ba3aabd4E	00000000 .text._ZN4core3ptr4read17hd502bbc8ba3aabd4E
00000000 l    d  .text._ZN4core3ptr5write17h4641f61a88075460E	00000000 .text._ZN4core3ptr5write17h4641f61a88075460E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h5595299192d6abf2E
00000000         *UND*	00000000 _ZN4core3mem7size_of17ha5be24a1917b21b8E
00000000         *UND*	00000000 _ZN4core3mem7size_of17hd6e821d2e278c7d8E
00000000 g     F .text._ZN4core3ptr19swap_nonoverlapping17ha620648bc0a20261E	00000042 _ZN4core3ptr19swap_nonoverlapping17ha620648bc0a20261E
00000000 g     F .text._ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E	00000054 _ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17he095d1e83d7c72c3E	00000022 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17he095d1e83d7c72c3E
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17he3ed0b5e2c9f3406E	00000022 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17he3ed0b5e2c9f3406E
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h1080285cddf344e4E	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h1080285cddf344e4E
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd71f8a6979fbad80E	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd71f8a6979fbad80E
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE	00000026 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE
00000000 g     F .text._ZN4core3ptr4null17h8bbb43e46b26b74aE	00000004 _ZN4core3ptr4null17h8bbb43e46b26b74aE
00000000 g     F .text._ZN4core3ptr4read17hd502bbc8ba3aabd4E	00000042 _ZN4core3ptr4read17hd502bbc8ba3aabd4E
00000000 g     F .text._ZN4core3ptr5write17h4641f61a88075460E	00000018 _ZN4core3ptr5write17h4641f61a88075460E



Disassembly of section .text._ZN4core3ptr19swap_nonoverlapping17ha620648bc0a20261E:

00000000 <_ZN4core3ptr19swap_nonoverlapping17ha620648bc0a20261E>:
_ZN4core3ptr19swap_nonoverlapping17ha620648bc0a20261E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:349
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9004      	str	r0, [sp, #16]
   c:	9105      	str	r1, [sp, #20]
   e:	9206      	str	r2, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:350
  10:	9804      	ldr	r0, [sp, #16]
  12:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:351
  14:	9805      	ldr	r0, [sp, #20]
  16:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:352
  18:	9303      	str	r3, [sp, #12]
  1a:	f8cd c008 	str.w	ip, [sp, #8]
  1e:	f8cd e004 	str.w	lr, [sp, #4]
  22:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17hd6e821d2e278c7d8E>
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core3ptr19swap_nonoverlapping17ha620648bc0a20261E+0x2a>
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	4348      	muls	r0, r1
  30:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:353
  32:	9807      	ldr	r0, [sp, #28]
  34:	9908      	ldr	r1, [sp, #32]
  36:	9a09      	ldr	r2, [sp, #36]	; 0x24
  38:	f7ff fffe 	bl	0 <_ZN4core3ptr19swap_nonoverlapping17ha620648bc0a20261E>
  3c:	e7ff      	b.n	3e <_ZN4core3ptr19swap_nonoverlapping17ha620648bc0a20261E+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:354
  3e:	b00a      	add	sp, #40	; 0x28
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E:

00000000 <_ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E>:
_ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:357
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
   c:	9202      	str	r2, [sp, #8]
   e:	9301      	str	r3, [sp, #4]
  10:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17hd6e821d2e278c7d8E>
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E+0x18>
  18:	9800      	ldr	r0, [sp, #0]
  1a:	281f      	cmp	r0, #31
  1c:	d811      	bhi.n	42 <_ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E+0x42>
  1e:	e7ff      	b.n	20 <_ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E+0x20>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:361
  20:	9803      	ldr	r0, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E>
  26:	9005      	str	r0, [sp, #20]
  28:	e7ff      	b.n	2a <_ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:362
  2a:	9804      	ldr	r0, [sp, #16]
  2c:	9903      	ldr	r1, [sp, #12]
  2e:	2201      	movs	r2, #1
  30:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h5595299192d6abf2E>
  34:	e7ff      	b.n	36 <_ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E+0x36>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:363
  36:	9804      	ldr	r0, [sp, #16]
  38:	9905      	ldr	r1, [sp, #20]
  3a:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E>
  3e:	e7ff      	b.n	40 <_ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
  40:	e006      	b.n	50 <_ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:365
  42:	9803      	ldr	r0, [sp, #12]
  44:	9904      	ldr	r1, [sp, #16]
  46:	2201      	movs	r2, #1
  48:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E>
  4c:	e7ff      	b.n	4e <_ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E+0x4e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
  4e:	e7ff      	b.n	50 <_ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:367
  50:	b006      	add	sp, #24
  52:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE:

00000000 <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE>:
_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:370
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	b0ac      	sub	sp, #176	; 0xb0
   6:	466c      	mov	r4, sp
   8:	f36f 0404 	bfc	r4, #0, #5
   c:	46a5      	mov	sp, r4
   e:	4613      	mov	r3, r2
  10:	468c      	mov	ip, r1
  12:	4686      	mov	lr, r0
  14:	900b      	str	r0, [sp, #44]	; 0x2c
  16:	910c      	str	r1, [sp, #48]	; 0x30
  18:	920d      	str	r2, [sp, #52]	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:381
  1a:	930a      	str	r3, [sp, #40]	; 0x28
  1c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  20:	f8cd e020 	str.w	lr, [sp, #32]
  24:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17ha5be24a1917b21b8E>
  28:	900e      	str	r0, [sp, #56]	; 0x38
  2a:	e7ff      	b.n	2c <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0x2c>
  2c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:386
  2e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:387
  30:	e7ff      	b.n	32 <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0x32>
  32:	980f      	ldr	r0, [sp, #60]	; 0x3c
  34:	990e      	ldr	r1, [sp, #56]	; 0x38
  36:	4408      	add	r0, r1
  38:	990d      	ldr	r1, [sp, #52]	; 0x34
  3a:	4288      	cmp	r0, r1
  3c:	d905      	bls.n	4a <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0x4a>
  3e:	e7ff      	b.n	40 <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:403
  40:	980f      	ldr	r0, [sp, #60]	; 0x3c
  42:	990d      	ldr	r1, [sp, #52]	; 0x34
  44:	4288      	cmp	r0, r1
  46:	d32d      	bcc.n	a4 <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0xa4>
  48:	e059      	b.n	fe <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0xfe>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:390
  4a:	e7ff      	b.n	4c <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0x4c>
  4c:	a810      	add	r0, sp, #64	; 0x40
  4e:	9028      	str	r0, [sp, #160]	; 0xa0
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h1ff4bbdb97db744aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  50:	9828      	ldr	r0, [sp, #160]	; 0xa0
  52:	9029      	str	r0, [sp, #164]	; 0xa4
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h3b314e1000496f99E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  54:	9829      	ldr	r0, [sp, #164]	; 0xa4
_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:391
  56:	9007      	str	r0, [sp, #28]
  58:	e7ff      	b.n	5a <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0x5a>
  5a:	9807      	ldr	r0, [sp, #28]
  5c:	9019      	str	r0, [sp, #100]	; 0x64
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:392
  5e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  60:	990f      	ldr	r1, [sp, #60]	; 0x3c
  62:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE>
  66:	901a      	str	r0, [sp, #104]	; 0x68
  68:	e7ff      	b.n	6a <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:393
  6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  6e:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE>
  72:	901b      	str	r0, [sp, #108]	; 0x6c
  74:	e7ff      	b.n	76 <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0x76>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:397
  76:	981a      	ldr	r0, [sp, #104]	; 0x68
  78:	9919      	ldr	r1, [sp, #100]	; 0x64
  7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  7c:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E>
  80:	e7ff      	b.n	82 <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0x82>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:398
  82:	981b      	ldr	r0, [sp, #108]	; 0x6c
  84:	991a      	ldr	r1, [sp, #104]	; 0x68
  86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  88:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E>
  8c:	e7ff      	b.n	8e <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0x8e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:399
  8e:	9819      	ldr	r0, [sp, #100]	; 0x64
  90:	991b      	ldr	r1, [sp, #108]	; 0x6c
  92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  94:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E>
  98:	e7ff      	b.n	9a <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0x9a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:400
  9a:	980e      	ldr	r0, [sp, #56]	; 0x38
  9c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  9e:	4408      	add	r0, r1
  a0:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:387
  a2:	e7c6      	b.n	32 <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:405
  a4:	e7ff      	b.n	a6 <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0xa6>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:406
  a6:	980d      	ldr	r0, [sp, #52]	; 0x34
  a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  aa:	1a40      	subs	r0, r0, r1
  ac:	9024      	str	r0, [sp, #144]	; 0x90
  ae:	a81c      	add	r0, sp, #112	; 0x70
  b0:	902a      	str	r0, [sp, #168]	; 0xa8
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h5c7c2da70805ae1cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  b2:	982a      	ldr	r0, [sp, #168]	; 0xa8
  b4:	902b      	str	r0, [sp, #172]	; 0xac
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hdf9d9edc2a55c095E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  b6:	982b      	ldr	r0, [sp, #172]	; 0xac
_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:408
  b8:	9006      	str	r0, [sp, #24]
  ba:	e7ff      	b.n	bc <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0xbc>
  bc:	9806      	ldr	r0, [sp, #24]
  be:	9025      	str	r0, [sp, #148]	; 0x94
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:409
  c0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  c4:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE>
  c8:	9026      	str	r0, [sp, #152]	; 0x98
  ca:	e7ff      	b.n	cc <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0xcc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:410
  cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  ce:	990f      	ldr	r1, [sp, #60]	; 0x3c
  d0:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE>
  d4:	9027      	str	r0, [sp, #156]	; 0x9c
  d6:	e7ff      	b.n	d8 <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0xd8>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:412
  d8:	9826      	ldr	r0, [sp, #152]	; 0x98
  da:	9925      	ldr	r1, [sp, #148]	; 0x94
  dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  de:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E>
  e2:	e7ff      	b.n	e4 <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0xe4>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:413
  e4:	9827      	ldr	r0, [sp, #156]	; 0x9c
  e6:	9926      	ldr	r1, [sp, #152]	; 0x98
  e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  ea:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E>
  ee:	e7ff      	b.n	f0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0xf0>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:414
  f0:	9825      	ldr	r0, [sp, #148]	; 0x94
  f2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  f6:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E>
  fa:	e7ff      	b.n	fc <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0xfc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:403
  fc:	e7ff      	b.n	fe <_ZN4core3ptr25swap_nonoverlapping_bytes17h8f7f51ded7d36facE+0xfe>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:416
  fe:	f1a7 0408 	sub.w	r4, r7, #8
 102:	46a5      	mov	sp, r4
 104:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17he095d1e83d7c72c3E:

00000000 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17he095d1e83d7c72c3E>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17he095d1e83d7c72c3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1938
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1941
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17he095d1e83d7c72c3E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17he095d1e83d7c72c3E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1942
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17he3ed0b5e2c9f3406E:

00000000 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17he3ed0b5e2c9f3406E>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17he3ed0b5e2c9f3406E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1702
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1703
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17he3ed0b5e2c9f3406E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1704
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h1080285cddf344e4E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h1080285cddf344e4E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h1080285cddf344e4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1392
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1395
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h1080285cddf344e4E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h1080285cddf344e4E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1396
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd71f8a6979fbad80E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd71f8a6979fbad80E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd71f8a6979fbad80E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1120
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1122
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd71f8a6979fbad80E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1124
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:962
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:965
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE>
  12:	9000      	str	r0, [sp, #0]
  14:	e7ff      	b.n	16 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE+0x16>
  16:	9801      	ldr	r0, [sp, #4]
  18:	9900      	ldr	r1, [sp, #0]
  1a:	1a42      	subs	r2, r0, r1
  1c:	fab2 f282 	clz	r2, r2
  20:	0950      	lsrs	r0, r2, #5
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:966
  22:	b004      	add	sp, #16
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr4null17h8bbb43e46b26b74aE:

00000000 <_ZN4core3ptr4null17h8bbb43e46b26b74aE>:
_ZN4core3ptr4null17h8bbb43e46b26b74aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:214
   0:	2000      	movs	r0, #0
   2:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr4read17hd502bbc8ba3aabd4E:

00000000 <_ZN4core3ptr4read17hd502bbc8ba3aabd4E>:
_ZN4core3ptr4read17hd502bbc8ba3aabd4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:572
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17h83f81624c7eb5fbeE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1121
   8:	9807      	ldr	r0, [sp, #28]
_ZN4core3ptr4read17hd502bbc8ba3aabd4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:573
   a:	9006      	str	r0, [sp, #24]
   c:	9104      	str	r1, [sp, #16]
   e:	e7ff      	b.n	10 <_ZN4core3ptr4read17hd502bbc8ba3aabd4E+0x10>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  10:	9805      	ldr	r0, [sp, #20]
  12:	a906      	add	r1, sp, #24
  14:	910a      	str	r1, [sp, #40]	; 0x28
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17he5389b4806e43dc2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  16:	990a      	ldr	r1, [sp, #40]	; 0x28
  18:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hbd40763c79ca01efE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3ptr4read17hd502bbc8ba3aabd4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  1c:	9003      	str	r0, [sp, #12]
  1e:	9102      	str	r1, [sp, #8]
  20:	e7ff      	b.n	22 <_ZN4core3ptr4read17hd502bbc8ba3aabd4E+0x22>
  22:	2201      	movs	r2, #1
  24:	9803      	ldr	r0, [sp, #12]
  26:	9902      	ldr	r1, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h5595299192d6abf2E>
  2c:	e7ff      	b.n	2e <_ZN4core3ptr4read17hd502bbc8ba3aabd4E+0x2e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  2e:	9806      	ldr	r0, [sp, #24]
  30:	9008      	str	r0, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17hf2d90c74b4979b81E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1294
  32:	9808      	ldr	r0, [sp, #32]
  34:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17h46a15e1f3b76b6edE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:828
  36:	9809      	ldr	r0, [sp, #36]	; 0x24
_ZN4core3ptr4read17hd502bbc8ba3aabd4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  38:	9001      	str	r0, [sp, #4]
  3a:	e7ff      	b.n	3c <_ZN4core3ptr4read17hd502bbc8ba3aabd4E+0x3c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:576
  3c:	9801      	ldr	r0, [sp, #4]
  3e:	b00c      	add	sp, #48	; 0x30
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr5write17h4641f61a88075460E:

00000000 <_ZN4core3ptr5write17h4641f61a88075460E>:
_ZN4core3ptr5write17h4641f61a88075460E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:733
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:734
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:735
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	b004      	add	sp, #16
  16:	4770      	bx	lr

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.10.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.10
000003dd l       .debug_str	00000000 
000004c4 l       .debug_str	00000000 
000004cf l       .debug_str	00000000 
00000501 l       .debug_str	00000000 
00000508 l       .debug_str	00000000 
0000050e l       .debug_str	00000000 
0000055f l       .debug_str	00000000 
00000576 l       .debug_str	00000000 
00000578 l       .debug_str	00000000 
0000057f l       .debug_str	00000000 
00000581 l       .debug_str	00000000 
000005d5 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
00000194 l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001ac l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001cc l       .debug_str	00000000 
000001dd l       .debug_str	00000000 
000001e7 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
0000020e l       .debug_str	00000000 
00000213 l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
0000022a l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
00000238 l       .debug_str	00000000 
00000243 l       .debug_str	00000000 
0000024a l       .debug_str	00000000 
00000250 l       .debug_str	00000000 
00000254 l       .debug_str	00000000 
00000271 l       .debug_str	00000000 
00000275 l       .debug_str	00000000 
0000027d l       .debug_str	00000000 
00000294 l       .debug_str	00000000 
000002b8 l       .debug_str	00000000 
000002d4 l       .debug_str	00000000 
000002d9 l       .debug_str	00000000 
000002e2 l       .debug_str	00000000 
000002e9 l       .debug_str	00000000 
00000302 l       .debug_str	00000000 
0000030c l       .debug_str	00000000 
00000326 l       .debug_str	00000000 
00000384 l       .debug_str	00000000 
0000038f l       .debug_str	00000000 
00000396 l       .debug_str	00000000 
000003a0 l       .debug_str	00000000 
000003a5 l       .debug_str	00000000 
000003b1 l       .debug_str	00000000 
000003b9 l       .debug_str	00000000 
000003c2 l       .debug_str	00000000 
000003c7 l       .debug_str	00000000 
000003ca l       .debug_str	00000000 
000003d3 l       .debug_str	00000000 
000003da l       .debug_str	00000000 
000003e3 l       .debug_str	00000000 
000003ed l       .debug_str	00000000 
000003f5 l       .debug_str	00000000 
000003fb l       .debug_str	00000000 
00000406 l       .debug_str	00000000 
0000040f l       .debug_str	00000000 
00000432 l       .debug_str	00000000 
00000451 l       .debug_str	00000000 
00000478 l       .debug_str	00000000 
00000482 l       .debug_str	00000000 
0000048a l       .debug_str	00000000 
00000493 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h5d01f94c3a4e1f88E	00000000 .text._ZN4core3fmt10ArgumentV13new17h5d01f94c3a4e1f88E
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h11374ddc397f6375E	00000000 .text._ZN4core3fmt9Arguments6new_v117h11374ddc397f6375E
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h5d01f94c3a4e1f88E	00000032 _ZN4core3fmt10ArgumentV13new17h5d01f94c3a4e1f88E
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h11374ddc397f6375E	0000004c .hidden _ZN4core3fmt9Arguments6new_v117h11374ddc397f6375E
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE	00000006 _ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE



Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h5d01f94c3a4e1f88E:

00000000 <_ZN4core3fmt10ArgumentV13new17h5d01f94c3a4e1f88E>:
_ZN4core3fmt10ArgumentV13new17h5d01f94c3a4e1f88E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17h5d01f94c3a4e1f88E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17h5d01f94c3a4e1f88E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h11374ddc397f6375E:

00000000 <_ZN4core3fmt9Arguments6new_v117h11374ddc397f6375E>:
_ZN4core3fmt9Arguments6new_v117h11374ddc397f6375E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE>:
_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9357a2148a3146cdE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:547
   0:	b081      	sub	sp, #4
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.11.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.11
00000255 l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001e6 l       .debug_str	00000000 
00000275 l       .debug_str	00000000 
000002e5 l       .debug_str	00000000 
00000306 l       .debug_str	00000000 
0000030b l       .debug_str	00000000 
0000030d l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
0000010f l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
00000122 l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
00000192 l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE	00000000 .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE
00000000 l    d  .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E	00000000 .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E
00000000 l    d  .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E	00000000 .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE	00000064 _ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE
00000000 g     F .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E	00000010 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E
00000000 g     F .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E	00000012 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E



Disassembly of section .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE:

00000000 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE>:
_ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:336
   0:	b086      	sub	sp, #24
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:338
   8:	f88d 0017 	strb.w	r0, [sp, #23]
   c:	2001      	movs	r0, #1
   e:	f88d 0017 	strb.w	r0, [sp, #23]
  12:	2800      	cmp	r0, #0
  14:	9100      	str	r1, [sp, #0]
  16:	d105      	bne.n	24 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE+0x24>
  18:	e7ff      	b.n	1a <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE+0x1a>
  1a:	2000      	movs	r0, #0
  1c:	2800      	cmp	r0, #0
  1e:	d10b      	bne.n	38 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE+0x38>
  20:	e7ff      	b.n	22 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:341
  22:	defe      	udf	#254	; 0xfe
  24:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:338
  26:	f88d 0017 	strb.w	r0, [sp, #23]
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9004      	str	r0, [sp, #16]
  2e:	9804      	ldr	r0, [sp, #16]
  30:	9003      	str	r0, [sp, #12]
  32:	2001      	movs	r0, #1
  34:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:337
  36:	e002      	b.n	3e <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE+0x3e>
  38:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:339
  3a:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:337
  3c:	e7ff      	b.n	3e <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE+0x3e>
  3e:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:341
  40:	2800      	cmp	r0, #0
  42:	d104      	bne.n	4e <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE+0x4e>
  44:	e00d      	b.n	62 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE+0x62>
  46:	9802      	ldr	r0, [sp, #8]
  48:	9903      	ldr	r1, [sp, #12]
  4a:	b006      	add	sp, #24
  4c:	4770      	bx	lr
  4e:	f89d 0017 	ldrb.w	r0, [sp, #23]
  52:	07c0      	lsls	r0, r0, #31
  54:	2800      	cmp	r0, #0
  56:	d0f6      	beq.n	46 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE+0x46>
  58:	e7ff      	b.n	5a <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE+0x5a>
  5a:	2000      	movs	r0, #0
  5c:	f88d 0017 	strb.w	r0, [sp, #23]
  60:	e7f1      	b.n	46 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE+0x46>
  62:	e7f0      	b.n	46 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE+0x46>

Disassembly of section .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E:

00000000 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E>:
_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17hda7520318724b6f1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1292
   0:	b081      	sub	sp, #4
   2:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1293
   4:	f88d 0003 	strb.w	r0, [sp, #3]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1294
   8:	f89d 0003 	ldrb.w	r0, [sp, #3]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E:

00000000 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E>:
_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17ha43963255be17051E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1282
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	f88d 0007 	strb.w	r0, [sp, #7]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1283
   8:	f89d 0007 	ldrb.w	r0, [sp, #7]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1284
   c:	9100      	str	r1, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.12.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.12
000003c8 l       .debug_str	00000000 
00000353 l       .debug_str	00000000 
0000035c l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
00000411 l       .debug_str	00000000 
00000446 l       .debug_str	00000000 
000004c2 l       .debug_str	00000000 
000004ce l       .debug_str	00000000 
000004df l       .debug_str	00000000 
000004f9 l       .debug_str	00000000 
0000051f l       .debug_str	00000000 
00000554 l       .debug_str	00000000 
0000058e l       .debug_str	00000000 
000005f5 l       .debug_str	00000000 
000005fa l       .debug_str	00000000 
00000600 l       .debug_str	00000000 
00000604 l       .debug_str	00000000 
00000611 l       .debug_str	00000000 
00000615 l       .debug_str	00000000 
00000620 l       .debug_str	00000000 
00000626 l       .debug_str	00000000 
00000632 l       .debug_str	00000000 
0000069f l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000170 l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
000001b0 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
00000222 l       .debug_str	00000000 
00000227 l       .debug_str	00000000 
00000230 l       .debug_str	00000000 
00000238 l       .debug_str	00000000 
0000023e l       .debug_str	00000000 
00000244 l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
0000025d l       .debug_str	00000000 
00000264 l       .debug_str	00000000 
00000268 l       .debug_str	00000000 
00000279 l       .debug_str	00000000 
00000282 l       .debug_str	00000000 
00000284 l       .debug_str	00000000 
0000028c l       .debug_str	00000000 
0000028e l       .debug_str	00000000 
00000290 l       .debug_str	00000000 
000002b4 l       .debug_str	00000000 
000002be l       .debug_str	00000000 
000002c5 l       .debug_str	00000000 
000002c9 l       .debug_str	00000000 
000002ce l       .debug_str	00000000 
000002d8 l       .debug_str	00000000 
000002de l       .debug_str	00000000 
000002e4 l       .debug_str	00000000 
000002ea l       .debug_str	00000000 
000002ee l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
00000300 l       .debug_str	00000000 
00000314 l       .debug_str	00000000 
00000322 l       .debug_str	00000000 
00000327 l       .debug_str	00000000 
0000032b l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.5d716e8c69885095e0e1223c44e3cf92.0	00000018 .Lanon.5d716e8c69885095e0e1223c44e3cf92.0
00000000 l     O .rodata.str.0	00000048 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l    d  .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h2b2c258a8ad07617E	00000000 .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h2b2c258a8ad07617E
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h5595299192d6abf2E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h5595299192d6abf2E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17hb485aa4705f5cf8eE	00000000 .text._ZN4core3ptr18real_drop_in_place17hb485aa4705f5cf8eE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17he0f61884cb8f035bE	00000000 .text._ZN4core3ptr18real_drop_in_place17he0f61884cb8f035bE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17he476cadd166b370cE	00000000 .text._ZN4core3ptr18real_drop_in_place17he476cadd166b370cE
00000000 l    d  .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h4b80b75fb82a9f47E	00000000 .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h4b80b75fb82a9f47E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h2b2c258a8ad07617E	00000034 .hidden _ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h2b2c258a8ad07617E
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h5595299192d6abf2E	0000002c _ZN4core10intrinsics19copy_nonoverlapping17h5595299192d6abf2E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17hb485aa4705f5cf8eE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17hb485aa4705f5cf8eE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17he0f61884cb8f035bE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17he0f61884cb8f035bE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17he476cadd166b370cE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17he476cadd166b370cE
00000000 g     F .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h4b80b75fb82a9f47E	00000010 .hidden _ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h4b80b75fb82a9f47E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000         *UND*	00000000 __aeabi_memcpy4



Disassembly of section .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h2b2c258a8ad07617E:

00000000 <_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h2b2c258a8ad07617E>:
_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h2b2c258a8ad07617E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ops/arith.rs:198
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	eba0 0c01 	sub.w	ip, r0, r1
  12:	4288      	cmp	r0, r1
  14:	9203      	str	r2, [sp, #12]
  16:	9302      	str	r3, [sp, #8]
  18:	f8cd c004 	str.w	ip, [sp, #4]
  1c:	d303      	bcc.n	26 <_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h2b2c258a8ad07617E+0x26>
  1e:	e7ff      	b.n	20 <_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h2b2c258a8ad07617E+0x20>
  20:	9801      	ldr	r0, [sp, #4]
  22:	b006      	add	sp, #24
  24:	4770      	bx	lr
  26:	f240 0000 	movw	r0, #0
  2a:	f2c0 0000 	movt	r0, #0
  2e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  32:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h5595299192d6abf2E:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17h5595299192d6abf2E>:
_ZN4core10intrinsics19copy_nonoverlapping17h5595299192d6abf2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9003      	str	r0, [sp, #12]
   c:	9104      	str	r1, [sp, #16]
   e:	9205      	str	r2, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9903      	ldr	r1, [sp, #12]
  12:	9804      	ldr	r0, [sp, #16]
  14:	9a05      	ldr	r2, [sp, #20]
  16:	0092      	lsls	r2, r2, #2
  18:	9302      	str	r3, [sp, #8]
  1a:	f8cd c004 	str.w	ip, [sp, #4]
  1e:	f8cd e000 	str.w	lr, [sp]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy4>
  26:	e7ff      	b.n	28 <_ZN4core10intrinsics19copy_nonoverlapping17h5595299192d6abf2E+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17hb485aa4705f5cf8eE:

00000000 <_ZN4core3ptr18real_drop_in_place17hb485aa4705f5cf8eE>:
_ZN4core3ptr18real_drop_in_place17hb485aa4705f5cf8eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17he0f61884cb8f035bE:

00000000 <_ZN4core3ptr18real_drop_in_place17he0f61884cb8f035bE>:
_ZN4core3ptr18real_drop_in_place17he0f61884cb8f035bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17he476cadd166b370cE:

00000000 <_ZN4core3ptr18real_drop_in_place17he476cadd166b370cE>:
_ZN4core3ptr18real_drop_in_place17he476cadd166b370cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h4b80b75fb82a9f47E:

00000000 <_ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h4b80b75fb82a9f47E>:
_ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h4b80b75fb82a9f47E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/clone.rs:167
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/clone.rs:168
   6:	9801      	ldr	r0, [sp, #4]
   8:	6800      	ldr	r0, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/clone.rs:169
   a:	9100      	str	r1, [sp, #0]
   c:	b002      	add	sp, #8
   e:	4770      	bx	lr

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.13.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.13
00000242 l       .debug_str	00000000 
000002c2 l       .debug_str	00000000 
00000306 l       .debug_str	00000000 
0000030d l       .debug_str	00000000 
00000311 l       .debug_str	00000000 
00000316 l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
0000031f l       .debug_str	00000000 
00000347 l       .debug_str	00000000 
0000034c l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
0000017e l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001f8 l       .debug_str	00000000 
000001fc l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000208 l       .debug_str	00000000 
0000020c l       .debug_str	00000000 
00000219 l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
00000232 l       .debug_str	00000000 
00000240 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17hafc38d3a071e0836E	00000000 .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17hafc38d3a071e0836E
00000000 l    d  .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h18e299b4c35438deE	00000000 .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h18e299b4c35438deE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17hafc38d3a071e0836E	0000001e _ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17hafc38d3a071e0836E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE
00000000         *UND*	00000000 _ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE
00000000 g     F .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h18e299b4c35438deE	00000028 _ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h18e299b4c35438deE



Disassembly of section .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17hafc38d3a071e0836E:

00000000 <_ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17hafc38d3a071e0836E>:
_ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17hafc38d3a071e0836E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:555
   0:	b087      	sub	sp, #28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:556
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9005      	str	r0, [sp, #20]
  10:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:557
  12:	9805      	ldr	r0, [sp, #20]
  14:	9906      	ldr	r1, [sp, #24]
  16:	9201      	str	r2, [sp, #4]
  18:	9300      	str	r3, [sp, #0]
  1a:	b007      	add	sp, #28
  1c:	4770      	bx	lr

Disassembly of section .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h18e299b4c35438deE:

00000000 <_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h18e299b4c35438deE>:
_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h18e299b4c35438deE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:574
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:575
   8:	9903      	ldr	r1, [sp, #12]
   a:	9002      	str	r0, [sp, #8]
   c:	4608      	mov	r0, r1
   e:	9201      	str	r2, [sp, #4]
  10:	f7ff fffe 	bl	0 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE>
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h18e299b4c35438deE+0x18>
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	9900      	ldr	r1, [sp, #0]
  1e:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE>
  22:	e7ff      	b.n	24 <_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h18e299b4c35438deE+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:576
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.14.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.14
0000025b l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
00000216 l       .debug_str	00000000 
0000023f l       .debug_str	00000000 
0000024e l       .debug_str	00000000 
00000252 l       .debug_str	00000000 
00000265 l       .debug_str	00000000 
0000026c l       .debug_str	00000000 
00000272 l       .debug_str	00000000 
00000274 l       .debug_str	00000000 
0000027f l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3mem11size_of_val17h6de3211d084661dfE	00000000 .text._ZN4core3mem11size_of_val17h6de3211d084661dfE
00000000 l    d  .text._ZN4core3mem4swap17hb484fae726ea8945E	00000000 .text._ZN4core3mem4swap17hb484fae726ea8945E
00000000 l    d  .text._ZN4core3mem7size_of17ha5be24a1917b21b8E	00000000 .text._ZN4core3mem7size_of17ha5be24a1917b21b8E
00000000 l    d  .text._ZN4core3mem7size_of17hd6e821d2e278c7d8E	00000000 .text._ZN4core3mem7size_of17hd6e821d2e278c7d8E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3mem11size_of_val17h6de3211d084661dfE	0000001e _ZN4core3mem11size_of_val17h6de3211d084661dfE
00000000 g     F .text._ZN4core3mem4swap17hb484fae726ea8945E	0000001e _ZN4core3mem4swap17hb484fae726ea8945E
00000000 g     F .text._ZN4core3mem7size_of17ha5be24a1917b21b8E	00000012 _ZN4core3mem7size_of17ha5be24a1917b21b8E
00000000 g     F .text._ZN4core3mem7size_of17hd6e821d2e278c7d8E	00000012 _ZN4core3mem7size_of17hd6e821d2e278c7d8E
00000000         *UND*	00000000 _ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E



Disassembly of section .text._ZN4core3mem11size_of_val17h6de3211d084661dfE:

00000000 <_ZN4core3mem11size_of_val17h6de3211d084661dfE>:
_ZN4core3mem11size_of_val17h6de3211d084661dfE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:261
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:262
   a:	9804      	ldr	r0, [sp, #16]
   c:	9005      	str	r0, [sp, #20]
   e:	9805      	ldr	r0, [sp, #20]
  10:	9202      	str	r2, [sp, #8]
  12:	9301      	str	r3, [sp, #4]
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN4core3mem11size_of_val17h6de3211d084661dfE+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:263
  18:	9800      	ldr	r0, [sp, #0]
  1a:	b006      	add	sp, #24
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem4swap17hb484fae726ea8945E:

00000000 <_ZN4core3mem4swap17hb484fae726ea8945E>:
_ZN4core3mem4swap17hb484fae726ea8945E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:493
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9002      	str	r0, [sp, #8]
   a:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:495
   c:	9802      	ldr	r0, [sp, #8]
   e:	9903      	ldr	r1, [sp, #12]
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h34abe6b6202b2c58E>
  18:	e7ff      	b.n	1a <_ZN4core3mem4swap17hb484fae726ea8945E+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:497
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem7size_of17ha5be24a1917b21b8E:

00000000 <_ZN4core3mem7size_of17ha5be24a1917b21b8E>:
_ZN4core3mem7size_of17ha5be24a1917b21b8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2020      	movs	r0, #32
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17ha5be24a1917b21b8E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17hd6e821d2e278c7d8E:

00000000 <_ZN4core3mem7size_of17hd6e821d2e278c7d8E>:
_ZN4core3mem7size_of17hd6e821d2e278c7d8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2004      	movs	r0, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17hd6e821d2e278c7d8E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.15.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.15
000002c9 l       .debug_str	00000000 
000001ee l       .debug_str	00000000 
0000023f l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
000002a9 l       .debug_str	00000000 
000002bf l       .debug_str	00000000 
000002c6 l       .debug_str	00000000 
000002d4 l       .debug_str	00000000 
000002d6 l       .debug_str	00000000 
000002ff l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
00000327 l       .debug_str	00000000 
0000032c l       .debug_str	00000000 
00000332 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
00000182 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h961716e0b7c83112E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h961716e0b7c83112E
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h06272b98ac4d8924E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h06272b98ac4d8924E
00000000 l    d  .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17heb29fdb01680adabE	00000000 .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17heb29fdb01680adabE
00000000 l    d  .text._ZN6memchr6memchr17hd4cfdd53cd31b2c5E	00000000 .text._ZN6memchr6memchr17hd4cfdd53cd31b2c5E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hfb27ed7bef85421cE
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h961716e0b7c83112E	0000000e _ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h961716e0b7c83112E
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h06272b98ac4d8924E	0000001a _ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h06272b98ac4d8924E
00000000 g     F .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17heb29fdb01680adabE	0000001e _ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17heb29fdb01680adabE
00000000 g     F .text._ZN6memchr6memchr17hd4cfdd53cd31b2c5E	00000064 .hidden _ZN6memchr6memchr17hd4cfdd53cd31b2c5E
00000000         *UND*	00000000 _ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E



Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h961716e0b7c83112E:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h961716e0b7c83112E>:
_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h961716e0b7c83112E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:547
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h06272b98ac4d8924E:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h06272b98ac4d8924E>:
_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h06272b98ac4d8924E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:539
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:540
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h06272b98ac4d8924E>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h06272b98ac4d8924E+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:541
  14:	9801      	ldr	r0, [sp, #4]
  16:	b004      	add	sp, #16
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17heb29fdb01680adabE:

00000000 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17heb29fdb01680adabE>:
_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17heb29fdb01680adabE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:568
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:569
   8:	9802      	ldr	r0, [sp, #8]
   a:	9101      	str	r1, [sp, #4]
   c:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17heb29fdb01680adabE>
  10:	9000      	str	r0, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17heb29fdb01680adabE+0x14>
  14:	9800      	ldr	r0, [sp, #0]
  16:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:570
  18:	9803      	ldr	r0, [sp, #12]
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr6memchr17hd4cfdd53cd31b2c5E:

00000000 <_ZN6memchr6memchr17hd4cfdd53cd31b2c5E>:
_ZN6memchr6memchr17hd4cfdd53cd31b2c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:131
///
/// let haystack = b"the quick brown fox";
/// assert_eq!(memchr(b'k', haystack), Some(8));
/// ```
#[inline]
pub fn memchr(needle: u8, haystack: &[u8]) -> Option<usize> {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	f88d 0013 	strb.w	r0, [sp, #19]
   e:	9105      	str	r1, [sp, #20]
  10:	9206      	str	r2, [sp, #24]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:156
    #[inline(always)]
    fn imp(n1: u8, haystack: &[u8]) -> Option<usize> {
        fallback::memchr(n1, haystack)
    }

    if haystack.is_empty() {
  12:	9805      	ldr	r0, [sp, #20]
  14:	9906      	ldr	r1, [sp, #24]
  16:	9303      	str	r3, [sp, #12]
  18:	f8cd c008 	str.w	ip, [sp, #8]
  1c:	f8cd e004 	str.w	lr, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hfb27ed7bef85421cE>
  24:	9000      	str	r0, [sp, #0]
  26:	e7ff      	b.n	28 <_ZN6memchr6memchr17hd4cfdd53cd31b2c5E+0x28>
  28:	9800      	ldr	r0, [sp, #0]
  2a:	07c1      	lsls	r1, r0, #31
  2c:	2900      	cmp	r1, #0
  2e:	d003      	beq.n	38 <_ZN6memchr6memchr17hd4cfdd53cd31b2c5E+0x38>
  30:	e7ff      	b.n	32 <_ZN6memchr6memchr17hd4cfdd53cd31b2c5E+0x32>
  32:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:157
        None
  34:	9007      	str	r0, [sp, #28]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:156
    if haystack.is_empty() {
  36:	e011      	b.n	5c <_ZN6memchr6memchr17hd4cfdd53cd31b2c5E+0x5c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:159
    } else {
        imp(needle, haystack)
  38:	f89d 0013 	ldrb.w	r0, [sp, #19]
  3c:	9905      	ldr	r1, [sp, #20]
  3e:	9a06      	ldr	r2, [sp, #24]
  40:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  44:	910a      	str	r1, [sp, #40]	; 0x28
  46:	920b      	str	r2, [sp, #44]	; 0x2c
_ZN6memchr6memchr3imp17hf3d0674e494e4cb2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:153
        fallback::memchr(n1, haystack)
  48:	990a      	ldr	r1, [sp, #40]	; 0x28
  4a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4c:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  50:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E>
_ZN6memchr6memchr17hd4cfdd53cd31b2c5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:159
        imp(needle, haystack)
  54:	9108      	str	r1, [sp, #32]
  56:	9007      	str	r0, [sp, #28]
  58:	e7ff      	b.n	5a <_ZN6memchr6memchr17hd4cfdd53cd31b2c5E+0x5a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:156
    if haystack.is_empty() {
  5a:	e7ff      	b.n	5c <_ZN6memchr6memchr17hd4cfdd53cd31b2c5E+0x5c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:161
    }
}
  5c:	9807      	ldr	r0, [sp, #28]
  5e:	9908      	ldr	r1, [sp, #32]
  60:	b00c      	add	sp, #48	; 0x30
  62:	bd80      	pop	{r7, pc}

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.2
00000577 l       .debug_str	00000000 
0000051a l       .debug_str	00000000 
00000565 l       .debug_str	00000000 
00000572 l       .debug_str	00000000 
000005d8 l       .debug_str	00000000 
000005e0 l       .debug_str	00000000 
00000651 l       .debug_str	00000000 
00000661 l       .debug_str	00000000 
0000067d l       .debug_str	00000000 
0000068c l       .debug_str	00000000 
00000701 l       .debug_str	00000000 
0000072c l       .debug_str	00000000 
00000735 l       .debug_str	00000000 
0000073c l       .debug_str	00000000 
00000742 l       .debug_str	00000000 
00000744 l       .debug_str	00000000 
000007bd l       .debug_str	00000000 
000007c7 l       .debug_str	00000000 
00000829 l       .debug_str	00000000 
00000831 l       .debug_str	00000000 
00000895 l       .debug_str	00000000 
0000089f l       .debug_str	00000000 
0000090f l       .debug_str	00000000 
00000923 l       .debug_str	00000000 
00000997 l       .debug_str	00000000 
000009a0 l       .debug_str	00000000 
000009ac l       .debug_str	00000000 
000009b2 l       .debug_str	00000000 
000009b8 l       .debug_str	00000000 
000009be l       .debug_str	00000000 
000009c2 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
0000011a l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
00000176 l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
000001f4 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
0000021a l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
0000022a l       .debug_str	00000000 
00000230 l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
00000241 l       .debug_str	00000000 
00000246 l       .debug_str	00000000 
0000025a l       .debug_str	00000000 
00000268 l       .debug_str	00000000 
0000026a l       .debug_str	00000000 
00000272 l       .debug_str	00000000 
00000274 l       .debug_str	00000000 
000002b3 l       .debug_str	00000000 
000002f6 l       .debug_str	00000000 
000002ff l       .debug_str	00000000 
00000301 l       .debug_str	00000000 
00000303 l       .debug_str	00000000 
00000327 l       .debug_str	00000000 
00000329 l       .debug_str	00000000 
0000036d l       .debug_str	00000000 
000003b5 l       .debug_str	00000000 
000003bd l       .debug_str	00000000 
000003c3 l       .debug_str	00000000 
000003cd l       .debug_str	00000000 
000003d4 l       .debug_str	00000000 
000003d8 l       .debug_str	00000000 
000003dd l       .debug_str	00000000 
000003e2 l       .debug_str	00000000 
000003e6 l       .debug_str	00000000 
0000040e l       .debug_str	00000000 
00000417 l       .debug_str	00000000 
00000481 l       .debug_str	00000000 
000004ca l       .debug_str	00000000 
00000511 l       .debug_str	00000000 
00000000 l     F .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE	000000be _ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE
00000000 l    d  .text._ZN4core4iter6traits8iterator8Iterator3map17h4161af8580973d37E	00000000 .text._ZN4core4iter6traits8iterator8Iterator3map17h4161af8580973d37E
00000000 l    d  .text._ZN4core4iter6traits8iterator8Iterator8flat_map17h7a91fd5a91b266edE	00000000 .text._ZN4core4iter6traits8iterator8Iterator8flat_map17h7a91fd5a91b266edE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hfb27ed7bef85421cE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hfb27ed7bef85421cE
00000000 l    d  .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17h5677eb130bb1f03dE	00000000 .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17h5677eb130bb1f03dE
00000000 l    d  .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hba9501e00aaedbdcE	00000000 .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hba9501e00aaedbdcE
00000000 l    d  .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0593a8c433e1e3beE	00000000 .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0593a8c433e1e3beE
00000000 l    d  .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hc091c42e680bb162E	00000000 .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hc091c42e680bb162E
00000000 l    d  .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE	00000000 .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE
00000000 l    d  .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E	00000000 .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E
00000000 l    d  .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h712ebe8c555960f6E	00000000 .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h712ebe8c555960f6E
00000000 l    d  .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE	00000000 .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h028ea9306c0932cdE
00000000         *UND*	00000000 _ZN4core3cmp3min17h092024cef1827f27E
00000000         *UND*	00000000 .hidden _ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E
00000000         *UND*	00000000 _ZN4core3mem11size_of_val17h6de3211d084661dfE
00000000         *UND*	00000000 _ZN4core3mem7size_of17h96e196a831b2ee50E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h1080285cddf344e4E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd71f8a6979fbad80E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE
00000000 g     F .text._ZN4core4iter6traits8iterator8Iterator3map17h4161af8580973d37E	00000026 _ZN4core4iter6traits8iterator8Iterator3map17h4161af8580973d37E
00000000 g     F .text._ZN4core4iter6traits8iterator8Iterator8flat_map17h7a91fd5a91b266edE	00000026 _ZN4core4iter6traits8iterator8Iterator8flat_map17h7a91fd5a91b266edE
00000000         *UND*	00000000 _ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17hafc38d3a071e0836E
00000000         *UND*	00000000 _ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h468568bb2189164dE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E	00000090 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hfb27ed7bef85421cE	00000028 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hfb27ed7bef85421cE
00000000 g     F .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17h5677eb130bb1f03dE	00000036 _ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17h5677eb130bb1f03dE
00000000 g     F .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hba9501e00aaedbdcE	00000036 _ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hba9501e00aaedbdcE
00000000 g     F .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0593a8c433e1e3beE	00000032 _ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0593a8c433e1e3beE
00000000 g     F .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hc091c42e680bb162E	0000003a _ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hc091c42e680bb162E
00000000 g     F .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E	000000bc _ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E
00000000 g     F .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h712ebe8c555960f6E	0000003e _ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h712ebe8c555960f6E
00000000 g     F .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE	000000a0 _ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE
00000000         *UND*	00000000 memcmp



Disassembly of section .text._ZN4core4iter6traits8iterator8Iterator3map17h4161af8580973d37E:

00000000 <_ZN4core4iter6traits8iterator8Iterator3map17h4161af8580973d37E>:
_ZN4core4iter6traits8iterator8Iterator3map17h4161af8580973d37E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:558
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:561
   c:	9805      	ldr	r0, [sp, #20]
   e:	9906      	ldr	r1, [sp, #24]
  10:	9204      	str	r2, [sp, #16]
  12:	9303      	str	r3, [sp, #12]
  14:	f7ff fffe 	bl	0 <_ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17hafc38d3a071e0836E>
  18:	9002      	str	r0, [sp, #8]
  1a:	9101      	str	r1, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN4core4iter6traits8iterator8Iterator3map17h4161af8580973d37E+0x1e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:562
  1e:	9802      	ldr	r0, [sp, #8]
  20:	9901      	ldr	r1, [sp, #4]
  22:	b008      	add	sp, #32
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core4iter6traits8iterator8Iterator8flat_map17h7a91fd5a91b266edE:

00000000 <_ZN4core4iter6traits8iterator8Iterator8flat_map17h7a91fd5a91b266edE>:
_ZN4core4iter6traits8iterator8Iterator8flat_map17h7a91fd5a91b266edE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:1095
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9103      	str	r1, [sp, #12]
   c:	9204      	str	r2, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:1098
   e:	9903      	ldr	r1, [sp, #12]
  10:	9a04      	ldr	r2, [sp, #16]
  12:	9302      	str	r3, [sp, #8]
  14:	f8cd c004 	str.w	ip, [sp, #4]
  18:	f8cd e000 	str.w	lr, [sp]
  1c:	f7ff fffe 	bl	0 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h468568bb2189164dE>
  20:	e7ff      	b.n	22 <_ZN4core4iter6traits8iterator8Iterator8flat_map17h7a91fd5a91b266edE+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:1099
  22:	b006      	add	sp, #24
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:535
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9009      	str	r0, [sp, #36]	; 0x24
   a:	910a      	str	r1, [sp, #40]	; 0x28
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:537
   c:	9809      	ldr	r0, [sp, #36]	; 0x24
   e:	990a      	ldr	r1, [sp, #40]	; 0x28
  10:	9208      	str	r2, [sp, #32]
  12:	9307      	str	r3, [sp, #28]
  14:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  18:	900d      	str	r0, [sp, #52]	; 0x34
  1a:	e7ff      	b.n	1c <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:538
  1c:	980d      	ldr	r0, [sp, #52]	; 0x34
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE>
  22:	9006      	str	r0, [sp, #24]
  24:	e7ff      	b.n	26 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E+0x26>
  26:	e7ff      	b.n	28 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:540
  28:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h96e196a831b2ee50E>
  2c:	9005      	str	r0, [sp, #20]
  2e:	e7ff      	b.n	30 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E+0x30>
  30:	9805      	ldr	r0, [sp, #20]
  32:	2800      	cmp	r0, #0
  34:	d113      	bne.n	5e <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E+0x5e>
  36:	e7ff      	b.n	38 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E+0x38>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:541
  38:	980d      	ldr	r0, [sp, #52]	; 0x34
  3a:	9909      	ldr	r1, [sp, #36]	; 0x24
  3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  3e:	9004      	str	r0, [sp, #16]
  40:	4608      	mov	r0, r1
  42:	4611      	mov	r1, r2
  44:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  48:	9003      	str	r0, [sp, #12]
  4a:	e7ff      	b.n	4c <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E+0x4c>
  4c:	9804      	ldr	r0, [sp, #16]
  4e:	9903      	ldr	r1, [sp, #12]
  50:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h1080285cddf344e4E>
  54:	9002      	str	r0, [sp, #8]
  56:	e7ff      	b.n	58 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E+0x58>
  58:	9802      	ldr	r0, [sp, #8]
  5a:	900e      	str	r0, [sp, #56]	; 0x38
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:540
  5c:	e010      	b.n	80 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E+0x80>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:543
  5e:	980d      	ldr	r0, [sp, #52]	; 0x34
  60:	9909      	ldr	r1, [sp, #36]	; 0x24
  62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  64:	9001      	str	r0, [sp, #4]
  66:	4608      	mov	r0, r1
  68:	4611      	mov	r1, r2
  6a:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  6e:	9000      	str	r0, [sp, #0]
  70:	e7ff      	b.n	72 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E+0x72>
  72:	9801      	ldr	r0, [sp, #4]
  74:	9900      	ldr	r1, [sp, #0]
  76:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E>
  7a:	900e      	str	r0, [sp, #56]	; 0x38
  7c:	e7ff      	b.n	7e <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E+0x7e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:540
  7e:	e7ff      	b.n	80 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9dfc354656166554E+0x80>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:547
  80:	980d      	ldr	r0, [sp, #52]	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:548
  82:	990e      	ldr	r1, [sp, #56]	; 0x38
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:546
  84:	900b      	str	r0, [sp, #44]	; 0x2c
  86:	910c      	str	r1, [sp, #48]	; 0x30
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:552
  88:	980b      	ldr	r0, [sp, #44]	; 0x2c
  8a:	990c      	ldr	r1, [sp, #48]	; 0x30
  8c:	b010      	add	sp, #64	; 0x40
  8e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hfb27ed7bef85421cE:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hfb27ed7bef85421cE>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hfb27ed7bef85421cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:96
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:97
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hfb27ed7bef85421cE+0x1c>
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	fab0 f180 	clz	r1, r0
  22:	0948      	lsrs	r0, r1, #5
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:98
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17h5677eb130bb1f03dE:

00000000 <_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17h5677eb130bb1f03dE>:
_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17h5677eb130bb1f03dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5197
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5198
  14:	9806      	ldr	r0, [sp, #24]
  16:	9907      	ldr	r1, [sp, #28]
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  1c:	f8cd c014 	str.w	ip, [sp, #20]
  20:	f8cd e010 	str.w	lr, [sp, #16]
  24:	9403      	str	r4, [sp, #12]
  26:	9502      	str	r5, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17h5677eb130bb1f03dE>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17h5677eb130bb1f03dE+0x30>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5199
  30:	9801      	ldr	r0, [sp, #4]
  32:	b00a      	add	sp, #40	; 0x28
  34:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hba9501e00aaedbdcE:

00000000 <_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hba9501e00aaedbdcE>:
_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hba9501e00aaedbdcE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5205
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5206
  14:	9806      	ldr	r0, [sp, #24]
  16:	9907      	ldr	r1, [sp, #28]
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  1c:	f8cd c014 	str.w	ip, [sp, #20]
  20:	f8cd e010 	str.w	lr, [sp, #16]
  24:	9403      	str	r4, [sp, #12]
  26:	9502      	str	r5, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hba9501e00aaedbdcE>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hba9501e00aaedbdcE+0x30>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5207
  30:	9801      	ldr	r0, [sp, #4]
  32:	b00a      	add	sp, #40	; 0x28
  34:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0593a8c433e1e3beE:

00000000 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0593a8c433e1e3beE>:
_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0593a8c433e1e3beE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2551
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2552
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h028ea9306c0932cdE>
  24:	9001      	str	r0, [sp, #4]
  26:	9100      	str	r1, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0593a8c433e1e3beE+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2553
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	b008      	add	sp, #32
  30:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hc091c42e680bb162E:

00000000 <_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hc091c42e680bb162E>:
_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hc091c42e680bb162E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5182
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5183
  14:	9806      	ldr	r0, [sp, #24]
  16:	9907      	ldr	r1, [sp, #28]
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  1c:	f8cd c014 	str.w	ip, [sp, #20]
  20:	f8cd e010 	str.w	lr, [sp, #16]
  24:	9403      	str	r4, [sp, #12]
  26:	9502      	str	r5, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hc091c42e680bb162E>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hc091c42e680bb162E+0x30>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5184
  30:	9801      	ldr	r0, [sp, #4]
  32:	f000 0001 	and.w	r0, r0, #1
  36:	b00a      	add	sp, #40	; 0x28
  38:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE:

00000000 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE>:
_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5324
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900a      	str	r0, [sp, #40]	; 0x28
   e:	910b      	str	r1, [sp, #44]	; 0x2c
  10:	920c      	str	r2, [sp, #48]	; 0x30
  12:	930d      	str	r3, [sp, #52]	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5326
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1c:	f8cd e020 	str.w	lr, [sp, #32]
  20:	9407      	str	r4, [sp, #28]
  22:	9506      	str	r5, [sp, #24]
  24:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  28:	9005      	str	r0, [sp, #20]
  2a:	e7ff      	b.n	2c <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE+0x2c>
  2c:	980c      	ldr	r0, [sp, #48]	; 0x30
  2e:	990d      	ldr	r1, [sp, #52]	; 0x34
  30:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  34:	9004      	str	r0, [sp, #16]
  36:	e7ff      	b.n	38 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE+0x38>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5327
  38:	980a      	ldr	r0, [sp, #40]	; 0x28
  3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  40:	9003      	str	r0, [sp, #12]
  42:	e7ff      	b.n	44 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE+0x44>
  44:	980c      	ldr	r0, [sp, #48]	; 0x30
  46:	990d      	ldr	r1, [sp, #52]	; 0x34
  48:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  4c:	9002      	str	r0, [sp, #8]
  4e:	e7ff      	b.n	50 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE+0x50>
  50:	9803      	ldr	r0, [sp, #12]
  52:	9902      	ldr	r1, [sp, #8]
  54:	f7ff fffe 	bl	0 <_ZN4core3cmp3min17h092024cef1827f27E>
  58:	9001      	str	r0, [sp, #4]
  5a:	e7ff      	b.n	5c <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE+0x5c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5326
  5c:	9805      	ldr	r0, [sp, #20]
  5e:	9904      	ldr	r1, [sp, #16]
  60:	9a01      	ldr	r2, [sp, #4]
  62:	f7ff fffe 	bl	0 <memcmp>
  66:	900f      	str	r0, [sp, #60]	; 0x3c
  68:	e7ff      	b.n	6a <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5329
  6a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  6c:	2800      	cmp	r0, #0
  6e:	d114      	bne.n	9a <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE+0x9a>
  70:	e7ff      	b.n	72 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE+0x72>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5330
  72:	980a      	ldr	r0, [sp, #40]	; 0x28
  74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  76:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  7a:	9010      	str	r0, [sp, #64]	; 0x40
  7c:	e7ff      	b.n	7e <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE+0x7e>
  7e:	980c      	ldr	r0, [sp, #48]	; 0x30
  80:	990d      	ldr	r1, [sp, #52]	; 0x34
  82:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  86:	9011      	str	r0, [sp, #68]	; 0x44
  88:	e7ff      	b.n	8a <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE+0x8a>
  8a:	a810      	add	r0, sp, #64	; 0x40
  8c:	a911      	add	r1, sp, #68	; 0x44
  8e:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E>
  92:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
  96:	e7ff      	b.n	98 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE+0x98>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5329
  98:	e00d      	b.n	b6 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE+0xb6>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5331
  9a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  9c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  a0:	dc04      	bgt.n	ac <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE+0xac>
  a2:	e7ff      	b.n	a4 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE+0xa4>
  a4:	20ff      	movs	r0, #255	; 0xff
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5332
  a6:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5331
  aa:	e003      	b.n	b4 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE+0xb4>
  ac:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5334
  ae:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5331
  b2:	e7ff      	b.n	b4 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE+0xb4>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5329
  b4:	e7ff      	b.n	b6 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h002a3d6da0d95d1dE+0xb6>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5336
  b6:	f89d 003b 	ldrb.w	r0, [sp, #59]	; 0x3b
  ba:	b012      	add	sp, #72	; 0x48
  bc:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E:

00000000 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E>:
_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5241
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900c      	str	r0, [sp, #48]	; 0x30
   e:	910d      	str	r1, [sp, #52]	; 0x34
  10:	920e      	str	r2, [sp, #56]	; 0x38
  12:	930f      	str	r3, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5242
  14:	980c      	ldr	r0, [sp, #48]	; 0x30
  16:	990d      	ldr	r1, [sp, #52]	; 0x34
  18:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  1c:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
  20:	9409      	str	r4, [sp, #36]	; 0x24
  22:	9508      	str	r5, [sp, #32]
  24:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  28:	9007      	str	r0, [sp, #28]
  2a:	e7ff      	b.n	2c <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E+0x2c>
  2c:	980e      	ldr	r0, [sp, #56]	; 0x38
  2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  30:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  34:	9006      	str	r0, [sp, #24]
  36:	e7ff      	b.n	38 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E+0x38>
  38:	9807      	ldr	r0, [sp, #28]
  3a:	9906      	ldr	r1, [sp, #24]
  3c:	4288      	cmp	r0, r1
  3e:	d008      	beq.n	52 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E+0x52>
  40:	e7ff      	b.n	42 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E+0x42>
  42:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5243
  44:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
  48:	e7ff      	b.n	4a <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E+0x4a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5253
  4a:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
  4e:	b012      	add	sp, #72	; 0x48
  50:	bdb0      	pop	{r4, r5, r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5245
  52:	980c      	ldr	r0, [sp, #48]	; 0x30
  54:	990d      	ldr	r1, [sp, #52]	; 0x34
  56:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  5a:	9005      	str	r0, [sp, #20]
  5c:	e7ff      	b.n	5e <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E+0x5e>
  5e:	980e      	ldr	r0, [sp, #56]	; 0x38
  60:	990f      	ldr	r1, [sp, #60]	; 0x3c
  62:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  66:	9004      	str	r0, [sp, #16]
  68:	e7ff      	b.n	6a <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E+0x6a>
  6a:	9805      	ldr	r0, [sp, #20]
  6c:	9904      	ldr	r1, [sp, #16]
  6e:	4288      	cmp	r0, r1
  70:	d104      	bne.n	7c <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E+0x7c>
  72:	e7ff      	b.n	74 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E+0x74>
  74:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5246
  76:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
  7a:	e7e6      	b.n	4a <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E+0x4a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5249
  7c:	980c      	ldr	r0, [sp, #48]	; 0x30
  7e:	990d      	ldr	r1, [sp, #52]	; 0x34
  80:	f7ff fffe 	bl	0 <_ZN4core3mem11size_of_val17h6de3211d084661dfE>
  84:	9011      	str	r0, [sp, #68]	; 0x44
  86:	e7ff      	b.n	88 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E+0x88>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5250
  88:	980c      	ldr	r0, [sp, #48]	; 0x30
  8a:	990d      	ldr	r1, [sp, #52]	; 0x34
  8c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  90:	9003      	str	r0, [sp, #12]
  92:	e7ff      	b.n	94 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E+0x94>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5251
  94:	980e      	ldr	r0, [sp, #56]	; 0x38
  96:	990f      	ldr	r1, [sp, #60]	; 0x3c
  98:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  9c:	9002      	str	r0, [sp, #8]
  9e:	e7ff      	b.n	a0 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E+0xa0>
  a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5250
  a2:	9803      	ldr	r0, [sp, #12]
  a4:	9902      	ldr	r1, [sp, #8]
  a6:	f7ff fffe 	bl	0 <memcmp>
  aa:	9001      	str	r0, [sp, #4]
  ac:	e7ff      	b.n	ae <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E+0xae>
  ae:	9801      	ldr	r0, [sp, #4]
  b0:	fab0 f180 	clz	r1, r0
  b4:	0949      	lsrs	r1, r1, #5
  b6:	f88d 1043 	strb.w	r1, [sp, #67]	; 0x43
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5253
  ba:	e7c6      	b.n	4a <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h9cb35bf49025d983E+0x4a>

Disassembly of section .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h712ebe8c555960f6E:

00000000 <_ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h712ebe8c555960f6E>:
_ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h712ebe8c555960f6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5287
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9005      	str	r0, [sp, #20]
   e:	9106      	str	r1, [sp, #24]
  10:	9207      	str	r2, [sp, #28]
  12:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5288
  14:	9805      	ldr	r0, [sp, #20]
  16:	9906      	ldr	r1, [sp, #24]
  18:	9a07      	ldr	r2, [sp, #28]
  1a:	9b08      	ldr	r3, [sp, #32]
  1c:	f8cd c010 	str.w	ip, [sp, #16]
  20:	f8cd e00c 	str.w	lr, [sp, #12]
  24:	9402      	str	r4, [sp, #8]
  26:	9501      	str	r5, [sp, #4]
  28:	f7ff fffe 	bl	0 <_ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h712ebe8c555960f6E>
  2c:	9000      	str	r0, [sp, #0]
  2e:	e7ff      	b.n	30 <_ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h712ebe8c555960f6E+0x30>
  30:	9800      	ldr	r0, [sp, #0]
  32:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5289
  36:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  3a:	b00a      	add	sp, #40	; 0x28
  3c:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE:

00000000 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE>:
_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3079
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9006      	str	r0, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3082
   8:	9806      	ldr	r0, [sp, #24]
   a:	6800      	ldr	r0, [r0, #0]
   c:	9105      	str	r1, [sp, #20]
   e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE>
  12:	9004      	str	r0, [sp, #16]
  14:	e7ff      	b.n	16 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE+0x16>
  16:	e7ff      	b.n	18 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3083
  18:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h96e196a831b2ee50E>
  1c:	9003      	str	r0, [sp, #12]
  1e:	e7ff      	b.n	20 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE+0x20>
  20:	9803      	ldr	r0, [sp, #12]
  22:	2800      	cmp	r0, #0
  24:	d008      	beq.n	38 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE+0x38>
  26:	e7ff      	b.n	28 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3084
  28:	9806      	ldr	r0, [sp, #24]
  2a:	6840      	ldr	r0, [r0, #4]
  2c:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5dfc35f677b1147aE>
  30:	9002      	str	r0, [sp, #8]
  32:	e7ff      	b.n	34 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE+0x34>
  34:	e7ff      	b.n	36 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE+0x36>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3083
  36:	e7ff      	b.n	38 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE+0x38>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2996
  38:	9806      	ldr	r0, [sp, #24]
  3a:	6801      	ldr	r1, [r0, #0]
  3c:	6840      	ldr	r0, [r0, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3086
  3e:	4281      	cmp	r1, r0
  40:	d103      	bne.n	4a <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE+0x4a>
  42:	e7ff      	b.n	44 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE+0x44>
  44:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3087
  46:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3086
  48:	e027      	b.n	9a <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE+0x9a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3089
  4a:	9806      	ldr	r0, [sp, #24]
  4c:	9008      	str	r0, [sp, #32]
  4e:	2001      	movs	r0, #1
  50:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core5slice13Iter$LT$T$GT$14post_inc_start17hbfaa44db4c9c184fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3035
  52:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h96e196a831b2ee50E>
  56:	2800      	cmp	r0, #0
  58:	d10c      	bne.n	74 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE+0x74>
  5a:	e7ff      	b.n	5c <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE+0x5c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3037
  5c:	9808      	ldr	r0, [sp, #32]
  5e:	6840      	ldr	r0, [r0, #4]
  60:	9909      	ldr	r1, [sp, #36]	; 0x24
  62:	4249      	negs	r1, r1
  64:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd71f8a6979fbad80E>
  68:	9908      	ldr	r1, [sp, #32]
  6a:	6048      	str	r0, [r1, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3038
  6c:	9808      	ldr	r0, [sp, #32]
  6e:	6800      	ldr	r0, [r0, #0]
  70:	900a      	str	r0, [sp, #40]	; 0x28
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3035
  72:	e00c      	b.n	8e <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE+0x8e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3040
  74:	9808      	ldr	r0, [sp, #32]
  76:	6800      	ldr	r0, [r0, #0]
  78:	900b      	str	r0, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3041
  7a:	9808      	ldr	r0, [sp, #32]
  7c:	6800      	ldr	r0, [r0, #0]
  7e:	9909      	ldr	r1, [sp, #36]	; 0x24
  80:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
  84:	9908      	ldr	r1, [sp, #32]
  86:	6008      	str	r0, [r1, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3042
  88:	980b      	ldr	r0, [sp, #44]	; 0x2c
  8a:	900a      	str	r0, [sp, #40]	; 0x28
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3035
  8c:	e7ff      	b.n	8e <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE+0x8e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3044
  8e:	980a      	ldr	r0, [sp, #40]	; 0x28
_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3089
  90:	9001      	str	r0, [sp, #4]
  92:	e7ff      	b.n	94 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE+0x94>
  94:	9801      	ldr	r0, [sp, #4]
  96:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3086
  98:	e7ff      	b.n	9a <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6227c951e142856aE+0x9a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3092
  9a:	9807      	ldr	r0, [sp, #28]
  9c:	b00c      	add	sp, #48	; 0x30
  9e:	bd80      	pop	{r7, pc}

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.3
00000334 l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
0000018d l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
0000021b l       .debug_str	00000000 
00000253 l       .debug_str	00000000 
00000292 l       .debug_str	00000000 
00000299 l       .debug_str	00000000 
00000312 l       .debug_str	00000000 
00000319 l       .debug_str	00000000 
0000031e l       .debug_str	00000000 
00000320 l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
00000329 l       .debug_str	00000000 
000003cb l       .debug_str	00000000 
000003d7 l       .debug_str	00000000 
00000455 l       .debug_str	00000000 
0000045f l       .debug_str	00000000 
00000463 l       .debug_str	00000000 
00000467 l       .debug_str	00000000 
00000475 l       .debug_str	00000000 
0000049a l       .debug_str	00000000 
00000528 l       .debug_str	00000000 
000005d4 l       .debug_str	00000000 
000005d9 l       .debug_str	00000000 
000005db l       .debug_str	00000000 
000005df l       .debug_str	00000000 
000005e1 l       .debug_str	00000000 
00000606 l       .debug_str	00000000 
00000608 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.9facded9e90a132967a5d947b8009fe8.0	00000018 .Lanon.9facded9e90a132967a5d947b8009fe8.0
00000000 l     O .rodata..Lanon.9facded9e90a132967a5d947b8009fe8.1	00000018 .Lanon.9facded9e90a132967a5d947b8009fe8.1
00000000 l     O .rodata..Lanon.9facded9e90a132967a5d947b8009fe8.2	00000018 .Lanon.9facded9e90a132967a5d947b8009fe8.2
00000000 l     O .rodata..Lanon.9facded9e90a132967a5d947b8009fe8.3	00000010 .Lanon.9facded9e90a132967a5d947b8009fe8.3
00000000 l     O .rodata..Lanon.9facded9e90a132967a5d947b8009fe8.4	00000010 .Lanon.9facded9e90a132967a5d947b8009fe8.4
00000000 l     F .text._ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E	00000094 _ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E
00000000 l     O .rodata.str.0	00000057 str.0
00000000 l     O .rodata.str.1	0000001c str.1
00000000 l     O .rodata.str.2	00000021 str.2
00000000 l    d  .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha978ccb939c3fb05E	00000000 .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha978ccb939c3fb05E
00000000 l    d  .text._ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E	00000000 .text._ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E
00000000 l    d  .text._ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E	00000000 .text._ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E
00000000 l    d  .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd18c9becef56bae4E	00000000 .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd18c9becef56bae4E
00000000 l    d  .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hf50764ce899271bcE	00000000 .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hf50764ce899271bcE
00000000 l    d  .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h152402e0f145f25eE	00000000 .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h152402e0f145f25eE
00000000 l    d  .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h300563ef55eed104E	00000000 .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h300563ef55eed104E
00000000 l    d  .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17habce585e0340c994E	00000000 .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17habce585e0340c994E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h300563ef55eed104E	00000036 _ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h300563ef55eed104E
00000000 g     F .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17habce585e0340c994E	00000038 .hidden _ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17habce585e0340c994E
00000000         *UND*	00000000 _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE
00000000         *UND*	00000000 _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E
00000000         *UND*	00000000 _ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E
00000000         *UND*	00000000 _ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000 g     F .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha978ccb939c3fb05E	00000024 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha978ccb939c3fb05E
00000000 g     F .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd18c9becef56bae4E	00000036 _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd18c9becef56bae4E
00000000 g     F .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hf50764ce899271bcE	00000038 .hidden _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hf50764ce899271bcE
00000000 g     F .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h152402e0f145f25eE	0000001a _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h152402e0f145f25eE
00000000 g     F .text._ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E	000001ac .hidden _ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E



Disassembly of section .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha978ccb939c3fb05E:

00000000 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha978ccb939c3fb05E>:
_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha978ccb939c3fb05E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:245
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:246
   8:	f8d1 c000 	ldr.w	ip, [r1]
   c:	f8d1 e004 	ldr.w	lr, [r1, #4]
  10:	6889      	ldr	r1, [r1, #8]
  12:	6081      	str	r1, [r0, #8]
  14:	f8c0 e004 	str.w	lr, [r0, #4]
  18:	f8c0 c000 	str.w	ip, [r0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:247
  1c:	9201      	str	r2, [sp, #4]
  1e:	9300      	str	r3, [sp, #0]
  20:	b002      	add	sp, #8
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E:

00000000 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E>:
_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:126
    /// assert_eq!(b'\\', escaped.next().unwrap());
    /// assert_eq!(b'x', escaped.next().unwrap());
    /// assert_eq!(b'9', escaped.next().unwrap());
    /// assert_eq!(b'd', escaped.next().unwrap());
    /// ```
    pub fn escape_default(c: u8) -> EscapeDefault {
   0:	b580      	push	{r7, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	460a      	mov	r2, r1
   6:	f88d 101b 	strb.w	r1, [sp, #27]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:128
        let (data, len) = match c {
            b'\t' => ([b'\\', b't', 0, 0], 2),
   a:	f89d 101b 	ldrb.w	r1, [sp, #27]
   e:	460b      	mov	r3, r1
  10:	2909      	cmp	r1, #9
  12:	9205      	str	r2, [sp, #20]
  14:	9004      	str	r0, [sp, #16]
  16:	9303      	str	r3, [sp, #12]
  18:	d038      	beq.n	8c <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x8c>
  1a:	e7ff      	b.n	1c <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x1c>
  1c:	9803      	ldr	r0, [sp, #12]
  1e:	b2c1      	uxtb	r1, r0
  20:	290a      	cmp	r1, #10
  22:	d053      	beq.n	cc <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0xcc>
  24:	e7ff      	b.n	26 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x26>
  26:	9803      	ldr	r0, [sp, #12]
  28:	b2c1      	uxtb	r1, r0
  2a:	290d      	cmp	r1, #13
  2c:	d03e      	beq.n	ac <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0xac>
  2e:	e7ff      	b.n	30 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x30>
  30:	9803      	ldr	r0, [sp, #12]
  32:	b2c1      	uxtb	r1, r0
  34:	2922      	cmp	r1, #34	; 0x22
  36:	d078      	beq.n	12a <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x12a>
  38:	e7ff      	b.n	3a <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x3a>
  3a:	9803      	ldr	r0, [sp, #12]
  3c:	b2c1      	uxtb	r1, r0
  3e:	2927      	cmp	r1, #39	; 0x27
  40:	d063      	beq.n	10a <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x10a>
  42:	e7ff      	b.n	44 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x44>
  44:	9803      	ldr	r0, [sp, #12]
  46:	b2c1      	uxtb	r1, r0
  48:	295c      	cmp	r1, #92	; 0x5c
  4a:	d04f      	beq.n	ec <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0xec>
  4c:	e014      	b.n	78 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x78>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:134
            b'\r' => ([b'\\', b'r', 0, 0], 2),
            b'\n' => ([b'\\', b'n', 0, 0], 2),
            b'\\' => ([b'\\', b'\\', 0, 0], 2),
            b'\'' => ([b'\\', b'\'', 0, 0], 2),
            b'"' => ([b'\\', b'"', 0, 0], 2),
            b'\x20'...b'\x7e' => ([c, 0, 0, 0], 1),
  4e:	f89d 001b 	ldrb.w	r0, [sp, #27]
  52:	f88d 0044 	strb.w	r0, [sp, #68]	; 0x44
  56:	2000      	movs	r0, #0
  58:	f88d 0045 	strb.w	r0, [sp, #69]	; 0x45
  5c:	f88d 0046 	strb.w	r0, [sp, #70]	; 0x46
  60:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  64:	9811      	ldr	r0, [sp, #68]	; 0x44
  66:	9009      	str	r0, [sp, #36]	; 0x24
  68:	2001      	movs	r0, #1
  6a:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  6c:	e08b      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x186>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:135
            _ => ([b'\\', b'x', hexify(c >> 4), hexify(c & 0xf)], 4),
  6e:	f89d 001b 	ldrb.w	r0, [sp, #27]
  72:	0900      	lsrs	r0, r0, #4
  74:	9002      	str	r0, [sp, #8]
  76:	e068      	b.n	14a <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x14a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:134
            b'\x20'...b'\x7e' => ([c, 0, 0, 0], 1),
  78:	f89d 001b 	ldrb.w	r0, [sp, #27]
  7c:	2820      	cmp	r0, #32
  7e:	d3f6      	bcc.n	6e <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x6e>
  80:	e7ff      	b.n	82 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x82>
  82:	f89d 001b 	ldrb.w	r0, [sp, #27]
  86:	287f      	cmp	r0, #127	; 0x7f
  88:	d3e1      	bcc.n	4e <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x4e>
  8a:	e7f0      	b.n	6e <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x6e>
  8c:	205c      	movs	r0, #92	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:128
            b'\t' => ([b'\\', b't', 0, 0], 2),
  8e:	f88d 002c 	strb.w	r0, [sp, #44]	; 0x2c
  92:	2074      	movs	r0, #116	; 0x74
  94:	f88d 002d 	strb.w	r0, [sp, #45]	; 0x2d
  98:	2000      	movs	r0, #0
  9a:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  9e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  a2:	980b      	ldr	r0, [sp, #44]	; 0x2c
  a4:	9009      	str	r0, [sp, #36]	; 0x24
  a6:	2002      	movs	r0, #2
  a8:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  aa:	e06c      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x186>
  ac:	205c      	movs	r0, #92	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:129
            b'\r' => ([b'\\', b'r', 0, 0], 2),
  ae:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
  b2:	2072      	movs	r0, #114	; 0x72
  b4:	f88d 0031 	strb.w	r0, [sp, #49]	; 0x31
  b8:	2000      	movs	r0, #0
  ba:	f88d 0032 	strb.w	r0, [sp, #50]	; 0x32
  be:	f88d 0033 	strb.w	r0, [sp, #51]	; 0x33
  c2:	980c      	ldr	r0, [sp, #48]	; 0x30
  c4:	9009      	str	r0, [sp, #36]	; 0x24
  c6:	2002      	movs	r0, #2
  c8:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  ca:	e05c      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x186>
  cc:	205c      	movs	r0, #92	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:130
            b'\n' => ([b'\\', b'n', 0, 0], 2),
  ce:	f88d 0034 	strb.w	r0, [sp, #52]	; 0x34
  d2:	206e      	movs	r0, #110	; 0x6e
  d4:	f88d 0035 	strb.w	r0, [sp, #53]	; 0x35
  d8:	2000      	movs	r0, #0
  da:	f88d 0036 	strb.w	r0, [sp, #54]	; 0x36
  de:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  e2:	980d      	ldr	r0, [sp, #52]	; 0x34
  e4:	9009      	str	r0, [sp, #36]	; 0x24
  e6:	2002      	movs	r0, #2
  e8:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  ea:	e04c      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x186>
  ec:	205c      	movs	r0, #92	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:131
            b'\\' => ([b'\\', b'\\', 0, 0], 2),
  ee:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
  f2:	f88d 0039 	strb.w	r0, [sp, #57]	; 0x39
  f6:	2000      	movs	r0, #0
  f8:	f88d 003a 	strb.w	r0, [sp, #58]	; 0x3a
  fc:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
 100:	980e      	ldr	r0, [sp, #56]	; 0x38
 102:	9009      	str	r0, [sp, #36]	; 0x24
 104:	2002      	movs	r0, #2
 106:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 108:	e03d      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x186>
 10a:	205c      	movs	r0, #92	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:132
            b'\'' => ([b'\\', b'\'', 0, 0], 2),
 10c:	f88d 003c 	strb.w	r0, [sp, #60]	; 0x3c
 110:	2027      	movs	r0, #39	; 0x27
 112:	f88d 003d 	strb.w	r0, [sp, #61]	; 0x3d
 116:	2000      	movs	r0, #0
 118:	f88d 003e 	strb.w	r0, [sp, #62]	; 0x3e
 11c:	f88d 003f 	strb.w	r0, [sp, #63]	; 0x3f
 120:	980f      	ldr	r0, [sp, #60]	; 0x3c
 122:	9009      	str	r0, [sp, #36]	; 0x24
 124:	2002      	movs	r0, #2
 126:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 128:	e02d      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x186>
 12a:	205c      	movs	r0, #92	; 0x5c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:133
            b'"' => ([b'\\', b'"', 0, 0], 2),
 12c:	f88d 0040 	strb.w	r0, [sp, #64]	; 0x40
 130:	2022      	movs	r0, #34	; 0x22
 132:	f88d 0041 	strb.w	r0, [sp, #65]	; 0x41
 136:	2000      	movs	r0, #0
 138:	f88d 0042 	strb.w	r0, [sp, #66]	; 0x42
 13c:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
 140:	9810      	ldr	r0, [sp, #64]	; 0x40
 142:	9009      	str	r0, [sp, #36]	; 0x24
 144:	2002      	movs	r0, #2
 146:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 148:	e01d      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x186>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:135
            _ => ([b'\\', b'x', hexify(c >> 4), hexify(c & 0xf)], 4),
 14a:	9802      	ldr	r0, [sp, #8]
 14c:	f7ff fffe 	bl	0 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E>
 150:	9001      	str	r0, [sp, #4]
 152:	e7ff      	b.n	154 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x154>
 154:	f89d 001b 	ldrb.w	r0, [sp, #27]
 158:	f000 000f 	and.w	r0, r0, #15
 15c:	f7ff fffe 	bl	0 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E>
 160:	9000      	str	r0, [sp, #0]
 162:	e7ff      	b.n	164 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x164>
 164:	205c      	movs	r0, #92	; 0x5c
 166:	f88d 0048 	strb.w	r0, [sp, #72]	; 0x48
 16a:	2078      	movs	r0, #120	; 0x78
 16c:	f88d 0049 	strb.w	r0, [sp, #73]	; 0x49
 170:	9801      	ldr	r0, [sp, #4]
 172:	f88d 004a 	strb.w	r0, [sp, #74]	; 0x4a
 176:	9900      	ldr	r1, [sp, #0]
 178:	f88d 104b 	strb.w	r1, [sp, #75]	; 0x4b
 17c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 17e:	9209      	str	r2, [sp, #36]	; 0x24
 180:	2204      	movs	r2, #4
 182:	920a      	str	r2, [sp, #40]	; 0x28
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 184:	e7ff      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h7cca55a9ec844d59E+0x186>
 186:	9809      	ldr	r0, [sp, #36]	; 0x24
 188:	9007      	str	r0, [sp, #28]
 18a:	980a      	ldr	r0, [sp, #40]	; 0x28
 18c:	9008      	str	r0, [sp, #32]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:139
        };

        return EscapeDefault {
            range: (0..len),
 18e:	9808      	ldr	r0, [sp, #32]
 190:	2100      	movs	r1, #0
 192:	9113      	str	r1, [sp, #76]	; 0x4c
 194:	9014      	str	r0, [sp, #80]	; 0x50
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:140
            data: data,
 196:	9807      	ldr	r0, [sp, #28]
 198:	9015      	str	r0, [sp, #84]	; 0x54
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:138
        return EscapeDefault {
 19a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 19c:	9914      	ldr	r1, [sp, #80]	; 0x50
 19e:	9a04      	ldr	r2, [sp, #16]
 1a0:	6010      	str	r0, [r2, #0]
 1a2:	6051      	str	r1, [r2, #4]
 1a4:	9815      	ldr	r0, [sp, #84]	; 0x54
 1a6:	6090      	str	r0, [r2, #8]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:149
            match b {
                0...9 => b'0' + b,
                _ => b'a' + b - 10,
            }
        }
    }
 1a8:	b016      	add	sp, #88	; 0x58
 1aa:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E:

00000000 <_ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E>:
_ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:143
        fn hexify(b: u8) -> u8 {
   0:	b086      	sub	sp, #24
   2:	4601      	mov	r1, r0
   4:	f88d 0016 	strb.w	r0, [sp, #22]
   8:	2001      	movs	r0, #1
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:145
                0...9 => b'0' + b,
   a:	2800      	cmp	r0, #0
   c:	9104      	str	r1, [sp, #16]
   e:	d109      	bne.n	24 <_ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E+0x24>
  10:	e011      	b.n	36 <_ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E+0x36>
  12:	f89d 0016 	ldrb.w	r0, [sp, #22]
  16:	3030      	adds	r0, #48	; 0x30
  18:	b2c1      	uxtb	r1, r0
  1a:	4602      	mov	r2, r0
  1c:	4281      	cmp	r1, r0
  1e:	9203      	str	r2, [sp, #12]
  20:	d123      	bne.n	6a <_ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E+0x6a>
  22:	e004      	b.n	2e <_ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E+0x2e>
  24:	f89d 0016 	ldrb.w	r0, [sp, #22]
  28:	280a      	cmp	r0, #10
  2a:	d3f2      	bcc.n	12 <_ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E+0x12>
  2c:	e003      	b.n	36 <_ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E+0x36>
  2e:	9803      	ldr	r0, [sp, #12]
  30:	f88d 0017 	strb.w	r0, [sp, #23]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:144
            match b {
  34:	e015      	b.n	62 <_ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E+0x62>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:146
                _ => b'a' + b - 10,
  36:	f89d 0016 	ldrb.w	r0, [sp, #22]
  3a:	3061      	adds	r0, #97	; 0x61
  3c:	b2c1      	uxtb	r1, r0
  3e:	4602      	mov	r2, r0
  40:	4281      	cmp	r1, r0
  42:	9202      	str	r2, [sp, #8]
  44:	d118      	bne.n	78 <_ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E+0x78>
  46:	e7ff      	b.n	48 <_ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E+0x48>
  48:	9802      	ldr	r0, [sp, #8]
  4a:	b2c1      	uxtb	r1, r0
  4c:	390a      	subs	r1, #10
  4e:	b2ca      	uxtb	r2, r1
  50:	460b      	mov	r3, r1
  52:	428a      	cmp	r2, r1
  54:	9301      	str	r3, [sp, #4]
  56:	d116      	bne.n	86 <_ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E+0x86>
  58:	e7ff      	b.n	5a <_ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E+0x5a>
  5a:	9801      	ldr	r0, [sp, #4]
  5c:	f88d 0017 	strb.w	r0, [sp, #23]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:144
            match b {
  60:	e7ff      	b.n	62 <_ZN9cstr_core5ascii14escape_default6hexify17hf85dc98b650dfdc6E+0x62>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:148
        }
  62:	f89d 0017 	ldrb.w	r0, [sp, #23]
  66:	b006      	add	sp, #24
  68:	4770      	bx	lr
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:145
                0...9 => b'0' + b,
  6a:	f240 0000 	movw	r0, #0
  6e:	f2c0 0000 	movt	r0, #0
  72:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  76:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:146
                _ => b'a' + b - 10,
  78:	f240 0000 	movw	r0, #0
  7c:	f2c0 0000 	movt	r0, #0
  80:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  84:	defe      	udf	#254	; 0xfe
  86:	f240 0000 	movw	r0, #0
  8a:	f2c0 0000 	movt	r0, #0
  8e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  92:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd18c9becef56bae4E:

00000000 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd18c9becef56bae4E>:
_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd18c9becef56bae4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:153

    impl Iterator for EscapeDefault {
        type Item = u8;
        fn next(&mut self) -> Option<u8> {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9006      	str	r0, [sp, #24]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:154
            self.range.next().map(|i| self.data[i])
   8:	9806      	ldr	r0, [sp, #24]
   a:	9105      	str	r1, [sp, #20]
   c:	f7ff fffe 	bl	0 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE>
  10:	9004      	str	r0, [sp, #16]
  12:	9103      	str	r1, [sp, #12]
  14:	e7ff      	b.n	16 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd18c9becef56bae4E+0x16>
  16:	a806      	add	r0, sp, #24
  18:	9007      	str	r0, [sp, #28]
  1a:	9a07      	ldr	r2, [sp, #28]
  1c:	9804      	ldr	r0, [sp, #16]
  1e:	9903      	ldr	r1, [sp, #12]
  20:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE>
  24:	9002      	str	r0, [sp, #8]
  26:	9101      	str	r1, [sp, #4]
  28:	e7ff      	b.n	2a <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd18c9becef56bae4E+0x2a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:155
        }
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	f000 0001 	and.w	r0, r0, #1
  30:	9901      	ldr	r1, [sp, #4]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hf50764ce899271bcE:

00000000 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hf50764ce899271bcE>:
_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hf50764ce899271bcE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:154
            self.range.next().map(|i| self.data[i])
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	9805      	ldr	r0, [sp, #20]
   c:	2803      	cmp	r0, #3
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	9001      	str	r0, [sp, #4]
  14:	d807      	bhi.n	26 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hf50764ce899271bcE+0x26>
  16:	e7ff      	b.n	18 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hf50764ce899271bcE+0x18>
  18:	9804      	ldr	r0, [sp, #16]
  1a:	6800      	ldr	r0, [r0, #0]
  1c:	9901      	ldr	r1, [sp, #4]
  1e:	4408      	add	r0, r1
  20:	7a00      	ldrb	r0, [r0, #8]
  22:	b006      	add	sp, #24
  24:	4770      	bx	lr
  26:	f240 0000 	movw	r0, #0
  2a:	f2c0 0000 	movt	r0, #0
  2e:	2204      	movs	r2, #4
  30:	9901      	ldr	r1, [sp, #4]
  32:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E>
  36:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h152402e0f145f25eE:

00000000 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h152402e0f145f25eE>:
_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h152402e0f145f25eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:156
        fn size_hint(&self) -> (usize, Option<usize>) {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9103      	str	r1, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:157
            self.range.size_hint()
   a:	9903      	ldr	r1, [sp, #12]
   c:	9202      	str	r2, [sp, #8]
   e:	9301      	str	r3, [sp, #4]
  10:	f7ff fffe 	bl	0 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E>
  14:	e7ff      	b.n	16 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h152402e0f145f25eE+0x16>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:158
        }
  16:	b004      	add	sp, #16
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h300563ef55eed104E:

00000000 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h300563ef55eed104E>:
_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h300563ef55eed104E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:161
    }
    impl DoubleEndedIterator for EscapeDefault {
        fn next_back(&mut self) -> Option<u8> {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9006      	str	r0, [sp, #24]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:162
            self.range.next_back().map(|i| self.data[i])
   8:	9806      	ldr	r0, [sp, #24]
   a:	9105      	str	r1, [sp, #20]
   c:	f7ff fffe 	bl	0 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E>
  10:	9004      	str	r0, [sp, #16]
  12:	9103      	str	r1, [sp, #12]
  14:	e7ff      	b.n	16 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h300563ef55eed104E+0x16>
  16:	a806      	add	r0, sp, #24
  18:	9007      	str	r0, [sp, #28]
  1a:	9a07      	ldr	r2, [sp, #28]
  1c:	9804      	ldr	r0, [sp, #16]
  1e:	9903      	ldr	r1, [sp, #12]
  20:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E>
  24:	9002      	str	r0, [sp, #8]
  26:	9101      	str	r1, [sp, #4]
  28:	e7ff      	b.n	2a <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h300563ef55eed104E+0x2a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:163
        }
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	f000 0001 	and.w	r0, r0, #1
  30:	9901      	ldr	r1, [sp, #4]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17habce585e0340c994E:

00000000 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17habce585e0340c994E>:
_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17habce585e0340c994E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:162
            self.range.next_back().map(|i| self.data[i])
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	9805      	ldr	r0, [sp, #20]
   c:	2803      	cmp	r0, #3
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	9001      	str	r0, [sp, #4]
  14:	d807      	bhi.n	26 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17habce585e0340c994E+0x26>
  16:	e7ff      	b.n	18 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17habce585e0340c994E+0x18>
  18:	9804      	ldr	r0, [sp, #16]
  1a:	6800      	ldr	r0, [r0, #0]
  1c:	9901      	ldr	r1, [sp, #4]
  1e:	4408      	add	r0, r1
  20:	7a00      	ldrb	r0, [r0, #8]
  22:	b006      	add	sp, #24
  24:	4770      	bx	lr
  26:	f240 0000 	movw	r0, #0
  2a:	f2c0 0000 	movt	r0, #0
  2e:	2204      	movs	r2, #4
  30:	9901      	ldr	r1, [sp, #4]
  32:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E>
  36:	defe      	udf	#254	; 0xfe

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.4
00000300 l       .debug_str	00000000 
0000021a l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
0000028b l       .debug_str	00000000 
000002b1 l       .debug_str	00000000 
000002ea l       .debug_str	00000000 
0000030b l       .debug_str	00000000 
00000344 l       .debug_str	00000000 
00000380 l       .debug_str	00000000 
000003a8 l       .debug_str	00000000 
000003e6 l       .debug_str	00000000 
00000420 l       .debug_str	00000000 
00000425 l       .debug_str	00000000 
00000427 l       .debug_str	00000000 
00000429 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001d6 l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020d l       .debug_str	00000000 
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE	00000000 .text._ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE	00000000 .text._ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E	00000000 .text._ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E	00000000 .text._ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE	00000000 .text._ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden _ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17habce585e0340c994E
00000000         *UND*	00000000 _ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h7ef863f15aca5192E
00000000         *UND*	00000000 _ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h1c918178b5a6e8d8E
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE	000000b4 _ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE	000000b4 _ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E	000000b4 _ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E	00000036 _ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE	000000a4 _ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE
00000000         *UND*	00000000 .hidden _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hf50764ce899271bcE



Disassembly of section .text._ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE:

00000000 <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE>:
_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:414
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	9104      	str	r1, [sp, #16]
   a:	9205      	str	r2, [sp, #20]
   c:	2100      	movs	r1, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
   e:	f88d 102e 	strb.w	r1, [sp, #46]	; 0x2e
  12:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  16:	2101      	movs	r1, #1
  18:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  1c:	f88d 102e 	strb.w	r1, [sp, #46]	; 0x2e
  20:	9904      	ldr	r1, [sp, #16]
  22:	2900      	cmp	r1, #0
  24:	460a      	mov	r2, r1
  26:	bf18      	it	ne
  28:	2201      	movne	r2, #1
  2a:	2900      	cmp	r1, #0
  2c:	9303      	str	r3, [sp, #12]
  2e:	f8cd c008 	str.w	ip, [sp, #8]
  32:	9001      	str	r0, [sp, #4]
  34:	9200      	str	r2, [sp, #0]
  36:	d01e      	beq.n	76 <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE+0x76>
  38:	e7ff      	b.n	3a <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE+0x3a>
  3a:	9800      	ldr	r0, [sp, #0]
  3c:	2801      	cmp	r0, #1
  3e:	d001      	beq.n	44 <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE+0x44>
  40:	e7ff      	b.n	42 <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE+0x42>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  42:	defe      	udf	#254	; 0xfe
  44:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
  46:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4a:	9904      	ldr	r1, [sp, #16]
  4c:	9106      	str	r1, [sp, #24]
  4e:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  52:	9905      	ldr	r1, [sp, #20]
  54:	9806      	ldr	r0, [sp, #24]
  56:	900a      	str	r0, [sp, #40]	; 0x28
  58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  5a:	a807      	add	r0, sp, #28
  5c:	f7ff fffe 	bl	0 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h1c918178b5a6e8d8E>
  60:	e7ff      	b.n	62 <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE+0x62>
  62:	9807      	ldr	r0, [sp, #28]
  64:	9908      	ldr	r1, [sp, #32]
  66:	9a09      	ldr	r2, [sp, #36]	; 0x24
  68:	9b01      	ldr	r3, [sp, #4]
  6a:	60da      	str	r2, [r3, #12]
  6c:	6099      	str	r1, [r3, #8]
  6e:	6058      	str	r0, [r3, #4]
  70:	2001      	movs	r0, #1
  72:	6018      	str	r0, [r3, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  74:	e003      	b.n	7e <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE+0x7e>
  76:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:417
  78:	9901      	ldr	r1, [sp, #4]
  7a:	6008      	str	r0, [r1, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  7c:	e7ff      	b.n	7e <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE+0x7e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  7e:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
  82:	07c0      	lsls	r0, r0, #31
  84:	2800      	cmp	r0, #0
  86:	d104      	bne.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE+0x92>
  88:	e7ff      	b.n	8a <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE+0x8a>
  8a:	9804      	ldr	r0, [sp, #16]
  8c:	2800      	cmp	r0, #0
  8e:	d106      	bne.n	9e <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE+0x9e>
  90:	e00f      	b.n	b2 <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE+0xb2>
  92:	2000      	movs	r0, #0
  94:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  98:	e7f7      	b.n	8a <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE+0x8a>
  9a:	b00c      	add	sp, #48	; 0x30
  9c:	bd80      	pop	{r7, pc}
  9e:	f89d 002f 	ldrb.w	r0, [sp, #47]	; 0x2f
  a2:	07c0      	lsls	r0, r0, #31
  a4:	2800      	cmp	r0, #0
  a6:	d0f8      	beq.n	9a <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE+0x9a>
  a8:	e7ff      	b.n	aa <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE+0xaa>
  aa:	2000      	movs	r0, #0
  ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  b0:	e7f3      	b.n	9a <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE+0x9a>
  b2:	e7f2      	b.n	9a <_ZN4core6option15Option$LT$T$GT$3map17h2f72f1db9a955fbfE+0x9a>

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE:

00000000 <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE>:
_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:414
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
  10:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
  12:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  16:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  1a:	2001      	movs	r0, #1
  1c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  20:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  24:	9805      	ldr	r0, [sp, #20]
  26:	2800      	cmp	r0, #0
  28:	9304      	str	r3, [sp, #16]
  2a:	f8cd c00c 	str.w	ip, [sp, #12]
  2e:	f8cd e008 	str.w	lr, [sp, #8]
  32:	9001      	str	r0, [sp, #4]
  34:	d01b      	beq.n	6e <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE+0x6e>
  36:	e7ff      	b.n	38 <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE+0x38>
  38:	9801      	ldr	r0, [sp, #4]
  3a:	2801      	cmp	r0, #1
  3c:	d001      	beq.n	42 <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE+0x42>
  3e:	e7ff      	b.n	40 <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  40:	defe      	udf	#254	; 0xfe
  42:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
  44:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  48:	9906      	ldr	r1, [sp, #24]
  4a:	9109      	str	r1, [sp, #36]	; 0x24
  4c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  50:	9807      	ldr	r0, [sp, #28]
  52:	9909      	ldr	r1, [sp, #36]	; 0x24
  54:	910a      	str	r1, [sp, #40]	; 0x28
  56:	990a      	ldr	r1, [sp, #40]	; 0x28
  58:	f7ff fffe 	bl	0 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hf50764ce899271bcE>
  5c:	9000      	str	r0, [sp, #0]
  5e:	e7ff      	b.n	60 <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE+0x60>
  60:	9800      	ldr	r0, [sp, #0]
  62:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
  66:	2101      	movs	r1, #1
  68:	f88d 1020 	strb.w	r1, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  6c:	e003      	b.n	76 <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE+0x76>
  6e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:417
  70:	f88d 0020 	strb.w	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  74:	e7ff      	b.n	76 <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE+0x76>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  76:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
  7a:	07c0      	lsls	r0, r0, #31
  7c:	2800      	cmp	r0, #0
  7e:	d104      	bne.n	8a <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE+0x8a>
  80:	e7ff      	b.n	82 <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE+0x82>
  82:	9805      	ldr	r0, [sp, #20]
  84:	2801      	cmp	r0, #1
  86:	d00a      	beq.n	9e <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE+0x9e>
  88:	e013      	b.n	b2 <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE+0xb2>
  8a:	2000      	movs	r0, #0
  8c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  90:	e7f7      	b.n	82 <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE+0x82>
  92:	f89d 0020 	ldrb.w	r0, [sp, #32]
  96:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
  9a:	b00c      	add	sp, #48	; 0x30
  9c:	bd80      	pop	{r7, pc}
  9e:	f89d 002f 	ldrb.w	r0, [sp, #47]	; 0x2f
  a2:	07c0      	lsls	r0, r0, #31
  a4:	2800      	cmp	r0, #0
  a6:	d0f4      	beq.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE+0x92>
  a8:	e7ff      	b.n	aa <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE+0xaa>
  aa:	2000      	movs	r0, #0
  ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  b0:	e7ef      	b.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE+0x92>
  b2:	e7ee      	b.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h4390466c48d6242cE+0x92>

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E:

00000000 <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E>:
_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:414
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
  10:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
  12:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  16:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  1a:	2001      	movs	r0, #1
  1c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  20:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  24:	9805      	ldr	r0, [sp, #20]
  26:	2800      	cmp	r0, #0
  28:	9304      	str	r3, [sp, #16]
  2a:	f8cd c00c 	str.w	ip, [sp, #12]
  2e:	f8cd e008 	str.w	lr, [sp, #8]
  32:	9001      	str	r0, [sp, #4]
  34:	d01b      	beq.n	6e <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E+0x6e>
  36:	e7ff      	b.n	38 <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E+0x38>
  38:	9801      	ldr	r0, [sp, #4]
  3a:	2801      	cmp	r0, #1
  3c:	d001      	beq.n	42 <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E+0x42>
  3e:	e7ff      	b.n	40 <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  40:	defe      	udf	#254	; 0xfe
  42:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
  44:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  48:	9906      	ldr	r1, [sp, #24]
  4a:	9109      	str	r1, [sp, #36]	; 0x24
  4c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  50:	9807      	ldr	r0, [sp, #28]
  52:	9909      	ldr	r1, [sp, #36]	; 0x24
  54:	910a      	str	r1, [sp, #40]	; 0x28
  56:	990a      	ldr	r1, [sp, #40]	; 0x28
  58:	f7ff fffe 	bl	0 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17habce585e0340c994E>
  5c:	9000      	str	r0, [sp, #0]
  5e:	e7ff      	b.n	60 <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E+0x60>
  60:	9800      	ldr	r0, [sp, #0]
  62:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
  66:	2101      	movs	r1, #1
  68:	f88d 1020 	strb.w	r1, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  6c:	e003      	b.n	76 <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E+0x76>
  6e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:417
  70:	f88d 0020 	strb.w	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  74:	e7ff      	b.n	76 <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E+0x76>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  76:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
  7a:	07c0      	lsls	r0, r0, #31
  7c:	2800      	cmp	r0, #0
  7e:	d104      	bne.n	8a <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E+0x8a>
  80:	e7ff      	b.n	82 <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E+0x82>
  82:	9805      	ldr	r0, [sp, #20]
  84:	2801      	cmp	r0, #1
  86:	d00a      	beq.n	9e <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E+0x9e>
  88:	e013      	b.n	b2 <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E+0xb2>
  8a:	2000      	movs	r0, #0
  8c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  90:	e7f7      	b.n	82 <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E+0x82>
  92:	f89d 0020 	ldrb.w	r0, [sp, #32]
  96:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
  9a:	b00c      	add	sp, #48	; 0x30
  9c:	bd80      	pop	{r7, pc}
  9e:	f89d 002f 	ldrb.w	r0, [sp, #47]	; 0x2f
  a2:	07c0      	lsls	r0, r0, #31
  a4:	2800      	cmp	r0, #0
  a6:	d0f4      	beq.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E+0x92>
  a8:	e7ff      	b.n	aa <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E+0xaa>
  aa:	2000      	movs	r0, #0
  ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  b0:	e7ef      	b.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E+0x92>
  b2:	e7ee      	b.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h8d57e8c246eab5e8E+0x92>

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E:

00000000 <_ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E>:
_ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:258
   0:	b085      	sub	sp, #20
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:260
   6:	9802      	ldr	r0, [sp, #8]
   8:	6800      	ldr	r0, [r0, #0]
   a:	2800      	cmp	r0, #0
   c:	9101      	str	r1, [sp, #4]
   e:	9000      	str	r0, [sp, #0]
  10:	d00b      	beq.n	2a <_ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E+0x2a>
  12:	e7ff      	b.n	14 <_ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E+0x14>
  14:	9800      	ldr	r0, [sp, #0]
  16:	2801      	cmp	r0, #1
  18:	d001      	beq.n	1e <_ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E+0x1e>
  1a:	e7ff      	b.n	1c <_ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:263
  1c:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:260
  1e:	9802      	ldr	r0, [sp, #8]
  20:	3004      	adds	r0, #4
  22:	9004      	str	r0, [sp, #16]
  24:	9804      	ldr	r0, [sp, #16]
  26:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:259
  28:	e002      	b.n	30 <_ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E+0x30>
  2a:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:261
  2c:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:259
  2e:	e7ff      	b.n	30 <_ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E+0x30>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:263
  30:	9803      	ldr	r0, [sp, #12]
  32:	b005      	add	sp, #20
  34:	4770      	bx	lr

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE:

00000000 <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE>:
_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:622
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
   8:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:624
   a:	f88d 001f 	strb.w	r0, [sp, #31]
   e:	f88d 001e 	strb.w	r0, [sp, #30]
  12:	2001      	movs	r0, #1
  14:	f88d 001f 	strb.w	r0, [sp, #31]
  18:	f88d 001e 	strb.w	r0, [sp, #30]
  1c:	9802      	ldr	r0, [sp, #8]
  1e:	2800      	cmp	r0, #0
  20:	4602      	mov	r2, r0
  22:	bf18      	it	ne
  24:	2201      	movne	r2, #1
  26:	2800      	cmp	r0, #0
  28:	9101      	str	r1, [sp, #4]
  2a:	9200      	str	r2, [sp, #0]
  2c:	d017      	beq.n	5e <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE+0x5e>
  2e:	e7ff      	b.n	30 <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE+0x30>
  30:	9800      	ldr	r0, [sp, #0]
  32:	2801      	cmp	r0, #1
  34:	d001      	beq.n	3a <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE+0x3a>
  36:	e7ff      	b.n	38 <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE+0x38>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:627
  38:	defe      	udf	#254	; 0xfe
  3a:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:624
  3c:	f88d 001f 	strb.w	r0, [sp, #31]
  40:	9902      	ldr	r1, [sp, #8]
  42:	9105      	str	r1, [sp, #20]
  44:	f88d 001e 	strb.w	r0, [sp, #30]
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9006      	str	r0, [sp, #24]
  4c:	9806      	ldr	r0, [sp, #24]
  4e:	f7ff fffe 	bl	0 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h7ef863f15aca5192E>
  52:	f88d 1011 	strb.w	r1, [sp, #17]
  56:	f88d 0010 	strb.w	r0, [sp, #16]
  5a:	e7ff      	b.n	5c <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE+0x5c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:623
  5c:	e003      	b.n	66 <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE+0x66>
  5e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:625
  60:	f88d 0010 	strb.w	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:623
  64:	e7ff      	b.n	66 <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:627
  66:	f89d 001e 	ldrb.w	r0, [sp, #30]
  6a:	07c0      	lsls	r0, r0, #31
  6c:	2800      	cmp	r0, #0
  6e:	d104      	bne.n	7a <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE+0x7a>
  70:	e7ff      	b.n	72 <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE+0x72>
  72:	9802      	ldr	r0, [sp, #8]
  74:	2800      	cmp	r0, #0
  76:	d10a      	bne.n	8e <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE+0x8e>
  78:	e013      	b.n	a2 <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE+0xa2>
  7a:	2000      	movs	r0, #0
  7c:	f88d 001e 	strb.w	r0, [sp, #30]
  80:	e7f7      	b.n	72 <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE+0x72>
  82:	f89d 0010 	ldrb.w	r0, [sp, #16]
  86:	f89d 1011 	ldrb.w	r1, [sp, #17]
  8a:	b008      	add	sp, #32
  8c:	bd80      	pop	{r7, pc}
  8e:	f89d 001f 	ldrb.w	r0, [sp, #31]
  92:	07c0      	lsls	r0, r0, #31
  94:	2800      	cmp	r0, #0
  96:	d0f4      	beq.n	82 <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE+0x82>
  98:	e7ff      	b.n	9a <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE+0x9a>
  9a:	2000      	movs	r0, #0
  9c:	f88d 001f 	strb.w	r0, [sp, #31]
  a0:	e7ef      	b.n	82 <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE+0x82>
  a2:	e7ee      	b.n	82 <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE+0x82>

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.5
0000041d l       .debug_str	00000000 
00000339 l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
00000407 l       .debug_str	00000000 
00000418 l       .debug_str	00000000 
00000421 l       .debug_str	00000000 
00000425 l       .debug_str	00000000 
00000429 l       .debug_str	00000000 
00000438 l       .debug_str	00000000 
0000043e l       .debug_str	00000000 
0000044b l       .debug_str	00000000 
0000046f l       .debug_str	00000000 
00000471 l       .debug_str	00000000 
00000491 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000190 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
000001ad l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001c2 l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
00000263 l       .debug_str	00000000 
0000026a l       .debug_str	00000000 
0000026e l       .debug_str	00000000 
00000273 l       .debug_str	00000000 
00000278 l       .debug_str	00000000 
0000027c l       .debug_str	00000000 
0000028a l       .debug_str	00000000 
00000324 l       .debug_str	00000000 
00000335 l       .debug_str	00000000 
00000000 l    d  .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h028ea9306c0932cdE	00000000 .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h028ea9306c0932cdE
00000000 l    d  .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE	00000000 .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE
00000000 l    d  .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E	00000000 .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E
00000000 l    d  .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E	00000000 .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h028ea9306c0932cdE	00000046 _ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h028ea9306c0932cdE
00000000         *UND*	00000000 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE
00000000         *UND*	00000000 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17hc50309bcf04fe07eE
00000000         *UND*	00000000 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h32c1a16737a51327E
00000000         *UND*	00000000 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17ha4f715bf1b969d3eE
00000000         *UND*	00000000 _ZN4core3mem4swap17hb484fae726ea8945E
00000000 g     F .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE	0000009a _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE
00000000 g     F .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E	00000066 _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E
00000000 g     F .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E	0000005a _ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E
00000000         *UND*	00000000 .hidden _ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h4b80b75fb82a9f47E
00000000         *UND*	00000000 _ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E



Disassembly of section .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h028ea9306c0932cdE:

00000000 <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h028ea9306c0932cdE>:
_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h028ea9306c0932cdE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2791
   0:	b510      	push	{r4, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2792
  10:	9807      	ldr	r0, [sp, #28]
  12:	2100      	movs	r1, #0
  14:	910a      	str	r1, [sp, #40]	; 0x28
  16:	900b      	str	r0, [sp, #44]	; 0x2c
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9809      	ldr	r0, [sp, #36]	; 0x24
  1c:	990a      	ldr	r1, [sp, #40]	; 0x28
  1e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  20:	9006      	str	r0, [sp, #24]
  22:	4608      	mov	r0, r1
  24:	4621      	mov	r1, r4
  26:	9c06      	ldr	r4, [sp, #24]
  28:	9305      	str	r3, [sp, #20]
  2a:	4623      	mov	r3, r4
  2c:	f8cd c010 	str.w	ip, [sp, #16]
  30:	f8cd e00c 	str.w	lr, [sp, #12]
  34:	f7ff fffe 	bl	0 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E>
  38:	9002      	str	r0, [sp, #8]
  3a:	9101      	str	r1, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h028ea9306c0932cdE+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2793
  3e:	9802      	ldr	r0, [sp, #8]
  40:	9901      	ldr	r1, [sp, #4]
  42:	b00c      	add	sp, #48	; 0x30
  44:	bd10      	pop	{r4, pc}

Disassembly of section .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE:

00000000 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE>:
_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:170
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
   a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
   e:	9803      	ldr	r0, [sp, #12]
  10:	1d02      	adds	r2, r0, #4
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17ha4f715bf1b969d3eE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	07c1      	lsls	r1, r0, #31
  22:	2900      	cmp	r1, #0
  24:	d023      	beq.n	6e <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE+0x6e>
  26:	e7ff      	b.n	28 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  28:	9803      	ldr	r0, [sp, #12]
  2a:	2101      	movs	r1, #1
  2c:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
  30:	f7ff fffe 	bl	0 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h32c1a16737a51327E>
  34:	9107      	str	r1, [sp, #28]
  36:	9006      	str	r0, [sp, #24]
  38:	e7ff      	b.n	3a <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE+0x3a>
  3a:	9806      	ldr	r0, [sp, #24]
  3c:	2801      	cmp	r0, #1
  3e:	d10f      	bne.n	60 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE+0x60>
  40:	e7ff      	b.n	42 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE+0x42>
  42:	2000      	movs	r0, #0
  44:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:177
  4c:	9903      	ldr	r1, [sp, #12]
  4e:	a808      	add	r0, sp, #32
  50:	f7ff fffe 	bl	0 <_ZN4core3mem4swap17hb484fae726ea8945E>
  54:	e7ff      	b.n	56 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:178
  56:	9808      	ldr	r0, [sp, #32]
  58:	9005      	str	r0, [sp, #20]
  5a:	2001      	movs	r0, #1
  5c:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  5e:	e002      	b.n	66 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE+0x66>
  60:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:180
  62:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  64:	e7ff      	b.n	66 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  66:	9806      	ldr	r0, [sp, #24]
  68:	2801      	cmp	r0, #1
  6a:	d00b      	beq.n	84 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE+0x84>
  6c:	e014      	b.n	98 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE+0x98>
  6e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:183
  70:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
  72:	e7ff      	b.n	74 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:185
  74:	9804      	ldr	r0, [sp, #16]
  76:	9905      	ldr	r1, [sp, #20]
  78:	b00a      	add	sp, #40	; 0x28
  7a:	bd80      	pop	{r7, pc}
  7c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  7e:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
  82:	e7f7      	b.n	74 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  84:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  88:	07c0      	lsls	r0, r0, #31
  8a:	2800      	cmp	r0, #0
  8c:	d0f6      	beq.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE+0x7c>
  8e:	e7ff      	b.n	90 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE+0x90>
  90:	2000      	movs	r0, #0
  92:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  96:	e7f1      	b.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE+0x7c>
  98:	e7f0      	b.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hf290b57c570fbe7bE+0x7c>

Disassembly of section .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E:

00000000 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E>:
_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:188
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:189
   8:	9904      	ldr	r1, [sp, #16]
   a:	1d0b      	adds	r3, r1, #4
   c:	9003      	str	r0, [sp, #12]
   e:	4608      	mov	r0, r1
  10:	4619      	mov	r1, r3
  12:	9202      	str	r2, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE>
  18:	9106      	str	r1, [sp, #24]
  1a:	9005      	str	r0, [sp, #20]
  1c:	e7ff      	b.n	1e <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E+0x1e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:190
  1e:	9805      	ldr	r0, [sp, #20]
  20:	2800      	cmp	r0, #0
  22:	9001      	str	r0, [sp, #4]
  24:	d012      	beq.n	4c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E+0x4c>
  26:	e7ff      	b.n	28 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E+0x28>
  28:	9801      	ldr	r0, [sp, #4]
  2a:	2801      	cmp	r0, #1
  2c:	d001      	beq.n	32 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E+0x32>
  2e:	e7ff      	b.n	30 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E+0x30>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:193
  30:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:190
  32:	9806      	ldr	r0, [sp, #24]
  34:	9007      	str	r0, [sp, #28]
  36:	9807      	ldr	r0, [sp, #28]
  38:	9009      	str	r0, [sp, #36]	; 0x24
  3a:	2101      	movs	r1, #1
  3c:	9108      	str	r1, [sp, #32]
  3e:	9903      	ldr	r1, [sp, #12]
  40:	6008      	str	r0, [r1, #0]
  42:	9808      	ldr	r0, [sp, #32]
  44:	9a09      	ldr	r2, [sp, #36]	; 0x24
  46:	6048      	str	r0, [r1, #4]
  48:	608a      	str	r2, [r1, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:189
  4a:	e00a      	b.n	62 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E+0x62>
  4c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:191
  4e:	900a      	str	r0, [sp, #40]	; 0x28
  50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  54:	9903      	ldr	r1, [sp, #12]
  56:	6008      	str	r0, [r1, #0]
  58:	980a      	ldr	r0, [sp, #40]	; 0x28
  5a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  5c:	6048      	str	r0, [r1, #4]
  5e:	608a      	str	r2, [r1, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:189
  60:	e7ff      	b.n	62 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h71914ad02175f177E+0x62>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:193
  62:	b00c      	add	sp, #48	; 0x30
  64:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E:

00000000 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E>:
_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:241
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:242
   8:	9804      	ldr	r0, [sp, #16]
   a:	1d02      	adds	r2, r0, #4
   c:	9103      	str	r1, [sp, #12]
   e:	4611      	mov	r1, r2
  10:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17ha4f715bf1b969d3eE>
  14:	9002      	str	r0, [sp, #8]
  16:	e7ff      	b.n	18 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E+0x18>
  18:	9802      	ldr	r0, [sp, #8]
  1a:	07c1      	lsls	r1, r0, #31
  1c:	2900      	cmp	r1, #0
  1e:	d00c      	beq.n	3a <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E+0x3a>
  20:	e7ff      	b.n	22 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:243
  22:	9804      	ldr	r0, [sp, #16]
  24:	3004      	adds	r0, #4
  26:	f7ff fffe 	bl	0 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17hc50309bcf04fe07eE>
  2a:	9001      	str	r0, [sp, #4]
  2c:	e7ff      	b.n	2e <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E+0x2e>
  2e:	e00b      	b.n	48 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:244
  30:	9807      	ldr	r0, [sp, #28]
  32:	9006      	str	r0, [sp, #24]
  34:	2001      	movs	r0, #1
  36:	9005      	str	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:242
  38:	e002      	b.n	40 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E+0x40>
  3a:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:246
  3c:	9005      	str	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:242
  3e:	e7ff      	b.n	40 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:248
  40:	9805      	ldr	r0, [sp, #20]
  42:	9906      	ldr	r1, [sp, #24]
  44:	b008      	add	sp, #32
  46:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:243
  48:	9804      	ldr	r0, [sp, #16]
  4a:	9901      	ldr	r1, [sp, #4]
  4c:	6041      	str	r1, [r0, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:244
  4e:	9804      	ldr	r0, [sp, #16]
  50:	3004      	adds	r0, #4
  52:	f7ff fffe 	bl	0 <_ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h4b80b75fb82a9f47E>
  56:	9007      	str	r0, [sp, #28]
  58:	e7ea      	b.n	30 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h52d12f9f58f27a16E+0x30>

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.6.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.6
0000047c l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
00000399 l       .debug_str	00000000 
000003dd l       .debug_str	00000000 
000003e8 l       .debug_str	00000000 
000004dc l       .debug_str	00000000 
0000058e l       .debug_str	00000000 
000005f5 l       .debug_str	00000000 
00000646 l       .debug_str	00000000 
00000689 l       .debug_str	00000000 
000006dc l       .debug_str	00000000 
0000073b l       .debug_str	00000000 
0000079e l       .debug_str	00000000 
00000811 l       .debug_str	00000000 
00000816 l       .debug_str	00000000 
00000883 l       .debug_str	00000000 
00000911 l       .debug_str	00000000 
00000936 l       .debug_str	00000000 
0000093a l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
0000010f l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000122 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
0000016d l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001e7 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000209 l       .debug_str	00000000 
0000020e l       .debug_str	00000000 
00000212 l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
00000243 l       .debug_str	00000000 
00000245 l       .debug_str	00000000 
000002af l       .debug_str	00000000 
000002f8 l       .debug_str	00000000 
000002ff l       .debug_str	00000000 
00000000 l    d  .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h63f09418751ec355E	00000000 .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h63f09418751ec355E
00000000 l    d  .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE	00000000 .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE
00000000 l    d  .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h7ef863f15aca5192E	00000000 .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h7ef863f15aca5192E
00000000 l    d  .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h468568bb2189164dE	00000000 .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h468568bb2189164dE
00000000 l    d  .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h22626c7245fa105cE	00000000 .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h22626c7245fa105cE
00000000 l    d  .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4cd02ec9a3789ba9E	00000000 .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4cd02ec9a3789ba9E
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h63f09418751ec355E	00000022 _ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h63f09418751ec355E
00000000 g     F .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE	000000fe _ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE
00000000 g     F .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h7ef863f15aca5192E	00000022 _ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h7ef863f15aca5192E
00000000         *UND*	00000000 _ZN4core4iter6traits8iterator8Iterator3map17h4161af8580973d37E
00000000 g     F .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h468568bb2189164dE	0000004a _ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h468568bb2189164dE
00000000 g     F .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h22626c7245fa105cE	0000004a _ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h22626c7245fa105cE
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE
00000000 g     F .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4cd02ec9a3789ba9E	00000020 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4cd02ec9a3789ba9E
00000000         *UND*	00000000 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha978ccb939c3fb05E
00000000         *UND*	00000000 _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd18c9becef56bae4E
00000000         *UND*	00000000 _ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h18e299b4c35438deE



Disassembly of section .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h63f09418751ec355E:

00000000 <_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h63f09418751ec355E>:
_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h63f09418751ec355E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:49
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h63f09418751ec355E>
  10:	9001      	str	r0, [sp, #4]
  12:	9100      	str	r1, [sp, #0]
  14:	e7ff      	b.n	16 <_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h63f09418751ec355E+0x16>
  16:	9801      	ldr	r0, [sp, #4]
  18:	f000 0001 	and.w	r0, r0, #1
  1c:	9900      	ldr	r1, [sp, #0]
  1e:	b004      	add	sp, #16
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE:

00000000 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE>:
_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:214
   0:	b580      	push	{r7, lr}
   2:	b09a      	sub	sp, #104	; 0x68
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9102      	str	r1, [sp, #8]
   a:	e7ff      	b.n	c <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:216
   c:	9803      	ldr	r0, [sp, #12]
   e:	6880      	ldr	r0, [r0, #8]
  10:	2801      	cmp	r0, #1
  12:	d12a      	bne.n	6a <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0x6a>
  14:	e7ff      	b.n	16 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0x16>
  16:	9803      	ldr	r0, [sp, #12]
  18:	300c      	adds	r0, #12
  1a:	9005      	str	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:217
  1c:	9805      	ldr	r0, [sp, #20]
  1e:	f7ff fffe 	bl	0 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd18c9becef56bae4E>
  22:	f88d 1019 	strb.w	r1, [sp, #25]
  26:	f88d 0018 	strb.w	r0, [sp, #24]
  2a:	e7ff      	b.n	2c <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0x2c>
  2c:	f89d 0018 	ldrb.w	r0, [sp, #24]
  30:	07c0      	lsls	r0, r0, #31
  32:	2800      	cmp	r0, #0
  34:	d017      	beq.n	66 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0x66>
  36:	e7ff      	b.n	38 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0x38>
  38:	f89d 0018 	ldrb.w	r0, [sp, #24]
  3c:	f89d 1019 	ldrb.w	r1, [sp, #25]
  40:	f88d 001c 	strb.w	r0, [sp, #28]
  44:	f88d 101d 	strb.w	r1, [sp, #29]
  48:	f89d 001c 	ldrb.w	r0, [sp, #28]
  4c:	f89d 101d 	ldrb.w	r1, [sp, #29]
  50:	f88d 0010 	strb.w	r0, [sp, #16]
  54:	f88d 1011 	strb.w	r1, [sp, #17]
  58:	e7ff      	b.n	5a <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0x5a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:224
  5a:	f89d 0010 	ldrb.w	r0, [sp, #16]
  5e:	f89d 1011 	ldrb.w	r1, [sp, #17]
  62:	b01a      	add	sp, #104	; 0x68
  64:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:218
  66:	e7ff      	b.n	68 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:216
  68:	e7ff      	b.n	6a <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:219
  6a:	9903      	ldr	r1, [sp, #12]
  6c:	a808      	add	r0, sp, #32
  6e:	f7ff fffe 	bl	0 <_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h18e299b4c35438deE>
  72:	e7ff      	b.n	74 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:220
  74:	9808      	ldr	r0, [sp, #32]
  76:	2800      	cmp	r0, #0
  78:	9001      	str	r0, [sp, #4]
  7a:	d005      	beq.n	88 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0x88>
  7c:	e7ff      	b.n	7e <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0x7e>
  7e:	9801      	ldr	r0, [sp, #4]
  80:	2801      	cmp	r0, #1
  82:	d011      	beq.n	a8 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0xa8>
  84:	e7ff      	b.n	86 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0x86>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:224
  86:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:220
  88:	9803      	ldr	r0, [sp, #12]
  8a:	3018      	adds	r0, #24
  8c:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$6as_mut17h5855811a496c7521E>
  90:	9000      	str	r0, [sp, #0]
  92:	e7ff      	b.n	94 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0x94>
  94:	9800      	ldr	r0, [sp, #0]
  96:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$8and_then17h6483672b049980eeE>
  9a:	f88d 1011 	strb.w	r1, [sp, #17]
  9e:	f88d 0010 	strb.w	r0, [sp, #16]
  a2:	e7ff      	b.n	a4 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0xa4>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:223
  a4:	e7ff      	b.n	a6 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0xa6>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:220
  a6:	e7d8      	b.n	5a <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0x5a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:221
  a8:	9809      	ldr	r0, [sp, #36]	; 0x24
  aa:	990a      	ldr	r1, [sp, #40]	; 0x28
  ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  ae:	920f      	str	r2, [sp, #60]	; 0x3c
  b0:	910e      	str	r1, [sp, #56]	; 0x38
  b2:	900d      	str	r0, [sp, #52]	; 0x34
  b4:	980d      	ldr	r0, [sp, #52]	; 0x34
  b6:	990e      	ldr	r1, [sp, #56]	; 0x38
  b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  ba:	9219      	str	r2, [sp, #100]	; 0x64
  bc:	9118      	str	r1, [sp, #96]	; 0x60
  be:	9017      	str	r0, [sp, #92]	; 0x5c
  c0:	a814      	add	r0, sp, #80	; 0x50
  c2:	a917      	add	r1, sp, #92	; 0x5c
  c4:	f7ff fffe 	bl	0 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha978ccb939c3fb05E>
  c8:	e7ff      	b.n	ca <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0xca>
  ca:	9814      	ldr	r0, [sp, #80]	; 0x50
  cc:	9915      	ldr	r1, [sp, #84]	; 0x54
  ce:	9a16      	ldr	r2, [sp, #88]	; 0x58
  d0:	9213      	str	r2, [sp, #76]	; 0x4c
  d2:	9112      	str	r1, [sp, #72]	; 0x48
  d4:	9011      	str	r0, [sp, #68]	; 0x44
  d6:	2001      	movs	r0, #1
  d8:	9010      	str	r0, [sp, #64]	; 0x40
  da:	e7ff      	b.n	dc <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0xdc>
  dc:	9803      	ldr	r0, [sp, #12]
  de:	9910      	ldr	r1, [sp, #64]	; 0x40
  e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  e4:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
  e8:	f8c0 c014 	str.w	ip, [r0, #20]
  ec:	6103      	str	r3, [r0, #16]
  ee:	60c2      	str	r2, [r0, #12]
  f0:	6081      	str	r1, [r0, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:223
  f2:	9808      	ldr	r0, [sp, #32]
  f4:	2801      	cmp	r0, #1
  f6:	d101      	bne.n	fc <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0xfc>
  f8:	e7ff      	b.n	fa <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0xfa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:215
  fa:	e787      	b.n	c <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:223
  fc:	e7fd      	b.n	fa <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1b1eb60cfab7e31eE+0xfa>

Disassembly of section .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h7ef863f15aca5192E:

00000000 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h7ef863f15aca5192E>:
_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h7ef863f15aca5192E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:220
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
   8:	9805      	ldr	r0, [sp, #20]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd18c9becef56bae4E>
  10:	9002      	str	r0, [sp, #8]
  12:	9101      	str	r1, [sp, #4]
  14:	e7ff      	b.n	16 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h7ef863f15aca5192E+0x16>
  16:	9802      	ldr	r0, [sp, #8]
  18:	f000 0001 	and.w	r0, r0, #1
  1c:	9901      	ldr	r1, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h468568bb2189164dE:

00000000 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h468568bb2189164dE>:
_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h468568bb2189164dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:21
   0:	b510      	push	{r4, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	9105      	str	r1, [sp, #20]
   a:	9206      	str	r2, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:22
   c:	9905      	ldr	r1, [sp, #20]
   e:	9a06      	ldr	r2, [sp, #24]
  10:	9004      	str	r0, [sp, #16]
  12:	4608      	mov	r0, r1
  14:	4611      	mov	r1, r2
  16:	9303      	str	r3, [sp, #12]
  18:	f8cd c008 	str.w	ip, [sp, #8]
  1c:	f7ff fffe 	bl	0 <_ZN4core4iter6traits8iterator8Iterator3map17h4161af8580973d37E>
  20:	9001      	str	r0, [sp, #4]
  22:	9100      	str	r1, [sp, #0]
  24:	e7ff      	b.n	26 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h468568bb2189164dE+0x26>
  26:	a808      	add	r0, sp, #32
  28:	9901      	ldr	r1, [sp, #4]
  2a:	9a00      	ldr	r2, [sp, #0]
  2c:	f7ff fffe 	bl	0 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h468568bb2189164dE>
  30:	e7ff      	b.n	32 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h468568bb2189164dE+0x32>
  32:	a808      	add	r0, sp, #32
  34:	9904      	ldr	r1, [sp, #16]
  36:	e8b0 501c 	ldmia.w	r0!, {r2, r3, r4, ip, lr}
  3a:	e8a1 501c 	stmia.w	r1!, {r2, r3, r4, ip, lr}
  3e:	e890 501c 	ldmia.w	r0, {r2, r3, r4, ip, lr}
  42:	e881 501c 	stmia.w	r1, {r2, r3, r4, ip, lr}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:23
  46:	b012      	add	sp, #72	; 0x48
  48:	bd10      	pop	{r4, pc}

Disassembly of section .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h22626c7245fa105cE:

00000000 <_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h22626c7245fa105cE>:
_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h22626c7245fa105cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:202
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08d      	sub	sp, #52	; 0x34
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9103      	str	r1, [sp, #12]
   c:	9204      	str	r2, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:203
   e:	9903      	ldr	r1, [sp, #12]
  10:	9a04      	ldr	r2, [sp, #16]
  12:	2400      	movs	r4, #0
  14:	9405      	str	r4, [sp, #20]
  16:	9409      	str	r4, [sp, #36]	; 0x24
  18:	6001      	str	r1, [r0, #0]
  1a:	6042      	str	r2, [r0, #4]
  1c:	9905      	ldr	r1, [sp, #20]
  1e:	9a06      	ldr	r2, [sp, #24]
  20:	9c07      	ldr	r4, [sp, #28]
  22:	9d08      	ldr	r5, [sp, #32]
  24:	6145      	str	r5, [r0, #20]
  26:	6104      	str	r4, [r0, #16]
  28:	60c2      	str	r2, [r0, #12]
  2a:	6081      	str	r1, [r0, #8]
  2c:	9909      	ldr	r1, [sp, #36]	; 0x24
  2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  30:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  32:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  34:	6245      	str	r5, [r0, #36]	; 0x24
  36:	6204      	str	r4, [r0, #32]
  38:	61c2      	str	r2, [r0, #28]
  3a:	6181      	str	r1, [r0, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:204
  3c:	9302      	str	r3, [sp, #8]
  3e:	f8cd c004 	str.w	ip, [sp, #4]
  42:	f8cd e000 	str.w	lr, [sp]
  46:	b00d      	add	sp, #52	; 0x34
  48:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4cd02ec9a3789ba9E:

00000000 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4cd02ec9a3789ba9E>:
_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4cd02ec9a3789ba9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:245
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b082      	sub	sp, #8
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:246
   8:	e8b1 5070 	ldmia.w	r1!, {r4, r5, r6, ip, lr}
   c:	e8a0 5070 	stmia.w	r0!, {r4, r5, r6, ip, lr}
  10:	e891 5070 	ldmia.w	r1, {r4, r5, r6, ip, lr}
  14:	e880 5070 	stmia.w	r0, {r4, r5, r6, ip, lr}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:247
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	b002      	add	sp, #8
  1e:	bd70      	pop	{r4, r5, r6, pc}

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.7
000001f1 l       .debug_str	00000000 
000001de l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
000001f5 l       .debug_str	00000000 
000001f7 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
0000016c l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h40aff0c4f9ba2454E	00000052 _ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h40aff0c4f9ba2454E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h40aff0c4f9ba2454E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h40aff0c4f9ba2454E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE	00000050 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE



Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE>:
_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2678
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2679
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2680
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE+0x3e>
  36:	e7ff      	b.n	38 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2681
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h40aff0c4f9ba2454E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h40aff0c4f9ba2454E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h40aff0c4f9ba2454E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3348
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3349
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	1840      	adds	r0, r0, r1
  10:	f04f 0100 	mov.w	r1, #0
  14:	f141 0100 	adc.w	r1, r1, #0
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  20:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h40aff0c4f9ba2454E+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9008      	str	r0, [sp, #32]
  32:	9900      	ldr	r1, [sp, #0]
  34:	f001 0201 	and.w	r2, r1, #1
  38:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3350
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  42:	9206      	str	r2, [sp, #24]
  44:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3351
  48:	9806      	ldr	r0, [sp, #24]
  4a:	f89d 101c 	ldrb.w	r1, [sp, #28]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	4770      	bx	lr

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.8.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.8
0000025d l       .debug_str	00000000 
00000250 l       .debug_str	00000000 
00000256 l       .debug_str	00000000 
00000261 l       .debug_str	00000000 
00000268 l       .debug_str	00000000 
00000266 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
00000188 l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
00000246 l       .debug_str	00000000 
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17hc50309bcf04fe07eE	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17hc50309bcf04fe07eE
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h32c1a16737a51327E	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h32c1a16737a51327E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden _ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h2b2c258a8ad07617E
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE	00000050 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17hc50309bcf04fe07eE	00000020 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17hc50309bcf04fe07eE
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h32c1a16737a51327E	00000036 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h32c1a16737a51327E
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE
00000000         *UND*	00000000 _ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE
00000000         *UND*	00000000 _ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17heb29fdb01680adabE



Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE:

00000000 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:71
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:72
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	6809      	ldr	r1, [r1, #0]
  14:	4288      	cmp	r0, r1
  16:	9203      	str	r2, [sp, #12]
  18:	9302      	str	r3, [sp, #8]
  1a:	d210      	bcs.n	3e <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE+0x3e>
  1c:	e7ff      	b.n	1e <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE+0x1e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:73
  1e:	9805      	ldr	r0, [sp, #20]
  20:	6800      	ldr	r0, [r0, #0]
  22:	9904      	ldr	r1, [sp, #16]
  24:	6809      	ldr	r1, [r1, #0]
  26:	1a40      	subs	r0, r0, r1
  28:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17heb29fdb01680adabE>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE+0x30>
  30:	9801      	ldr	r0, [sp, #4]
  32:	f7ff fffe 	bl	0 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h2a92b6f25b4a5c7cE>
  36:	9107      	str	r1, [sp, #28]
  38:	9006      	str	r0, [sp, #24]
  3a:	e7ff      	b.n	3c <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE+0x3c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:72
  3c:	e004      	b.n	48 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE+0x48>
  3e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:75
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:72
  46:	e7ff      	b.n	48 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h890400c9aab17c8aE+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:77
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b008      	add	sp, #32
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17hc50309bcf04fe07eE:

00000000 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17hc50309bcf04fe07eE>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17hc50309bcf04fe07eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:58
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:59
   8:	9803      	ldr	r0, [sp, #12]
   a:	6800      	ldr	r0, [r0, #0]
   c:	2201      	movs	r2, #1
   e:	9102      	str	r1, [sp, #8]
  10:	4611      	mov	r1, r2
  12:	f7ff fffe 	bl	0 <_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h2b2c258a8ad07617E>
  16:	9001      	str	r0, [sp, #4]
  18:	e7ff      	b.n	1a <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17hc50309bcf04fe07eE+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:60
  1a:	9801      	ldr	r0, [sp, #4]
  1c:	b004      	add	sp, #16
  1e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h32c1a16737a51327E:

00000000 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h32c1a16737a51327E>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h32c1a16737a51327E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:81
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:82
   c:	9805      	ldr	r0, [sp, #20]
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17heb29fdb01680adabE>
  16:	9006      	str	r0, [sp, #24]
  18:	e7ff      	b.n	1a <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h32c1a16737a51327E+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:83
  1a:	9806      	ldr	r0, [sp, #24]
  1c:	9007      	str	r0, [sp, #28]
  1e:	9804      	ldr	r0, [sp, #16]
  20:	6800      	ldr	r0, [r0, #0]
  22:	9907      	ldr	r1, [sp, #28]
  24:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h8c255323ca5519dfE>
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h32c1a16737a51327E+0x2e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:86
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9900      	ldr	r1, [sp, #0]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

cstr_core-002f35632daba805.cstr_core.4br1pvmw-cgu.9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.4br1pvmw-cgu.9
000001ee l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
000001f4 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
0000017c l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E	00000000 .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E
00000000 l    d  .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17ha4f715bf1b969d3eE	00000000 .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17ha4f715bf1b969d3eE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E	0000004c .hidden _ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E
00000000 g     F .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17ha4f715bf1b969d3eE	00000028 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17ha4f715bf1b969d3eE



Disassembly of section .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E:

00000000 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E>:
_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:986
   0:	b085      	sub	sp, #20
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:987
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	4288      	cmp	r0, r1
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	d104      	bne.n	24 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E+0x24>
  1a:	e7ff      	b.n	1c <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E+0x1c>
  1c:	2000      	movs	r0, #0
  1e:	f88d 0013 	strb.w	r0, [sp, #19]
  22:	e00f      	b.n	44 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:988
  24:	9802      	ldr	r0, [sp, #8]
  26:	6800      	ldr	r0, [r0, #0]
  28:	9903      	ldr	r1, [sp, #12]
  2a:	6809      	ldr	r1, [r1, #0]
  2c:	4288      	cmp	r0, r1
  2e:	d204      	bcs.n	3a <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E+0x3a>
  30:	e7ff      	b.n	32 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E+0x32>
  32:	20ff      	movs	r0, #255	; 0xff
  34:	f88d 0013 	strb.w	r0, [sp, #19]
  38:	e003      	b.n	42 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E+0x42>
  3a:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:989
  3c:	f88d 0013 	strb.w	r0, [sp, #19]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:988
  40:	e7ff      	b.n	42 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E+0x42>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:987
  42:	e7ff      	b.n	44 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h3e9a54d53fafb581E+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:990
  44:	f89d 0013 	ldrb.w	r0, [sp, #19]
  48:	b005      	add	sp, #20
  4a:	4770      	bx	lr

Disassembly of section .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17ha4f715bf1b969d3eE:

00000000 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17ha4f715bf1b969d3eE>:
_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17ha4f715bf1b969d3eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:974
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	f04f 0c00 	mov.w	ip, #0
  16:	4288      	cmp	r0, r1
  18:	bf38      	it	cc
  1a:	f04f 0c01 	movcc.w	ip, #1
  1e:	4660      	mov	r0, ip
  20:	9201      	str	r2, [sp, #4]
  22:	9300      	str	r3, [sp, #0]
  24:	b004      	add	sp, #16
  26:	4770      	bx	lr

cty-0197cbf7a3600457.cty.ewqn02bw-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cty.ewqn02bw-cgu.0



cty-aaa0a2034f77a628.cty.1wm03uxu-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cty.1wm03uxu-cgu.0



generic_array-c36cdd01cde97b57.generic_array.cc1bbfxy-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 generic_array.cc1bbfxy-cgu.0
00000137 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000009e l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
0000011a l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
00000000 l     O .rodata.cst16	00000010 .Lanon.4eca67f5bd9792c32f28c37cf4fda6d8.0
00000010 l     O .rodata.cst16	00000010 .Lanon.4eca67f5bd9792c32f28c37cf4fda6d8.1
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     O .rodata._ZN13generic_array3hex11LOWER_CHARS17h50b033dacd6d267dE	00000008 _ZN13generic_array3hex11LOWER_CHARS17h50b033dacd6d267dE
00000000 g     O .rodata._ZN13generic_array3hex11UPPER_CHARS17h4c04111d97407154E	00000008 _ZN13generic_array3hex11UPPER_CHARS17h4c04111d97407154E



generic_array-c36cdd01cde97b57.generic_array.cc1bbfxy-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 generic_array.cc1bbfxy-cgu.1
0000015b l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000176 l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000009e l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.4de279b0ddc66629ef3c97ad1dbae96a.2	00000010 .Lanon.4de279b0ddc66629ef3c97ad1dbae96a.2
00000000 l     O .rodata..Lanon.4de279b0ddc66629ef3c97ad1dbae96a.4	00000010 .Lanon.4de279b0ddc66629ef3c97ad1dbae96a.4
00000000 l    d  .text._ZN13generic_array21from_iter_length_fail17hd0b512bce13609d0E	00000000 .text._ZN13generic_array21from_iter_length_fail17hd0b512bce13609d0E
00000000 l    d  .rodata..Lanon.4de279b0ddc66629ef3c97ad1dbae96a.0	00000000 .rodata..Lanon.4de279b0ddc66629ef3c97ad1dbae96a.0
00000000 l    d  .rodata..Lanon.4de279b0ddc66629ef3c97ad1dbae96a.1	00000000 .rodata..Lanon.4de279b0ddc66629ef3c97ad1dbae96a.1
00000000 l    d  .rodata..Lanon.4de279b0ddc66629ef3c97ad1dbae96a.3	00000000 .rodata..Lanon.4de279b0ddc66629ef3c97ad1dbae96a.3
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN13generic_array21from_iter_length_fail17hd0b512bce13609d0E	00000084 _ZN13generic_array21from_iter_length_fail17hd0b512bce13609d0E
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE
00000000         *UND*	00000000 _ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7160b6abac7a3a12E
00000000         *UND*	00000000 .hidden _ZN4core3fmt9Arguments6new_v117h741f5c90576415aaE
00000000         *UND*	00000000 _ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E



Disassembly of section .text._ZN13generic_array21from_iter_length_fail17hd0b512bce13609d0E:

00000000 <_ZN13generic_array21from_iter_length_fail17hd0b512bce13609d0E>:
_ZN13generic_array21from_iter_length_fail17hd0b512bce13609d0E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/generic-array-0.12.0/src/lib.rs:319
    }
}

#[inline(never)]
#[cold]
fn from_iter_length_fail(length: usize, expected: usize) -> ! {
   0:	b098      	sub	sp, #96	; 0x60
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9008      	str	r0, [sp, #32]
   8:	9109      	str	r1, [sp, #36]	; 0x24
   a:	a808      	add	r0, sp, #32
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/generic-array-0.12.0/src/lib.rs:320
    panic!(
   c:	9014      	str	r0, [sp, #80]	; 0x50
   e:	a809      	add	r0, sp, #36	; 0x24
  10:	9015      	str	r0, [sp, #84]	; 0x54
  12:	9814      	ldr	r0, [sp, #80]	; 0x50
  14:	9016      	str	r0, [sp, #88]	; 0x58
  16:	9815      	ldr	r0, [sp, #84]	; 0x54
  18:	9017      	str	r0, [sp, #92]	; 0x5c
  1a:	9816      	ldr	r0, [sp, #88]	; 0x58
  1c:	f240 0100 	movw	r1, #0
  20:	f2c0 0100 	movt	r1, #0
  24:	9207      	str	r2, [sp, #28]
  26:	9306      	str	r3, [sp, #24]
  28:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE>
  2c:	9005      	str	r0, [sp, #20]
  2e:	9104      	str	r1, [sp, #16]
  30:	e7ff      	b.n	32 <_ZN13generic_array21from_iter_length_fail17hd0b512bce13609d0E+0x32>
  32:	9817      	ldr	r0, [sp, #92]	; 0x5c
  34:	f240 0100 	movw	r1, #0
  38:	f2c0 0100 	movt	r1, #0
  3c:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE>
  40:	9003      	str	r0, [sp, #12]
  42:	9102      	str	r1, [sp, #8]
  44:	e7ff      	b.n	46 <_ZN13generic_array21from_iter_length_fail17hd0b512bce13609d0E+0x46>
  46:	9805      	ldr	r0, [sp, #20]
  48:	9010      	str	r0, [sp, #64]	; 0x40
  4a:	9904      	ldr	r1, [sp, #16]
  4c:	9111      	str	r1, [sp, #68]	; 0x44
  4e:	9a03      	ldr	r2, [sp, #12]
  50:	9212      	str	r2, [sp, #72]	; 0x48
  52:	9b02      	ldr	r3, [sp, #8]
  54:	9313      	str	r3, [sp, #76]	; 0x4c
  56:	46ec      	mov	ip, sp
  58:	f04f 0e02 	mov.w	lr, #2
  5c:	f8cc e000 	str.w	lr, [ip]
  60:	f240 0100 	movw	r1, #0
  64:	f2c0 0100 	movt	r1, #0
  68:	a80a      	add	r0, sp, #40	; 0x28
  6a:	ab10      	add	r3, sp, #64	; 0x40
  6c:	4672      	mov	r2, lr
  6e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h741f5c90576415aaE>
  72:	e7ff      	b.n	2 <_ZN13generic_array21from_iter_length_fail17hd0b512bce13609d0E+0x2>
  74:	f240 0100 	movw	r1, #0
  78:	f2c0 0100 	movt	r1, #0
  7c:	a80a      	add	r0, sp, #40	; 0x28
  7e:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
  82:	defe      	udf	#254	; 0xfe

generic_array-c36cdd01cde97b57.generic_array.cc1bbfxy-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 generic_array.cc1bbfxy-cgu.2
000003d1 l       .debug_str	00000000 
00000482 l       .debug_str	00000000 
0000048c l       .debug_str	00000000 
000004bd l       .debug_str	00000000 
000004c8 l       .debug_str	00000000 
000004fa l       .debug_str	00000000 
00000501 l       .debug_str	00000000 
00000503 l       .debug_str	00000000 
0000050a l       .debug_str	00000000 
0000050c l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000009e l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
00000122 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
0000016d l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001d6 l       .debug_str	00000000 
000001e7 l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001f7 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000200 l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020b l       .debug_str	00000000 
00000211 l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
0000021d l       .debug_str	00000000 
00000222 l       .debug_str	00000000 
00000226 l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
0000023e l       .debug_str	00000000 
00000242 l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
00000254 l       .debug_str	00000000 
0000025a l       .debug_str	00000000 
0000025e l       .debug_str	00000000 
0000027b l       .debug_str	00000000 
0000027f l       .debug_str	00000000 
00000287 l       .debug_str	00000000 
0000029e l       .debug_str	00000000 
000002c2 l       .debug_str	00000000 
000002de l       .debug_str	00000000 
000002e3 l       .debug_str	00000000 
000002ec l       .debug_str	00000000 
000002f3 l       .debug_str	00000000 
0000030c l       .debug_str	00000000 
00000316 l       .debug_str	00000000 
00000330 l       .debug_str	00000000 
0000038e l       .debug_str	00000000 
00000399 l       .debug_str	00000000 
000003a0 l       .debug_str	00000000 
000003aa l       .debug_str	00000000 
000003af l       .debug_str	00000000 
000003bb l       .debug_str	00000000 
000003c3 l       .debug_str	00000000 
000003cc l       .debug_str	00000000 
000003d4 l       .debug_str	00000000 
000003dd l       .debug_str	00000000 
000003e4 l       .debug_str	00000000 
000003e7 l       .debug_str	00000000 
000003ed l       .debug_str	00000000 
000003f7 l       .debug_str	00000000 
000003ff l       .debug_str	00000000 
00000405 l       .debug_str	00000000 
00000410 l       .debug_str	00000000 
00000419 l       .debug_str	00000000 
0000043c l       .debug_str	00000000 
0000045b l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE	00000000 .text._ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h741f5c90576415aaE	00000000 .text._ZN4core3fmt9Arguments6new_v117h741f5c90576415aaE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE	00000032 _ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h741f5c90576415aaE	0000004c .hidden _ZN4core3fmt9Arguments6new_v117h741f5c90576415aaE



Disassembly of section .text._ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE:

00000000 <_ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE>:
_ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17hb39516e5bc165facE+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h741f5c90576415aaE:

00000000 <_ZN4core3fmt9Arguments6new_v117h741f5c90576415aaE>:
_ZN4core3fmt9Arguments6new_v117h741f5c90576415aaE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.0
0000032c l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001fd l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
0000025c l       .debug_str	00000000 
00000266 l       .debug_str	00000000 
000002ad l       .debug_str	00000000 
000002b9 l       .debug_str	00000000 
000002c0 l       .debug_str	00000000 
000002c4 l       .debug_str	00000000 
000002c9 l       .debug_str	00000000 
000002cf l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
000002d6 l       .debug_str	00000000 
000002e4 l       .debug_str	00000000 
00000339 l       .debug_str	00000000 
00000383 l       .debug_str	00000000 
00000392 l       .debug_str	00000000 
000003dd l       .debug_str	00000000 
000003ed l       .debug_str	00000000 
000003fb l       .debug_str	00000000 
0000043f l       .debug_str	00000000 
00000449 l       .debug_str	00000000 
0000044e l       .debug_str	00000000 
00000452 l       .debug_str	00000000 
00000454 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000195 l       .debug_str	00000000 
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17hc3de6e1b674ae8acE	00000022 _ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17hc3de6e1b674ae8acE
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h8d64362b72a99ebeE	00000044 _ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h8d64362b72a99ebeE
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h0bbfbfd4654c1a00E	00000006 _ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h0bbfbfd4654c1a00E
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E	00000050 _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17hc0ff250c8cbd91ddE	00000052 _ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17hc0ff250c8cbd91ddE
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17hb77c5e4e21811aeaE	00000006 _ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17hb77c5e4e21811aeaE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17hc3de6e1b674ae8acE	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17hc3de6e1b674ae8acE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hf93fc63f2adf90ccE	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hf93fc63f2adf90ccE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h8d64362b72a99ebeE	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h8d64362b72a99ebeE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h0bbfbfd4654c1a00E	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h0bbfbfd4654c1a00E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17hc0ff250c8cbd91ddE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17hc0ff250c8cbd91ddE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17hb77c5e4e21811aeaE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17hb77c5e4e21811aeaE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hf93fc63f2adf90ccE	0000001c .hidden _ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hf93fc63f2adf90ccE
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E	00000022 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E	0000003a .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E



Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17hc3de6e1b674ae8acE:

00000000 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17hc3de6e1b674ae8acE>:
_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17hc3de6e1b674ae8acE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1117
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1118
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17hc3de6e1b674ae8acE+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1119
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hf93fc63f2adf90ccE:

00000000 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hf93fc63f2adf90ccE>:
_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hf93fc63f2adf90ccE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1306
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1307
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hf93fc63f2adf90ccE>
  10:	9101      	str	r1, [sp, #4]
  12:	9000      	str	r0, [sp, #0]
  14:	e7ff      	b.n	16 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hf93fc63f2adf90ccE+0x16>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1308
  16:	9800      	ldr	r0, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h8d64362b72a99ebeE:

00000000 <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h8d64362b72a99ebeE>:
_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h8d64362b72a99ebeE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1680
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1681
   8:	9805      	ldr	r0, [sp, #20]
   a:	43c0      	mvns	r0, r0
   c:	2201      	movs	r2, #1
   e:	9104      	str	r1, [sp, #16]
  10:	4611      	mov	r1, r2
  12:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h8d64362b72a99ebeE>
  16:	9003      	str	r0, [sp, #12]
  18:	e7ff      	b.n	1a <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h8d64362b72a99ebeE+0x1a>
  1a:	9805      	ldr	r0, [sp, #20]
  1c:	9002      	str	r0, [sp, #8]
  1e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h8d64362b72a99ebeE>
  22:	9001      	str	r0, [sp, #4]
  24:	e7ff      	b.n	26 <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h8d64362b72a99ebeE+0x26>
  26:	9802      	ldr	r0, [sp, #8]
  28:	9901      	ldr	r1, [sp, #4]
  2a:	1a42      	subs	r2, r0, r1
  2c:	fab2 f282 	clz	r2, r2
  30:	0952      	lsrs	r2, r2, #5
  32:	9b03      	ldr	r3, [sp, #12]
  34:	9306      	str	r3, [sp, #24]
  36:	f88d 201c 	strb.w	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1682
  3a:	9806      	ldr	r0, [sp, #24]
  3c:	f89d 101c 	ldrb.w	r1, [sp, #28]
  40:	b008      	add	sp, #32
  42:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h0bbfbfd4654c1a00E:

00000000 <_ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h0bbfbfd4654c1a00E>:
_ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h0bbfbfd4654c1a00E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:256
   0:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:258
   4:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2722
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2723
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2724
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E+0x3e>
  36:	e7ff      	b.n	38 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17he7331e867aa928a9E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2725
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3070
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3071
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	1a40      	subs	r0, r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3072
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2999
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3000
   c:	9806      	ldr	r0, [sp, #24]
   e:	9907      	ldr	r1, [sp, #28]
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E>
  18:	9003      	str	r0, [sp, #12]
  1a:	9102      	str	r1, [sp, #8]
  1c:	e7ff      	b.n	1e <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E+0x1e>
  1e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E>
  22:	9001      	str	r0, [sp, #4]
  24:	e7ff      	b.n	26 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E+0x26>
  26:	9803      	ldr	r0, [sp, #12]
  28:	9902      	ldr	r1, [sp, #8]
  2a:	9a01      	ldr	r2, [sp, #4]
  2c:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E>
  30:	9000      	str	r0, [sp, #0]
  32:	e7ff      	b.n	34 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E+0x34>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3001
  34:	9800      	ldr	r0, [sp, #0]
  36:	b008      	add	sp, #32
  38:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17hc0ff250c8cbd91ddE:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17hc0ff250c8cbd91ddE>:
_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17hc0ff250c8cbd91ddE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3403
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3404
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	fba0 0101 	umull	r0, r1, r0, r1
  12:	2900      	cmp	r1, #0
  14:	bf18      	it	ne
  16:	2101      	movne	r1, #1
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  20:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17hc0ff250c8cbd91ddE+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9008      	str	r0, [sp, #32]
  32:	9900      	ldr	r1, [sp, #0]
  34:	f001 0201 	and.w	r2, r1, #1
  38:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3405
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  42:	9206      	str	r2, [sp, #24]
  44:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3406
  48:	9806      	ldr	r0, [sp, #24]
  4a:	f89d 101c 	ldrb.w	r1, [sp, #28]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17hb77c5e4e21811aeaE:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17hb77c5e4e21811aeaE>:
_ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17hb77c5e4e21811aeaE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2327
   0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   4:	4770      	bx	lr

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.1
000002e7 l       .debug_str	00000000 
000002db l       .debug_str	00000000 
000002e1 l       .debug_str	00000000 
000002eb l       .debug_str	00000000 
00000300 l       .debug_str	00000000 
000002fc l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000181 l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
00000194 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
0000023d l       .debug_str	00000000 
0000024f l       .debug_str	00000000 
000002d2 l       .debug_str	00000000 
000002d7 l       .debug_str	00000000 
00000000 l    d  .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1803157cb2b374e1E	00000000 .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1803157cb2b374e1E
00000000 l    d  .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hb331c1c803e977d3E	00000000 .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hb331c1c803e977d3E
00000000 l    d  .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E	00000000 .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1803157cb2b374e1E	00000050 _ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1803157cb2b374e1E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E
00000000         *UND*	00000000 _ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE
00000000         *UND*	00000000 _ZN4core5slice20slice_index_len_fail17hedb5bb240677a6b7E
00000000         *UND*	00000000 _ZN4core5slice22slice_index_order_fail17h604ca25004a88762E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE
00000000 g     F .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hb331c1c803e977d3E	00000052 _ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hb331c1c803e977d3E
00000000 g     F .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E	0000008a _ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E



Disassembly of section .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1803157cb2b374e1E:

00000000 <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1803157cb2b374e1E>:
_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1803157cb2b374e1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2826
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2827
  10:	9807      	ldr	r0, [sp, #28]
  12:	9908      	ldr	r1, [sp, #32]
  14:	9a09      	ldr	r2, [sp, #36]	; 0x24
  16:	9006      	str	r0, [sp, #24]
  18:	4608      	mov	r0, r1
  1a:	4611      	mov	r1, r2
  1c:	9305      	str	r3, [sp, #20]
  1e:	f8cd c010 	str.w	ip, [sp, #16]
  22:	f8cd e00c 	str.w	lr, [sp, #12]
  26:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  2a:	9002      	str	r0, [sp, #8]
  2c:	e7ff      	b.n	2e <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1803157cb2b374e1E+0x2e>
  2e:	9806      	ldr	r0, [sp, #24]
  30:	900a      	str	r0, [sp, #40]	; 0x28
  32:	9902      	ldr	r1, [sp, #8]
  34:	910b      	str	r1, [sp, #44]	; 0x2c
  36:	9a08      	ldr	r2, [sp, #32]
  38:	9b09      	ldr	r3, [sp, #36]	; 0x24
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1803157cb2b374e1E>
  42:	9001      	str	r0, [sp, #4]
  44:	9100      	str	r1, [sp, #0]
  46:	e7ff      	b.n	48 <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1803157cb2b374e1E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2828
  48:	9801      	ldr	r0, [sp, #4]
  4a:	9900      	ldr	r1, [sp, #0]
  4c:	b00c      	add	sp, #48	; 0x30
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hb331c1c803e977d3E:

00000000 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hb331c1c803e977d3E>:
_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hb331c1c803e977d3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2732
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2733
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  28:	9003      	str	r0, [sp, #12]
  2a:	e7ff      	b.n	2c <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hb331c1c803e977d3E+0x2c>
  2c:	9908      	ldr	r1, [sp, #32]
  2e:	9803      	ldr	r0, [sp, #12]
  30:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E>
  34:	9002      	str	r0, [sp, #8]
  36:	e7ff      	b.n	38 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hb331c1c803e977d3E+0x38>
  38:	9808      	ldr	r0, [sp, #32]
  3a:	9909      	ldr	r1, [sp, #36]	; 0x24
  3c:	1a09      	subs	r1, r1, r0
  3e:	9802      	ldr	r0, [sp, #8]
  40:	f7ff fffe 	bl	0 <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE>
  44:	9001      	str	r0, [sp, #4]
  46:	9100      	str	r1, [sp, #0]
  48:	e7ff      	b.n	4a <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hb331c1c803e977d3E+0x4a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2734
  4a:	9801      	ldr	r0, [sp, #4]
  4c:	9900      	ldr	r1, [sp, #0]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E:

00000000 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E>:
_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2742
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900a      	str	r0, [sp, #40]	; 0x28
   e:	910b      	str	r1, [sp, #44]	; 0x2c
  10:	920c      	str	r2, [sp, #48]	; 0x30
  12:	930d      	str	r3, [sp, #52]	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2743
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	4288      	cmp	r0, r1
  1a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1e:	f8cd e020 	str.w	lr, [sp, #32]
  22:	9407      	str	r4, [sp, #28]
  24:	9506      	str	r5, [sp, #24]
  26:	d905      	bls.n	34 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E+0x34>
  28:	e7ff      	b.n	2a <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2744
  2a:	980a      	ldr	r0, [sp, #40]	; 0x28
  2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  2e:	f7ff fffe 	bl	0 <_ZN4core5slice22slice_index_order_fail17h604ca25004a88762E>
  32:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2745
  34:	980b      	ldr	r0, [sp, #44]	; 0x2c
  36:	990c      	ldr	r1, [sp, #48]	; 0x30
  38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  3a:	9005      	str	r0, [sp, #20]
  3c:	4608      	mov	r0, r1
  3e:	4611      	mov	r1, r2
  40:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  44:	9004      	str	r0, [sp, #16]
  46:	e7ff      	b.n	48 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E+0x48>
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9904      	ldr	r1, [sp, #16]
  4c:	4288      	cmp	r0, r1
  4e:	d90f      	bls.n	70 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E+0x70>
  50:	e7ff      	b.n	52 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E+0x52>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2746
  52:	980b      	ldr	r0, [sp, #44]	; 0x2c
  54:	990c      	ldr	r1, [sp, #48]	; 0x30
  56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  58:	9003      	str	r0, [sp, #12]
  5a:	4608      	mov	r0, r1
  5c:	4611      	mov	r1, r2
  5e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  62:	9002      	str	r0, [sp, #8]
  64:	e7ff      	b.n	66 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E+0x66>
  66:	9803      	ldr	r0, [sp, #12]
  68:	9902      	ldr	r1, [sp, #8]
  6a:	f7ff fffe 	bl	0 <_ZN4core5slice20slice_index_len_fail17hedb5bb240677a6b7E>
  6e:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2749
  70:	980a      	ldr	r0, [sp, #40]	; 0x28
  72:	990b      	ldr	r1, [sp, #44]	; 0x2c
  74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  78:	f7ff fffe 	bl	0 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E>
  7c:	9001      	str	r0, [sp, #4]
  7e:	9100      	str	r1, [sp, #0]
  80:	e7ff      	b.n	82 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hebce8ce8ee9eefe0E+0x82>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2751
  82:	9801      	ldr	r0, [sp, #4]
  84:	9900      	ldr	r1, [sp, #0]
  86:	b00e      	add	sp, #56	; 0x38
  88:	bdb0      	pop	{r4, r5, r7, pc}

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.10.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.10
00000123 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3mem7size_of17h96e196a831b2ee50E	00000000 .text._ZN4core3mem7size_of17h96e196a831b2ee50E
00000000 l    d  .text._ZN4core3mem8align_of17h58768cca995720e6E	00000000 .text._ZN4core3mem8align_of17h58768cca995720e6E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3mem7size_of17h96e196a831b2ee50E	00000012 _ZN4core3mem7size_of17h96e196a831b2ee50E
00000000 g     F .text._ZN4core3mem8align_of17h58768cca995720e6E	00000012 _ZN4core3mem8align_of17h58768cca995720e6E



Disassembly of section .text._ZN4core3mem7size_of17h96e196a831b2ee50E:

00000000 <_ZN4core3mem7size_of17h96e196a831b2ee50E>:
_ZN4core3mem7size_of17h96e196a831b2ee50E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17h96e196a831b2ee50E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem8align_of17h58768cca995720e6E:

00000000 <_ZN4core3mem8align_of17h58768cca995720e6E>:
_ZN4core3mem8align_of17h58768cca995720e6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:327
   0:	b082      	sub	sp, #8
   2:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:328
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem8align_of17h58768cca995720e6E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:329
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.11.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.11
0000016d l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E	00000000 .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E	00000096 _ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E



Disassembly of section .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E:

00000000 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E>:
_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:367
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9004      	str	r0, [sp, #16]
   c:	9105      	str	r1, [sp, #20]
   e:	9206      	str	r2, [sp, #24]
  10:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:369
  12:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  16:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  1a:	2001      	movs	r0, #1
  1c:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  20:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  24:	9804      	ldr	r0, [sp, #16]
  26:	2800      	cmp	r0, #0
  28:	9303      	str	r3, [sp, #12]
  2a:	f8cd c008 	str.w	ip, [sp, #8]
  2e:	f8cd e004 	str.w	lr, [sp, #4]
  32:	9000      	str	r0, [sp, #0]
  34:	d00d      	beq.n	52 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E+0x52>
  36:	e7ff      	b.n	38 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E+0x38>
  38:	9800      	ldr	r0, [sp, #0]
  3a:	2801      	cmp	r0, #1
  3c:	d001      	beq.n	42 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E+0x42>
  3e:	e7ff      	b.n	40 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:372
  40:	defe      	udf	#254	; 0xfe
  42:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:369
  44:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9008      	str	r0, [sp, #32]
  4c:	9808      	ldr	r0, [sp, #32]
  4e:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:368
  50:	e005      	b.n	5e <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E+0x5e>
  52:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:370
  54:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  58:	9806      	ldr	r0, [sp, #24]
  5a:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:368
  5c:	e7ff      	b.n	5e <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E+0x5e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:372
  5e:	f89d 0026 	ldrb.w	r0, [sp, #38]	; 0x26
  62:	07c0      	lsls	r0, r0, #31
  64:	2800      	cmp	r0, #0
  66:	d104      	bne.n	72 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E+0x72>
  68:	e7ff      	b.n	6a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E+0x6a>
  6a:	9804      	ldr	r0, [sp, #16]
  6c:	2801      	cmp	r0, #1
  6e:	d007      	beq.n	80 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E+0x80>
  70:	e010      	b.n	94 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E+0x94>
  72:	2000      	movs	r0, #0
  74:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  78:	e7f7      	b.n	6a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E+0x6a>
  7a:	9807      	ldr	r0, [sp, #28]
  7c:	b00a      	add	sp, #40	; 0x28
  7e:	bd80      	pop	{r7, pc}
  80:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  84:	07c0      	lsls	r0, r0, #31
  86:	2800      	cmp	r0, #0
  88:	d0f7      	beq.n	7a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E+0x7a>
  8a:	e7ff      	b.n	8c <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E+0x8c>
  8c:	2000      	movs	r0, #0
  8e:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  92:	e7f2      	b.n	7a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E+0x7a>
  94:	e7f1      	b.n	7a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h11bcdf00467e6e73E+0x7a>

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.2
000004ae l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000186 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b3 l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001c8 l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
000001e8 l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
0000022c l       .debug_str	00000000 
0000023f l       .debug_str	00000000 
00000244 l       .debug_str	00000000 
00000246 l       .debug_str	00000000 
0000024a l       .debug_str	00000000 
00000282 l       .debug_str	00000000 
0000028a l       .debug_str	00000000 
0000028e l       .debug_str	00000000 
000002c6 l       .debug_str	00000000 
000002ce l       .debug_str	00000000 
00000306 l       .debug_str	00000000 
0000031e l       .debug_str	00000000 
00000326 l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
00000367 l       .debug_str	00000000 
0000039f l       .debug_str	00000000 
000003a8 l       .debug_str	00000000 
000003d7 l       .debug_str	00000000 
00000424 l       .debug_str	00000000 
00000430 l       .debug_str	00000000 
00000460 l       .debug_str	00000000 
000004de l       .debug_str	00000000 
0000052c l       .debug_str	00000000 
0000055c l       .debug_str	00000000 
000005aa l       .debug_str	00000000 
000005db l       .debug_str	00000000 
0000062a l       .debug_str	00000000 
0000065b l       .debug_str	00000000 
000006aa l       .debug_str	00000000 
000006da l       .debug_str	00000000 
000006e2 l       .debug_str	00000000 
00000712 l       .debug_str	00000000 
0000071a l       .debug_str	00000000 
00000758 l       .debug_str	00000000 
0000076d l       .debug_str	00000000 
00000799 l       .debug_str	00000000 
0000079d l       .debug_str	00000000 
000007a0 l       .debug_str	00000000 
000007a9 l       .debug_str	00000000 
000007b2 l       .debug_str	00000000 
000007b9 l       .debug_str	00000000 
000007bf l       .debug_str	00000000 
000007c3 l       .debug_str	00000000 
000007cd l       .debug_str	00000000 
000007d3 l       .debug_str	00000000 
000007d9 l       .debug_str	00000000 
000007e2 l       .debug_str	00000000 
000007e9 l       .debug_str	00000000 
000007f3 l       .debug_str	00000000 
000007f8 l       .debug_str	00000000 
00000800 l       .debug_str	00000000 
00000805 l       .debug_str	00000000 
00000807 l       .debug_str	00000000 
0000080b l       .debug_str	00000000 
0000080f l       .debug_str	00000000 
00000814 l       .debug_str	00000000 
00000817 l       .debug_str	00000000 
0000081b l       .debug_str	00000000 
0000081f l       .debug_str	00000000 
00000823 l       .debug_str	00000000 
00000826 l       .debug_str	00000000 
0000082a l       .debug_str	00000000 
0000082e l       .debug_str	00000000 
00000832 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.0	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.0
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.1	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.1
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.12	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.12
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.13	00000010 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.13
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.14	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.14
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.15	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.15
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.16	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.16
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.17	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.17
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.18	00000010 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.18
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.19	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.19
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.2	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.2
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.20	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.20
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.21	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.21
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.22	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.22
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.23	00000010 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.23
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.24	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.24
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.26	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.26
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.27	00000010 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.27
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.28	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.28
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.29	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.29
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.30	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.30
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.31	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.31
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.32	00000010 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.32
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.33	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.33
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.34	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.34
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.35	00000010 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.35
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.37	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.37
00000000 l     O .rodata.cst32	00000020 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.38
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.39	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.39
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.40	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.40
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.41	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.41
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.43	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.43
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.44	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.44
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.46	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.46
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.47	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.47
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.5	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.5
00000000 l     O .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.7	00000018 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.7
00000000 l     O .rodata.cst4	00000004 .Lanon.e1e9d19be464723cb6327d52bbd32a8b.8
00000000 l     F .text._ZN6memchr8fallback20read_unaligned_usize17h7c797d71009c1807E	00000024 _ZN6memchr8fallback20read_unaligned_usize17h7c797d71009c1807E
00000000 l     F .text._ZN6memchr8fallback3sub17heb16f96665fc0060E	00000052 _ZN6memchr8fallback3sub17heb16f96665fc0060E
00000000 l     F .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h81aa9637be2e3c3fE	00000026 _ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h81aa9637be2e3c3fE
00000000 l     F .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h095464c0bc8febc1E	00000048 _ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h095464c0bc8febc1E
00000000 l     F .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E	00000074 _ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E
00000000 l     F .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h3a0fd143a7c272ecE	00000026 _ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h3a0fd143a7c272ecE
00000000 l     F .text._ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E	00000046 _ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E
00000000 l     F .text._ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E	00000056 _ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E
00000000 l     F .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h2dd476c951dec92aE	00000048 _ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h2dd476c951dec92aE
00000000 l     F .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE	00000074 _ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE
00000000 l     O .rodata.str.0	00000059 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l     O .rodata.str.2	00000021 str.2
00000000 l    d  .text._ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E	00000000 .text._ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E
00000000 l    d  .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h81aa9637be2e3c3fE	00000000 .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h81aa9637be2e3c3fE
00000000 l    d  .text._ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE	00000000 .text._ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE
00000000 l    d  .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h095464c0bc8febc1E	00000000 .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h095464c0bc8febc1E
00000000 l    d  .text._ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E	00000000 .text._ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E
00000000 l    d  .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E	00000000 .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E
00000000 l    d  .text._ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE	00000000 .text._ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE
00000000 l    d  .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h3a0fd143a7c272ecE	00000000 .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h3a0fd143a7c272ecE
00000000 l    d  .text._ZN6memchr8fallback8memrchr217hb3b78525947b7432E	00000000 .text._ZN6memchr8fallback8memrchr217hb3b78525947b7432E
00000000 l    d  .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h2dd476c951dec92aE	00000000 .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h2dd476c951dec92aE
00000000 l    d  .text._ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E	00000000 .text._ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E
00000000 l    d  .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE	00000000 .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE
00000000 l    d  .text._ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E	00000000 .text._ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E
00000000 l    d  .text._ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E	00000000 .text._ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E
00000000 l    d  .text._ZN6memchr8fallback20read_unaligned_usize17h7c797d71009c1807E	00000000 .text._ZN6memchr8fallback20read_unaligned_usize17h7c797d71009c1807E
00000000 l    d  .text._ZN6memchr8fallback3sub17heb16f96665fc0060E	00000000 .text._ZN6memchr8fallback3sub17heb16f96665fc0060E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.3	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.3
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.4	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.4
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.6	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.6
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.9	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.9
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.10	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.10
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.11	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.11
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.25	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.25
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.36	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.36
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.42	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.42
00000000 l    d  .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.45	00000000 .rodata..Lanon.e1e9d19be464723cb6327d52bbd32a8b.45
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0662d6d576dbc21E
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E
00000000         *UND*	00000000 _ZN4core3cmp3min17h092024cef1827f27E
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E
00000000         *UND*	00000000 .hidden _ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hf93fc63f2adf90ccE
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE
00000000         *UND*	00000000 _ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000         *UND*	00000000 _ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E
00000000 g     F .text._ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E	000004fe _ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E
00000000 g     F .text._ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE	0000054e _ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE
00000000 g     F .text._ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E	0000062c _ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E
00000000 g     F .text._ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE	00000528 _ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE
00000000 g     F .text._ZN6memchr8fallback8memrchr217hb3b78525947b7432E	00000534 _ZN6memchr8fallback8memrchr217hb3b78525947b7432E
00000000 g     F .text._ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E	00000612 _ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E



Disassembly of section .text._ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E:

00000000 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E>:
_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:45
#[inline(always)]
fn repeat_byte(b: u8) -> usize {
    (b as usize) * (usize::MAX / 255)
}

pub fn memchr(n1: u8, haystack: &[u8]) -> Option<usize> {
   0:	b580      	push	{r7, lr}
   2:	b0da      	sub	sp, #360	; 0x168
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	f88d 006f 	strb.w	r0, [sp, #111]	; 0x6f
   e:	911c      	str	r1, [sp, #112]	; 0x70
  10:	921d      	str	r2, [sp, #116]	; 0x74
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:46
    let vn1 = repeat_byte(n1);
  12:	f89d 006f 	ldrb.w	r0, [sp, #111]	; 0x6f
  16:	f88d 0107 	strb.w	r0, [sp, #263]	; 0x107
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  1a:	f89d 0107 	ldrb.w	r0, [sp, #263]	; 0x107
  1e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  22:	fba0 0101 	umull	r0, r1, r0, r1
  26:	2900      	cmp	r1, #0
  28:	931a      	str	r3, [sp, #104]	; 0x68
  2a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
  2e:	f8cd e060 	str.w	lr, [sp, #96]	; 0x60
  32:	9017      	str	r0, [sp, #92]	; 0x5c
  34:	d007      	beq.n	46 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x46>
  36:	e7ff      	b.n	38 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x38>
  38:	f240 0000 	movw	r0, #0
  3c:	f2c0 0000 	movt	r0, #0
  40:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  44:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:46
    let vn1 = repeat_byte(n1);
  46:	9817      	ldr	r0, [sp, #92]	; 0x5c
  48:	9020      	str	r0, [sp, #128]	; 0x80
  4a:	e7ff      	b.n	4c <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x4c>
  4c:	f10d 006f 	add.w	r0, sp, #111	; 0x6f
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:47
    let confirm = |byte| byte == n1;
  50:	9021      	str	r0, [sp, #132]	; 0x84
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:48
    let loop_size = cmp::min(LOOP_SIZE, haystack.len());
  52:	981c      	ldr	r0, [sp, #112]	; 0x70
  54:	991d      	ldr	r1, [sp, #116]	; 0x74
  56:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  5a:	9016      	str	r0, [sp, #88]	; 0x58
  5c:	e7ff      	b.n	5e <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x5e>
  5e:	2008      	movs	r0, #8
  60:	9916      	ldr	r1, [sp, #88]	; 0x58
  62:	f7ff fffe 	bl	0 <_ZN4core3cmp3min17h092024cef1827f27E>
  66:	9022      	str	r0, [sp, #136]	; 0x88
  68:	e7ff      	b.n	6a <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x6a>
  6a:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:49
    let align = USIZE_BYTES - 1;
  6c:	1e41      	subs	r1, r0, #1
  6e:	2801      	cmp	r0, #1
  70:	9115      	str	r1, [sp, #84]	; 0x54
  72:	f0c0 8236 	bcc.w	4e2 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x4e2>
  76:	e7ff      	b.n	78 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x78>
  78:	9815      	ldr	r0, [sp, #84]	; 0x54
  7a:	9023      	str	r0, [sp, #140]	; 0x8c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:50
    let start_ptr = haystack.as_ptr();
  7c:	981c      	ldr	r0, [sp, #112]	; 0x70
  7e:	991d      	ldr	r1, [sp, #116]	; 0x74
  80:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  84:	9024      	str	r0, [sp, #144]	; 0x90
  86:	e7ff      	b.n	88 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x88>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:51
    let end_ptr = haystack[haystack.len()..].as_ptr();
  88:	981c      	ldr	r0, [sp, #112]	; 0x70
  8a:	991d      	ldr	r1, [sp, #116]	; 0x74
  8c:	9014      	str	r0, [sp, #80]	; 0x50
  8e:	9113      	str	r1, [sp, #76]	; 0x4c
  90:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  94:	9012      	str	r0, [sp, #72]	; 0x48
  96:	e7ff      	b.n	98 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x98>
  98:	9812      	ldr	r0, [sp, #72]	; 0x48
  9a:	9026      	str	r0, [sp, #152]	; 0x98
  9c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  9e:	9814      	ldr	r0, [sp, #80]	; 0x50
  a0:	9913      	ldr	r1, [sp, #76]	; 0x4c
  a2:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E>
  a6:	9011      	str	r0, [sp, #68]	; 0x44
  a8:	9110      	str	r1, [sp, #64]	; 0x40
  aa:	e7ff      	b.n	ac <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0xac>
  ac:	9811      	ldr	r0, [sp, #68]	; 0x44
  ae:	9910      	ldr	r1, [sp, #64]	; 0x40
  b0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  b4:	9025      	str	r0, [sp, #148]	; 0x94
  b6:	e7ff      	b.n	b8 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0xb8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:52
    let mut ptr = start_ptr;
  b8:	9824      	ldr	r0, [sp, #144]	; 0x90
  ba:	9027      	str	r0, [sp, #156]	; 0x9c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:55

    unsafe {
        if haystack.len() < USIZE_BYTES {
  bc:	981c      	ldr	r0, [sp, #112]	; 0x70
  be:	991d      	ldr	r1, [sp, #116]	; 0x74
  c0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  c4:	900f      	str	r0, [sp, #60]	; 0x3c
  c6:	e7ff      	b.n	c8 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0xc8>
  c8:	980f      	ldr	r0, [sp, #60]	; 0x3c
  ca:	2803      	cmp	r0, #3
  cc:	d84e      	bhi.n	16c <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x16c>
  ce:	e7ff      	b.n	d0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0xd0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:56
            return forward_search(start_ptr, end_ptr, ptr, confirm);
  d0:	9824      	ldr	r0, [sp, #144]	; 0x90
  d2:	9925      	ldr	r1, [sp, #148]	; 0x94
  d4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
  d8:	9042      	str	r0, [sp, #264]	; 0x108
  da:	9143      	str	r1, [sp, #268]	; 0x10c
  dc:	9244      	str	r2, [sp, #272]	; 0x110
  de:	9345      	str	r3, [sp, #276]	; 0x114
_ZN6memchr8fallback14forward_search17h670ad8ac33dd3ba3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    start_ptr: *const u8,
    end_ptr: *const u8,
    mut ptr: *const u8,
    confirm: F,
) -> Option<usize> {
    debug_assert!(start_ptr <= ptr);
  e0:	9842      	ldr	r0, [sp, #264]	; 0x108
  e2:	9944      	ldr	r1, [sp, #272]	; 0x110
  e4:	4288      	cmp	r0, r1
  e6:	d907      	bls.n	f8 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0xf8>
  e8:	e7ff      	b.n	ea <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0xea>
  ea:	f240 0000 	movw	r0, #0
  ee:	f2c0 0000 	movt	r0, #0
  f2:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  f6:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
  f8:	9844      	ldr	r0, [sp, #272]	; 0x110
  fa:	9943      	ldr	r1, [sp, #268]	; 0x10c
  fc:	4288      	cmp	r0, r1
  fe:	d907      	bls.n	110 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x110>
 100:	e7ff      	b.n	102 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x102>
 102:	f240 0000 	movw	r0, #0
 106:	f2c0 0000 	movt	r0, #0
 10a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 10e:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295

    while ptr < end_ptr {
 110:	e7ff      	b.n	112 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x112>
 112:	9844      	ldr	r0, [sp, #272]	; 0x110
 114:	9943      	ldr	r1, [sp, #268]	; 0x10c
 116:	4288      	cmp	r0, r1
 118:	d303      	bcc.n	122 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x122>
 11a:	e7ff      	b.n	11c <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x11c>
 11c:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
        if confirm(*ptr) {
            return Some(sub(ptr, start_ptr));
        }
        ptr = ptr.offset(1);
    }
    None
 11e:	9046      	str	r0, [sp, #280]	; 0x118
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 120:	e019      	b.n	156 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x156>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 122:	9844      	ldr	r0, [sp, #272]	; 0x110
 124:	7800      	ldrb	r0, [r0, #0]
 126:	f88d 0123 	strb.w	r0, [sp, #291]	; 0x123
 12a:	f89d 1123 	ldrb.w	r1, [sp, #291]	; 0x123
 12e:	a845      	add	r0, sp, #276	; 0x114
 130:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E>
 134:	2800      	cmp	r0, #0
 136:	d008      	beq.n	14a <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x14a>
 138:	e7ff      	b.n	13a <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x13a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 13a:	9844      	ldr	r0, [sp, #272]	; 0x110
 13c:	9942      	ldr	r1, [sp, #264]	; 0x108
 13e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E>
 142:	9047      	str	r0, [sp, #284]	; 0x11c
 144:	2001      	movs	r0, #1
 146:	9046      	str	r0, [sp, #280]	; 0x118
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 148:	e005      	b.n	156 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x156>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 14a:	9844      	ldr	r0, [sp, #272]	; 0x110
 14c:	2101      	movs	r1, #1
 14e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 152:	9044      	str	r0, [sp, #272]	; 0x110
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 154:	e7dd      	b.n	112 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x112>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 156:	9846      	ldr	r0, [sp, #280]	; 0x118
 158:	9947      	ldr	r1, [sp, #284]	; 0x11c
_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:56
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 15a:	911f      	str	r1, [sp, #124]	; 0x7c
 15c:	901e      	str	r0, [sp, #120]	; 0x78
 15e:	e7ff      	b.n	160 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x160>
 160:	e003      	b.n	16a <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x16a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:81
}
 162:	981e      	ldr	r0, [sp, #120]	; 0x78
 164:	991f      	ldr	r1, [sp, #124]	; 0x7c
 166:	b05a      	add	sp, #360	; 0x168
 168:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:56
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 16a:	e7fa      	b.n	162 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x162>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:59
        let chunk = read_unaligned_usize(ptr);
 16c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 16e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E>
 172:	9028      	str	r0, [sp, #160]	; 0xa0
 174:	e7ff      	b.n	176 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x176>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:60
        if contains_zero_byte(chunk ^ vn1) {
 176:	9828      	ldr	r0, [sp, #160]	; 0xa0
 178:	9920      	ldr	r1, [sp, #128]	; 0x80
 17a:	4048      	eors	r0, r1
 17c:	9049      	str	r0, [sp, #292]	; 0x124
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 17e:	9849      	ldr	r0, [sp, #292]	; 0x124
 180:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 184:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 188:	9949      	ldr	r1, [sp, #292]	; 0x124
 18a:	4388      	bics	r0, r1
 18c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 190:	2800      	cmp	r0, #0
 192:	bf18      	it	ne
 194:	2001      	movne	r0, #1
_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:60
        if contains_zero_byte(chunk ^ vn1) {
 196:	900e      	str	r0, [sp, #56]	; 0x38
 198:	e7ff      	b.n	19a <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x19a>
 19a:	980e      	ldr	r0, [sp, #56]	; 0x38
 19c:	07c1      	lsls	r1, r0, #31
 19e:	2900      	cmp	r1, #0
 1a0:	d049      	beq.n	236 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x236>
 1a2:	e7ff      	b.n	1a4 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x1a4>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:61
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1a4:	9824      	ldr	r0, [sp, #144]	; 0x90
 1a6:	9925      	ldr	r1, [sp, #148]	; 0x94
 1a8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 1aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 1ac:	904a      	str	r0, [sp, #296]	; 0x128
 1ae:	914b      	str	r1, [sp, #300]	; 0x12c
 1b0:	924c      	str	r2, [sp, #304]	; 0x130
 1b2:	934d      	str	r3, [sp, #308]	; 0x134
_ZN6memchr8fallback14forward_search17h670ad8ac33dd3ba3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 1b4:	984a      	ldr	r0, [sp, #296]	; 0x128
 1b6:	994c      	ldr	r1, [sp, #304]	; 0x130
 1b8:	4288      	cmp	r0, r1
 1ba:	d907      	bls.n	1cc <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x1cc>
 1bc:	e7ff      	b.n	1be <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x1be>
 1be:	f240 0000 	movw	r0, #0
 1c2:	f2c0 0000 	movt	r0, #0
 1c6:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 1ca:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 1cc:	984c      	ldr	r0, [sp, #304]	; 0x130
 1ce:	994b      	ldr	r1, [sp, #300]	; 0x12c
 1d0:	4288      	cmp	r0, r1
 1d2:	d907      	bls.n	1e4 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x1e4>
 1d4:	e7ff      	b.n	1d6 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x1d6>
 1d6:	f240 0000 	movw	r0, #0
 1da:	f2c0 0000 	movt	r0, #0
 1de:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 1e2:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 1e4:	e7ff      	b.n	1e6 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x1e6>
 1e6:	984c      	ldr	r0, [sp, #304]	; 0x130
 1e8:	994b      	ldr	r1, [sp, #300]	; 0x12c
 1ea:	4288      	cmp	r0, r1
 1ec:	d303      	bcc.n	1f6 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x1f6>
 1ee:	e7ff      	b.n	1f0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x1f0>
 1f0:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 1f2:	904e      	str	r0, [sp, #312]	; 0x138
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 1f4:	e019      	b.n	22a <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x22a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 1f6:	984c      	ldr	r0, [sp, #304]	; 0x130
 1f8:	7800      	ldrb	r0, [r0, #0]
 1fa:	f88d 0143 	strb.w	r0, [sp, #323]	; 0x143
 1fe:	f89d 1143 	ldrb.w	r1, [sp, #323]	; 0x143
 202:	a84d      	add	r0, sp, #308	; 0x134
 204:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E>
 208:	2800      	cmp	r0, #0
 20a:	d008      	beq.n	21e <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x21e>
 20c:	e7ff      	b.n	20e <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x20e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 20e:	984c      	ldr	r0, [sp, #304]	; 0x130
 210:	994a      	ldr	r1, [sp, #296]	; 0x128
 212:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E>
 216:	904f      	str	r0, [sp, #316]	; 0x13c
 218:	2001      	movs	r0, #1
 21a:	904e      	str	r0, [sp, #312]	; 0x138
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 21c:	e005      	b.n	22a <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x22a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 21e:	984c      	ldr	r0, [sp, #304]	; 0x130
 220:	2101      	movs	r1, #1
 222:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 226:	904c      	str	r0, [sp, #304]	; 0x130
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 228:	e7dd      	b.n	1e6 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x1e6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 22a:	984e      	ldr	r0, [sp, #312]	; 0x138
 22c:	994f      	ldr	r1, [sp, #316]	; 0x13c
_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:61
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 22e:	911f      	str	r1, [sp, #124]	; 0x7c
 230:	901e      	str	r0, [sp, #120]	; 0x78
 232:	e7ff      	b.n	234 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x234>
 234:	e799      	b.n	16a <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x16a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:64
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 236:	9827      	ldr	r0, [sp, #156]	; 0x9c
 238:	9924      	ldr	r1, [sp, #144]	; 0x90
 23a:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 23c:	4011      	ands	r1, r2
 23e:	f1c1 0204 	rsb	r2, r1, #4
 242:	2304      	movs	r3, #4
 244:	428b      	cmp	r3, r1
 246:	900d      	str	r0, [sp, #52]	; 0x34
 248:	920c      	str	r2, [sp, #48]	; 0x30
 24a:	f0c0 8151 	bcc.w	4f0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x4f0>
 24e:	e7ff      	b.n	250 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x250>
 250:	980d      	ldr	r0, [sp, #52]	; 0x34
 252:	990c      	ldr	r1, [sp, #48]	; 0x30
 254:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E>
 258:	900b      	str	r0, [sp, #44]	; 0x2c
 25a:	e7ff      	b.n	25c <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x25c>
 25c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 25e:	9027      	str	r0, [sp, #156]	; 0x9c
 260:	2100      	movs	r1, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:65
        debug_assert!(ptr > start_ptr);
 262:	2900      	cmp	r1, #0
 264:	d10d      	bne.n	282 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x282>
 266:	e7ff      	b.n	268 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x268>
 268:	9827      	ldr	r0, [sp, #156]	; 0x9c
 26a:	9924      	ldr	r1, [sp, #144]	; 0x90
 26c:	4288      	cmp	r0, r1
 26e:	d807      	bhi.n	280 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x280>
 270:	e7ff      	b.n	272 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x272>
 272:	f240 0000 	movw	r0, #0
 276:	f2c0 0000 	movt	r0, #0
 27a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 27e:	defe      	udf	#254	; 0xfe
 280:	e7ff      	b.n	282 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x282>
 282:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:66
        debug_assert!(ptr_sub(end_ptr, USIZE_BYTES) >= start_ptr);
 284:	2800      	cmp	r0, #0
 286:	d113      	bne.n	2b0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x2b0>
 288:	e7ff      	b.n	28a <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x28a>
 28a:	9825      	ldr	r0, [sp, #148]	; 0x94
 28c:	2104      	movs	r1, #4
 28e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E>
 292:	900a      	str	r0, [sp, #40]	; 0x28
 294:	e7ff      	b.n	296 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x296>
 296:	9824      	ldr	r0, [sp, #144]	; 0x90
 298:	990a      	ldr	r1, [sp, #40]	; 0x28
 29a:	4281      	cmp	r1, r0
 29c:	d207      	bcs.n	2ae <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x2ae>
 29e:	e7ff      	b.n	2a0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x2a0>
 2a0:	f240 0000 	movw	r0, #0
 2a4:	f2c0 0000 	movt	r0, #0
 2a8:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2ac:	defe      	udf	#254	; 0xfe
 2ae:	e7ff      	b.n	2b0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x2b0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:67
        while loop_size == LOOP_SIZE && ptr <= ptr_sub(end_ptr, loop_size) {
 2b0:	e7ff      	b.n	2b2 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x2b2>
 2b2:	9822      	ldr	r0, [sp, #136]	; 0x88
 2b4:	2808      	cmp	r0, #8
 2b6:	d04c      	beq.n	352 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x352>
 2b8:	e047      	b.n	34a <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x34a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:79
        forward_search(start_ptr, end_ptr, ptr, confirm)
 2ba:	9824      	ldr	r0, [sp, #144]	; 0x90
 2bc:	9925      	ldr	r1, [sp, #148]	; 0x94
 2be:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 2c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 2c2:	9051      	str	r0, [sp, #324]	; 0x144
 2c4:	9152      	str	r1, [sp, #328]	; 0x148
 2c6:	9253      	str	r2, [sp, #332]	; 0x14c
 2c8:	9354      	str	r3, [sp, #336]	; 0x150
_ZN6memchr8fallback14forward_search17h670ad8ac33dd3ba3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 2ca:	9851      	ldr	r0, [sp, #324]	; 0x144
 2cc:	9953      	ldr	r1, [sp, #332]	; 0x14c
 2ce:	4288      	cmp	r0, r1
 2d0:	d907      	bls.n	2e2 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x2e2>
 2d2:	e7ff      	b.n	2d4 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x2d4>
 2d4:	f240 0000 	movw	r0, #0
 2d8:	f2c0 0000 	movt	r0, #0
 2dc:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2e0:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 2e2:	9853      	ldr	r0, [sp, #332]	; 0x14c
 2e4:	9952      	ldr	r1, [sp, #328]	; 0x148
 2e6:	4288      	cmp	r0, r1
 2e8:	d907      	bls.n	2fa <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x2fa>
 2ea:	e7ff      	b.n	2ec <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x2ec>
 2ec:	f240 0000 	movw	r0, #0
 2f0:	f2c0 0000 	movt	r0, #0
 2f4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2f8:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 2fa:	e7ff      	b.n	2fc <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x2fc>
 2fc:	9853      	ldr	r0, [sp, #332]	; 0x14c
 2fe:	9952      	ldr	r1, [sp, #328]	; 0x148
 300:	4288      	cmp	r0, r1
 302:	d303      	bcc.n	30c <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x30c>
 304:	e7ff      	b.n	306 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x306>
 306:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 308:	9055      	str	r0, [sp, #340]	; 0x154
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 30a:	e019      	b.n	340 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x340>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 30c:	9853      	ldr	r0, [sp, #332]	; 0x14c
 30e:	7800      	ldrb	r0, [r0, #0]
 310:	f88d 015f 	strb.w	r0, [sp, #351]	; 0x15f
 314:	f89d 115f 	ldrb.w	r1, [sp, #351]	; 0x15f
 318:	a854      	add	r0, sp, #336	; 0x150
 31a:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E>
 31e:	2800      	cmp	r0, #0
 320:	d008      	beq.n	334 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x334>
 322:	e7ff      	b.n	324 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x324>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 324:	9853      	ldr	r0, [sp, #332]	; 0x14c
 326:	9951      	ldr	r1, [sp, #324]	; 0x144
 328:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E>
 32c:	9056      	str	r0, [sp, #344]	; 0x158
 32e:	2001      	movs	r0, #1
 330:	9055      	str	r0, [sp, #340]	; 0x154
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 332:	e005      	b.n	340 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x340>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 334:	9853      	ldr	r0, [sp, #332]	; 0x14c
 336:	2101      	movs	r1, #1
 338:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 33c:	9053      	str	r0, [sp, #332]	; 0x14c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 33e:	e7dd      	b.n	2fc <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x2fc>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 340:	9855      	ldr	r0, [sp, #340]	; 0x154
 342:	9956      	ldr	r1, [sp, #344]	; 0x158
_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:79
        forward_search(start_ptr, end_ptr, ptr, confirm)
 344:	911f      	str	r1, [sp, #124]	; 0x7c
 346:	901e      	str	r0, [sp, #120]	; 0x78
 348:	e0ca      	b.n	4e0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x4e0>
 34a:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:67
        while loop_size == LOOP_SIZE && ptr <= ptr_sub(end_ptr, loop_size) {
 34c:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 350:	e009      	b.n	366 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x366>
 352:	9827      	ldr	r0, [sp, #156]	; 0x9c
 354:	9925      	ldr	r1, [sp, #148]	; 0x94
 356:	9a22      	ldr	r2, [sp, #136]	; 0x88
 358:	9009      	str	r0, [sp, #36]	; 0x24
 35a:	4608      	mov	r0, r1
 35c:	4611      	mov	r1, r2
 35e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E>
 362:	9008      	str	r0, [sp, #32]
 364:	e005      	b.n	372 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x372>
 366:	f89d 00a7 	ldrb.w	r0, [sp, #167]	; 0xa7
 36a:	07c0      	lsls	r0, r0, #31
 36c:	2800      	cmp	r0, #0
 36e:	d109      	bne.n	384 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x384>
 370:	e7a3      	b.n	2ba <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x2ba>
 372:	2000      	movs	r0, #0
 374:	9909      	ldr	r1, [sp, #36]	; 0x24
 376:	9a08      	ldr	r2, [sp, #32]
 378:	4291      	cmp	r1, r2
 37a:	bf98      	it	ls
 37c:	2001      	movls	r0, #1
 37e:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 382:	e7f0      	b.n	366 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x366>
 384:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:68
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 386:	2800      	cmp	r0, #0
 388:	d159      	bne.n	43e <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x43e>
 38a:	e7ff      	b.n	38c <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x38c>
 38c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 38e:	9007      	str	r0, [sp, #28]
 390:	e7ff      	b.n	392 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x392>
 392:	9807      	ldr	r0, [sp, #28]
 394:	f000 0103 	and.w	r1, r0, #3
 398:	912c      	str	r1, [sp, #176]	; 0xb0
 39a:	f240 0100 	movw	r1, #0
 39e:	f2c0 0100 	movt	r1, #0
 3a2:	912a      	str	r1, [sp, #168]	; 0xa8
 3a4:	a92c      	add	r1, sp, #176	; 0xb0
 3a6:	912b      	str	r1, [sp, #172]	; 0xac
 3a8:	992a      	ldr	r1, [sp, #168]	; 0xa8
 3aa:	912d      	str	r1, [sp, #180]	; 0xb4
 3ac:	992b      	ldr	r1, [sp, #172]	; 0xac
 3ae:	912e      	str	r1, [sp, #184]	; 0xb8
 3b0:	992d      	ldr	r1, [sp, #180]	; 0xb4
 3b2:	6809      	ldr	r1, [r1, #0]
 3b4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 3b6:	6812      	ldr	r2, [r2, #0]
 3b8:	4291      	cmp	r1, r2
 3ba:	d016      	beq.n	3ea <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x3ea>
 3bc:	e7ff      	b.n	3be <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x3be>
 3be:	982d      	ldr	r0, [sp, #180]	; 0xb4
 3c0:	903b      	str	r0, [sp, #236]	; 0xec
 3c2:	982e      	ldr	r0, [sp, #184]	; 0xb8
 3c4:	903c      	str	r0, [sp, #240]	; 0xf0
 3c6:	a83b      	add	r0, sp, #236	; 0xec
 3c8:	9039      	str	r0, [sp, #228]	; 0xe4
 3ca:	a83c      	add	r0, sp, #240	; 0xf0
 3cc:	903a      	str	r0, [sp, #232]	; 0xe8
 3ce:	9839      	ldr	r0, [sp, #228]	; 0xe4
 3d0:	903d      	str	r0, [sp, #244]	; 0xf4
 3d2:	983a      	ldr	r0, [sp, #232]	; 0xe8
 3d4:	903e      	str	r0, [sp, #248]	; 0xf8
 3d6:	983d      	ldr	r0, [sp, #244]	; 0xf4
 3d8:	f240 0100 	movw	r1, #0
 3dc:	f2c0 0100 	movt	r1, #0
 3e0:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E>
 3e4:	9006      	str	r0, [sp, #24]
 3e6:	9105      	str	r1, [sp, #20]
 3e8:	e000      	b.n	3ec <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x3ec>
 3ea:	e028      	b.n	43e <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x43e>
 3ec:	983e      	ldr	r0, [sp, #248]	; 0xf8
 3ee:	f240 0100 	movw	r1, #0
 3f2:	f2c0 0100 	movt	r1, #0
 3f6:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E>
 3fa:	9004      	str	r0, [sp, #16]
 3fc:	9103      	str	r1, [sp, #12]
 3fe:	e7ff      	b.n	400 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x400>
 400:	9806      	ldr	r0, [sp, #24]
 402:	9035      	str	r0, [sp, #212]	; 0xd4
 404:	9905      	ldr	r1, [sp, #20]
 406:	9136      	str	r1, [sp, #216]	; 0xd8
 408:	9a04      	ldr	r2, [sp, #16]
 40a:	9237      	str	r2, [sp, #220]	; 0xdc
 40c:	9b03      	ldr	r3, [sp, #12]
 40e:	9338      	str	r3, [sp, #224]	; 0xe0
 410:	46ec      	mov	ip, sp
 412:	f04f 0e02 	mov.w	lr, #2
 416:	f8cc e000 	str.w	lr, [ip]
 41a:	f240 0100 	movw	r1, #0
 41e:	f2c0 0100 	movt	r1, #0
 422:	a82f      	add	r0, sp, #188	; 0xbc
 424:	2203      	movs	r2, #3
 426:	ab35      	add	r3, sp, #212	; 0xd4
 428:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E>
 42c:	e7ff      	b.n	2 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x2>
 42e:	f240 0100 	movw	r1, #0
 432:	f2c0 0100 	movt	r1, #0
 436:	a82f      	add	r0, sp, #188	; 0xbc
 438:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 43c:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:70
            let a = *(ptr as *const usize);
 43e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 440:	6800      	ldr	r0, [r0, #0]
 442:	903f      	str	r0, [sp, #252]	; 0xfc
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:71
            let b = *(ptr_add(ptr, USIZE_BYTES) as *const usize);
 444:	9827      	ldr	r0, [sp, #156]	; 0x9c
 446:	2104      	movs	r1, #4
 448:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E>
 44c:	9002      	str	r0, [sp, #8]
 44e:	e7ff      	b.n	450 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x450>
 450:	9802      	ldr	r0, [sp, #8]
 452:	6801      	ldr	r1, [r0, #0]
 454:	9140      	str	r1, [sp, #256]	; 0x100
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:72
            let eqa = contains_zero_byte(a ^ vn1);
 456:	993f      	ldr	r1, [sp, #252]	; 0xfc
 458:	9a20      	ldr	r2, [sp, #128]	; 0x80
 45a:	4051      	eors	r1, r2
 45c:	9158      	str	r1, [sp, #352]	; 0x160
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 45e:	9858      	ldr	r0, [sp, #352]	; 0x160
 460:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 464:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 468:	9958      	ldr	r1, [sp, #352]	; 0x160
 46a:	4388      	bics	r0, r1
 46c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 470:	2800      	cmp	r0, #0
 472:	bf18      	it	ne
 474:	2001      	movne	r0, #1
_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:72
            let eqa = contains_zero_byte(a ^ vn1);
 476:	f88d 0104 	strb.w	r0, [sp, #260]	; 0x104
 47a:	e7ff      	b.n	47c <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x47c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:73
            let eqb = contains_zero_byte(b ^ vn1);
 47c:	9840      	ldr	r0, [sp, #256]	; 0x100
 47e:	9920      	ldr	r1, [sp, #128]	; 0x80
 480:	4048      	eors	r0, r1
 482:	9059      	str	r0, [sp, #356]	; 0x164
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 484:	9859      	ldr	r0, [sp, #356]	; 0x164
 486:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 48a:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 48e:	9959      	ldr	r1, [sp, #356]	; 0x164
 490:	4388      	bics	r0, r1
 492:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 496:	2800      	cmp	r0, #0
 498:	bf18      	it	ne
 49a:	2001      	movne	r0, #1
_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:73
            let eqb = contains_zero_byte(b ^ vn1);
 49c:	f88d 0105 	strb.w	r0, [sp, #261]	; 0x105
 4a0:	e7ff      	b.n	4a2 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x4a2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:74
            if eqa || eqb {
 4a2:	f89d 0104 	ldrb.w	r0, [sp, #260]	; 0x104
 4a6:	07c0      	lsls	r0, r0, #31
 4a8:	2800      	cmp	r0, #0
 4aa:	d004      	beq.n	4b6 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x4b6>
 4ac:	e7ff      	b.n	4ae <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x4ae>
 4ae:	2001      	movs	r0, #1
 4b0:	f88d 0106 	strb.w	r0, [sp, #262]	; 0x106
 4b4:	e004      	b.n	4c0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x4c0>
 4b6:	f89d 0105 	ldrb.w	r0, [sp, #261]	; 0x105
 4ba:	f88d 0106 	strb.w	r0, [sp, #262]	; 0x106
 4be:	e7ff      	b.n	4c0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x4c0>
 4c0:	f89d 0106 	ldrb.w	r0, [sp, #262]	; 0x106
 4c4:	07c0      	lsls	r0, r0, #31
 4c6:	2800      	cmp	r0, #0
 4c8:	d001      	beq.n	4ce <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x4ce>
 4ca:	e7ff      	b.n	4cc <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x4cc>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:75
                break;
 4cc:	e6f5      	b.n	2ba <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x2ba>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:77
            ptr = ptr_add(ptr, LOOP_SIZE);
 4ce:	9827      	ldr	r0, [sp, #156]	; 0x9c
 4d0:	2108      	movs	r1, #8
 4d2:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E>
 4d6:	9001      	str	r0, [sp, #4]
 4d8:	e7ff      	b.n	4da <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x4da>
 4da:	9801      	ldr	r0, [sp, #4]
 4dc:	9027      	str	r0, [sp, #156]	; 0x9c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:67
        while loop_size == LOOP_SIZE && ptr <= ptr_sub(end_ptr, loop_size) {
 4de:	e6e8      	b.n	2b2 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x2b2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:81
}
 4e0:	e63f      	b.n	162 <_ZN6memchr8fallback6memchr17hb7c8a5efdf5c9368E+0x162>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:49
    let align = USIZE_BYTES - 1;
 4e2:	f240 0000 	movw	r0, #0
 4e6:	f2c0 0000 	movt	r0, #0
 4ea:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 4ee:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:64
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 4f0:	f240 0000 	movw	r0, #0
 4f4:	f2c0 0000 	movt	r0, #0
 4f8:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 4fc:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h81aa9637be2e3c3fE:

00000000 <_ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h81aa9637be2e3c3fE>:
_ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h81aa9637be2e3c3fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:47
    let confirm = |byte| byte == n1;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100f 	strb.w	r1, [sp, #15]
   c:	f89d 000f 	ldrb.w	r0, [sp, #15]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	1a40      	subs	r0, r0, r1
  18:	fab0 f080 	clz	r0, r0
  1c:	0940      	lsrs	r0, r0, #5
  1e:	9201      	str	r2, [sp, #4]
  20:	9300      	str	r3, [sp, #0]
  22:	b004      	add	sp, #16
  24:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE:

00000000 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE>:
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:84
pub fn memchr2(n1: u8, n2: u8, haystack: &[u8]) -> Option<usize> {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0de      	sub	sp, #376	; 0x178
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	f88d 006a 	strb.w	r0, [sp, #106]	; 0x6a
  10:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
  14:	921b      	str	r2, [sp, #108]	; 0x6c
  16:	931c      	str	r3, [sp, #112]	; 0x70
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:85
    let vn1 = repeat_byte(n1);
  18:	f89d 006a 	ldrb.w	r0, [sp, #106]	; 0x6a
  1c:	f88d 0106 	strb.w	r0, [sp, #262]	; 0x106
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  20:	f89d 0106 	ldrb.w	r0, [sp, #262]	; 0x106
  24:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  28:	fba0 0101 	umull	r0, r1, r0, r1
  2c:	2900      	cmp	r1, #0
  2e:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
  32:	f8cd e060 	str.w	lr, [sp, #96]	; 0x60
  36:	9417      	str	r4, [sp, #92]	; 0x5c
  38:	9516      	str	r5, [sp, #88]	; 0x58
  3a:	9015      	str	r0, [sp, #84]	; 0x54
  3c:	d007      	beq.n	4e <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x4e>
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x40>
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  4c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:85
    let vn1 = repeat_byte(n1);
  4e:	9815      	ldr	r0, [sp, #84]	; 0x54
  50:	901f      	str	r0, [sp, #124]	; 0x7c
  52:	e7ff      	b.n	54 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x54>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:86
    let vn2 = repeat_byte(n2);
  54:	f89d 006b 	ldrb.w	r0, [sp, #107]	; 0x6b
  58:	f88d 0107 	strb.w	r0, [sp, #263]	; 0x107
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  5c:	f89d 0107 	ldrb.w	r0, [sp, #263]	; 0x107
  60:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  64:	fba0 0101 	umull	r0, r1, r0, r1
  68:	2900      	cmp	r1, #0
  6a:	9014      	str	r0, [sp, #80]	; 0x50
  6c:	d007      	beq.n	7e <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x7e>
  6e:	e7ff      	b.n	70 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x70>
  70:	f240 0000 	movw	r0, #0
  74:	f2c0 0000 	movt	r0, #0
  78:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  7c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:86
    let vn2 = repeat_byte(n2);
  7e:	9814      	ldr	r0, [sp, #80]	; 0x50
  80:	9020      	str	r0, [sp, #128]	; 0x80
  82:	e7ff      	b.n	84 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x84>
  84:	f10d 006a 	add.w	r0, sp, #106	; 0x6a
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:87
    let confirm = |byte| byte == n1 || byte == n2;
  88:	9021      	str	r0, [sp, #132]	; 0x84
  8a:	f10d 006b 	add.w	r0, sp, #107	; 0x6b
  8e:	9022      	str	r0, [sp, #136]	; 0x88
  90:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:88
    let align = USIZE_BYTES - 1;
  92:	1e41      	subs	r1, r0, #1
  94:	2801      	cmp	r0, #1
  96:	9113      	str	r1, [sp, #76]	; 0x4c
  98:	f0c0 824b 	bcc.w	532 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x532>
  9c:	e7ff      	b.n	9e <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x9e>
  9e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  a0:	9023      	str	r0, [sp, #140]	; 0x8c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:89
    let start_ptr = haystack.as_ptr();
  a2:	981b      	ldr	r0, [sp, #108]	; 0x6c
  a4:	991c      	ldr	r1, [sp, #112]	; 0x70
  a6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  aa:	9024      	str	r0, [sp, #144]	; 0x90
  ac:	e7ff      	b.n	ae <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0xae>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:90
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ae:	981b      	ldr	r0, [sp, #108]	; 0x6c
  b0:	991c      	ldr	r1, [sp, #112]	; 0x70
  b2:	9012      	str	r0, [sp, #72]	; 0x48
  b4:	9111      	str	r1, [sp, #68]	; 0x44
  b6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  ba:	9010      	str	r0, [sp, #64]	; 0x40
  bc:	e7ff      	b.n	be <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0xbe>
  be:	9810      	ldr	r0, [sp, #64]	; 0x40
  c0:	9026      	str	r0, [sp, #152]	; 0x98
  c2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  c4:	9812      	ldr	r0, [sp, #72]	; 0x48
  c6:	9911      	ldr	r1, [sp, #68]	; 0x44
  c8:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E>
  cc:	900f      	str	r0, [sp, #60]	; 0x3c
  ce:	910e      	str	r1, [sp, #56]	; 0x38
  d0:	e7ff      	b.n	d2 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0xd2>
  d2:	980f      	ldr	r0, [sp, #60]	; 0x3c
  d4:	990e      	ldr	r1, [sp, #56]	; 0x38
  d6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  da:	9025      	str	r0, [sp, #148]	; 0x94
  dc:	e7ff      	b.n	de <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0xde>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:91
    let mut ptr = start_ptr;
  de:	9824      	ldr	r0, [sp, #144]	; 0x90
  e0:	9027      	str	r0, [sp, #156]	; 0x9c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:94
        if haystack.len() < USIZE_BYTES {
  e2:	981b      	ldr	r0, [sp, #108]	; 0x6c
  e4:	991c      	ldr	r1, [sp, #112]	; 0x70
  e6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  ea:	900d      	str	r0, [sp, #52]	; 0x34
  ec:	e7ff      	b.n	ee <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0xee>
  ee:	980d      	ldr	r0, [sp, #52]	; 0x34
  f0:	2803      	cmp	r0, #3
  f2:	d852      	bhi.n	19a <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x19a>
  f4:	e7ff      	b.n	f6 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0xf6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:95
            return forward_search(start_ptr, end_ptr, ptr, confirm);
  f6:	9824      	ldr	r0, [sp, #144]	; 0x90
  f8:	9925      	ldr	r1, [sp, #148]	; 0x94
  fa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
  fe:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 102:	9042      	str	r0, [sp, #264]	; 0x108
 104:	9143      	str	r1, [sp, #268]	; 0x10c
 106:	9244      	str	r2, [sp, #272]	; 0x110
 108:	9345      	str	r3, [sp, #276]	; 0x114
 10a:	f8cd c118 	str.w	ip, [sp, #280]	; 0x118
_ZN6memchr8fallback14forward_search17he8219d70f1f7fcc6E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 10e:	9842      	ldr	r0, [sp, #264]	; 0x108
 110:	9944      	ldr	r1, [sp, #272]	; 0x110
 112:	4288      	cmp	r0, r1
 114:	d907      	bls.n	126 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x126>
 116:	e7ff      	b.n	118 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x118>
 118:	f240 0000 	movw	r0, #0
 11c:	f2c0 0000 	movt	r0, #0
 120:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 124:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 126:	9844      	ldr	r0, [sp, #272]	; 0x110
 128:	9943      	ldr	r1, [sp, #268]	; 0x10c
 12a:	4288      	cmp	r0, r1
 12c:	d907      	bls.n	13e <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x13e>
 12e:	e7ff      	b.n	130 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x130>
 130:	f240 0000 	movw	r0, #0
 134:	f2c0 0000 	movt	r0, #0
 138:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 13c:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 13e:	e7ff      	b.n	140 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x140>
 140:	9844      	ldr	r0, [sp, #272]	; 0x110
 142:	9943      	ldr	r1, [sp, #268]	; 0x10c
 144:	4288      	cmp	r0, r1
 146:	d303      	bcc.n	150 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x150>
 148:	e7ff      	b.n	14a <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x14a>
 14a:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 14c:	9047      	str	r0, [sp, #284]	; 0x11c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 14e:	e019      	b.n	184 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x184>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 150:	9844      	ldr	r0, [sp, #272]	; 0x110
 152:	7800      	ldrb	r0, [r0, #0]
 154:	f88d 0127 	strb.w	r0, [sp, #295]	; 0x127
 158:	f89d 1127 	ldrb.w	r1, [sp, #295]	; 0x127
 15c:	a845      	add	r0, sp, #276	; 0x114
 15e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE>
 162:	2800      	cmp	r0, #0
 164:	d008      	beq.n	178 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x178>
 166:	e7ff      	b.n	168 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x168>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 168:	9844      	ldr	r0, [sp, #272]	; 0x110
 16a:	9942      	ldr	r1, [sp, #264]	; 0x108
 16c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE>
 170:	9048      	str	r0, [sp, #288]	; 0x120
 172:	2001      	movs	r0, #1
 174:	9047      	str	r0, [sp, #284]	; 0x11c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 176:	e005      	b.n	184 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x184>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 178:	9844      	ldr	r0, [sp, #272]	; 0x110
 17a:	2101      	movs	r1, #1
 17c:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 180:	9044      	str	r0, [sp, #272]	; 0x110
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 182:	e7dd      	b.n	140 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x140>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 184:	9847      	ldr	r0, [sp, #284]	; 0x11c
 186:	9948      	ldr	r1, [sp, #288]	; 0x120
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:95
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 188:	911e      	str	r1, [sp, #120]	; 0x78
 18a:	901d      	str	r0, [sp, #116]	; 0x74
 18c:	e7ff      	b.n	18e <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x18e>
 18e:	e003      	b.n	198 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x198>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:121
}
 190:	981d      	ldr	r0, [sp, #116]	; 0x74
 192:	991e      	ldr	r1, [sp, #120]	; 0x78
 194:	b05e      	add	sp, #376	; 0x178
 196:	bdb0      	pop	{r4, r5, r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:95
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 198:	e7fa      	b.n	190 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x190>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:98
        let chunk = read_unaligned_usize(ptr);
 19a:	9827      	ldr	r0, [sp, #156]	; 0x9c
 19c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE>
 1a0:	9028      	str	r0, [sp, #160]	; 0xa0
 1a2:	e7ff      	b.n	1a4 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x1a4>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:99
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1a4:	9828      	ldr	r0, [sp, #160]	; 0xa0
 1a6:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1a8:	4048      	eors	r0, r1
 1aa:	904a      	str	r0, [sp, #296]	; 0x128
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1ac:	984a      	ldr	r0, [sp, #296]	; 0x128
 1ae:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1b2:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 1b6:	994a      	ldr	r1, [sp, #296]	; 0x128
 1b8:	4388      	bics	r0, r1
 1ba:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1be:	2800      	cmp	r0, #0
 1c0:	bf18      	it	ne
 1c2:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:99
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1c4:	f88d 00a5 	strb.w	r0, [sp, #165]	; 0xa5
 1c8:	e7ff      	b.n	1ca <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x1ca>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:100
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1ca:	9828      	ldr	r0, [sp, #160]	; 0xa0
 1cc:	9920      	ldr	r1, [sp, #128]	; 0x80
 1ce:	4048      	eors	r0, r1
 1d0:	904b      	str	r0, [sp, #300]	; 0x12c
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1d2:	984b      	ldr	r0, [sp, #300]	; 0x12c
 1d4:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1d8:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 1dc:	994b      	ldr	r1, [sp, #300]	; 0x12c
 1de:	4388      	bics	r0, r1
 1e0:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1e4:	2800      	cmp	r0, #0
 1e6:	bf18      	it	ne
 1e8:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:100
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1ea:	f88d 00a6 	strb.w	r0, [sp, #166]	; 0xa6
 1ee:	e7ff      	b.n	1f0 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x1f0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:101
        if eq1 || eq2 {
 1f0:	f89d 00a5 	ldrb.w	r0, [sp, #165]	; 0xa5
 1f4:	07c0      	lsls	r0, r0, #31
 1f6:	2800      	cmp	r0, #0
 1f8:	d004      	beq.n	204 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x204>
 1fa:	e7ff      	b.n	1fc <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x1fc>
 1fc:	2001      	movs	r0, #1
 1fe:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 202:	e004      	b.n	20e <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x20e>
 204:	f89d 00a6 	ldrb.w	r0, [sp, #166]	; 0xa6
 208:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 20c:	e7ff      	b.n	20e <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x20e>
 20e:	f89d 00a7 	ldrb.w	r0, [sp, #167]	; 0xa7
 212:	07c0      	lsls	r0, r0, #31
 214:	2800      	cmp	r0, #0
 216:	d04d      	beq.n	2b4 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x2b4>
 218:	e7ff      	b.n	21a <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x21a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:102
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 21a:	9824      	ldr	r0, [sp, #144]	; 0x90
 21c:	9925      	ldr	r1, [sp, #148]	; 0x94
 21e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 220:	9b21      	ldr	r3, [sp, #132]	; 0x84
 222:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 226:	904c      	str	r0, [sp, #304]	; 0x130
 228:	914d      	str	r1, [sp, #308]	; 0x134
 22a:	924e      	str	r2, [sp, #312]	; 0x138
 22c:	934f      	str	r3, [sp, #316]	; 0x13c
 22e:	f8cd c140 	str.w	ip, [sp, #320]	; 0x140
_ZN6memchr8fallback14forward_search17he8219d70f1f7fcc6E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 232:	984c      	ldr	r0, [sp, #304]	; 0x130
 234:	994e      	ldr	r1, [sp, #312]	; 0x138
 236:	4288      	cmp	r0, r1
 238:	d907      	bls.n	24a <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x24a>
 23a:	e7ff      	b.n	23c <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x23c>
 23c:	f240 0000 	movw	r0, #0
 240:	f2c0 0000 	movt	r0, #0
 244:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 248:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 24a:	984e      	ldr	r0, [sp, #312]	; 0x138
 24c:	994d      	ldr	r1, [sp, #308]	; 0x134
 24e:	4288      	cmp	r0, r1
 250:	d907      	bls.n	262 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x262>
 252:	e7ff      	b.n	254 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x254>
 254:	f240 0000 	movw	r0, #0
 258:	f2c0 0000 	movt	r0, #0
 25c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 260:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 262:	e7ff      	b.n	264 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x264>
 264:	984e      	ldr	r0, [sp, #312]	; 0x138
 266:	994d      	ldr	r1, [sp, #308]	; 0x134
 268:	4288      	cmp	r0, r1
 26a:	d303      	bcc.n	274 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x274>
 26c:	e7ff      	b.n	26e <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x26e>
 26e:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 270:	9051      	str	r0, [sp, #324]	; 0x144
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 272:	e019      	b.n	2a8 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x2a8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 274:	984e      	ldr	r0, [sp, #312]	; 0x138
 276:	7800      	ldrb	r0, [r0, #0]
 278:	f88d 014f 	strb.w	r0, [sp, #335]	; 0x14f
 27c:	f89d 114f 	ldrb.w	r1, [sp, #335]	; 0x14f
 280:	a84f      	add	r0, sp, #316	; 0x13c
 282:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE>
 286:	2800      	cmp	r0, #0
 288:	d008      	beq.n	29c <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x29c>
 28a:	e7ff      	b.n	28c <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x28c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 28c:	984e      	ldr	r0, [sp, #312]	; 0x138
 28e:	994c      	ldr	r1, [sp, #304]	; 0x130
 290:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE>
 294:	9052      	str	r0, [sp, #328]	; 0x148
 296:	2001      	movs	r0, #1
 298:	9051      	str	r0, [sp, #324]	; 0x144
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 29a:	e005      	b.n	2a8 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x2a8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 29c:	984e      	ldr	r0, [sp, #312]	; 0x138
 29e:	2101      	movs	r1, #1
 2a0:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 2a4:	904e      	str	r0, [sp, #312]	; 0x138
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 2a6:	e7dd      	b.n	264 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x264>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 2a8:	9851      	ldr	r0, [sp, #324]	; 0x144
 2aa:	9952      	ldr	r1, [sp, #328]	; 0x148
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:102
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 2ac:	911e      	str	r1, [sp, #120]	; 0x78
 2ae:	901d      	str	r0, [sp, #116]	; 0x74
 2b0:	e7ff      	b.n	2b2 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x2b2>
 2b2:	e771      	b.n	198 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x198>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:105
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 2b4:	9827      	ldr	r0, [sp, #156]	; 0x9c
 2b6:	9924      	ldr	r1, [sp, #144]	; 0x90
 2b8:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 2ba:	4011      	ands	r1, r2
 2bc:	f1c1 0204 	rsb	r2, r1, #4
 2c0:	2304      	movs	r3, #4
 2c2:	428b      	cmp	r3, r1
 2c4:	900c      	str	r0, [sp, #48]	; 0x30
 2c6:	920b      	str	r2, [sp, #44]	; 0x2c
 2c8:	f0c0 813a 	bcc.w	540 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x540>
 2cc:	e7ff      	b.n	2ce <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x2ce>
 2ce:	980c      	ldr	r0, [sp, #48]	; 0x30
 2d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 2d2:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE>
 2d6:	900a      	str	r0, [sp, #40]	; 0x28
 2d8:	e7ff      	b.n	2da <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x2da>
 2da:	980a      	ldr	r0, [sp, #40]	; 0x28
 2dc:	9027      	str	r0, [sp, #156]	; 0x9c
 2de:	2100      	movs	r1, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:106
        debug_assert!(ptr > start_ptr);
 2e0:	2900      	cmp	r1, #0
 2e2:	d10d      	bne.n	300 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x300>
 2e4:	e7ff      	b.n	2e6 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x2e6>
 2e6:	9827      	ldr	r0, [sp, #156]	; 0x9c
 2e8:	9924      	ldr	r1, [sp, #144]	; 0x90
 2ea:	4288      	cmp	r0, r1
 2ec:	d807      	bhi.n	2fe <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x2fe>
 2ee:	e7ff      	b.n	2f0 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x2f0>
 2f0:	f240 0000 	movw	r0, #0
 2f4:	f2c0 0000 	movt	r0, #0
 2f8:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2fc:	defe      	udf	#254	; 0xfe
 2fe:	e7ff      	b.n	300 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x300>
 300:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:107
        debug_assert!(ptr_sub(end_ptr, USIZE_BYTES) >= start_ptr);
 302:	2800      	cmp	r0, #0
 304:	d113      	bne.n	32e <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x32e>
 306:	e7ff      	b.n	308 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x308>
 308:	9825      	ldr	r0, [sp, #148]	; 0x94
 30a:	2104      	movs	r1, #4
 30c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE>
 310:	9009      	str	r0, [sp, #36]	; 0x24
 312:	e7ff      	b.n	314 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x314>
 314:	9824      	ldr	r0, [sp, #144]	; 0x90
 316:	9909      	ldr	r1, [sp, #36]	; 0x24
 318:	4281      	cmp	r1, r0
 31a:	d207      	bcs.n	32c <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x32c>
 31c:	e7ff      	b.n	31e <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x31e>
 31e:	f240 0000 	movw	r0, #0
 322:	f2c0 0000 	movt	r0, #0
 326:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 32a:	defe      	udf	#254	; 0xfe
 32c:	e7ff      	b.n	32e <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x32e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:108
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 32e:	e7ff      	b.n	330 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x330>
 330:	9827      	ldr	r0, [sp, #156]	; 0x9c
 332:	9925      	ldr	r1, [sp, #148]	; 0x94
 334:	2204      	movs	r2, #4
 336:	9008      	str	r0, [sp, #32]
 338:	4608      	mov	r0, r1
 33a:	4611      	mov	r1, r2
 33c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE>
 340:	9007      	str	r0, [sp, #28]
 342:	e04b      	b.n	3dc <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x3dc>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:119
        forward_search(start_ptr, end_ptr, ptr, confirm)
 344:	9824      	ldr	r0, [sp, #144]	; 0x90
 346:	9925      	ldr	r1, [sp, #148]	; 0x94
 348:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 34a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 34c:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 350:	9054      	str	r0, [sp, #336]	; 0x150
 352:	9155      	str	r1, [sp, #340]	; 0x154
 354:	9256      	str	r2, [sp, #344]	; 0x158
 356:	9357      	str	r3, [sp, #348]	; 0x15c
 358:	f8cd c160 	str.w	ip, [sp, #352]	; 0x160
_ZN6memchr8fallback14forward_search17he8219d70f1f7fcc6E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 35c:	9854      	ldr	r0, [sp, #336]	; 0x150
 35e:	9956      	ldr	r1, [sp, #344]	; 0x158
 360:	4288      	cmp	r0, r1
 362:	d907      	bls.n	374 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x374>
 364:	e7ff      	b.n	366 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x366>
 366:	f240 0000 	movw	r0, #0
 36a:	f2c0 0000 	movt	r0, #0
 36e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 372:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 374:	9856      	ldr	r0, [sp, #344]	; 0x158
 376:	9955      	ldr	r1, [sp, #340]	; 0x154
 378:	4288      	cmp	r0, r1
 37a:	d907      	bls.n	38c <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x38c>
 37c:	e7ff      	b.n	37e <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x37e>
 37e:	f240 0000 	movw	r0, #0
 382:	f2c0 0000 	movt	r0, #0
 386:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 38a:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 38c:	e7ff      	b.n	38e <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x38e>
 38e:	9856      	ldr	r0, [sp, #344]	; 0x158
 390:	9955      	ldr	r1, [sp, #340]	; 0x154
 392:	4288      	cmp	r0, r1
 394:	d303      	bcc.n	39e <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x39e>
 396:	e7ff      	b.n	398 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x398>
 398:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 39a:	9059      	str	r0, [sp, #356]	; 0x164
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 39c:	e019      	b.n	3d2 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x3d2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 39e:	9856      	ldr	r0, [sp, #344]	; 0x158
 3a0:	7800      	ldrb	r0, [r0, #0]
 3a2:	f88d 016f 	strb.w	r0, [sp, #367]	; 0x16f
 3a6:	f89d 116f 	ldrb.w	r1, [sp, #367]	; 0x16f
 3aa:	a857      	add	r0, sp, #348	; 0x15c
 3ac:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE>
 3b0:	2800      	cmp	r0, #0
 3b2:	d008      	beq.n	3c6 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x3c6>
 3b4:	e7ff      	b.n	3b6 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x3b6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 3b6:	9856      	ldr	r0, [sp, #344]	; 0x158
 3b8:	9954      	ldr	r1, [sp, #336]	; 0x150
 3ba:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE>
 3be:	905a      	str	r0, [sp, #360]	; 0x168
 3c0:	2001      	movs	r0, #1
 3c2:	9059      	str	r0, [sp, #356]	; 0x164
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 3c4:	e005      	b.n	3d2 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x3d2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 3c6:	9856      	ldr	r0, [sp, #344]	; 0x158
 3c8:	2101      	movs	r1, #1
 3ca:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 3ce:	9056      	str	r0, [sp, #344]	; 0x158
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 3d0:	e7dd      	b.n	38e <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x38e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 3d2:	9859      	ldr	r0, [sp, #356]	; 0x164
 3d4:	995a      	ldr	r1, [sp, #360]	; 0x168
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:119
        forward_search(start_ptr, end_ptr, ptr, confirm)
 3d6:	911e      	str	r1, [sp, #120]	; 0x78
 3d8:	901d      	str	r0, [sp, #116]	; 0x74
 3da:	e0a9      	b.n	530 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x530>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:108
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 3dc:	9808      	ldr	r0, [sp, #32]
 3de:	9907      	ldr	r1, [sp, #28]
 3e0:	4288      	cmp	r0, r1
 3e2:	d8af      	bhi.n	344 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x344>
 3e4:	e7ff      	b.n	3e6 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x3e6>
 3e6:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:109
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 3e8:	2800      	cmp	r0, #0
 3ea:	d159      	bne.n	4a0 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x4a0>
 3ec:	e7ff      	b.n	3ee <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x3ee>
 3ee:	9827      	ldr	r0, [sp, #156]	; 0x9c
 3f0:	9006      	str	r0, [sp, #24]
 3f2:	e7ff      	b.n	3f4 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x3f4>
 3f4:	9806      	ldr	r0, [sp, #24]
 3f6:	f000 0103 	and.w	r1, r0, #3
 3fa:	912c      	str	r1, [sp, #176]	; 0xb0
 3fc:	f240 0100 	movw	r1, #0
 400:	f2c0 0100 	movt	r1, #0
 404:	912a      	str	r1, [sp, #168]	; 0xa8
 406:	a92c      	add	r1, sp, #176	; 0xb0
 408:	912b      	str	r1, [sp, #172]	; 0xac
 40a:	992a      	ldr	r1, [sp, #168]	; 0xa8
 40c:	912d      	str	r1, [sp, #180]	; 0xb4
 40e:	992b      	ldr	r1, [sp, #172]	; 0xac
 410:	912e      	str	r1, [sp, #184]	; 0xb8
 412:	992d      	ldr	r1, [sp, #180]	; 0xb4
 414:	6809      	ldr	r1, [r1, #0]
 416:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 418:	6812      	ldr	r2, [r2, #0]
 41a:	4291      	cmp	r1, r2
 41c:	d016      	beq.n	44c <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x44c>
 41e:	e7ff      	b.n	420 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x420>
 420:	982d      	ldr	r0, [sp, #180]	; 0xb4
 422:	903b      	str	r0, [sp, #236]	; 0xec
 424:	982e      	ldr	r0, [sp, #184]	; 0xb8
 426:	903c      	str	r0, [sp, #240]	; 0xf0
 428:	a83b      	add	r0, sp, #236	; 0xec
 42a:	9039      	str	r0, [sp, #228]	; 0xe4
 42c:	a83c      	add	r0, sp, #240	; 0xf0
 42e:	903a      	str	r0, [sp, #232]	; 0xe8
 430:	9839      	ldr	r0, [sp, #228]	; 0xe4
 432:	903d      	str	r0, [sp, #244]	; 0xf4
 434:	983a      	ldr	r0, [sp, #232]	; 0xe8
 436:	903e      	str	r0, [sp, #248]	; 0xf8
 438:	983d      	ldr	r0, [sp, #244]	; 0xf4
 43a:	f240 0100 	movw	r1, #0
 43e:	f2c0 0100 	movt	r1, #0
 442:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E>
 446:	9005      	str	r0, [sp, #20]
 448:	9104      	str	r1, [sp, #16]
 44a:	e000      	b.n	44e <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x44e>
 44c:	e028      	b.n	4a0 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x4a0>
 44e:	983e      	ldr	r0, [sp, #248]	; 0xf8
 450:	f240 0100 	movw	r1, #0
 454:	f2c0 0100 	movt	r1, #0
 458:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E>
 45c:	9003      	str	r0, [sp, #12]
 45e:	9102      	str	r1, [sp, #8]
 460:	e7ff      	b.n	462 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x462>
 462:	9805      	ldr	r0, [sp, #20]
 464:	9035      	str	r0, [sp, #212]	; 0xd4
 466:	9904      	ldr	r1, [sp, #16]
 468:	9136      	str	r1, [sp, #216]	; 0xd8
 46a:	9a03      	ldr	r2, [sp, #12]
 46c:	9237      	str	r2, [sp, #220]	; 0xdc
 46e:	9b02      	ldr	r3, [sp, #8]
 470:	9338      	str	r3, [sp, #224]	; 0xe0
 472:	46ec      	mov	ip, sp
 474:	f04f 0e02 	mov.w	lr, #2
 478:	f8cc e000 	str.w	lr, [ip]
 47c:	f240 0100 	movw	r1, #0
 480:	f2c0 0100 	movt	r1, #0
 484:	a82f      	add	r0, sp, #188	; 0xbc
 486:	2203      	movs	r2, #3
 488:	ab35      	add	r3, sp, #212	; 0xd4
 48a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E>
 48e:	e7ff      	b.n	2 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x2>
 490:	f240 0100 	movw	r1, #0
 494:	f2c0 0100 	movt	r1, #0
 498:	a82f      	add	r0, sp, #188	; 0xbc
 49a:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 49e:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:111
            let chunk = *(ptr as *const usize);
 4a0:	9827      	ldr	r0, [sp, #156]	; 0x9c
 4a2:	6800      	ldr	r0, [r0, #0]
 4a4:	903f      	str	r0, [sp, #252]	; 0xfc
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:112
            let eq1 = contains_zero_byte(chunk ^ vn1);
 4a6:	983f      	ldr	r0, [sp, #252]	; 0xfc
 4a8:	991f      	ldr	r1, [sp, #124]	; 0x7c
 4aa:	4048      	eors	r0, r1
 4ac:	905c      	str	r0, [sp, #368]	; 0x170
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4ae:	985c      	ldr	r0, [sp, #368]	; 0x170
 4b0:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4b4:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 4b8:	995c      	ldr	r1, [sp, #368]	; 0x170
 4ba:	4388      	bics	r0, r1
 4bc:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4c0:	2800      	cmp	r0, #0
 4c2:	bf18      	it	ne
 4c4:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:112
            let eq1 = contains_zero_byte(chunk ^ vn1);
 4c6:	f88d 0103 	strb.w	r0, [sp, #259]	; 0x103
 4ca:	e7ff      	b.n	4cc <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x4cc>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:113
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4cc:	983f      	ldr	r0, [sp, #252]	; 0xfc
 4ce:	9920      	ldr	r1, [sp, #128]	; 0x80
 4d0:	4048      	eors	r0, r1
 4d2:	905d      	str	r0, [sp, #372]	; 0x174
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4d4:	985d      	ldr	r0, [sp, #372]	; 0x174
 4d6:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4da:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 4de:	995d      	ldr	r1, [sp, #372]	; 0x174
 4e0:	4388      	bics	r0, r1
 4e2:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4e6:	2800      	cmp	r0, #0
 4e8:	bf18      	it	ne
 4ea:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:113
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4ec:	f88d 0104 	strb.w	r0, [sp, #260]	; 0x104
 4f0:	e7ff      	b.n	4f2 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x4f2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:114
            if eq1 || eq2 {
 4f2:	f89d 0103 	ldrb.w	r0, [sp, #259]	; 0x103
 4f6:	07c0      	lsls	r0, r0, #31
 4f8:	2800      	cmp	r0, #0
 4fa:	d004      	beq.n	506 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x506>
 4fc:	e7ff      	b.n	4fe <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x4fe>
 4fe:	2001      	movs	r0, #1
 500:	f88d 0105 	strb.w	r0, [sp, #261]	; 0x105
 504:	e004      	b.n	510 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x510>
 506:	f89d 0104 	ldrb.w	r0, [sp, #260]	; 0x104
 50a:	f88d 0105 	strb.w	r0, [sp, #261]	; 0x105
 50e:	e7ff      	b.n	510 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x510>
 510:	f89d 0105 	ldrb.w	r0, [sp, #261]	; 0x105
 514:	07c0      	lsls	r0, r0, #31
 516:	2800      	cmp	r0, #0
 518:	d001      	beq.n	51e <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x51e>
 51a:	e7ff      	b.n	51c <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x51c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:115
                break;
 51c:	e712      	b.n	344 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x344>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:117
            ptr = ptr_add(ptr, USIZE_BYTES);
 51e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 520:	2104      	movs	r1, #4
 522:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE>
 526:	9001      	str	r0, [sp, #4]
 528:	e7ff      	b.n	52a <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x52a>
 52a:	9801      	ldr	r0, [sp, #4]
 52c:	9027      	str	r0, [sp, #156]	; 0x9c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:108
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 52e:	e6ff      	b.n	330 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x330>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:121
}
 530:	e62e      	b.n	190 <_ZN6memchr8fallback7memchr217hb464b3a3d7bdb29cE+0x190>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:88
    let align = USIZE_BYTES - 1;
 532:	f240 0000 	movw	r0, #0
 536:	f2c0 0000 	movt	r0, #0
 53a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 53e:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:105
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 540:	f240 0000 	movw	r0, #0
 544:	f2c0 0000 	movt	r0, #0
 548:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 54c:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h095464c0bc8febc1E:

00000000 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h095464c0bc8febc1E>:
_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h095464c0bc8febc1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:87
    let confirm = |byte| byte == n1 || byte == n2;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100e 	strb.w	r1, [sp, #14]
   c:	f89d 000e 	ldrb.w	r0, [sp, #14]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d104      	bne.n	28 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h095464c0bc8febc1E+0x28>
  1e:	e7ff      	b.n	20 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h095464c0bc8febc1E+0x20>
  20:	2001      	movs	r0, #1
  22:	f88d 000f 	strb.w	r0, [sp, #15]
  26:	e00b      	b.n	40 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h095464c0bc8febc1E+0x40>
  28:	f89d 000e 	ldrb.w	r0, [sp, #14]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6849      	ldr	r1, [r1, #4]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000f 	strb.w	r0, [sp, #15]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h095464c0bc8febc1E+0x40>
  40:	f89d 000f 	ldrb.w	r0, [sp, #15]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E:

00000000 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E>:
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:124
pub fn memchr3(n1: u8, n2: u8, n3: u8, haystack: &[u8]) -> Option<usize> {
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b0e8      	sub	sp, #416	; 0x1a0
   4:	f8dd c1b0 	ldr.w	ip, [sp, #432]	; 0x1b0
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	f88d 006d 	strb.w	r0, [sp, #109]	; 0x6d
  14:	f88d 106e 	strb.w	r1, [sp, #110]	; 0x6e
  18:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  1c:	931c      	str	r3, [sp, #112]	; 0x70
  1e:	f8cd c074 	str.w	ip, [sp, #116]	; 0x74
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:125
    let vn1 = repeat_byte(n1);
  22:	f89d 006d 	ldrb.w	r0, [sp, #109]	; 0x6d
  26:	f88d 013d 	strb.w	r0, [sp, #317]	; 0x13d
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  2a:	f89d 013d 	ldrb.w	r0, [sp, #317]	; 0x13d
  2e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  32:	fba0 0101 	umull	r0, r1, r0, r1
  36:	2900      	cmp	r1, #0
  38:	f8cd e068 	str.w	lr, [sp, #104]	; 0x68
  3c:	9419      	str	r4, [sp, #100]	; 0x64
  3e:	9518      	str	r5, [sp, #96]	; 0x60
  40:	9617      	str	r6, [sp, #92]	; 0x5c
  42:	9016      	str	r0, [sp, #88]	; 0x58
  44:	d007      	beq.n	56 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x56>
  46:	e7ff      	b.n	48 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x48>
  48:	f240 0000 	movw	r0, #0
  4c:	f2c0 0000 	movt	r0, #0
  50:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  54:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:125
    let vn1 = repeat_byte(n1);
  56:	9816      	ldr	r0, [sp, #88]	; 0x58
  58:	9020      	str	r0, [sp, #128]	; 0x80
  5a:	e7ff      	b.n	5c <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x5c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:126
    let vn2 = repeat_byte(n2);
  5c:	f89d 006e 	ldrb.w	r0, [sp, #110]	; 0x6e
  60:	f88d 013e 	strb.w	r0, [sp, #318]	; 0x13e
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  64:	f89d 013e 	ldrb.w	r0, [sp, #318]	; 0x13e
  68:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  6c:	fba0 0101 	umull	r0, r1, r0, r1
  70:	2900      	cmp	r1, #0
  72:	9015      	str	r0, [sp, #84]	; 0x54
  74:	d007      	beq.n	86 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x86>
  76:	e7ff      	b.n	78 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x78>
  78:	f240 0000 	movw	r0, #0
  7c:	f2c0 0000 	movt	r0, #0
  80:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  84:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:126
    let vn2 = repeat_byte(n2);
  86:	9815      	ldr	r0, [sp, #84]	; 0x54
  88:	9021      	str	r0, [sp, #132]	; 0x84
  8a:	e7ff      	b.n	8c <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x8c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:127
    let vn3 = repeat_byte(n3);
  8c:	f89d 006f 	ldrb.w	r0, [sp, #111]	; 0x6f
  90:	f88d 013f 	strb.w	r0, [sp, #319]	; 0x13f
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  94:	f89d 013f 	ldrb.w	r0, [sp, #319]	; 0x13f
  98:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  9c:	fba0 0101 	umull	r0, r1, r0, r1
  a0:	2900      	cmp	r1, #0
  a2:	9014      	str	r0, [sp, #80]	; 0x50
  a4:	d007      	beq.n	b6 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0xb6>
  a6:	e7ff      	b.n	a8 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0xa8>
  a8:	f240 0000 	movw	r0, #0
  ac:	f2c0 0000 	movt	r0, #0
  b0:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  b4:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:127
    let vn3 = repeat_byte(n3);
  b6:	9814      	ldr	r0, [sp, #80]	; 0x50
  b8:	9022      	str	r0, [sp, #136]	; 0x88
  ba:	e7ff      	b.n	bc <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0xbc>
  bc:	f10d 006d 	add.w	r0, sp, #109	; 0x6d
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:128
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
  c0:	9023      	str	r0, [sp, #140]	; 0x8c
  c2:	f10d 006e 	add.w	r0, sp, #110	; 0x6e
  c6:	9024      	str	r0, [sp, #144]	; 0x90
  c8:	f10d 006f 	add.w	r0, sp, #111	; 0x6f
  cc:	9025      	str	r0, [sp, #148]	; 0x94
  ce:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:129
    let align = USIZE_BYTES - 1;
  d0:	1e41      	subs	r1, r0, #1
  d2:	2801      	cmp	r0, #1
  d4:	9113      	str	r1, [sp, #76]	; 0x4c
  d6:	f0c0 829b 	bcc.w	610 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x610>
  da:	e7ff      	b.n	dc <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0xdc>
  dc:	9813      	ldr	r0, [sp, #76]	; 0x4c
  de:	9026      	str	r0, [sp, #152]	; 0x98
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:130
    let start_ptr = haystack.as_ptr();
  e0:	981c      	ldr	r0, [sp, #112]	; 0x70
  e2:	991d      	ldr	r1, [sp, #116]	; 0x74
  e4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  e8:	9027      	str	r0, [sp, #156]	; 0x9c
  ea:	e7ff      	b.n	ec <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0xec>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:131
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ec:	981c      	ldr	r0, [sp, #112]	; 0x70
  ee:	991d      	ldr	r1, [sp, #116]	; 0x74
  f0:	9012      	str	r0, [sp, #72]	; 0x48
  f2:	9111      	str	r1, [sp, #68]	; 0x44
  f4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  f8:	9010      	str	r0, [sp, #64]	; 0x40
  fa:	e7ff      	b.n	fc <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0xfc>
  fc:	9810      	ldr	r0, [sp, #64]	; 0x40
  fe:	9029      	str	r0, [sp, #164]	; 0xa4
 100:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 102:	9812      	ldr	r0, [sp, #72]	; 0x48
 104:	9911      	ldr	r1, [sp, #68]	; 0x44
 106:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E>
 10a:	900f      	str	r0, [sp, #60]	; 0x3c
 10c:	910e      	str	r1, [sp, #56]	; 0x38
 10e:	e7ff      	b.n	110 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x110>
 110:	980f      	ldr	r0, [sp, #60]	; 0x3c
 112:	990e      	ldr	r1, [sp, #56]	; 0x38
 114:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
 118:	9028      	str	r0, [sp, #160]	; 0xa0
 11a:	e7ff      	b.n	11c <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x11c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:132
    let mut ptr = start_ptr;
 11c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 11e:	902a      	str	r0, [sp, #168]	; 0xa8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:135
        if haystack.len() < USIZE_BYTES {
 120:	981c      	ldr	r0, [sp, #112]	; 0x70
 122:	991d      	ldr	r1, [sp, #116]	; 0x74
 124:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
 128:	900d      	str	r0, [sp, #52]	; 0x34
 12a:	e7ff      	b.n	12c <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x12c>
 12c:	980d      	ldr	r0, [sp, #52]	; 0x34
 12e:	2803      	cmp	r0, #3
 130:	d856      	bhi.n	1e0 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x1e0>
 132:	e7ff      	b.n	134 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x134>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:136
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 134:	9827      	ldr	r0, [sp, #156]	; 0x9c
 136:	9928      	ldr	r1, [sp, #160]	; 0xa0
 138:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 13a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 13c:	f8dd c090 	ldr.w	ip, [sp, #144]	; 0x90
 140:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 144:	f8cd e0b4 	str.w	lr, [sp, #180]	; 0xb4
 148:	f8cd c0b0 	str.w	ip, [sp, #176]	; 0xb0
 14c:	932b      	str	r3, [sp, #172]	; 0xac
 14e:	9050      	str	r0, [sp, #320]	; 0x140
 150:	9151      	str	r1, [sp, #324]	; 0x144
 152:	9252      	str	r2, [sp, #328]	; 0x148
_ZN6memchr8fallback14forward_search17h17e09f09911fae1dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 154:	9850      	ldr	r0, [sp, #320]	; 0x140
 156:	9952      	ldr	r1, [sp, #328]	; 0x148
 158:	4288      	cmp	r0, r1
 15a:	d907      	bls.n	16c <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x16c>
 15c:	e7ff      	b.n	15e <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x15e>
 15e:	f240 0000 	movw	r0, #0
 162:	f2c0 0000 	movt	r0, #0
 166:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 16a:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 16c:	9852      	ldr	r0, [sp, #328]	; 0x148
 16e:	9951      	ldr	r1, [sp, #324]	; 0x144
 170:	4288      	cmp	r0, r1
 172:	d907      	bls.n	184 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x184>
 174:	e7ff      	b.n	176 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x176>
 176:	f240 0000 	movw	r0, #0
 17a:	f2c0 0000 	movt	r0, #0
 17e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 182:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 184:	e7ff      	b.n	186 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x186>
 186:	9852      	ldr	r0, [sp, #328]	; 0x148
 188:	9951      	ldr	r1, [sp, #324]	; 0x144
 18a:	4288      	cmp	r0, r1
 18c:	d303      	bcc.n	196 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x196>
 18e:	e7ff      	b.n	190 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x190>
 190:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 192:	9053      	str	r0, [sp, #332]	; 0x14c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 194:	e019      	b.n	1ca <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x1ca>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 196:	9852      	ldr	r0, [sp, #328]	; 0x148
 198:	7800      	ldrb	r0, [r0, #0]
 19a:	f88d 0157 	strb.w	r0, [sp, #343]	; 0x157
 19e:	f89d 1157 	ldrb.w	r1, [sp, #343]	; 0x157
 1a2:	a82b      	add	r0, sp, #172	; 0xac
 1a4:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E>
 1a8:	2800      	cmp	r0, #0
 1aa:	d008      	beq.n	1be <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x1be>
 1ac:	e7ff      	b.n	1ae <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x1ae>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 1ae:	9852      	ldr	r0, [sp, #328]	; 0x148
 1b0:	9950      	ldr	r1, [sp, #320]	; 0x140
 1b2:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E>
 1b6:	9054      	str	r0, [sp, #336]	; 0x150
 1b8:	2001      	movs	r0, #1
 1ba:	9053      	str	r0, [sp, #332]	; 0x14c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 1bc:	e005      	b.n	1ca <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x1ca>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 1be:	9852      	ldr	r0, [sp, #328]	; 0x148
 1c0:	2101      	movs	r1, #1
 1c2:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 1c6:	9052      	str	r0, [sp, #328]	; 0x148
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 1c8:	e7dd      	b.n	186 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x186>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 1ca:	9853      	ldr	r0, [sp, #332]	; 0x14c
 1cc:	9954      	ldr	r1, [sp, #336]	; 0x150
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:136
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1ce:	911f      	str	r1, [sp, #124]	; 0x7c
 1d0:	901e      	str	r0, [sp, #120]	; 0x78
 1d2:	e7ff      	b.n	1d4 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x1d4>
 1d4:	e003      	b.n	1de <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x1de>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:164
}
 1d6:	981e      	ldr	r0, [sp, #120]	; 0x78
 1d8:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1da:	b068      	add	sp, #416	; 0x1a0
 1dc:	bd70      	pop	{r4, r5, r6, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:136
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1de:	e7fa      	b.n	1d6 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x1d6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:139
        let chunk = read_unaligned_usize(ptr);
 1e0:	982a      	ldr	r0, [sp, #168]	; 0xa8
 1e2:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E>
 1e6:	902e      	str	r0, [sp, #184]	; 0xb8
 1e8:	e7ff      	b.n	1ea <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x1ea>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:140
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1ea:	982e      	ldr	r0, [sp, #184]	; 0xb8
 1ec:	9920      	ldr	r1, [sp, #128]	; 0x80
 1ee:	4048      	eors	r0, r1
 1f0:	9056      	str	r0, [sp, #344]	; 0x158
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1f2:	9856      	ldr	r0, [sp, #344]	; 0x158
 1f4:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1f8:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 1fc:	9956      	ldr	r1, [sp, #344]	; 0x158
 1fe:	4388      	bics	r0, r1
 200:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 204:	2800      	cmp	r0, #0
 206:	bf18      	it	ne
 208:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:140
        let eq1 = contains_zero_byte(chunk ^ vn1);
 20a:	f88d 00bf 	strb.w	r0, [sp, #191]	; 0xbf
 20e:	e7ff      	b.n	210 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x210>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:141
        let eq2 = contains_zero_byte(chunk ^ vn2);
 210:	982e      	ldr	r0, [sp, #184]	; 0xb8
 212:	9921      	ldr	r1, [sp, #132]	; 0x84
 214:	4048      	eors	r0, r1
 216:	9057      	str	r0, [sp, #348]	; 0x15c
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 218:	9857      	ldr	r0, [sp, #348]	; 0x15c
 21a:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 21e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 222:	9957      	ldr	r1, [sp, #348]	; 0x15c
 224:	4388      	bics	r0, r1
 226:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 22a:	2800      	cmp	r0, #0
 22c:	bf18      	it	ne
 22e:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:141
        let eq2 = contains_zero_byte(chunk ^ vn2);
 230:	f88d 00c0 	strb.w	r0, [sp, #192]	; 0xc0
 234:	e7ff      	b.n	236 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x236>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:142
        let eq3 = contains_zero_byte(chunk ^ vn3);
 236:	982e      	ldr	r0, [sp, #184]	; 0xb8
 238:	9922      	ldr	r1, [sp, #136]	; 0x88
 23a:	4048      	eors	r0, r1
 23c:	9058      	str	r0, [sp, #352]	; 0x160
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 23e:	9858      	ldr	r0, [sp, #352]	; 0x160
 240:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 244:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 248:	9958      	ldr	r1, [sp, #352]	; 0x160
 24a:	4388      	bics	r0, r1
 24c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 250:	2800      	cmp	r0, #0
 252:	bf18      	it	ne
 254:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:142
        let eq3 = contains_zero_byte(chunk ^ vn3);
 256:	f88d 00c1 	strb.w	r0, [sp, #193]	; 0xc1
 25a:	e7ff      	b.n	25c <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x25c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:143
        if eq1 || eq2 || eq3 {
 25c:	f89d 00bf 	ldrb.w	r0, [sp, #191]	; 0xbf
 260:	07c0      	lsls	r0, r0, #31
 262:	2800      	cmp	r0, #0
 264:	d10f      	bne.n	286 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x286>
 266:	e012      	b.n	28e <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x28e>
 268:	2001      	movs	r0, #1
 26a:	f88d 00c2 	strb.w	r0, [sp, #194]	; 0xc2
 26e:	e004      	b.n	27a <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x27a>
 270:	f89d 00c1 	ldrb.w	r0, [sp, #193]	; 0xc1
 274:	f88d 00c2 	strb.w	r0, [sp, #194]	; 0xc2
 278:	e7ff      	b.n	27a <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x27a>
 27a:	f89d 00c2 	ldrb.w	r0, [sp, #194]	; 0xc2
 27e:	07c0      	lsls	r0, r0, #31
 280:	2800      	cmp	r0, #0
 282:	d10f      	bne.n	2a4 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x2a4>
 284:	e05f      	b.n	346 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x346>
 286:	2001      	movs	r0, #1
 288:	f88d 00c3 	strb.w	r0, [sp, #195]	; 0xc3
 28c:	e004      	b.n	298 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x298>
 28e:	f89d 00c0 	ldrb.w	r0, [sp, #192]	; 0xc0
 292:	f88d 00c3 	strb.w	r0, [sp, #195]	; 0xc3
 296:	e7ff      	b.n	298 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x298>
 298:	f89d 00c3 	ldrb.w	r0, [sp, #195]	; 0xc3
 29c:	07c0      	lsls	r0, r0, #31
 29e:	2800      	cmp	r0, #0
 2a0:	d1e2      	bne.n	268 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x268>
 2a2:	e7e5      	b.n	270 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x270>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:144
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 2a4:	9827      	ldr	r0, [sp, #156]	; 0x9c
 2a6:	9928      	ldr	r1, [sp, #160]	; 0xa0
 2a8:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 2aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 2ac:	f8dd c090 	ldr.w	ip, [sp, #144]	; 0x90
 2b0:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 2b4:	f8cd e0cc 	str.w	lr, [sp, #204]	; 0xcc
 2b8:	f8cd c0c8 	str.w	ip, [sp, #200]	; 0xc8
 2bc:	9331      	str	r3, [sp, #196]	; 0xc4
 2be:	9059      	str	r0, [sp, #356]	; 0x164
 2c0:	915a      	str	r1, [sp, #360]	; 0x168
 2c2:	925b      	str	r2, [sp, #364]	; 0x16c
_ZN6memchr8fallback14forward_search17h17e09f09911fae1dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 2c4:	9859      	ldr	r0, [sp, #356]	; 0x164
 2c6:	995b      	ldr	r1, [sp, #364]	; 0x16c
 2c8:	4288      	cmp	r0, r1
 2ca:	d907      	bls.n	2dc <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x2dc>
 2cc:	e7ff      	b.n	2ce <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x2ce>
 2ce:	f240 0000 	movw	r0, #0
 2d2:	f2c0 0000 	movt	r0, #0
 2d6:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2da:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 2dc:	985b      	ldr	r0, [sp, #364]	; 0x16c
 2de:	995a      	ldr	r1, [sp, #360]	; 0x168
 2e0:	4288      	cmp	r0, r1
 2e2:	d907      	bls.n	2f4 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x2f4>
 2e4:	e7ff      	b.n	2e6 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x2e6>
 2e6:	f240 0000 	movw	r0, #0
 2ea:	f2c0 0000 	movt	r0, #0
 2ee:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2f2:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 2f4:	e7ff      	b.n	2f6 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x2f6>
 2f6:	985b      	ldr	r0, [sp, #364]	; 0x16c
 2f8:	995a      	ldr	r1, [sp, #360]	; 0x168
 2fa:	4288      	cmp	r0, r1
 2fc:	d303      	bcc.n	306 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x306>
 2fe:	e7ff      	b.n	300 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x300>
 300:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 302:	905c      	str	r0, [sp, #368]	; 0x170
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 304:	e019      	b.n	33a <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x33a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 306:	985b      	ldr	r0, [sp, #364]	; 0x16c
 308:	7800      	ldrb	r0, [r0, #0]
 30a:	f88d 017b 	strb.w	r0, [sp, #379]	; 0x17b
 30e:	f89d 117b 	ldrb.w	r1, [sp, #379]	; 0x17b
 312:	a831      	add	r0, sp, #196	; 0xc4
 314:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E>
 318:	2800      	cmp	r0, #0
 31a:	d008      	beq.n	32e <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x32e>
 31c:	e7ff      	b.n	31e <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x31e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 31e:	985b      	ldr	r0, [sp, #364]	; 0x16c
 320:	9959      	ldr	r1, [sp, #356]	; 0x164
 322:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E>
 326:	905d      	str	r0, [sp, #372]	; 0x174
 328:	2001      	movs	r0, #1
 32a:	905c      	str	r0, [sp, #368]	; 0x170
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 32c:	e005      	b.n	33a <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x33a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 32e:	985b      	ldr	r0, [sp, #364]	; 0x16c
 330:	2101      	movs	r1, #1
 332:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 336:	905b      	str	r0, [sp, #364]	; 0x16c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 338:	e7dd      	b.n	2f6 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x2f6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 33a:	985c      	ldr	r0, [sp, #368]	; 0x170
 33c:	995d      	ldr	r1, [sp, #372]	; 0x174
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:144
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 33e:	911f      	str	r1, [sp, #124]	; 0x7c
 340:	901e      	str	r0, [sp, #120]	; 0x78
 342:	e7ff      	b.n	344 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x344>
 344:	e74b      	b.n	1de <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x1de>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:147
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 346:	982a      	ldr	r0, [sp, #168]	; 0xa8
 348:	9927      	ldr	r1, [sp, #156]	; 0x9c
 34a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 34c:	4011      	ands	r1, r2
 34e:	f1c1 0204 	rsb	r2, r1, #4
 352:	2304      	movs	r3, #4
 354:	428b      	cmp	r3, r1
 356:	900c      	str	r0, [sp, #48]	; 0x30
 358:	920b      	str	r2, [sp, #44]	; 0x2c
 35a:	f0c0 8160 	bcc.w	61e <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x61e>
 35e:	e7ff      	b.n	360 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x360>
 360:	980c      	ldr	r0, [sp, #48]	; 0x30
 362:	990b      	ldr	r1, [sp, #44]	; 0x2c
 364:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E>
 368:	900a      	str	r0, [sp, #40]	; 0x28
 36a:	e7ff      	b.n	36c <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x36c>
 36c:	980a      	ldr	r0, [sp, #40]	; 0x28
 36e:	902a      	str	r0, [sp, #168]	; 0xa8
 370:	2100      	movs	r1, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:148
        debug_assert!(ptr > start_ptr);
 372:	2900      	cmp	r1, #0
 374:	d10d      	bne.n	392 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x392>
 376:	e7ff      	b.n	378 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x378>
 378:	982a      	ldr	r0, [sp, #168]	; 0xa8
 37a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 37c:	4288      	cmp	r0, r1
 37e:	d807      	bhi.n	390 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x390>
 380:	e7ff      	b.n	382 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x382>
 382:	f240 0000 	movw	r0, #0
 386:	f2c0 0000 	movt	r0, #0
 38a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 38e:	defe      	udf	#254	; 0xfe
 390:	e7ff      	b.n	392 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x392>
 392:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:149
        debug_assert!(ptr_sub(end_ptr, USIZE_BYTES) >= start_ptr);
 394:	2800      	cmp	r0, #0
 396:	d113      	bne.n	3c0 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x3c0>
 398:	e7ff      	b.n	39a <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x39a>
 39a:	9828      	ldr	r0, [sp, #160]	; 0xa0
 39c:	2104      	movs	r1, #4
 39e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E>
 3a2:	9009      	str	r0, [sp, #36]	; 0x24
 3a4:	e7ff      	b.n	3a6 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x3a6>
 3a6:	9827      	ldr	r0, [sp, #156]	; 0x9c
 3a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 3aa:	4281      	cmp	r1, r0
 3ac:	d207      	bcs.n	3be <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x3be>
 3ae:	e7ff      	b.n	3b0 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x3b0>
 3b0:	f240 0000 	movw	r0, #0
 3b4:	f2c0 0000 	movt	r0, #0
 3b8:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 3bc:	defe      	udf	#254	; 0xfe
 3be:	e7ff      	b.n	3c0 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x3c0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:150
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 3c0:	e7ff      	b.n	3c2 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x3c2>
 3c2:	982a      	ldr	r0, [sp, #168]	; 0xa8
 3c4:	9928      	ldr	r1, [sp, #160]	; 0xa0
 3c6:	2204      	movs	r2, #4
 3c8:	9008      	str	r0, [sp, #32]
 3ca:	4608      	mov	r0, r1
 3cc:	4611      	mov	r1, r2
 3ce:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E>
 3d2:	9007      	str	r0, [sp, #28]
 3d4:	e04f      	b.n	476 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x476>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:162
        forward_search(start_ptr, end_ptr, ptr, confirm)
 3d6:	9827      	ldr	r0, [sp, #156]	; 0x9c
 3d8:	9928      	ldr	r1, [sp, #160]	; 0xa0
 3da:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 3dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 3de:	f8dd c090 	ldr.w	ip, [sp, #144]	; 0x90
 3e2:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 3e6:	f8cd e138 	str.w	lr, [sp, #312]	; 0x138
 3ea:	f8cd c134 	str.w	ip, [sp, #308]	; 0x134
 3ee:	934c      	str	r3, [sp, #304]	; 0x130
 3f0:	905f      	str	r0, [sp, #380]	; 0x17c
 3f2:	9160      	str	r1, [sp, #384]	; 0x180
 3f4:	9261      	str	r2, [sp, #388]	; 0x184
_ZN6memchr8fallback14forward_search17h17e09f09911fae1dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 3f6:	985f      	ldr	r0, [sp, #380]	; 0x17c
 3f8:	9961      	ldr	r1, [sp, #388]	; 0x184
 3fa:	4288      	cmp	r0, r1
 3fc:	d907      	bls.n	40e <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x40e>
 3fe:	e7ff      	b.n	400 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x400>
 400:	f240 0000 	movw	r0, #0
 404:	f2c0 0000 	movt	r0, #0
 408:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 40c:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 40e:	9861      	ldr	r0, [sp, #388]	; 0x184
 410:	9960      	ldr	r1, [sp, #384]	; 0x180
 412:	4288      	cmp	r0, r1
 414:	d907      	bls.n	426 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x426>
 416:	e7ff      	b.n	418 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x418>
 418:	f240 0000 	movw	r0, #0
 41c:	f2c0 0000 	movt	r0, #0
 420:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 424:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 426:	e7ff      	b.n	428 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x428>
 428:	9861      	ldr	r0, [sp, #388]	; 0x184
 42a:	9960      	ldr	r1, [sp, #384]	; 0x180
 42c:	4288      	cmp	r0, r1
 42e:	d303      	bcc.n	438 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x438>
 430:	e7ff      	b.n	432 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x432>
 432:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 434:	9062      	str	r0, [sp, #392]	; 0x188
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 436:	e019      	b.n	46c <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x46c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 438:	9861      	ldr	r0, [sp, #388]	; 0x184
 43a:	7800      	ldrb	r0, [r0, #0]
 43c:	f88d 0193 	strb.w	r0, [sp, #403]	; 0x193
 440:	f89d 1193 	ldrb.w	r1, [sp, #403]	; 0x193
 444:	a84c      	add	r0, sp, #304	; 0x130
 446:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E>
 44a:	2800      	cmp	r0, #0
 44c:	d008      	beq.n	460 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x460>
 44e:	e7ff      	b.n	450 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x450>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 450:	9861      	ldr	r0, [sp, #388]	; 0x184
 452:	995f      	ldr	r1, [sp, #380]	; 0x17c
 454:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E>
 458:	9063      	str	r0, [sp, #396]	; 0x18c
 45a:	2001      	movs	r0, #1
 45c:	9062      	str	r0, [sp, #392]	; 0x188
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 45e:	e005      	b.n	46c <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x46c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 460:	9861      	ldr	r0, [sp, #388]	; 0x184
 462:	2101      	movs	r1, #1
 464:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 468:	9061      	str	r0, [sp, #388]	; 0x184
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 46a:	e7dd      	b.n	428 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x428>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 46c:	9862      	ldr	r0, [sp, #392]	; 0x188
 46e:	9963      	ldr	r1, [sp, #396]	; 0x18c
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:162
        forward_search(start_ptr, end_ptr, ptr, confirm)
 470:	911f      	str	r1, [sp, #124]	; 0x7c
 472:	901e      	str	r0, [sp, #120]	; 0x78
 474:	e0cb      	b.n	60e <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x60e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:150
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 476:	9808      	ldr	r0, [sp, #32]
 478:	9907      	ldr	r1, [sp, #28]
 47a:	4288      	cmp	r0, r1
 47c:	d8ab      	bhi.n	3d6 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x3d6>
 47e:	e7ff      	b.n	480 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x480>
 480:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:151
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 482:	2800      	cmp	r0, #0
 484:	d159      	bne.n	53a <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x53a>
 486:	e7ff      	b.n	488 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x488>
 488:	982a      	ldr	r0, [sp, #168]	; 0xa8
 48a:	9006      	str	r0, [sp, #24]
 48c:	e7ff      	b.n	48e <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x48e>
 48e:	9806      	ldr	r0, [sp, #24]
 490:	f000 0103 	and.w	r1, r0, #3
 494:	9136      	str	r1, [sp, #216]	; 0xd8
 496:	f240 0100 	movw	r1, #0
 49a:	f2c0 0100 	movt	r1, #0
 49e:	9134      	str	r1, [sp, #208]	; 0xd0
 4a0:	a936      	add	r1, sp, #216	; 0xd8
 4a2:	9135      	str	r1, [sp, #212]	; 0xd4
 4a4:	9934      	ldr	r1, [sp, #208]	; 0xd0
 4a6:	9137      	str	r1, [sp, #220]	; 0xdc
 4a8:	9935      	ldr	r1, [sp, #212]	; 0xd4
 4aa:	9138      	str	r1, [sp, #224]	; 0xe0
 4ac:	9937      	ldr	r1, [sp, #220]	; 0xdc
 4ae:	6809      	ldr	r1, [r1, #0]
 4b0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 4b2:	6812      	ldr	r2, [r2, #0]
 4b4:	4291      	cmp	r1, r2
 4b6:	d016      	beq.n	4e6 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x4e6>
 4b8:	e7ff      	b.n	4ba <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x4ba>
 4ba:	9837      	ldr	r0, [sp, #220]	; 0xdc
 4bc:	9045      	str	r0, [sp, #276]	; 0x114
 4be:	9838      	ldr	r0, [sp, #224]	; 0xe0
 4c0:	9046      	str	r0, [sp, #280]	; 0x118
 4c2:	a845      	add	r0, sp, #276	; 0x114
 4c4:	9043      	str	r0, [sp, #268]	; 0x10c
 4c6:	a846      	add	r0, sp, #280	; 0x118
 4c8:	9044      	str	r0, [sp, #272]	; 0x110
 4ca:	9843      	ldr	r0, [sp, #268]	; 0x10c
 4cc:	9047      	str	r0, [sp, #284]	; 0x11c
 4ce:	9844      	ldr	r0, [sp, #272]	; 0x110
 4d0:	9048      	str	r0, [sp, #288]	; 0x120
 4d2:	9847      	ldr	r0, [sp, #284]	; 0x11c
 4d4:	f240 0100 	movw	r1, #0
 4d8:	f2c0 0100 	movt	r1, #0
 4dc:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E>
 4e0:	9005      	str	r0, [sp, #20]
 4e2:	9104      	str	r1, [sp, #16]
 4e4:	e000      	b.n	4e8 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x4e8>
 4e6:	e028      	b.n	53a <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x53a>
 4e8:	9848      	ldr	r0, [sp, #288]	; 0x120
 4ea:	f240 0100 	movw	r1, #0
 4ee:	f2c0 0100 	movt	r1, #0
 4f2:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E>
 4f6:	9003      	str	r0, [sp, #12]
 4f8:	9102      	str	r1, [sp, #8]
 4fa:	e7ff      	b.n	4fc <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x4fc>
 4fc:	9805      	ldr	r0, [sp, #20]
 4fe:	903f      	str	r0, [sp, #252]	; 0xfc
 500:	9904      	ldr	r1, [sp, #16]
 502:	9140      	str	r1, [sp, #256]	; 0x100
 504:	9a03      	ldr	r2, [sp, #12]
 506:	9241      	str	r2, [sp, #260]	; 0x104
 508:	9b02      	ldr	r3, [sp, #8]
 50a:	9342      	str	r3, [sp, #264]	; 0x108
 50c:	46ec      	mov	ip, sp
 50e:	f04f 0e02 	mov.w	lr, #2
 512:	f8cc e000 	str.w	lr, [ip]
 516:	f240 0100 	movw	r1, #0
 51a:	f2c0 0100 	movt	r1, #0
 51e:	a839      	add	r0, sp, #228	; 0xe4
 520:	2203      	movs	r2, #3
 522:	ab3f      	add	r3, sp, #252	; 0xfc
 524:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E>
 528:	e7ff      	b.n	2 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x2>
 52a:	f240 0100 	movw	r1, #0
 52e:	f2c0 0100 	movt	r1, #0
 532:	a839      	add	r0, sp, #228	; 0xe4
 534:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 538:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:153
            let chunk = *(ptr as *const usize);
 53a:	982a      	ldr	r0, [sp, #168]	; 0xa8
 53c:	6800      	ldr	r0, [r0, #0]
 53e:	9049      	str	r0, [sp, #292]	; 0x124
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:154
            let eq1 = contains_zero_byte(chunk ^ vn1);
 540:	9849      	ldr	r0, [sp, #292]	; 0x124
 542:	9920      	ldr	r1, [sp, #128]	; 0x80
 544:	4048      	eors	r0, r1
 546:	9065      	str	r0, [sp, #404]	; 0x194
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 548:	9865      	ldr	r0, [sp, #404]	; 0x194
 54a:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 54e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 552:	9965      	ldr	r1, [sp, #404]	; 0x194
 554:	4388      	bics	r0, r1
 556:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 55a:	2800      	cmp	r0, #0
 55c:	bf18      	it	ne
 55e:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:154
            let eq1 = contains_zero_byte(chunk ^ vn1);
 560:	f88d 012b 	strb.w	r0, [sp, #299]	; 0x12b
 564:	e7ff      	b.n	566 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x566>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:155
            let eq2 = contains_zero_byte(chunk ^ vn2);
 566:	9849      	ldr	r0, [sp, #292]	; 0x124
 568:	9921      	ldr	r1, [sp, #132]	; 0x84
 56a:	4048      	eors	r0, r1
 56c:	9066      	str	r0, [sp, #408]	; 0x198
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 56e:	9866      	ldr	r0, [sp, #408]	; 0x198
 570:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 574:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 578:	9966      	ldr	r1, [sp, #408]	; 0x198
 57a:	4388      	bics	r0, r1
 57c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 580:	2800      	cmp	r0, #0
 582:	bf18      	it	ne
 584:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:155
            let eq2 = contains_zero_byte(chunk ^ vn2);
 586:	f88d 012c 	strb.w	r0, [sp, #300]	; 0x12c
 58a:	e7ff      	b.n	58c <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x58c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:156
            let eq3 = contains_zero_byte(chunk ^ vn3);
 58c:	9849      	ldr	r0, [sp, #292]	; 0x124
 58e:	9922      	ldr	r1, [sp, #136]	; 0x88
 590:	4048      	eors	r0, r1
 592:	9067      	str	r0, [sp, #412]	; 0x19c
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 594:	9867      	ldr	r0, [sp, #412]	; 0x19c
 596:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 59a:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 59e:	9967      	ldr	r1, [sp, #412]	; 0x19c
 5a0:	4388      	bics	r0, r1
 5a2:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 5a6:	2800      	cmp	r0, #0
 5a8:	bf18      	it	ne
 5aa:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:156
            let eq3 = contains_zero_byte(chunk ^ vn3);
 5ac:	f88d 012d 	strb.w	r0, [sp, #301]	; 0x12d
 5b0:	e7ff      	b.n	5b2 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x5b2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:157
            if eq1 || eq2 || eq3 {
 5b2:	f89d 012b 	ldrb.w	r0, [sp, #299]	; 0x12b
 5b6:	07c0      	lsls	r0, r0, #31
 5b8:	2800      	cmp	r0, #0
 5ba:	d10f      	bne.n	5dc <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x5dc>
 5bc:	e012      	b.n	5e4 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x5e4>
 5be:	2001      	movs	r0, #1
 5c0:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5c4:	e004      	b.n	5d0 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x5d0>
 5c6:	f89d 012d 	ldrb.w	r0, [sp, #301]	; 0x12d
 5ca:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5ce:	e7ff      	b.n	5d0 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x5d0>
 5d0:	f89d 012e 	ldrb.w	r0, [sp, #302]	; 0x12e
 5d4:	07c0      	lsls	r0, r0, #31
 5d6:	2800      	cmp	r0, #0
 5d8:	d10f      	bne.n	5fa <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x5fa>
 5da:	e00f      	b.n	5fc <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x5fc>
 5dc:	2001      	movs	r0, #1
 5de:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5e2:	e004      	b.n	5ee <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x5ee>
 5e4:	f89d 012c 	ldrb.w	r0, [sp, #300]	; 0x12c
 5e8:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5ec:	e7ff      	b.n	5ee <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x5ee>
 5ee:	f89d 012f 	ldrb.w	r0, [sp, #303]	; 0x12f
 5f2:	07c0      	lsls	r0, r0, #31
 5f4:	2800      	cmp	r0, #0
 5f6:	d1e2      	bne.n	5be <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x5be>
 5f8:	e7e5      	b.n	5c6 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x5c6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:158
                break;
 5fa:	e6ec      	b.n	3d6 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x3d6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:160
            ptr = ptr_add(ptr, USIZE_BYTES);
 5fc:	982a      	ldr	r0, [sp, #168]	; 0xa8
 5fe:	2104      	movs	r1, #4
 600:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E>
 604:	9001      	str	r0, [sp, #4]
 606:	e7ff      	b.n	608 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x608>
 608:	9801      	ldr	r0, [sp, #4]
 60a:	902a      	str	r0, [sp, #168]	; 0xa8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:150
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 60c:	e6d9      	b.n	3c2 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x3c2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:164
}
 60e:	e5e2      	b.n	1d6 <_ZN6memchr8fallback7memchr317ha1ea4d89eedcd839E+0x1d6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:129
    let align = USIZE_BYTES - 1;
 610:	f240 0000 	movw	r0, #0
 614:	f2c0 0000 	movt	r0, #0
 618:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 61c:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:147
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 61e:	f240 0000 	movw	r0, #0
 622:	f2c0 0000 	movt	r0, #0
 626:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 62a:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E:

00000000 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E>:
_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:128
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100d 	strb.w	r1, [sp, #13]
   c:	f89d 000d 	ldrb.w	r0, [sp, #13]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d014      	beq.n	48 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E+0x48>
  1e:	e017      	b.n	50 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E+0x50>
  20:	2001      	movs	r0, #1
  22:	f88d 000e 	strb.w	r0, [sp, #14]
  26:	e00b      	b.n	40 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E+0x40>
  28:	f89d 000d 	ldrb.w	r0, [sp, #13]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6889      	ldr	r1, [r1, #8]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000e 	strb.w	r0, [sp, #14]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E+0x40>
  40:	f89d 000e 	ldrb.w	r0, [sp, #14]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr
  48:	2001      	movs	r0, #1
  4a:	f88d 000f 	strb.w	r0, [sp, #15]
  4e:	e00b      	b.n	68 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E+0x68>
  50:	f89d 000d 	ldrb.w	r0, [sp, #13]
  54:	9902      	ldr	r1, [sp, #8]
  56:	6849      	ldr	r1, [r1, #4]
  58:	7809      	ldrb	r1, [r1, #0]
  5a:	1a40      	subs	r0, r0, r1
  5c:	fab0 f080 	clz	r0, r0
  60:	0940      	lsrs	r0, r0, #5
  62:	f88d 000f 	strb.w	r0, [sp, #15]
  66:	e7ff      	b.n	68 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E+0x68>
  68:	f89d 000f 	ldrb.w	r0, [sp, #15]
  6c:	07c0      	lsls	r0, r0, #31
  6e:	2800      	cmp	r0, #0
  70:	d1d6      	bne.n	20 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E+0x20>
  72:	e7d9      	b.n	28 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h8494d1b67f0187c7E+0x28>

Disassembly of section .text._ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE:

00000000 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE>:
_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:167
pub fn memrchr(n1: u8, haystack: &[u8]) -> Option<usize> {
   0:	b580      	push	{r7, lr}
   2:	b0dc      	sub	sp, #368	; 0x170
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	f88d 0077 	strb.w	r0, [sp, #119]	; 0x77
   e:	911e      	str	r1, [sp, #120]	; 0x78
  10:	921f      	str	r2, [sp, #124]	; 0x7c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:168
    let vn1 = repeat_byte(n1);
  12:	f89d 0077 	ldrb.w	r0, [sp, #119]	; 0x77
  16:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  1a:	f89d 010f 	ldrb.w	r0, [sp, #271]	; 0x10f
  1e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  22:	fba0 0101 	umull	r0, r1, r0, r1
  26:	2900      	cmp	r1, #0
  28:	931c      	str	r3, [sp, #112]	; 0x70
  2a:	f8cd c06c 	str.w	ip, [sp, #108]	; 0x6c
  2e:	f8cd e068 	str.w	lr, [sp, #104]	; 0x68
  32:	9019      	str	r0, [sp, #100]	; 0x64
  34:	d007      	beq.n	46 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x46>
  36:	e7ff      	b.n	38 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x38>
  38:	f240 0000 	movw	r0, #0
  3c:	f2c0 0000 	movt	r0, #0
  40:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  44:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:168
    let vn1 = repeat_byte(n1);
  46:	9819      	ldr	r0, [sp, #100]	; 0x64
  48:	9022      	str	r0, [sp, #136]	; 0x88
  4a:	e7ff      	b.n	4c <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x4c>
  4c:	f10d 0077 	add.w	r0, sp, #119	; 0x77
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:169
    let confirm = |byte| byte == n1;
  50:	9023      	str	r0, [sp, #140]	; 0x8c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:170
    let loop_size = cmp::min(LOOP_SIZE, haystack.len());
  52:	981e      	ldr	r0, [sp, #120]	; 0x78
  54:	991f      	ldr	r1, [sp, #124]	; 0x7c
  56:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  5a:	9018      	str	r0, [sp, #96]	; 0x60
  5c:	e7ff      	b.n	5e <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x5e>
  5e:	2008      	movs	r0, #8
  60:	9918      	ldr	r1, [sp, #96]	; 0x60
  62:	f7ff fffe 	bl	0 <_ZN4core3cmp3min17h092024cef1827f27E>
  66:	9024      	str	r0, [sp, #144]	; 0x90
  68:	e7ff      	b.n	6a <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x6a>
  6a:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:171
    let align = USIZE_BYTES - 1;
  6c:	1e41      	subs	r1, r0, #1
  6e:	2801      	cmp	r0, #1
  70:	9117      	str	r1, [sp, #92]	; 0x5c
  72:	f0c0 8244 	bcc.w	4fe <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x4fe>
  76:	e7ff      	b.n	78 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x78>
  78:	9817      	ldr	r0, [sp, #92]	; 0x5c
  7a:	9025      	str	r0, [sp, #148]	; 0x94
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:172
    let start_ptr = haystack.as_ptr();
  7c:	981e      	ldr	r0, [sp, #120]	; 0x78
  7e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  80:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  84:	9026      	str	r0, [sp, #152]	; 0x98
  86:	e7ff      	b.n	88 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x88>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:173
    let end_ptr = haystack[haystack.len()..].as_ptr();
  88:	981e      	ldr	r0, [sp, #120]	; 0x78
  8a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  8c:	9016      	str	r0, [sp, #88]	; 0x58
  8e:	9115      	str	r1, [sp, #84]	; 0x54
  90:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  94:	9014      	str	r0, [sp, #80]	; 0x50
  96:	e7ff      	b.n	98 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x98>
  98:	9814      	ldr	r0, [sp, #80]	; 0x50
  9a:	9028      	str	r0, [sp, #160]	; 0xa0
  9c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  9e:	9816      	ldr	r0, [sp, #88]	; 0x58
  a0:	9915      	ldr	r1, [sp, #84]	; 0x54
  a2:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E>
  a6:	9013      	str	r0, [sp, #76]	; 0x4c
  a8:	9112      	str	r1, [sp, #72]	; 0x48
  aa:	e7ff      	b.n	ac <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0xac>
  ac:	9813      	ldr	r0, [sp, #76]	; 0x4c
  ae:	9912      	ldr	r1, [sp, #72]	; 0x48
  b0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  b4:	9027      	str	r0, [sp, #156]	; 0x9c
  b6:	e7ff      	b.n	b8 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0xb8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:174
    let mut ptr = end_ptr;
  b8:	9827      	ldr	r0, [sp, #156]	; 0x9c
  ba:	9029      	str	r0, [sp, #164]	; 0xa4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:177
        if haystack.len() < USIZE_BYTES {
  bc:	981e      	ldr	r0, [sp, #120]	; 0x78
  be:	991f      	ldr	r1, [sp, #124]	; 0x7c
  c0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  c4:	9011      	str	r0, [sp, #68]	; 0x44
  c6:	e7ff      	b.n	c8 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0xc8>
  c8:	9811      	ldr	r0, [sp, #68]	; 0x44
  ca:	2803      	cmp	r0, #3
  cc:	d84f      	bhi.n	16e <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x16e>
  ce:	e7ff      	b.n	d0 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0xd0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:178
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
  d0:	9826      	ldr	r0, [sp, #152]	; 0x98
  d2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  d4:	9a29      	ldr	r2, [sp, #164]	; 0xa4
  d6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  d8:	9044      	str	r0, [sp, #272]	; 0x110
  da:	9145      	str	r1, [sp, #276]	; 0x114
  dc:	9246      	str	r2, [sp, #280]	; 0x118
  de:	9347      	str	r3, [sp, #284]	; 0x11c
_ZN6memchr8fallback14reverse_search17hfad8306b895a730dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    start_ptr: *const u8,
    end_ptr: *const u8,
    mut ptr: *const u8,
    confirm: F,
) -> Option<usize> {
    debug_assert!(start_ptr <= ptr);
  e0:	9844      	ldr	r0, [sp, #272]	; 0x110
  e2:	9946      	ldr	r1, [sp, #280]	; 0x118
  e4:	4288      	cmp	r0, r1
  e6:	d907      	bls.n	f8 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0xf8>
  e8:	e7ff      	b.n	ea <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0xea>
  ea:	f240 0000 	movw	r0, #0
  ee:	f2c0 0000 	movt	r0, #0
  f2:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  f6:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
  f8:	9846      	ldr	r0, [sp, #280]	; 0x118
  fa:	9945      	ldr	r1, [sp, #276]	; 0x114
  fc:	4288      	cmp	r0, r1
  fe:	d907      	bls.n	110 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x110>
 100:	e7ff      	b.n	102 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x102>
 102:	f240 0000 	movw	r0, #0
 106:	f2c0 0000 	movt	r0, #0
 10a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 10e:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314

    while ptr > start_ptr {
 110:	e7ff      	b.n	112 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x112>
 112:	9846      	ldr	r0, [sp, #280]	; 0x118
 114:	9944      	ldr	r1, [sp, #272]	; 0x110
 116:	4288      	cmp	r0, r1
 118:	d803      	bhi.n	122 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x122>
 11a:	e7ff      	b.n	11c <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x11c>
 11c:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
        ptr = ptr.offset(-1);
        if confirm(*ptr) {
            return Some(sub(ptr, start_ptr));
        }
    }
    None
 11e:	9048      	str	r0, [sp, #288]	; 0x120
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 120:	e01a      	b.n	158 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x158>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 122:	9846      	ldr	r0, [sp, #280]	; 0x118
 124:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 128:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 12c:	9046      	str	r0, [sp, #280]	; 0x118
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 12e:	9846      	ldr	r0, [sp, #280]	; 0x118
 130:	7800      	ldrb	r0, [r0, #0]
 132:	f88d 012b 	strb.w	r0, [sp, #299]	; 0x12b
 136:	f89d 112b 	ldrb.w	r1, [sp, #299]	; 0x12b
 13a:	a847      	add	r0, sp, #284	; 0x11c
 13c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE>
 140:	2800      	cmp	r0, #0
 142:	d008      	beq.n	156 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x156>
 144:	e7ff      	b.n	146 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x146>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 146:	9846      	ldr	r0, [sp, #280]	; 0x118
 148:	9944      	ldr	r1, [sp, #272]	; 0x110
 14a:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE>
 14e:	9049      	str	r0, [sp, #292]	; 0x124
 150:	2001      	movs	r0, #1
 152:	9048      	str	r0, [sp, #288]	; 0x120
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 154:	e000      	b.n	158 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x158>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 156:	e7dc      	b.n	112 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x112>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 158:	9848      	ldr	r0, [sp, #288]	; 0x120
 15a:	9949      	ldr	r1, [sp, #292]	; 0x124
_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:178
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 15c:	9121      	str	r1, [sp, #132]	; 0x84
 15e:	9020      	str	r0, [sp, #128]	; 0x80
 160:	e7ff      	b.n	162 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x162>
 162:	e003      	b.n	16c <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x16c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:202
}
 164:	9820      	ldr	r0, [sp, #128]	; 0x80
 166:	9921      	ldr	r1, [sp, #132]	; 0x84
 168:	b05c      	add	sp, #368	; 0x170
 16a:	bd80      	pop	{r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:178
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 16c:	e7fa      	b.n	164 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x164>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:181
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 16e:	9829      	ldr	r0, [sp, #164]	; 0xa4
 170:	2104      	movs	r1, #4
 172:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE>
 176:	9010      	str	r0, [sp, #64]	; 0x40
 178:	e7ff      	b.n	17a <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x17a>
 17a:	9810      	ldr	r0, [sp, #64]	; 0x40
 17c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE>
 180:	902a      	str	r0, [sp, #168]	; 0xa8
 182:	e7ff      	b.n	184 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x184>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:182
        if contains_zero_byte(chunk ^ vn1) {
 184:	982a      	ldr	r0, [sp, #168]	; 0xa8
 186:	9922      	ldr	r1, [sp, #136]	; 0x88
 188:	4048      	eors	r0, r1
 18a:	904b      	str	r0, [sp, #300]	; 0x12c
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 18c:	984b      	ldr	r0, [sp, #300]	; 0x12c
 18e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 192:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 196:	994b      	ldr	r1, [sp, #300]	; 0x12c
 198:	4388      	bics	r0, r1
 19a:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 19e:	2800      	cmp	r0, #0
 1a0:	bf18      	it	ne
 1a2:	2001      	movne	r0, #1
_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:182
        if contains_zero_byte(chunk ^ vn1) {
 1a4:	900f      	str	r0, [sp, #60]	; 0x3c
 1a6:	e7ff      	b.n	1a8 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x1a8>
 1a8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 1aa:	07c1      	lsls	r1, r0, #31
 1ac:	2900      	cmp	r1, #0
 1ae:	d04a      	beq.n	246 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x246>
 1b0:	e7ff      	b.n	1b2 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x1b2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:183
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1b2:	9826      	ldr	r0, [sp, #152]	; 0x98
 1b4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 1b6:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 1b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 1ba:	904c      	str	r0, [sp, #304]	; 0x130
 1bc:	914d      	str	r1, [sp, #308]	; 0x134
 1be:	924e      	str	r2, [sp, #312]	; 0x138
 1c0:	934f      	str	r3, [sp, #316]	; 0x13c
_ZN6memchr8fallback14reverse_search17hfad8306b895a730dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 1c2:	984c      	ldr	r0, [sp, #304]	; 0x130
 1c4:	994e      	ldr	r1, [sp, #312]	; 0x138
 1c6:	4288      	cmp	r0, r1
 1c8:	d907      	bls.n	1da <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x1da>
 1ca:	e7ff      	b.n	1cc <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x1cc>
 1cc:	f240 0000 	movw	r0, #0
 1d0:	f2c0 0000 	movt	r0, #0
 1d4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 1d8:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 1da:	984e      	ldr	r0, [sp, #312]	; 0x138
 1dc:	994d      	ldr	r1, [sp, #308]	; 0x134
 1de:	4288      	cmp	r0, r1
 1e0:	d907      	bls.n	1f2 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x1f2>
 1e2:	e7ff      	b.n	1e4 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x1e4>
 1e4:	f240 0000 	movw	r0, #0
 1e8:	f2c0 0000 	movt	r0, #0
 1ec:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 1f0:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 1f2:	e7ff      	b.n	1f4 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x1f4>
 1f4:	984e      	ldr	r0, [sp, #312]	; 0x138
 1f6:	994c      	ldr	r1, [sp, #304]	; 0x130
 1f8:	4288      	cmp	r0, r1
 1fa:	d803      	bhi.n	204 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x204>
 1fc:	e7ff      	b.n	1fe <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x1fe>
 1fe:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 200:	9050      	str	r0, [sp, #320]	; 0x140
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 202:	e01a      	b.n	23a <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x23a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 204:	984e      	ldr	r0, [sp, #312]	; 0x138
 206:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 20a:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 20e:	904e      	str	r0, [sp, #312]	; 0x138
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 210:	984e      	ldr	r0, [sp, #312]	; 0x138
 212:	7800      	ldrb	r0, [r0, #0]
 214:	f88d 014b 	strb.w	r0, [sp, #331]	; 0x14b
 218:	f89d 114b 	ldrb.w	r1, [sp, #331]	; 0x14b
 21c:	a84f      	add	r0, sp, #316	; 0x13c
 21e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE>
 222:	2800      	cmp	r0, #0
 224:	d008      	beq.n	238 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x238>
 226:	e7ff      	b.n	228 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x228>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 228:	984e      	ldr	r0, [sp, #312]	; 0x138
 22a:	994c      	ldr	r1, [sp, #304]	; 0x130
 22c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE>
 230:	9051      	str	r0, [sp, #324]	; 0x144
 232:	2001      	movs	r0, #1
 234:	9050      	str	r0, [sp, #320]	; 0x140
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 236:	e000      	b.n	23a <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x23a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 238:	e7dc      	b.n	1f4 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x1f4>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 23a:	9850      	ldr	r0, [sp, #320]	; 0x140
 23c:	9951      	ldr	r1, [sp, #324]	; 0x144
_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:183
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 23e:	9121      	str	r1, [sp, #132]	; 0x84
 240:	9020      	str	r0, [sp, #128]	; 0x80
 242:	e7ff      	b.n	244 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x244>
 244:	e792      	b.n	16c <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x16c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:186
        ptr = (end_ptr as usize & !align) as *const u8;
 246:	9827      	ldr	r0, [sp, #156]	; 0x9c
 248:	9925      	ldr	r1, [sp, #148]	; 0x94
 24a:	4388      	bics	r0, r1
 24c:	9029      	str	r0, [sp, #164]	; 0xa4
 24e:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:187
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 250:	2800      	cmp	r0, #0
 252:	d120      	bne.n	296 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x296>
 254:	e7ff      	b.n	256 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x256>
 256:	9826      	ldr	r0, [sp, #152]	; 0x98
 258:	9929      	ldr	r1, [sp, #164]	; 0xa4
 25a:	4288      	cmp	r0, r1
 25c:	d904      	bls.n	268 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x268>
 25e:	e7ff      	b.n	260 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x260>
 260:	2000      	movs	r0, #0
 262:	f88d 00ae 	strb.w	r0, [sp, #174]	; 0xae
 266:	e008      	b.n	27a <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x27a>
 268:	9829      	ldr	r0, [sp, #164]	; 0xa4
 26a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 26c:	2200      	movs	r2, #0
 26e:	4288      	cmp	r0, r1
 270:	bf98      	it	ls
 272:	2201      	movls	r2, #1
 274:	f88d 20ae 	strb.w	r2, [sp, #174]	; 0xae
 278:	e7ff      	b.n	27a <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x27a>
 27a:	f89d 00ae 	ldrb.w	r0, [sp, #174]	; 0xae
 27e:	07c0      	lsls	r0, r0, #31
 280:	2800      	cmp	r0, #0
 282:	d107      	bne.n	294 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x294>
 284:	e7ff      	b.n	286 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x286>
 286:	f240 0000 	movw	r0, #0
 28a:	f2c0 0000 	movt	r0, #0
 28e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 292:	defe      	udf	#254	; 0xfe
 294:	e7ff      	b.n	296 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x296>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:188
        while loop_size == LOOP_SIZE && ptr >= ptr_add(start_ptr, loop_size) {
 296:	e7ff      	b.n	298 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x298>
 298:	9824      	ldr	r0, [sp, #144]	; 0x90
 29a:	2808      	cmp	r0, #8
 29c:	d04d      	beq.n	33a <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x33a>
 29e:	e048      	b.n	332 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x332>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:200
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 2a0:	9826      	ldr	r0, [sp, #152]	; 0x98
 2a2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 2a4:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 2a6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 2a8:	9053      	str	r0, [sp, #332]	; 0x14c
 2aa:	9154      	str	r1, [sp, #336]	; 0x150
 2ac:	9255      	str	r2, [sp, #340]	; 0x154
 2ae:	9356      	str	r3, [sp, #344]	; 0x158
_ZN6memchr8fallback14reverse_search17hfad8306b895a730dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 2b0:	9853      	ldr	r0, [sp, #332]	; 0x14c
 2b2:	9955      	ldr	r1, [sp, #340]	; 0x154
 2b4:	4288      	cmp	r0, r1
 2b6:	d907      	bls.n	2c8 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x2c8>
 2b8:	e7ff      	b.n	2ba <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x2ba>
 2ba:	f240 0000 	movw	r0, #0
 2be:	f2c0 0000 	movt	r0, #0
 2c2:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2c6:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 2c8:	9855      	ldr	r0, [sp, #340]	; 0x154
 2ca:	9954      	ldr	r1, [sp, #336]	; 0x150
 2cc:	4288      	cmp	r0, r1
 2ce:	d907      	bls.n	2e0 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x2e0>
 2d0:	e7ff      	b.n	2d2 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x2d2>
 2d2:	f240 0000 	movw	r0, #0
 2d6:	f2c0 0000 	movt	r0, #0
 2da:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2de:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 2e0:	e7ff      	b.n	2e2 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x2e2>
 2e2:	9855      	ldr	r0, [sp, #340]	; 0x154
 2e4:	9953      	ldr	r1, [sp, #332]	; 0x14c
 2e6:	4288      	cmp	r0, r1
 2e8:	d803      	bhi.n	2f2 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x2f2>
 2ea:	e7ff      	b.n	2ec <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x2ec>
 2ec:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 2ee:	9057      	str	r0, [sp, #348]	; 0x15c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 2f0:	e01a      	b.n	328 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x328>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 2f2:	9855      	ldr	r0, [sp, #340]	; 0x154
 2f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 2f8:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 2fc:	9055      	str	r0, [sp, #340]	; 0x154
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 2fe:	9855      	ldr	r0, [sp, #340]	; 0x154
 300:	7800      	ldrb	r0, [r0, #0]
 302:	f88d 0167 	strb.w	r0, [sp, #359]	; 0x167
 306:	f89d 1167 	ldrb.w	r1, [sp, #359]	; 0x167
 30a:	a856      	add	r0, sp, #344	; 0x158
 30c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE>
 310:	2800      	cmp	r0, #0
 312:	d008      	beq.n	326 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x326>
 314:	e7ff      	b.n	316 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x316>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 316:	9855      	ldr	r0, [sp, #340]	; 0x154
 318:	9953      	ldr	r1, [sp, #332]	; 0x14c
 31a:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE>
 31e:	9058      	str	r0, [sp, #352]	; 0x160
 320:	2001      	movs	r0, #1
 322:	9057      	str	r0, [sp, #348]	; 0x15c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 324:	e000      	b.n	328 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x328>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 326:	e7dc      	b.n	2e2 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x2e2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 328:	9857      	ldr	r0, [sp, #348]	; 0x15c
 32a:	9958      	ldr	r1, [sp, #352]	; 0x160
_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:200
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 32c:	9121      	str	r1, [sp, #132]	; 0x84
 32e:	9020      	str	r0, [sp, #128]	; 0x80
 330:	e0e4      	b.n	4fc <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x4fc>
 332:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:188
        while loop_size == LOOP_SIZE && ptr >= ptr_add(start_ptr, loop_size) {
 334:	f88d 00af 	strb.w	r0, [sp, #175]	; 0xaf
 338:	e009      	b.n	34e <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x34e>
 33a:	9829      	ldr	r0, [sp, #164]	; 0xa4
 33c:	9926      	ldr	r1, [sp, #152]	; 0x98
 33e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 340:	900e      	str	r0, [sp, #56]	; 0x38
 342:	4608      	mov	r0, r1
 344:	4611      	mov	r1, r2
 346:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE>
 34a:	900d      	str	r0, [sp, #52]	; 0x34
 34c:	e005      	b.n	35a <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x35a>
 34e:	f89d 00af 	ldrb.w	r0, [sp, #175]	; 0xaf
 352:	07c0      	lsls	r0, r0, #31
 354:	2800      	cmp	r0, #0
 356:	d109      	bne.n	36c <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x36c>
 358:	e7a2      	b.n	2a0 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x2a0>
 35a:	2000      	movs	r0, #0
 35c:	990e      	ldr	r1, [sp, #56]	; 0x38
 35e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 360:	4291      	cmp	r1, r2
 362:	bf28      	it	cs
 364:	2001      	movcs	r0, #1
 366:	f88d 00af 	strb.w	r0, [sp, #175]	; 0xaf
 36a:	e7f0      	b.n	34e <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x34e>
 36c:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:189
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 36e:	2800      	cmp	r0, #0
 370:	d159      	bne.n	426 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x426>
 372:	e7ff      	b.n	374 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x374>
 374:	9829      	ldr	r0, [sp, #164]	; 0xa4
 376:	900c      	str	r0, [sp, #48]	; 0x30
 378:	e7ff      	b.n	37a <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x37a>
 37a:	980c      	ldr	r0, [sp, #48]	; 0x30
 37c:	f000 0103 	and.w	r1, r0, #3
 380:	912e      	str	r1, [sp, #184]	; 0xb8
 382:	f240 0100 	movw	r1, #0
 386:	f2c0 0100 	movt	r1, #0
 38a:	912c      	str	r1, [sp, #176]	; 0xb0
 38c:	a92e      	add	r1, sp, #184	; 0xb8
 38e:	912d      	str	r1, [sp, #180]	; 0xb4
 390:	992c      	ldr	r1, [sp, #176]	; 0xb0
 392:	912f      	str	r1, [sp, #188]	; 0xbc
 394:	992d      	ldr	r1, [sp, #180]	; 0xb4
 396:	9130      	str	r1, [sp, #192]	; 0xc0
 398:	992f      	ldr	r1, [sp, #188]	; 0xbc
 39a:	6809      	ldr	r1, [r1, #0]
 39c:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 39e:	6812      	ldr	r2, [r2, #0]
 3a0:	4291      	cmp	r1, r2
 3a2:	d016      	beq.n	3d2 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x3d2>
 3a4:	e7ff      	b.n	3a6 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x3a6>
 3a6:	982f      	ldr	r0, [sp, #188]	; 0xbc
 3a8:	903d      	str	r0, [sp, #244]	; 0xf4
 3aa:	9830      	ldr	r0, [sp, #192]	; 0xc0
 3ac:	903e      	str	r0, [sp, #248]	; 0xf8
 3ae:	a83d      	add	r0, sp, #244	; 0xf4
 3b0:	903b      	str	r0, [sp, #236]	; 0xec
 3b2:	a83e      	add	r0, sp, #248	; 0xf8
 3b4:	903c      	str	r0, [sp, #240]	; 0xf0
 3b6:	983b      	ldr	r0, [sp, #236]	; 0xec
 3b8:	903f      	str	r0, [sp, #252]	; 0xfc
 3ba:	983c      	ldr	r0, [sp, #240]	; 0xf0
 3bc:	9040      	str	r0, [sp, #256]	; 0x100
 3be:	983f      	ldr	r0, [sp, #252]	; 0xfc
 3c0:	f240 0100 	movw	r1, #0
 3c4:	f2c0 0100 	movt	r1, #0
 3c8:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E>
 3cc:	900b      	str	r0, [sp, #44]	; 0x2c
 3ce:	910a      	str	r1, [sp, #40]	; 0x28
 3d0:	e000      	b.n	3d4 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x3d4>
 3d2:	e028      	b.n	426 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x426>
 3d4:	9840      	ldr	r0, [sp, #256]	; 0x100
 3d6:	f240 0100 	movw	r1, #0
 3da:	f2c0 0100 	movt	r1, #0
 3de:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E>
 3e2:	9009      	str	r0, [sp, #36]	; 0x24
 3e4:	9108      	str	r1, [sp, #32]
 3e6:	e7ff      	b.n	3e8 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x3e8>
 3e8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 3ea:	9037      	str	r0, [sp, #220]	; 0xdc
 3ec:	990a      	ldr	r1, [sp, #40]	; 0x28
 3ee:	9138      	str	r1, [sp, #224]	; 0xe0
 3f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 3f2:	9239      	str	r2, [sp, #228]	; 0xe4
 3f4:	9b08      	ldr	r3, [sp, #32]
 3f6:	933a      	str	r3, [sp, #232]	; 0xe8
 3f8:	46ec      	mov	ip, sp
 3fa:	f04f 0e02 	mov.w	lr, #2
 3fe:	f8cc e000 	str.w	lr, [ip]
 402:	f240 0100 	movw	r1, #0
 406:	f2c0 0100 	movt	r1, #0
 40a:	a831      	add	r0, sp, #196	; 0xc4
 40c:	2203      	movs	r2, #3
 40e:	ab37      	add	r3, sp, #220	; 0xdc
 410:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E>
 414:	e7ff      	b.n	2 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x2>
 416:	f240 0100 	movw	r1, #0
 41a:	f2c0 0100 	movt	r1, #0
 41e:	a831      	add	r0, sp, #196	; 0xc4
 420:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 424:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:191
            let a = *(ptr_sub(ptr, 2 * USIZE_BYTES) as *const usize);
 426:	9829      	ldr	r0, [sp, #164]	; 0xa4
 428:	2104      	movs	r1, #4
 42a:	2202      	movs	r2, #2
 42c:	fba2 1201 	umull	r1, r2, r2, r1
 430:	2a00      	cmp	r2, #0
 432:	9007      	str	r0, [sp, #28]
 434:	9106      	str	r1, [sp, #24]
 436:	d169      	bne.n	50c <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x50c>
 438:	e7ff      	b.n	43a <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x43a>
 43a:	9807      	ldr	r0, [sp, #28]
 43c:	9906      	ldr	r1, [sp, #24]
 43e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE>
 442:	9005      	str	r0, [sp, #20]
 444:	e7ff      	b.n	446 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x446>
 446:	9805      	ldr	r0, [sp, #20]
 448:	6801      	ldr	r1, [r0, #0]
 44a:	9141      	str	r1, [sp, #260]	; 0x104
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:192
            let b = *(ptr_sub(ptr, 1 * USIZE_BYTES) as *const usize);
 44c:	9829      	ldr	r0, [sp, #164]	; 0xa4
 44e:	2104      	movs	r1, #4
 450:	2201      	movs	r2, #1
 452:	fba2 1201 	umull	r1, r2, r2, r1
 456:	2a00      	cmp	r2, #0
 458:	9004      	str	r0, [sp, #16]
 45a:	9103      	str	r1, [sp, #12]
 45c:	d15d      	bne.n	51a <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x51a>
 45e:	e7ff      	b.n	460 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x460>
 460:	9804      	ldr	r0, [sp, #16]
 462:	9903      	ldr	r1, [sp, #12]
 464:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE>
 468:	9002      	str	r0, [sp, #8]
 46a:	e7ff      	b.n	46c <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x46c>
 46c:	9802      	ldr	r0, [sp, #8]
 46e:	6801      	ldr	r1, [r0, #0]
 470:	9142      	str	r1, [sp, #264]	; 0x108
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:193
            let eqa = contains_zero_byte(a ^ vn1);
 472:	9941      	ldr	r1, [sp, #260]	; 0x104
 474:	9a22      	ldr	r2, [sp, #136]	; 0x88
 476:	4051      	eors	r1, r2
 478:	915a      	str	r1, [sp, #360]	; 0x168
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 47a:	985a      	ldr	r0, [sp, #360]	; 0x168
 47c:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 480:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 484:	995a      	ldr	r1, [sp, #360]	; 0x168
 486:	4388      	bics	r0, r1
 488:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 48c:	2800      	cmp	r0, #0
 48e:	bf18      	it	ne
 490:	2001      	movne	r0, #1
_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:193
            let eqa = contains_zero_byte(a ^ vn1);
 492:	f88d 010c 	strb.w	r0, [sp, #268]	; 0x10c
 496:	e7ff      	b.n	498 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x498>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:194
            let eqb = contains_zero_byte(b ^ vn1);
 498:	9842      	ldr	r0, [sp, #264]	; 0x108
 49a:	9922      	ldr	r1, [sp, #136]	; 0x88
 49c:	4048      	eors	r0, r1
 49e:	905b      	str	r0, [sp, #364]	; 0x16c
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4a0:	985b      	ldr	r0, [sp, #364]	; 0x16c
 4a2:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4a6:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 4aa:	995b      	ldr	r1, [sp, #364]	; 0x16c
 4ac:	4388      	bics	r0, r1
 4ae:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4b2:	2800      	cmp	r0, #0
 4b4:	bf18      	it	ne
 4b6:	2001      	movne	r0, #1
_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:194
            let eqb = contains_zero_byte(b ^ vn1);
 4b8:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
 4bc:	e7ff      	b.n	4be <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x4be>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:195
            if eqa || eqb {
 4be:	f89d 010c 	ldrb.w	r0, [sp, #268]	; 0x10c
 4c2:	07c0      	lsls	r0, r0, #31
 4c4:	2800      	cmp	r0, #0
 4c6:	d004      	beq.n	4d2 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x4d2>
 4c8:	e7ff      	b.n	4ca <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x4ca>
 4ca:	2001      	movs	r0, #1
 4cc:	f88d 010e 	strb.w	r0, [sp, #270]	; 0x10e
 4d0:	e004      	b.n	4dc <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x4dc>
 4d2:	f89d 010d 	ldrb.w	r0, [sp, #269]	; 0x10d
 4d6:	f88d 010e 	strb.w	r0, [sp, #270]	; 0x10e
 4da:	e7ff      	b.n	4dc <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x4dc>
 4dc:	f89d 010e 	ldrb.w	r0, [sp, #270]	; 0x10e
 4e0:	07c0      	lsls	r0, r0, #31
 4e2:	2800      	cmp	r0, #0
 4e4:	d001      	beq.n	4ea <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x4ea>
 4e6:	e7ff      	b.n	4e8 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x4e8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:196
                break;
 4e8:	e6da      	b.n	2a0 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x2a0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:198
            ptr = ptr_sub(ptr, loop_size);
 4ea:	9829      	ldr	r0, [sp, #164]	; 0xa4
 4ec:	9924      	ldr	r1, [sp, #144]	; 0x90
 4ee:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE>
 4f2:	9001      	str	r0, [sp, #4]
 4f4:	e7ff      	b.n	4f6 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x4f6>
 4f6:	9801      	ldr	r0, [sp, #4]
 4f8:	9029      	str	r0, [sp, #164]	; 0xa4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:188
        while loop_size == LOOP_SIZE && ptr >= ptr_add(start_ptr, loop_size) {
 4fa:	e6cd      	b.n	298 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x298>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:202
}
 4fc:	e632      	b.n	164 <_ZN6memchr8fallback7memrchr17hc9eb9e2e20e7630bE+0x164>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:171
    let align = USIZE_BYTES - 1;
 4fe:	f240 0000 	movw	r0, #0
 502:	f2c0 0000 	movt	r0, #0
 506:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 50a:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:191
            let a = *(ptr_sub(ptr, 2 * USIZE_BYTES) as *const usize);
 50c:	f240 0000 	movw	r0, #0
 510:	f2c0 0000 	movt	r0, #0
 514:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 518:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:192
            let b = *(ptr_sub(ptr, 1 * USIZE_BYTES) as *const usize);
 51a:	f240 0000 	movw	r0, #0
 51e:	f2c0 0000 	movt	r0, #0
 522:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 526:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h3a0fd143a7c272ecE:

00000000 <_ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h3a0fd143a7c272ecE>:
_ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h3a0fd143a7c272ecE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:169
    let confirm = |byte| byte == n1;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100f 	strb.w	r1, [sp, #15]
   c:	f89d 000f 	ldrb.w	r0, [sp, #15]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	1a40      	subs	r0, r0, r1
  18:	fab0 f080 	clz	r0, r0
  1c:	0940      	lsrs	r0, r0, #5
  1e:	9201      	str	r2, [sp, #4]
  20:	9300      	str	r3, [sp, #0]
  22:	b004      	add	sp, #16
  24:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback8memrchr217hb3b78525947b7432E:

00000000 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E>:
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:205
pub fn memrchr2(n1: u8, n2: u8, haystack: &[u8]) -> Option<usize> {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0dc      	sub	sp, #368	; 0x170
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	f88d 0062 	strb.w	r0, [sp, #98]	; 0x62
  10:	f88d 1063 	strb.w	r1, [sp, #99]	; 0x63
  14:	9219      	str	r2, [sp, #100]	; 0x64
  16:	931a      	str	r3, [sp, #104]	; 0x68
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:206
    let vn1 = repeat_byte(n1);
  18:	f89d 0062 	ldrb.w	r0, [sp, #98]	; 0x62
  1c:	f88d 00fe 	strb.w	r0, [sp, #254]	; 0xfe
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  20:	f89d 00fe 	ldrb.w	r0, [sp, #254]	; 0xfe
  24:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  28:	fba0 0101 	umull	r0, r1, r0, r1
  2c:	2900      	cmp	r1, #0
  2e:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
  32:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
  36:	9415      	str	r4, [sp, #84]	; 0x54
  38:	9514      	str	r5, [sp, #80]	; 0x50
  3a:	9013      	str	r0, [sp, #76]	; 0x4c
  3c:	d007      	beq.n	4e <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x4e>
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x40>
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  4c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:206
    let vn1 = repeat_byte(n1);
  4e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  50:	901d      	str	r0, [sp, #116]	; 0x74
  52:	e7ff      	b.n	54 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x54>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:207
    let vn2 = repeat_byte(n2);
  54:	f89d 0063 	ldrb.w	r0, [sp, #99]	; 0x63
  58:	f88d 00ff 	strb.w	r0, [sp, #255]	; 0xff
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  5c:	f89d 00ff 	ldrb.w	r0, [sp, #255]	; 0xff
  60:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  64:	fba0 0101 	umull	r0, r1, r0, r1
  68:	2900      	cmp	r1, #0
  6a:	9012      	str	r0, [sp, #72]	; 0x48
  6c:	d007      	beq.n	7e <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x7e>
  6e:	e7ff      	b.n	70 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x70>
  70:	f240 0000 	movw	r0, #0
  74:	f2c0 0000 	movt	r0, #0
  78:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  7c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:207
    let vn2 = repeat_byte(n2);
  7e:	9812      	ldr	r0, [sp, #72]	; 0x48
  80:	901e      	str	r0, [sp, #120]	; 0x78
  82:	e7ff      	b.n	84 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x84>
  84:	f10d 0062 	add.w	r0, sp, #98	; 0x62
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:208
    let confirm = |byte| byte == n1 || byte == n2;
  88:	901f      	str	r0, [sp, #124]	; 0x7c
  8a:	f10d 0063 	add.w	r0, sp, #99	; 0x63
  8e:	9020      	str	r0, [sp, #128]	; 0x80
  90:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:209
    let align = USIZE_BYTES - 1;
  92:	1e41      	subs	r1, r0, #1
  94:	2801      	cmp	r0, #1
  96:	9111      	str	r1, [sp, #68]	; 0x44
  98:	f0c0 8245 	bcc.w	526 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x526>
  9c:	e7ff      	b.n	9e <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x9e>
  9e:	9811      	ldr	r0, [sp, #68]	; 0x44
  a0:	9021      	str	r0, [sp, #132]	; 0x84
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:210
    let start_ptr = haystack.as_ptr();
  a2:	9819      	ldr	r0, [sp, #100]	; 0x64
  a4:	991a      	ldr	r1, [sp, #104]	; 0x68
  a6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  aa:	9022      	str	r0, [sp, #136]	; 0x88
  ac:	e7ff      	b.n	ae <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0xae>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:211
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ae:	9819      	ldr	r0, [sp, #100]	; 0x64
  b0:	991a      	ldr	r1, [sp, #104]	; 0x68
  b2:	9010      	str	r0, [sp, #64]	; 0x40
  b4:	910f      	str	r1, [sp, #60]	; 0x3c
  b6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  ba:	900e      	str	r0, [sp, #56]	; 0x38
  bc:	e7ff      	b.n	be <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0xbe>
  be:	980e      	ldr	r0, [sp, #56]	; 0x38
  c0:	9024      	str	r0, [sp, #144]	; 0x90
  c2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  c4:	9810      	ldr	r0, [sp, #64]	; 0x40
  c6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  c8:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E>
  cc:	900d      	str	r0, [sp, #52]	; 0x34
  ce:	910c      	str	r1, [sp, #48]	; 0x30
  d0:	e7ff      	b.n	d2 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0xd2>
  d2:	980d      	ldr	r0, [sp, #52]	; 0x34
  d4:	990c      	ldr	r1, [sp, #48]	; 0x30
  d6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  da:	9023      	str	r0, [sp, #140]	; 0x8c
  dc:	e7ff      	b.n	de <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0xde>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:212
    let mut ptr = end_ptr;
  de:	9823      	ldr	r0, [sp, #140]	; 0x8c
  e0:	9025      	str	r0, [sp, #148]	; 0x94
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:215
        if haystack.len() < USIZE_BYTES {
  e2:	9819      	ldr	r0, [sp, #100]	; 0x64
  e4:	991a      	ldr	r1, [sp, #104]	; 0x68
  e6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  ea:	900b      	str	r0, [sp, #44]	; 0x2c
  ec:	e7ff      	b.n	ee <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0xee>
  ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
  f0:	2803      	cmp	r0, #3
  f2:	d853      	bhi.n	19c <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x19c>
  f4:	e7ff      	b.n	f6 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0xf6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:216
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
  f6:	9822      	ldr	r0, [sp, #136]	; 0x88
  f8:	9923      	ldr	r1, [sp, #140]	; 0x8c
  fa:	9a25      	ldr	r2, [sp, #148]	; 0x94
  fc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  fe:	f8dd c080 	ldr.w	ip, [sp, #128]	; 0x80
 102:	9040      	str	r0, [sp, #256]	; 0x100
 104:	9141      	str	r1, [sp, #260]	; 0x104
 106:	9242      	str	r2, [sp, #264]	; 0x108
 108:	9343      	str	r3, [sp, #268]	; 0x10c
 10a:	f8cd c110 	str.w	ip, [sp, #272]	; 0x110
_ZN6memchr8fallback14reverse_search17hcb8726e52fd19798E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 10e:	9840      	ldr	r0, [sp, #256]	; 0x100
 110:	9942      	ldr	r1, [sp, #264]	; 0x108
 112:	4288      	cmp	r0, r1
 114:	d907      	bls.n	126 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x126>
 116:	e7ff      	b.n	118 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x118>
 118:	f240 0000 	movw	r0, #0
 11c:	f2c0 0000 	movt	r0, #0
 120:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 124:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 126:	9842      	ldr	r0, [sp, #264]	; 0x108
 128:	9941      	ldr	r1, [sp, #260]	; 0x104
 12a:	4288      	cmp	r0, r1
 12c:	d907      	bls.n	13e <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x13e>
 12e:	e7ff      	b.n	130 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x130>
 130:	f240 0000 	movw	r0, #0
 134:	f2c0 0000 	movt	r0, #0
 138:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 13c:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 13e:	e7ff      	b.n	140 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x140>
 140:	9842      	ldr	r0, [sp, #264]	; 0x108
 142:	9940      	ldr	r1, [sp, #256]	; 0x100
 144:	4288      	cmp	r0, r1
 146:	d803      	bhi.n	150 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x150>
 148:	e7ff      	b.n	14a <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x14a>
 14a:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 14c:	9045      	str	r0, [sp, #276]	; 0x114
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 14e:	e01a      	b.n	186 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x186>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 150:	9842      	ldr	r0, [sp, #264]	; 0x108
 152:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 156:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 15a:	9042      	str	r0, [sp, #264]	; 0x108
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 15c:	9842      	ldr	r0, [sp, #264]	; 0x108
 15e:	7800      	ldrb	r0, [r0, #0]
 160:	f88d 011f 	strb.w	r0, [sp, #287]	; 0x11f
 164:	f89d 111f 	ldrb.w	r1, [sp, #287]	; 0x11f
 168:	a843      	add	r0, sp, #268	; 0x10c
 16a:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E>
 16e:	2800      	cmp	r0, #0
 170:	d008      	beq.n	184 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x184>
 172:	e7ff      	b.n	174 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x174>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 174:	9842      	ldr	r0, [sp, #264]	; 0x108
 176:	9940      	ldr	r1, [sp, #256]	; 0x100
 178:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E>
 17c:	9046      	str	r0, [sp, #280]	; 0x118
 17e:	2001      	movs	r0, #1
 180:	9045      	str	r0, [sp, #276]	; 0x114
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 182:	e000      	b.n	186 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x186>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 184:	e7dc      	b.n	140 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x140>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 186:	9845      	ldr	r0, [sp, #276]	; 0x114
 188:	9946      	ldr	r1, [sp, #280]	; 0x118
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:216
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 18a:	911c      	str	r1, [sp, #112]	; 0x70
 18c:	901b      	str	r0, [sp, #108]	; 0x6c
 18e:	e7ff      	b.n	190 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x190>
 190:	e003      	b.n	19a <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x19a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:241
}
 192:	981b      	ldr	r0, [sp, #108]	; 0x6c
 194:	991c      	ldr	r1, [sp, #112]	; 0x70
 196:	b05c      	add	sp, #368	; 0x170
 198:	bdb0      	pop	{r4, r5, r7, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:216
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 19a:	e7fa      	b.n	192 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x192>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:219
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 19c:	9825      	ldr	r0, [sp, #148]	; 0x94
 19e:	2104      	movs	r1, #4
 1a0:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E>
 1a4:	900a      	str	r0, [sp, #40]	; 0x28
 1a6:	e7ff      	b.n	1a8 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x1a8>
 1a8:	980a      	ldr	r0, [sp, #40]	; 0x28
 1aa:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E>
 1ae:	9026      	str	r0, [sp, #152]	; 0x98
 1b0:	e7ff      	b.n	1b2 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x1b2>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:220
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1b2:	9826      	ldr	r0, [sp, #152]	; 0x98
 1b4:	991d      	ldr	r1, [sp, #116]	; 0x74
 1b6:	4048      	eors	r0, r1
 1b8:	9048      	str	r0, [sp, #288]	; 0x120
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1ba:	9848      	ldr	r0, [sp, #288]	; 0x120
 1bc:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1c0:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 1c4:	9948      	ldr	r1, [sp, #288]	; 0x120
 1c6:	4388      	bics	r0, r1
 1c8:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1cc:	2800      	cmp	r0, #0
 1ce:	bf18      	it	ne
 1d0:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:220
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1d2:	f88d 009c 	strb.w	r0, [sp, #156]	; 0x9c
 1d6:	e7ff      	b.n	1d8 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x1d8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:221
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1d8:	9826      	ldr	r0, [sp, #152]	; 0x98
 1da:	991e      	ldr	r1, [sp, #120]	; 0x78
 1dc:	4048      	eors	r0, r1
 1de:	9049      	str	r0, [sp, #292]	; 0x124
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1e0:	9849      	ldr	r0, [sp, #292]	; 0x124
 1e2:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1e6:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 1ea:	9949      	ldr	r1, [sp, #292]	; 0x124
 1ec:	4388      	bics	r0, r1
 1ee:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1f2:	2800      	cmp	r0, #0
 1f4:	bf18      	it	ne
 1f6:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:221
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1f8:	f88d 009d 	strb.w	r0, [sp, #157]	; 0x9d
 1fc:	e7ff      	b.n	1fe <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x1fe>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:222
        if eq1 || eq2 {
 1fe:	f89d 009c 	ldrb.w	r0, [sp, #156]	; 0x9c
 202:	07c0      	lsls	r0, r0, #31
 204:	2800      	cmp	r0, #0
 206:	d004      	beq.n	212 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x212>
 208:	e7ff      	b.n	20a <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x20a>
 20a:	2001      	movs	r0, #1
 20c:	f88d 009e 	strb.w	r0, [sp, #158]	; 0x9e
 210:	e004      	b.n	21c <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x21c>
 212:	f89d 009d 	ldrb.w	r0, [sp, #157]	; 0x9d
 216:	f88d 009e 	strb.w	r0, [sp, #158]	; 0x9e
 21a:	e7ff      	b.n	21c <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x21c>
 21c:	f89d 009e 	ldrb.w	r0, [sp, #158]	; 0x9e
 220:	07c0      	lsls	r0, r0, #31
 222:	2800      	cmp	r0, #0
 224:	d04e      	beq.n	2c4 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x2c4>
 226:	e7ff      	b.n	228 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x228>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:223
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 228:	9822      	ldr	r0, [sp, #136]	; 0x88
 22a:	9923      	ldr	r1, [sp, #140]	; 0x8c
 22c:	9a25      	ldr	r2, [sp, #148]	; 0x94
 22e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 230:	f8dd c080 	ldr.w	ip, [sp, #128]	; 0x80
 234:	904a      	str	r0, [sp, #296]	; 0x128
 236:	914b      	str	r1, [sp, #300]	; 0x12c
 238:	924c      	str	r2, [sp, #304]	; 0x130
 23a:	934d      	str	r3, [sp, #308]	; 0x134
 23c:	f8cd c138 	str.w	ip, [sp, #312]	; 0x138
_ZN6memchr8fallback14reverse_search17hcb8726e52fd19798E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 240:	984a      	ldr	r0, [sp, #296]	; 0x128
 242:	994c      	ldr	r1, [sp, #304]	; 0x130
 244:	4288      	cmp	r0, r1
 246:	d907      	bls.n	258 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x258>
 248:	e7ff      	b.n	24a <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x24a>
 24a:	f240 0000 	movw	r0, #0
 24e:	f2c0 0000 	movt	r0, #0
 252:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 256:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 258:	984c      	ldr	r0, [sp, #304]	; 0x130
 25a:	994b      	ldr	r1, [sp, #300]	; 0x12c
 25c:	4288      	cmp	r0, r1
 25e:	d907      	bls.n	270 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x270>
 260:	e7ff      	b.n	262 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x262>
 262:	f240 0000 	movw	r0, #0
 266:	f2c0 0000 	movt	r0, #0
 26a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 26e:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 270:	e7ff      	b.n	272 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x272>
 272:	984c      	ldr	r0, [sp, #304]	; 0x130
 274:	994a      	ldr	r1, [sp, #296]	; 0x128
 276:	4288      	cmp	r0, r1
 278:	d803      	bhi.n	282 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x282>
 27a:	e7ff      	b.n	27c <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x27c>
 27c:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 27e:	904f      	str	r0, [sp, #316]	; 0x13c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 280:	e01a      	b.n	2b8 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x2b8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 282:	984c      	ldr	r0, [sp, #304]	; 0x130
 284:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 288:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 28c:	904c      	str	r0, [sp, #304]	; 0x130
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 28e:	984c      	ldr	r0, [sp, #304]	; 0x130
 290:	7800      	ldrb	r0, [r0, #0]
 292:	f88d 0147 	strb.w	r0, [sp, #327]	; 0x147
 296:	f89d 1147 	ldrb.w	r1, [sp, #327]	; 0x147
 29a:	a84d      	add	r0, sp, #308	; 0x134
 29c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E>
 2a0:	2800      	cmp	r0, #0
 2a2:	d008      	beq.n	2b6 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x2b6>
 2a4:	e7ff      	b.n	2a6 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x2a6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 2a6:	984c      	ldr	r0, [sp, #304]	; 0x130
 2a8:	994a      	ldr	r1, [sp, #296]	; 0x128
 2aa:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E>
 2ae:	9050      	str	r0, [sp, #320]	; 0x140
 2b0:	2001      	movs	r0, #1
 2b2:	904f      	str	r0, [sp, #316]	; 0x13c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 2b4:	e000      	b.n	2b8 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x2b8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 2b6:	e7dc      	b.n	272 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x272>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 2b8:	984f      	ldr	r0, [sp, #316]	; 0x13c
 2ba:	9950      	ldr	r1, [sp, #320]	; 0x140
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:223
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 2bc:	911c      	str	r1, [sp, #112]	; 0x70
 2be:	901b      	str	r0, [sp, #108]	; 0x6c
 2c0:	e7ff      	b.n	2c2 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x2c2>
 2c2:	e76a      	b.n	19a <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x19a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:226
        ptr = (end_ptr as usize & !align) as *const u8;
 2c4:	9823      	ldr	r0, [sp, #140]	; 0x8c
 2c6:	9921      	ldr	r1, [sp, #132]	; 0x84
 2c8:	4388      	bics	r0, r1
 2ca:	9025      	str	r0, [sp, #148]	; 0x94
 2cc:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:227
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 2ce:	2800      	cmp	r0, #0
 2d0:	d120      	bne.n	314 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x314>
 2d2:	e7ff      	b.n	2d4 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x2d4>
 2d4:	9822      	ldr	r0, [sp, #136]	; 0x88
 2d6:	9925      	ldr	r1, [sp, #148]	; 0x94
 2d8:	4288      	cmp	r0, r1
 2da:	d904      	bls.n	2e6 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x2e6>
 2dc:	e7ff      	b.n	2de <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x2de>
 2de:	2000      	movs	r0, #0
 2e0:	f88d 009f 	strb.w	r0, [sp, #159]	; 0x9f
 2e4:	e008      	b.n	2f8 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x2f8>
 2e6:	9825      	ldr	r0, [sp, #148]	; 0x94
 2e8:	9923      	ldr	r1, [sp, #140]	; 0x8c
 2ea:	2200      	movs	r2, #0
 2ec:	4288      	cmp	r0, r1
 2ee:	bf98      	it	ls
 2f0:	2201      	movls	r2, #1
 2f2:	f88d 209f 	strb.w	r2, [sp, #159]	; 0x9f
 2f6:	e7ff      	b.n	2f8 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x2f8>
 2f8:	f89d 009f 	ldrb.w	r0, [sp, #159]	; 0x9f
 2fc:	07c0      	lsls	r0, r0, #31
 2fe:	2800      	cmp	r0, #0
 300:	d107      	bne.n	312 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x312>
 302:	e7ff      	b.n	304 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x304>
 304:	f240 0000 	movw	r0, #0
 308:	f2c0 0000 	movt	r0, #0
 30c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 310:	defe      	udf	#254	; 0xfe
 312:	e7ff      	b.n	314 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x314>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:228
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 314:	e7ff      	b.n	316 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x316>
 316:	9825      	ldr	r0, [sp, #148]	; 0x94
 318:	9922      	ldr	r1, [sp, #136]	; 0x88
 31a:	2204      	movs	r2, #4
 31c:	9009      	str	r0, [sp, #36]	; 0x24
 31e:	4608      	mov	r0, r1
 320:	4611      	mov	r1, r2
 322:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E>
 326:	9008      	str	r0, [sp, #32]
 328:	e04c      	b.n	3c4 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x3c4>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:239
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 32a:	9822      	ldr	r0, [sp, #136]	; 0x88
 32c:	9923      	ldr	r1, [sp, #140]	; 0x8c
 32e:	9a25      	ldr	r2, [sp, #148]	; 0x94
 330:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 332:	f8dd c080 	ldr.w	ip, [sp, #128]	; 0x80
 336:	9052      	str	r0, [sp, #328]	; 0x148
 338:	9153      	str	r1, [sp, #332]	; 0x14c
 33a:	9254      	str	r2, [sp, #336]	; 0x150
 33c:	9355      	str	r3, [sp, #340]	; 0x154
 33e:	f8cd c158 	str.w	ip, [sp, #344]	; 0x158
_ZN6memchr8fallback14reverse_search17hcb8726e52fd19798E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 342:	9852      	ldr	r0, [sp, #328]	; 0x148
 344:	9954      	ldr	r1, [sp, #336]	; 0x150
 346:	4288      	cmp	r0, r1
 348:	d907      	bls.n	35a <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x35a>
 34a:	e7ff      	b.n	34c <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x34c>
 34c:	f240 0000 	movw	r0, #0
 350:	f2c0 0000 	movt	r0, #0
 354:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 358:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 35a:	9854      	ldr	r0, [sp, #336]	; 0x150
 35c:	9953      	ldr	r1, [sp, #332]	; 0x14c
 35e:	4288      	cmp	r0, r1
 360:	d907      	bls.n	372 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x372>
 362:	e7ff      	b.n	364 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x364>
 364:	f240 0000 	movw	r0, #0
 368:	f2c0 0000 	movt	r0, #0
 36c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 370:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 372:	e7ff      	b.n	374 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x374>
 374:	9854      	ldr	r0, [sp, #336]	; 0x150
 376:	9952      	ldr	r1, [sp, #328]	; 0x148
 378:	4288      	cmp	r0, r1
 37a:	d803      	bhi.n	384 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x384>
 37c:	e7ff      	b.n	37e <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x37e>
 37e:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 380:	9057      	str	r0, [sp, #348]	; 0x15c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 382:	e01a      	b.n	3ba <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x3ba>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 384:	9854      	ldr	r0, [sp, #336]	; 0x150
 386:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 38a:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 38e:	9054      	str	r0, [sp, #336]	; 0x150
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 390:	9854      	ldr	r0, [sp, #336]	; 0x150
 392:	7800      	ldrb	r0, [r0, #0]
 394:	f88d 0167 	strb.w	r0, [sp, #359]	; 0x167
 398:	f89d 1167 	ldrb.w	r1, [sp, #359]	; 0x167
 39c:	a855      	add	r0, sp, #340	; 0x154
 39e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E>
 3a2:	2800      	cmp	r0, #0
 3a4:	d008      	beq.n	3b8 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x3b8>
 3a6:	e7ff      	b.n	3a8 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x3a8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 3a8:	9854      	ldr	r0, [sp, #336]	; 0x150
 3aa:	9952      	ldr	r1, [sp, #328]	; 0x148
 3ac:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E>
 3b0:	9058      	str	r0, [sp, #352]	; 0x160
 3b2:	2001      	movs	r0, #1
 3b4:	9057      	str	r0, [sp, #348]	; 0x15c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 3b6:	e000      	b.n	3ba <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x3ba>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 3b8:	e7dc      	b.n	374 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x374>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 3ba:	9857      	ldr	r0, [sp, #348]	; 0x15c
 3bc:	9958      	ldr	r1, [sp, #352]	; 0x160
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:239
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 3be:	911c      	str	r1, [sp, #112]	; 0x70
 3c0:	901b      	str	r0, [sp, #108]	; 0x6c
 3c2:	e0af      	b.n	524 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x524>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:228
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 3c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 3c6:	9908      	ldr	r1, [sp, #32]
 3c8:	4288      	cmp	r0, r1
 3ca:	d3ae      	bcc.n	32a <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x32a>
 3cc:	e7ff      	b.n	3ce <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x3ce>
 3ce:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:229
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 3d0:	2800      	cmp	r0, #0
 3d2:	d159      	bne.n	488 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x488>
 3d4:	e7ff      	b.n	3d6 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x3d6>
 3d6:	9825      	ldr	r0, [sp, #148]	; 0x94
 3d8:	9007      	str	r0, [sp, #28]
 3da:	e7ff      	b.n	3dc <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x3dc>
 3dc:	9807      	ldr	r0, [sp, #28]
 3de:	f000 0103 	and.w	r1, r0, #3
 3e2:	912a      	str	r1, [sp, #168]	; 0xa8
 3e4:	f240 0100 	movw	r1, #0
 3e8:	f2c0 0100 	movt	r1, #0
 3ec:	9128      	str	r1, [sp, #160]	; 0xa0
 3ee:	a92a      	add	r1, sp, #168	; 0xa8
 3f0:	9129      	str	r1, [sp, #164]	; 0xa4
 3f2:	9928      	ldr	r1, [sp, #160]	; 0xa0
 3f4:	912b      	str	r1, [sp, #172]	; 0xac
 3f6:	9929      	ldr	r1, [sp, #164]	; 0xa4
 3f8:	912c      	str	r1, [sp, #176]	; 0xb0
 3fa:	992b      	ldr	r1, [sp, #172]	; 0xac
 3fc:	6809      	ldr	r1, [r1, #0]
 3fe:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 400:	6812      	ldr	r2, [r2, #0]
 402:	4291      	cmp	r1, r2
 404:	d016      	beq.n	434 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x434>
 406:	e7ff      	b.n	408 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x408>
 408:	982b      	ldr	r0, [sp, #172]	; 0xac
 40a:	9039      	str	r0, [sp, #228]	; 0xe4
 40c:	982c      	ldr	r0, [sp, #176]	; 0xb0
 40e:	903a      	str	r0, [sp, #232]	; 0xe8
 410:	a839      	add	r0, sp, #228	; 0xe4
 412:	9037      	str	r0, [sp, #220]	; 0xdc
 414:	a83a      	add	r0, sp, #232	; 0xe8
 416:	9038      	str	r0, [sp, #224]	; 0xe0
 418:	9837      	ldr	r0, [sp, #220]	; 0xdc
 41a:	903b      	str	r0, [sp, #236]	; 0xec
 41c:	9838      	ldr	r0, [sp, #224]	; 0xe0
 41e:	903c      	str	r0, [sp, #240]	; 0xf0
 420:	983b      	ldr	r0, [sp, #236]	; 0xec
 422:	f240 0100 	movw	r1, #0
 426:	f2c0 0100 	movt	r1, #0
 42a:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E>
 42e:	9006      	str	r0, [sp, #24]
 430:	9105      	str	r1, [sp, #20]
 432:	e000      	b.n	436 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x436>
 434:	e028      	b.n	488 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x488>
 436:	983c      	ldr	r0, [sp, #240]	; 0xf0
 438:	f240 0100 	movw	r1, #0
 43c:	f2c0 0100 	movt	r1, #0
 440:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E>
 444:	9004      	str	r0, [sp, #16]
 446:	9103      	str	r1, [sp, #12]
 448:	e7ff      	b.n	44a <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x44a>
 44a:	9806      	ldr	r0, [sp, #24]
 44c:	9033      	str	r0, [sp, #204]	; 0xcc
 44e:	9905      	ldr	r1, [sp, #20]
 450:	9134      	str	r1, [sp, #208]	; 0xd0
 452:	9a04      	ldr	r2, [sp, #16]
 454:	9235      	str	r2, [sp, #212]	; 0xd4
 456:	9b03      	ldr	r3, [sp, #12]
 458:	9336      	str	r3, [sp, #216]	; 0xd8
 45a:	46ec      	mov	ip, sp
 45c:	f04f 0e02 	mov.w	lr, #2
 460:	f8cc e000 	str.w	lr, [ip]
 464:	f240 0100 	movw	r1, #0
 468:	f2c0 0100 	movt	r1, #0
 46c:	a82d      	add	r0, sp, #180	; 0xb4
 46e:	2203      	movs	r2, #3
 470:	ab33      	add	r3, sp, #204	; 0xcc
 472:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E>
 476:	e7ff      	b.n	2 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x2>
 478:	f240 0100 	movw	r1, #0
 47c:	f2c0 0100 	movt	r1, #0
 480:	a82d      	add	r0, sp, #180	; 0xb4
 482:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 486:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:231
            let chunk = *(ptr_sub(ptr, USIZE_BYTES) as *const usize);
 488:	9825      	ldr	r0, [sp, #148]	; 0x94
 48a:	2104      	movs	r1, #4
 48c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E>
 490:	9002      	str	r0, [sp, #8]
 492:	e7ff      	b.n	494 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x494>
 494:	9802      	ldr	r0, [sp, #8]
 496:	6801      	ldr	r1, [r0, #0]
 498:	913d      	str	r1, [sp, #244]	; 0xf4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:232
            let eq1 = contains_zero_byte(chunk ^ vn1);
 49a:	993d      	ldr	r1, [sp, #244]	; 0xf4
 49c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 49e:	4051      	eors	r1, r2
 4a0:	915a      	str	r1, [sp, #360]	; 0x168
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4a2:	985a      	ldr	r0, [sp, #360]	; 0x168
 4a4:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4a8:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 4ac:	995a      	ldr	r1, [sp, #360]	; 0x168
 4ae:	4388      	bics	r0, r1
 4b0:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4b4:	2800      	cmp	r0, #0
 4b6:	bf18      	it	ne
 4b8:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:232
            let eq1 = contains_zero_byte(chunk ^ vn1);
 4ba:	f88d 00fb 	strb.w	r0, [sp, #251]	; 0xfb
 4be:	e7ff      	b.n	4c0 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x4c0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:233
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4c0:	983d      	ldr	r0, [sp, #244]	; 0xf4
 4c2:	991e      	ldr	r1, [sp, #120]	; 0x78
 4c4:	4048      	eors	r0, r1
 4c6:	905b      	str	r0, [sp, #364]	; 0x16c
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4c8:	985b      	ldr	r0, [sp, #364]	; 0x16c
 4ca:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4ce:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 4d2:	995b      	ldr	r1, [sp, #364]	; 0x16c
 4d4:	4388      	bics	r0, r1
 4d6:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4da:	2800      	cmp	r0, #0
 4dc:	bf18      	it	ne
 4de:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217hb3b78525947b7432E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:233
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4e0:	f88d 00fc 	strb.w	r0, [sp, #252]	; 0xfc
 4e4:	e7ff      	b.n	4e6 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x4e6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:234
            if eq1 || eq2 {
 4e6:	f89d 00fb 	ldrb.w	r0, [sp, #251]	; 0xfb
 4ea:	07c0      	lsls	r0, r0, #31
 4ec:	2800      	cmp	r0, #0
 4ee:	d004      	beq.n	4fa <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x4fa>
 4f0:	e7ff      	b.n	4f2 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x4f2>
 4f2:	2001      	movs	r0, #1
 4f4:	f88d 00fd 	strb.w	r0, [sp, #253]	; 0xfd
 4f8:	e004      	b.n	504 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x504>
 4fa:	f89d 00fc 	ldrb.w	r0, [sp, #252]	; 0xfc
 4fe:	f88d 00fd 	strb.w	r0, [sp, #253]	; 0xfd
 502:	e7ff      	b.n	504 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x504>
 504:	f89d 00fd 	ldrb.w	r0, [sp, #253]	; 0xfd
 508:	07c0      	lsls	r0, r0, #31
 50a:	2800      	cmp	r0, #0
 50c:	d001      	beq.n	512 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x512>
 50e:	e7ff      	b.n	510 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x510>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:235
                break;
 510:	e70b      	b.n	32a <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x32a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:237
            ptr = ptr_sub(ptr, USIZE_BYTES);
 512:	9825      	ldr	r0, [sp, #148]	; 0x94
 514:	2104      	movs	r1, #4
 516:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E>
 51a:	9001      	str	r0, [sp, #4]
 51c:	e7ff      	b.n	51e <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x51e>
 51e:	9801      	ldr	r0, [sp, #4]
 520:	9025      	str	r0, [sp, #148]	; 0x94
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:228
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 522:	e6f8      	b.n	316 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x316>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:241
}
 524:	e635      	b.n	192 <_ZN6memchr8fallback8memrchr217hb3b78525947b7432E+0x192>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:209
    let align = USIZE_BYTES - 1;
 526:	f240 0000 	movw	r0, #0
 52a:	f2c0 0000 	movt	r0, #0
 52e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 532:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h2dd476c951dec92aE:

00000000 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h2dd476c951dec92aE>:
_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h2dd476c951dec92aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:208
    let confirm = |byte| byte == n1 || byte == n2;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100e 	strb.w	r1, [sp, #14]
   c:	f89d 000e 	ldrb.w	r0, [sp, #14]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d104      	bne.n	28 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h2dd476c951dec92aE+0x28>
  1e:	e7ff      	b.n	20 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h2dd476c951dec92aE+0x20>
  20:	2001      	movs	r0, #1
  22:	f88d 000f 	strb.w	r0, [sp, #15]
  26:	e00b      	b.n	40 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h2dd476c951dec92aE+0x40>
  28:	f89d 000e 	ldrb.w	r0, [sp, #14]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6849      	ldr	r1, [r1, #4]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000f 	strb.w	r0, [sp, #15]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h2dd476c951dec92aE+0x40>
  40:	f89d 000f 	ldrb.w	r0, [sp, #15]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E:

00000000 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E>:
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:244
pub fn memrchr3(n1: u8, n2: u8, n3: u8, haystack: &[u8]) -> Option<usize> {
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b0e8      	sub	sp, #416	; 0x1a0
   4:	f8dd c1b0 	ldr.w	ip, [sp, #432]	; 0x1b0
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	f88d 0069 	strb.w	r0, [sp, #105]	; 0x69
  14:	f88d 106a 	strb.w	r1, [sp, #106]	; 0x6a
  18:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
  1c:	931b      	str	r3, [sp, #108]	; 0x6c
  1e:	f8cd c070 	str.w	ip, [sp, #112]	; 0x70
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:245
    let vn1 = repeat_byte(n1);
  22:	f89d 0069 	ldrb.w	r0, [sp, #105]	; 0x69
  26:	f88d 013d 	strb.w	r0, [sp, #317]	; 0x13d
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  2a:	f89d 013d 	ldrb.w	r0, [sp, #317]	; 0x13d
  2e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  32:	fba0 0101 	umull	r0, r1, r0, r1
  36:	2900      	cmp	r1, #0
  38:	f8cd e064 	str.w	lr, [sp, #100]	; 0x64
  3c:	9418      	str	r4, [sp, #96]	; 0x60
  3e:	9517      	str	r5, [sp, #92]	; 0x5c
  40:	9616      	str	r6, [sp, #88]	; 0x58
  42:	9015      	str	r0, [sp, #84]	; 0x54
  44:	d007      	beq.n	56 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x56>
  46:	e7ff      	b.n	48 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x48>
  48:	f240 0000 	movw	r0, #0
  4c:	f2c0 0000 	movt	r0, #0
  50:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  54:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:245
    let vn1 = repeat_byte(n1);
  56:	9815      	ldr	r0, [sp, #84]	; 0x54
  58:	901f      	str	r0, [sp, #124]	; 0x7c
  5a:	e7ff      	b.n	5c <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x5c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:246
    let vn2 = repeat_byte(n2);
  5c:	f89d 006a 	ldrb.w	r0, [sp, #106]	; 0x6a
  60:	f88d 013e 	strb.w	r0, [sp, #318]	; 0x13e
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  64:	f89d 013e 	ldrb.w	r0, [sp, #318]	; 0x13e
  68:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  6c:	fba0 0101 	umull	r0, r1, r0, r1
  70:	2900      	cmp	r1, #0
  72:	9014      	str	r0, [sp, #80]	; 0x50
  74:	d007      	beq.n	86 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x86>
  76:	e7ff      	b.n	78 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x78>
  78:	f240 0000 	movw	r0, #0
  7c:	f2c0 0000 	movt	r0, #0
  80:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  84:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:246
    let vn2 = repeat_byte(n2);
  86:	9814      	ldr	r0, [sp, #80]	; 0x50
  88:	9020      	str	r0, [sp, #128]	; 0x80
  8a:	e7ff      	b.n	8c <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x8c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:247
    let vn3 = repeat_byte(n3);
  8c:	f89d 006b 	ldrb.w	r0, [sp, #107]	; 0x6b
  90:	f88d 013f 	strb.w	r0, [sp, #319]	; 0x13f
_ZN6memchr8fallback11repeat_byte17h6374a9c8a738a5e1E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  94:	f89d 013f 	ldrb.w	r0, [sp, #319]	; 0x13f
  98:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  9c:	fba0 0101 	umull	r0, r1, r0, r1
  a0:	2900      	cmp	r1, #0
  a2:	9013      	str	r0, [sp, #76]	; 0x4c
  a4:	d007      	beq.n	b6 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0xb6>
  a6:	e7ff      	b.n	a8 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0xa8>
  a8:	f240 0000 	movw	r0, #0
  ac:	f2c0 0000 	movt	r0, #0
  b0:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  b4:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:247
    let vn3 = repeat_byte(n3);
  b6:	9813      	ldr	r0, [sp, #76]	; 0x4c
  b8:	9021      	str	r0, [sp, #132]	; 0x84
  ba:	e7ff      	b.n	bc <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0xbc>
  bc:	f10d 0069 	add.w	r0, sp, #105	; 0x69
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:248
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
  c0:	9022      	str	r0, [sp, #136]	; 0x88
  c2:	f10d 006a 	add.w	r0, sp, #106	; 0x6a
  c6:	9023      	str	r0, [sp, #140]	; 0x8c
  c8:	f10d 006b 	add.w	r0, sp, #107	; 0x6b
  cc:	9024      	str	r0, [sp, #144]	; 0x90
  ce:	2004      	movs	r0, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:249
    let align = USIZE_BYTES - 1;
  d0:	1e41      	subs	r1, r0, #1
  d2:	2801      	cmp	r0, #1
  d4:	9112      	str	r1, [sp, #72]	; 0x48
  d6:	f0c0 8295 	bcc.w	604 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x604>
  da:	e7ff      	b.n	dc <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0xdc>
  dc:	9812      	ldr	r0, [sp, #72]	; 0x48
  de:	9025      	str	r0, [sp, #148]	; 0x94
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:250
    let start_ptr = haystack.as_ptr();
  e0:	981b      	ldr	r0, [sp, #108]	; 0x6c
  e2:	991c      	ldr	r1, [sp, #112]	; 0x70
  e4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  e8:	9026      	str	r0, [sp, #152]	; 0x98
  ea:	e7ff      	b.n	ec <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0xec>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:251
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ec:	981b      	ldr	r0, [sp, #108]	; 0x6c
  ee:	991c      	ldr	r1, [sp, #112]	; 0x70
  f0:	9011      	str	r0, [sp, #68]	; 0x44
  f2:	9110      	str	r1, [sp, #64]	; 0x40
  f4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  f8:	900f      	str	r0, [sp, #60]	; 0x3c
  fa:	e7ff      	b.n	fc <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0xfc>
  fc:	980f      	ldr	r0, [sp, #60]	; 0x3c
  fe:	9028      	str	r0, [sp, #160]	; 0xa0
 100:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 102:	9811      	ldr	r0, [sp, #68]	; 0x44
 104:	9910      	ldr	r1, [sp, #64]	; 0x40
 106:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E>
 10a:	900e      	str	r0, [sp, #56]	; 0x38
 10c:	910d      	str	r1, [sp, #52]	; 0x34
 10e:	e7ff      	b.n	110 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x110>
 110:	980e      	ldr	r0, [sp, #56]	; 0x38
 112:	990d      	ldr	r1, [sp, #52]	; 0x34
 114:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
 118:	9027      	str	r0, [sp, #156]	; 0x9c
 11a:	e7ff      	b.n	11c <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x11c>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:252
    let mut ptr = end_ptr;
 11c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 11e:	9029      	str	r0, [sp, #164]	; 0xa4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:255
        if haystack.len() < USIZE_BYTES {
 120:	981b      	ldr	r0, [sp, #108]	; 0x6c
 122:	991c      	ldr	r1, [sp, #112]	; 0x70
 124:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
 128:	900c      	str	r0, [sp, #48]	; 0x30
 12a:	e7ff      	b.n	12c <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x12c>
 12c:	980c      	ldr	r0, [sp, #48]	; 0x30
 12e:	2803      	cmp	r0, #3
 130:	d857      	bhi.n	1e2 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x1e2>
 132:	e7ff      	b.n	134 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x134>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:256
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 134:	9826      	ldr	r0, [sp, #152]	; 0x98
 136:	9927      	ldr	r1, [sp, #156]	; 0x9c
 138:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 13a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 13c:	f8dd c08c 	ldr.w	ip, [sp, #140]	; 0x8c
 140:	f8dd e090 	ldr.w	lr, [sp, #144]	; 0x90
 144:	f8cd e0b0 	str.w	lr, [sp, #176]	; 0xb0
 148:	f8cd c0ac 	str.w	ip, [sp, #172]	; 0xac
 14c:	932a      	str	r3, [sp, #168]	; 0xa8
 14e:	9050      	str	r0, [sp, #320]	; 0x140
 150:	9151      	str	r1, [sp, #324]	; 0x144
 152:	9252      	str	r2, [sp, #328]	; 0x148
_ZN6memchr8fallback14reverse_search17haf6eb9d9b4bae76bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 154:	9850      	ldr	r0, [sp, #320]	; 0x140
 156:	9952      	ldr	r1, [sp, #328]	; 0x148
 158:	4288      	cmp	r0, r1
 15a:	d907      	bls.n	16c <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x16c>
 15c:	e7ff      	b.n	15e <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x15e>
 15e:	f240 0000 	movw	r0, #0
 162:	f2c0 0000 	movt	r0, #0
 166:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 16a:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 16c:	9852      	ldr	r0, [sp, #328]	; 0x148
 16e:	9951      	ldr	r1, [sp, #324]	; 0x144
 170:	4288      	cmp	r0, r1
 172:	d907      	bls.n	184 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x184>
 174:	e7ff      	b.n	176 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x176>
 176:	f240 0000 	movw	r0, #0
 17a:	f2c0 0000 	movt	r0, #0
 17e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 182:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 184:	e7ff      	b.n	186 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x186>
 186:	9852      	ldr	r0, [sp, #328]	; 0x148
 188:	9950      	ldr	r1, [sp, #320]	; 0x140
 18a:	4288      	cmp	r0, r1
 18c:	d803      	bhi.n	196 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x196>
 18e:	e7ff      	b.n	190 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x190>
 190:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 192:	9053      	str	r0, [sp, #332]	; 0x14c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 194:	e01a      	b.n	1cc <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x1cc>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 196:	9852      	ldr	r0, [sp, #328]	; 0x148
 198:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 19c:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 1a0:	9052      	str	r0, [sp, #328]	; 0x148
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 1a2:	9852      	ldr	r0, [sp, #328]	; 0x148
 1a4:	7800      	ldrb	r0, [r0, #0]
 1a6:	f88d 0157 	strb.w	r0, [sp, #343]	; 0x157
 1aa:	f89d 1157 	ldrb.w	r1, [sp, #343]	; 0x157
 1ae:	a82a      	add	r0, sp, #168	; 0xa8
 1b0:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E>
 1b4:	2800      	cmp	r0, #0
 1b6:	d008      	beq.n	1ca <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x1ca>
 1b8:	e7ff      	b.n	1ba <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x1ba>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 1ba:	9852      	ldr	r0, [sp, #328]	; 0x148
 1bc:	9950      	ldr	r1, [sp, #320]	; 0x140
 1be:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E>
 1c2:	9054      	str	r0, [sp, #336]	; 0x150
 1c4:	2001      	movs	r0, #1
 1c6:	9053      	str	r0, [sp, #332]	; 0x14c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 1c8:	e000      	b.n	1cc <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x1cc>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 1ca:	e7dc      	b.n	186 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x186>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 1cc:	9853      	ldr	r0, [sp, #332]	; 0x14c
 1ce:	9954      	ldr	r1, [sp, #336]	; 0x150
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:256
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1d0:	911e      	str	r1, [sp, #120]	; 0x78
 1d2:	901d      	str	r0, [sp, #116]	; 0x74
 1d4:	e7ff      	b.n	1d6 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x1d6>
 1d6:	e003      	b.n	1e0 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x1e0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:283
}
 1d8:	981d      	ldr	r0, [sp, #116]	; 0x74
 1da:	991e      	ldr	r1, [sp, #120]	; 0x78
 1dc:	b068      	add	sp, #416	; 0x1a0
 1de:	bd70      	pop	{r4, r5, r6, pc}
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:256
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1e0:	e7fa      	b.n	1d8 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x1d8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:259
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 1e2:	9829      	ldr	r0, [sp, #164]	; 0xa4
 1e4:	2104      	movs	r1, #4
 1e6:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E>
 1ea:	900b      	str	r0, [sp, #44]	; 0x2c
 1ec:	e7ff      	b.n	1ee <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x1ee>
 1ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
 1f0:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E>
 1f4:	902d      	str	r0, [sp, #180]	; 0xb4
 1f6:	e7ff      	b.n	1f8 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x1f8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:260
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1f8:	982d      	ldr	r0, [sp, #180]	; 0xb4
 1fa:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1fc:	4048      	eors	r0, r1
 1fe:	9056      	str	r0, [sp, #344]	; 0x158
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 200:	9856      	ldr	r0, [sp, #344]	; 0x158
 202:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 206:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 20a:	9956      	ldr	r1, [sp, #344]	; 0x158
 20c:	4388      	bics	r0, r1
 20e:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 212:	2800      	cmp	r0, #0
 214:	bf18      	it	ne
 216:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:260
        let eq1 = contains_zero_byte(chunk ^ vn1);
 218:	f88d 00bb 	strb.w	r0, [sp, #187]	; 0xbb
 21c:	e7ff      	b.n	21e <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x21e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:261
        let eq2 = contains_zero_byte(chunk ^ vn2);
 21e:	982d      	ldr	r0, [sp, #180]	; 0xb4
 220:	9920      	ldr	r1, [sp, #128]	; 0x80
 222:	4048      	eors	r0, r1
 224:	9057      	str	r0, [sp, #348]	; 0x15c
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 226:	9857      	ldr	r0, [sp, #348]	; 0x15c
 228:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 22c:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 230:	9957      	ldr	r1, [sp, #348]	; 0x15c
 232:	4388      	bics	r0, r1
 234:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 238:	2800      	cmp	r0, #0
 23a:	bf18      	it	ne
 23c:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:261
        let eq2 = contains_zero_byte(chunk ^ vn2);
 23e:	f88d 00bc 	strb.w	r0, [sp, #188]	; 0xbc
 242:	e7ff      	b.n	244 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x244>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:262
        let eq3 = contains_zero_byte(chunk ^ vn3);
 244:	982d      	ldr	r0, [sp, #180]	; 0xb4
 246:	9921      	ldr	r1, [sp, #132]	; 0x84
 248:	4048      	eors	r0, r1
 24a:	9058      	str	r0, [sp, #352]	; 0x160
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 24c:	9858      	ldr	r0, [sp, #352]	; 0x160
 24e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 252:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 256:	9958      	ldr	r1, [sp, #352]	; 0x160
 258:	4388      	bics	r0, r1
 25a:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 25e:	2800      	cmp	r0, #0
 260:	bf18      	it	ne
 262:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:262
        let eq3 = contains_zero_byte(chunk ^ vn3);
 264:	f88d 00bd 	strb.w	r0, [sp, #189]	; 0xbd
 268:	e7ff      	b.n	26a <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x26a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:263
        if eq1 || eq2 || eq3 {
 26a:	f89d 00bb 	ldrb.w	r0, [sp, #187]	; 0xbb
 26e:	07c0      	lsls	r0, r0, #31
 270:	2800      	cmp	r0, #0
 272:	d10f      	bne.n	294 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x294>
 274:	e012      	b.n	29c <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x29c>
 276:	2001      	movs	r0, #1
 278:	f88d 00be 	strb.w	r0, [sp, #190]	; 0xbe
 27c:	e004      	b.n	288 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x288>
 27e:	f89d 00bd 	ldrb.w	r0, [sp, #189]	; 0xbd
 282:	f88d 00be 	strb.w	r0, [sp, #190]	; 0xbe
 286:	e7ff      	b.n	288 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x288>
 288:	f89d 00be 	ldrb.w	r0, [sp, #190]	; 0xbe
 28c:	07c0      	lsls	r0, r0, #31
 28e:	2800      	cmp	r0, #0
 290:	d10f      	bne.n	2b2 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x2b2>
 292:	e060      	b.n	356 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x356>
 294:	2001      	movs	r0, #1
 296:	f88d 00bf 	strb.w	r0, [sp, #191]	; 0xbf
 29a:	e004      	b.n	2a6 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x2a6>
 29c:	f89d 00bc 	ldrb.w	r0, [sp, #188]	; 0xbc
 2a0:	f88d 00bf 	strb.w	r0, [sp, #191]	; 0xbf
 2a4:	e7ff      	b.n	2a6 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x2a6>
 2a6:	f89d 00bf 	ldrb.w	r0, [sp, #191]	; 0xbf
 2aa:	07c0      	lsls	r0, r0, #31
 2ac:	2800      	cmp	r0, #0
 2ae:	d1e2      	bne.n	276 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x276>
 2b0:	e7e5      	b.n	27e <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x27e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:264
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 2b2:	9826      	ldr	r0, [sp, #152]	; 0x98
 2b4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 2b6:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 2b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 2ba:	f8dd c08c 	ldr.w	ip, [sp, #140]	; 0x8c
 2be:	f8dd e090 	ldr.w	lr, [sp, #144]	; 0x90
 2c2:	f8cd e0c8 	str.w	lr, [sp, #200]	; 0xc8
 2c6:	f8cd c0c4 	str.w	ip, [sp, #196]	; 0xc4
 2ca:	9330      	str	r3, [sp, #192]	; 0xc0
 2cc:	9059      	str	r0, [sp, #356]	; 0x164
 2ce:	915a      	str	r1, [sp, #360]	; 0x168
 2d0:	925b      	str	r2, [sp, #364]	; 0x16c
_ZN6memchr8fallback14reverse_search17haf6eb9d9b4bae76bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 2d2:	9859      	ldr	r0, [sp, #356]	; 0x164
 2d4:	995b      	ldr	r1, [sp, #364]	; 0x16c
 2d6:	4288      	cmp	r0, r1
 2d8:	d907      	bls.n	2ea <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x2ea>
 2da:	e7ff      	b.n	2dc <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x2dc>
 2dc:	f240 0000 	movw	r0, #0
 2e0:	f2c0 0000 	movt	r0, #0
 2e4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2e8:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 2ea:	985b      	ldr	r0, [sp, #364]	; 0x16c
 2ec:	995a      	ldr	r1, [sp, #360]	; 0x168
 2ee:	4288      	cmp	r0, r1
 2f0:	d907      	bls.n	302 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x302>
 2f2:	e7ff      	b.n	2f4 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x2f4>
 2f4:	f240 0000 	movw	r0, #0
 2f8:	f2c0 0000 	movt	r0, #0
 2fc:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 300:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 302:	e7ff      	b.n	304 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x304>
 304:	985b      	ldr	r0, [sp, #364]	; 0x16c
 306:	9959      	ldr	r1, [sp, #356]	; 0x164
 308:	4288      	cmp	r0, r1
 30a:	d803      	bhi.n	314 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x314>
 30c:	e7ff      	b.n	30e <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x30e>
 30e:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 310:	905c      	str	r0, [sp, #368]	; 0x170
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 312:	e01a      	b.n	34a <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x34a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 314:	985b      	ldr	r0, [sp, #364]	; 0x16c
 316:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 31a:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 31e:	905b      	str	r0, [sp, #364]	; 0x16c
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 320:	985b      	ldr	r0, [sp, #364]	; 0x16c
 322:	7800      	ldrb	r0, [r0, #0]
 324:	f88d 017b 	strb.w	r0, [sp, #379]	; 0x17b
 328:	f89d 117b 	ldrb.w	r1, [sp, #379]	; 0x17b
 32c:	a830      	add	r0, sp, #192	; 0xc0
 32e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E>
 332:	2800      	cmp	r0, #0
 334:	d008      	beq.n	348 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x348>
 336:	e7ff      	b.n	338 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x338>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 338:	985b      	ldr	r0, [sp, #364]	; 0x16c
 33a:	9959      	ldr	r1, [sp, #356]	; 0x164
 33c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E>
 340:	905d      	str	r0, [sp, #372]	; 0x174
 342:	2001      	movs	r0, #1
 344:	905c      	str	r0, [sp, #368]	; 0x170
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 346:	e000      	b.n	34a <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x34a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 348:	e7dc      	b.n	304 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x304>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 34a:	985c      	ldr	r0, [sp, #368]	; 0x170
 34c:	995d      	ldr	r1, [sp, #372]	; 0x174
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:264
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 34e:	911e      	str	r1, [sp, #120]	; 0x78
 350:	901d      	str	r0, [sp, #116]	; 0x74
 352:	e7ff      	b.n	354 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x354>
 354:	e744      	b.n	1e0 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x1e0>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:267
        ptr = (end_ptr as usize & !align) as *const u8;
 356:	9827      	ldr	r0, [sp, #156]	; 0x9c
 358:	9925      	ldr	r1, [sp, #148]	; 0x94
 35a:	4388      	bics	r0, r1
 35c:	9029      	str	r0, [sp, #164]	; 0xa4
 35e:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:268
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 360:	2800      	cmp	r0, #0
 362:	d120      	bne.n	3a6 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x3a6>
 364:	e7ff      	b.n	366 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x366>
 366:	9826      	ldr	r0, [sp, #152]	; 0x98
 368:	9929      	ldr	r1, [sp, #164]	; 0xa4
 36a:	4288      	cmp	r0, r1
 36c:	d904      	bls.n	378 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x378>
 36e:	e7ff      	b.n	370 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x370>
 370:	2000      	movs	r0, #0
 372:	f88d 00cf 	strb.w	r0, [sp, #207]	; 0xcf
 376:	e008      	b.n	38a <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x38a>
 378:	9829      	ldr	r0, [sp, #164]	; 0xa4
 37a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 37c:	2200      	movs	r2, #0
 37e:	4288      	cmp	r0, r1
 380:	bf98      	it	ls
 382:	2201      	movls	r2, #1
 384:	f88d 20cf 	strb.w	r2, [sp, #207]	; 0xcf
 388:	e7ff      	b.n	38a <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x38a>
 38a:	f89d 00cf 	ldrb.w	r0, [sp, #207]	; 0xcf
 38e:	07c0      	lsls	r0, r0, #31
 390:	2800      	cmp	r0, #0
 392:	d107      	bne.n	3a4 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x3a4>
 394:	e7ff      	b.n	396 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x396>
 396:	f240 0000 	movw	r0, #0
 39a:	f2c0 0000 	movt	r0, #0
 39e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 3a2:	defe      	udf	#254	; 0xfe
 3a4:	e7ff      	b.n	3a6 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x3a6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:269
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 3a6:	e7ff      	b.n	3a8 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x3a8>
 3a8:	9829      	ldr	r0, [sp, #164]	; 0xa4
 3aa:	9926      	ldr	r1, [sp, #152]	; 0x98
 3ac:	2204      	movs	r2, #4
 3ae:	900a      	str	r0, [sp, #40]	; 0x28
 3b0:	4608      	mov	r0, r1
 3b2:	4611      	mov	r1, r2
 3b4:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E>
 3b8:	9009      	str	r0, [sp, #36]	; 0x24
 3ba:	e050      	b.n	45e <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x45e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:281
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 3bc:	9826      	ldr	r0, [sp, #152]	; 0x98
 3be:	9927      	ldr	r1, [sp, #156]	; 0x9c
 3c0:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 3c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 3c4:	f8dd c08c 	ldr.w	ip, [sp, #140]	; 0x8c
 3c8:	f8dd e090 	ldr.w	lr, [sp, #144]	; 0x90
 3cc:	f8cd e138 	str.w	lr, [sp, #312]	; 0x138
 3d0:	f8cd c134 	str.w	ip, [sp, #308]	; 0x134
 3d4:	934c      	str	r3, [sp, #304]	; 0x130
 3d6:	905f      	str	r0, [sp, #380]	; 0x17c
 3d8:	9160      	str	r1, [sp, #384]	; 0x180
 3da:	9261      	str	r2, [sp, #388]	; 0x184
_ZN6memchr8fallback14reverse_search17haf6eb9d9b4bae76bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 3dc:	985f      	ldr	r0, [sp, #380]	; 0x17c
 3de:	9961      	ldr	r1, [sp, #388]	; 0x184
 3e0:	4288      	cmp	r0, r1
 3e2:	d907      	bls.n	3f4 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x3f4>
 3e4:	e7ff      	b.n	3e6 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x3e6>
 3e6:	f240 0000 	movw	r0, #0
 3ea:	f2c0 0000 	movt	r0, #0
 3ee:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 3f2:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 3f4:	9861      	ldr	r0, [sp, #388]	; 0x184
 3f6:	9960      	ldr	r1, [sp, #384]	; 0x180
 3f8:	4288      	cmp	r0, r1
 3fa:	d907      	bls.n	40c <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x40c>
 3fc:	e7ff      	b.n	3fe <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x3fe>
 3fe:	f240 0000 	movw	r0, #0
 402:	f2c0 0000 	movt	r0, #0
 406:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 40a:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 40c:	e7ff      	b.n	40e <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x40e>
 40e:	9861      	ldr	r0, [sp, #388]	; 0x184
 410:	995f      	ldr	r1, [sp, #380]	; 0x17c
 412:	4288      	cmp	r0, r1
 414:	d803      	bhi.n	41e <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x41e>
 416:	e7ff      	b.n	418 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x418>
 418:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 41a:	9062      	str	r0, [sp, #392]	; 0x188
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 41c:	e01a      	b.n	454 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x454>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 41e:	9861      	ldr	r0, [sp, #388]	; 0x184
 420:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 424:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
 428:	9061      	str	r0, [sp, #388]	; 0x184
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 42a:	9861      	ldr	r0, [sp, #388]	; 0x184
 42c:	7800      	ldrb	r0, [r0, #0]
 42e:	f88d 0193 	strb.w	r0, [sp, #403]	; 0x193
 432:	f89d 1193 	ldrb.w	r1, [sp, #403]	; 0x193
 436:	a84c      	add	r0, sp, #304	; 0x130
 438:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E>
 43c:	2800      	cmp	r0, #0
 43e:	d008      	beq.n	452 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x452>
 440:	e7ff      	b.n	442 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x442>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 442:	9861      	ldr	r0, [sp, #388]	; 0x184
 444:	995f      	ldr	r1, [sp, #380]	; 0x17c
 446:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E>
 44a:	9063      	str	r0, [sp, #396]	; 0x18c
 44c:	2001      	movs	r0, #1
 44e:	9062      	str	r0, [sp, #392]	; 0x188
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 450:	e000      	b.n	454 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x454>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 452:	e7dc      	b.n	40e <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x40e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 454:	9862      	ldr	r0, [sp, #392]	; 0x188
 456:	9963      	ldr	r1, [sp, #396]	; 0x18c
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:281
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 458:	911e      	str	r1, [sp, #120]	; 0x78
 45a:	901d      	str	r0, [sp, #116]	; 0x74
 45c:	e0d1      	b.n	602 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x602>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:269
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 45e:	980a      	ldr	r0, [sp, #40]	; 0x28
 460:	9909      	ldr	r1, [sp, #36]	; 0x24
 462:	4288      	cmp	r0, r1
 464:	d3aa      	bcc.n	3bc <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x3bc>
 466:	e7ff      	b.n	468 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x468>
 468:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:270
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 46a:	2800      	cmp	r0, #0
 46c:	d159      	bne.n	522 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x522>
 46e:	e7ff      	b.n	470 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x470>
 470:	9829      	ldr	r0, [sp, #164]	; 0xa4
 472:	9008      	str	r0, [sp, #32]
 474:	e7ff      	b.n	476 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x476>
 476:	9808      	ldr	r0, [sp, #32]
 478:	f000 0103 	and.w	r1, r0, #3
 47c:	9136      	str	r1, [sp, #216]	; 0xd8
 47e:	f240 0100 	movw	r1, #0
 482:	f2c0 0100 	movt	r1, #0
 486:	9134      	str	r1, [sp, #208]	; 0xd0
 488:	a936      	add	r1, sp, #216	; 0xd8
 48a:	9135      	str	r1, [sp, #212]	; 0xd4
 48c:	9934      	ldr	r1, [sp, #208]	; 0xd0
 48e:	9137      	str	r1, [sp, #220]	; 0xdc
 490:	9935      	ldr	r1, [sp, #212]	; 0xd4
 492:	9138      	str	r1, [sp, #224]	; 0xe0
 494:	9937      	ldr	r1, [sp, #220]	; 0xdc
 496:	6809      	ldr	r1, [r1, #0]
 498:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 49a:	6812      	ldr	r2, [r2, #0]
 49c:	4291      	cmp	r1, r2
 49e:	d016      	beq.n	4ce <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x4ce>
 4a0:	e7ff      	b.n	4a2 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x4a2>
 4a2:	9837      	ldr	r0, [sp, #220]	; 0xdc
 4a4:	9045      	str	r0, [sp, #276]	; 0x114
 4a6:	9838      	ldr	r0, [sp, #224]	; 0xe0
 4a8:	9046      	str	r0, [sp, #280]	; 0x118
 4aa:	a845      	add	r0, sp, #276	; 0x114
 4ac:	9043      	str	r0, [sp, #268]	; 0x10c
 4ae:	a846      	add	r0, sp, #280	; 0x118
 4b0:	9044      	str	r0, [sp, #272]	; 0x110
 4b2:	9843      	ldr	r0, [sp, #268]	; 0x10c
 4b4:	9047      	str	r0, [sp, #284]	; 0x11c
 4b6:	9844      	ldr	r0, [sp, #272]	; 0x110
 4b8:	9048      	str	r0, [sp, #288]	; 0x120
 4ba:	9847      	ldr	r0, [sp, #284]	; 0x11c
 4bc:	f240 0100 	movw	r1, #0
 4c0:	f2c0 0100 	movt	r1, #0
 4c4:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E>
 4c8:	9007      	str	r0, [sp, #28]
 4ca:	9106      	str	r1, [sp, #24]
 4cc:	e000      	b.n	4d0 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x4d0>
 4ce:	e028      	b.n	522 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x522>
 4d0:	9848      	ldr	r0, [sp, #288]	; 0x120
 4d2:	f240 0100 	movw	r1, #0
 4d6:	f2c0 0100 	movt	r1, #0
 4da:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E>
 4de:	9005      	str	r0, [sp, #20]
 4e0:	9104      	str	r1, [sp, #16]
 4e2:	e7ff      	b.n	4e4 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x4e4>
 4e4:	9807      	ldr	r0, [sp, #28]
 4e6:	903f      	str	r0, [sp, #252]	; 0xfc
 4e8:	9906      	ldr	r1, [sp, #24]
 4ea:	9140      	str	r1, [sp, #256]	; 0x100
 4ec:	9a05      	ldr	r2, [sp, #20]
 4ee:	9241      	str	r2, [sp, #260]	; 0x104
 4f0:	9b04      	ldr	r3, [sp, #16]
 4f2:	9342      	str	r3, [sp, #264]	; 0x108
 4f4:	46ec      	mov	ip, sp
 4f6:	f04f 0e02 	mov.w	lr, #2
 4fa:	f8cc e000 	str.w	lr, [ip]
 4fe:	f240 0100 	movw	r1, #0
 502:	f2c0 0100 	movt	r1, #0
 506:	a839      	add	r0, sp, #228	; 0xe4
 508:	2203      	movs	r2, #3
 50a:	ab3f      	add	r3, sp, #252	; 0xfc
 50c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E>
 510:	e7ff      	b.n	2 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x2>
 512:	f240 0100 	movw	r1, #0
 516:	f2c0 0100 	movt	r1, #0
 51a:	a839      	add	r0, sp, #228	; 0xe4
 51c:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 520:	defe      	udf	#254	; 0xfe
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:272
            let chunk = *(ptr_sub(ptr, USIZE_BYTES) as *const usize);
 522:	9829      	ldr	r0, [sp, #164]	; 0xa4
 524:	2104      	movs	r1, #4
 526:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E>
 52a:	9003      	str	r0, [sp, #12]
 52c:	e7ff      	b.n	52e <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x52e>
 52e:	9803      	ldr	r0, [sp, #12]
 530:	6801      	ldr	r1, [r0, #0]
 532:	9149      	str	r1, [sp, #292]	; 0x124
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:273
            let eq1 = contains_zero_byte(chunk ^ vn1);
 534:	9949      	ldr	r1, [sp, #292]	; 0x124
 536:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 538:	4051      	eors	r1, r2
 53a:	9165      	str	r1, [sp, #404]	; 0x194
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 53c:	9865      	ldr	r0, [sp, #404]	; 0x194
 53e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 542:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 546:	9965      	ldr	r1, [sp, #404]	; 0x194
 548:	4388      	bics	r0, r1
 54a:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 54e:	2800      	cmp	r0, #0
 550:	bf18      	it	ne
 552:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:273
            let eq1 = contains_zero_byte(chunk ^ vn1);
 554:	f88d 012b 	strb.w	r0, [sp, #299]	; 0x12b
 558:	e7ff      	b.n	55a <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x55a>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:274
            let eq2 = contains_zero_byte(chunk ^ vn2);
 55a:	9849      	ldr	r0, [sp, #292]	; 0x124
 55c:	9920      	ldr	r1, [sp, #128]	; 0x80
 55e:	4048      	eors	r0, r1
 560:	9066      	str	r0, [sp, #408]	; 0x198
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 562:	9866      	ldr	r0, [sp, #408]	; 0x198
 564:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 568:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 56c:	9966      	ldr	r1, [sp, #408]	; 0x198
 56e:	4388      	bics	r0, r1
 570:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 574:	2800      	cmp	r0, #0
 576:	bf18      	it	ne
 578:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:274
            let eq2 = contains_zero_byte(chunk ^ vn2);
 57a:	f88d 012c 	strb.w	r0, [sp, #300]	; 0x12c
 57e:	e7ff      	b.n	580 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x580>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:275
            let eq3 = contains_zero_byte(chunk ^ vn3);
 580:	9849      	ldr	r0, [sp, #292]	; 0x124
 582:	9921      	ldr	r1, [sp, #132]	; 0x84
 584:	4048      	eors	r0, r1
 586:	9067      	str	r0, [sp, #412]	; 0x19c
_ZN6memchr8fallback18contains_zero_byte17hcf05c92d2c728c95E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 588:	9867      	ldr	r0, [sp, #412]	; 0x19c
 58a:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 58e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h049a26b7a4ff5318E>
 592:	9967      	ldr	r1, [sp, #412]	; 0x19c
 594:	4388      	bics	r0, r1
 596:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 59a:	2800      	cmp	r0, #0
 59c:	bf18      	it	ne
 59e:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:275
            let eq3 = contains_zero_byte(chunk ^ vn3);
 5a0:	f88d 012d 	strb.w	r0, [sp, #301]	; 0x12d
 5a4:	e7ff      	b.n	5a6 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x5a6>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:276
            if eq1 || eq2 || eq3 {
 5a6:	f89d 012b 	ldrb.w	r0, [sp, #299]	; 0x12b
 5aa:	07c0      	lsls	r0, r0, #31
 5ac:	2800      	cmp	r0, #0
 5ae:	d10f      	bne.n	5d0 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x5d0>
 5b0:	e012      	b.n	5d8 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x5d8>
 5b2:	2001      	movs	r0, #1
 5b4:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5b8:	e004      	b.n	5c4 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x5c4>
 5ba:	f89d 012d 	ldrb.w	r0, [sp, #301]	; 0x12d
 5be:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5c2:	e7ff      	b.n	5c4 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x5c4>
 5c4:	f89d 012e 	ldrb.w	r0, [sp, #302]	; 0x12e
 5c8:	07c0      	lsls	r0, r0, #31
 5ca:	2800      	cmp	r0, #0
 5cc:	d10f      	bne.n	5ee <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x5ee>
 5ce:	e00f      	b.n	5f0 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x5f0>
 5d0:	2001      	movs	r0, #1
 5d2:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5d6:	e004      	b.n	5e2 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x5e2>
 5d8:	f89d 012c 	ldrb.w	r0, [sp, #300]	; 0x12c
 5dc:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5e0:	e7ff      	b.n	5e2 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x5e2>
 5e2:	f89d 012f 	ldrb.w	r0, [sp, #303]	; 0x12f
 5e6:	07c0      	lsls	r0, r0, #31
 5e8:	2800      	cmp	r0, #0
 5ea:	d1e2      	bne.n	5b2 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x5b2>
 5ec:	e7e5      	b.n	5ba <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x5ba>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:277
                break;
 5ee:	e6e5      	b.n	3bc <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x3bc>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:279
            ptr = ptr_sub(ptr, USIZE_BYTES);
 5f0:	9829      	ldr	r0, [sp, #164]	; 0xa4
 5f2:	2104      	movs	r1, #4
 5f4:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E>
 5f8:	9002      	str	r0, [sp, #8]
 5fa:	e7ff      	b.n	5fc <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x5fc>
 5fc:	9802      	ldr	r0, [sp, #8]
 5fe:	9029      	str	r0, [sp, #164]	; 0xa4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:269
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 600:	e6d2      	b.n	3a8 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x3a8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:283
}
 602:	e5e9      	b.n	1d8 <_ZN6memchr8fallback8memrchr317he5f44dbc7e59aa13E+0x1d8>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:249
    let align = USIZE_BYTES - 1;
 604:	f240 0000 	movw	r0, #0
 608:	f2c0 0000 	movt	r0, #0
 60c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 610:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE:

00000000 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE>:
_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:248
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100d 	strb.w	r1, [sp, #13]
   c:	f89d 000d 	ldrb.w	r0, [sp, #13]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d014      	beq.n	48 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE+0x48>
  1e:	e017      	b.n	50 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE+0x50>
  20:	2001      	movs	r0, #1
  22:	f88d 000e 	strb.w	r0, [sp, #14]
  26:	e00b      	b.n	40 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE+0x40>
  28:	f89d 000d 	ldrb.w	r0, [sp, #13]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6889      	ldr	r1, [r1, #8]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000e 	strb.w	r0, [sp, #14]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE+0x40>
  40:	f89d 000e 	ldrb.w	r0, [sp, #14]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr
  48:	2001      	movs	r0, #1
  4a:	f88d 000f 	strb.w	r0, [sp, #15]
  4e:	e00b      	b.n	68 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE+0x68>
  50:	f89d 000d 	ldrb.w	r0, [sp, #13]
  54:	9902      	ldr	r1, [sp, #8]
  56:	6849      	ldr	r1, [r1, #4]
  58:	7809      	ldrb	r1, [r1, #0]
  5a:	1a40      	subs	r0, r0, r1
  5c:	fab0 f080 	clz	r0, r0
  60:	0940      	lsrs	r0, r0, #5
  62:	f88d 000f 	strb.w	r0, [sp, #15]
  66:	e7ff      	b.n	68 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE+0x68>
  68:	f89d 000f 	ldrb.w	r0, [sp, #15]
  6c:	07c0      	lsls	r0, r0, #31
  6e:	2800      	cmp	r0, #0
  70:	d1d6      	bne.n	20 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE+0x20>
  72:	e7d9      	b.n	28 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h5a7ccb2df36e9e3eE+0x28>

Disassembly of section .text._ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E:

00000000 <_ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E>:
_ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:324

/// Increment the given pointer by the given amount.
unsafe fn ptr_add(ptr: *const u8, amt: usize) -> *const u8 {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:325
    debug_assert!(amt < ::core::isize::MAX as usize);
   e:	2800      	cmp	r0, #0
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	d10e      	bne.n	34 <_ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E+0x34>
  16:	e7ff      	b.n	18 <_ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E+0x18>
  18:	9805      	ldr	r0, [sp, #20]
  1a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  1e:	4288      	cmp	r0, r1
  20:	d307      	bcc.n	32 <_ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E+0x32>
  22:	e7ff      	b.n	24 <_ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E+0x24>
  24:	f240 0000 	movw	r0, #0
  28:	f2c0 0000 	movt	r0, #0
  2c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  30:	defe      	udf	#254	; 0xfe
  32:	e7ff      	b.n	34 <_ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E+0x34>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:326
    ptr.offset(amt as isize)
  34:	9804      	ldr	r0, [sp, #16]
  36:	9905      	ldr	r1, [sp, #20]
  38:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
  3c:	9001      	str	r0, [sp, #4]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback7ptr_add17hf3c83648d18c1bd6E+0x40>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:327
}
  40:	9801      	ldr	r0, [sp, #4]
  42:	b006      	add	sp, #24
  44:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E:

00000000 <_ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E>:
_ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:330

/// Decrement the given pointer by the given amount.
unsafe fn ptr_sub(ptr: *const u8, amt: usize) -> *const u8 {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:331
    debug_assert!(amt < ::core::isize::MAX as usize);
   e:	2800      	cmp	r0, #0
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	d10e      	bne.n	34 <_ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E+0x34>
  16:	e7ff      	b.n	18 <_ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E+0x18>
  18:	9807      	ldr	r0, [sp, #28]
  1a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  1e:	4288      	cmp	r0, r1
  20:	d307      	bcc.n	32 <_ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E+0x32>
  22:	e7ff      	b.n	24 <_ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E+0x24>
  24:	f240 0000 	movw	r0, #0
  28:	f2c0 0000 	movt	r0, #0
  2c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  30:	defe      	udf	#254	; 0xfe
  32:	e7ff      	b.n	34 <_ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E+0x34>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:332
    ptr.offset((amt as isize).wrapping_neg())
  34:	9806      	ldr	r0, [sp, #24]
  36:	9907      	ldr	r1, [sp, #28]
  38:	9003      	str	r0, [sp, #12]
  3a:	4608      	mov	r0, r1
  3c:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hf93fc63f2adf90ccE>
  40:	9002      	str	r0, [sp, #8]
  42:	e7ff      	b.n	44 <_ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E+0x44>
  44:	9803      	ldr	r0, [sp, #12]
  46:	9902      	ldr	r1, [sp, #8]
  48:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>
  4c:	9001      	str	r0, [sp, #4]
  4e:	e7ff      	b.n	50 <_ZN6memchr8fallback7ptr_sub17hc13a834bde1d8a49E+0x50>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:333
}
  50:	9801      	ldr	r0, [sp, #4]
  52:	b008      	add	sp, #32
  54:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr8fallback20read_unaligned_usize17h7c797d71009c1807E:

00000000 <_ZN6memchr8fallback20read_unaligned_usize17h7c797d71009c1807E>:
_ZN6memchr8fallback20read_unaligned_usize17h7c797d71009c1807E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:335

unsafe fn read_unaligned_usize(ptr: *const u8) -> usize {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
   8:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:336
    let mut n: usize = 0;
   a:	9003      	str	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:337
    ptr::copy_nonoverlapping(ptr, &mut n as *mut _ as *mut u8, USIZE_BYTES);
   c:	9802      	ldr	r0, [sp, #8]
   e:	aa03      	add	r2, sp, #12
  10:	2304      	movs	r3, #4
  12:	9101      	str	r1, [sp, #4]
  14:	4611      	mov	r1, r2
  16:	461a      	mov	r2, r3
  18:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E>
  1c:	e7ff      	b.n	1e <_ZN6memchr8fallback20read_unaligned_usize17h7c797d71009c1807E+0x1e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:338
    n
  1e:	9803      	ldr	r0, [sp, #12]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:339
}
  20:	b004      	add	sp, #16
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr8fallback3sub17heb16f96665fc0060E:

00000000 <_ZN6memchr8fallback3sub17heb16f96665fc0060E>:
_ZN6memchr8fallback3sub17heb16f96665fc0060E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:343

/// Subtract `b` from `a` and return the difference. `a` should be greater than
/// or equal to `b`.
fn sub(a: *const u8, b: *const u8) -> usize {
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:344
    debug_assert!(a >= b);
   c:	2800      	cmp	r0, #0
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	d10d      	bne.n	30 <_ZN6memchr8fallback3sub17heb16f96665fc0060E+0x30>
  14:	e7ff      	b.n	16 <_ZN6memchr8fallback3sub17heb16f96665fc0060E+0x16>
  16:	9804      	ldr	r0, [sp, #16]
  18:	9905      	ldr	r1, [sp, #20]
  1a:	4288      	cmp	r0, r1
  1c:	d207      	bcs.n	2e <_ZN6memchr8fallback3sub17heb16f96665fc0060E+0x2e>
  1e:	e7ff      	b.n	20 <_ZN6memchr8fallback3sub17heb16f96665fc0060E+0x20>
  20:	f240 0000 	movw	r0, #0
  24:	f2c0 0000 	movt	r0, #0
  28:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  2c:	defe      	udf	#254	; 0xfe
  2e:	e7ff      	b.n	30 <_ZN6memchr8fallback3sub17heb16f96665fc0060E+0x30>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:345
    (a as usize) - (b as usize)
  30:	9804      	ldr	r0, [sp, #16]
  32:	9905      	ldr	r1, [sp, #20]
  34:	1a42      	subs	r2, r0, r1
  36:	4288      	cmp	r0, r1
  38:	9201      	str	r2, [sp, #4]
  3a:	d303      	bcc.n	44 <_ZN6memchr8fallback3sub17heb16f96665fc0060E+0x44>
  3c:	e7ff      	b.n	3e <_ZN6memchr8fallback3sub17heb16f96665fc0060E+0x3e>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:346
}
  3e:	9801      	ldr	r0, [sp, #4]
  40:	b006      	add	sp, #24
  42:	4770      	bx	lr
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:345
    (a as usize) - (b as usize)
  44:	f240 0000 	movw	r0, #0
  48:	f2c0 0000 	movt	r0, #0
  4c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  50:	defe      	udf	#254	; 0xfe

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.3
000003d6 l       .debug_str	00000000 
000004cd l       .debug_str	00000000 
000004d8 l       .debug_str	00000000 
000004df l       .debug_str	00000000 
00000510 l       .debug_str	00000000 
0000051c l       .debug_str	00000000 
0000054e l       .debug_str	00000000 
00000555 l       .debug_str	00000000 
0000055a l       .debug_str	00000000 
00000562 l       .debug_str	00000000 
00000564 l       .debug_str	00000000 
00000566 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000176 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
00000183 l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
000001af l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001cf l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
000001f4 l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
000001fe l       .debug_str	00000000 
00000204 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
00000211 l       .debug_str	00000000 
00000216 l       .debug_str	00000000 
0000021b l       .debug_str	00000000 
0000021f l       .debug_str	00000000 
0000022d l       .debug_str	00000000 
00000237 l       .debug_str	00000000 
0000023b l       .debug_str	00000000 
00000246 l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
00000253 l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
00000274 l       .debug_str	00000000 
00000278 l       .debug_str	00000000 
00000280 l       .debug_str	00000000 
00000297 l       .debug_str	00000000 
000002bb l       .debug_str	00000000 
000002d7 l       .debug_str	00000000 
000002dc l       .debug_str	00000000 
000002e5 l       .debug_str	00000000 
000002ec l       .debug_str	00000000 
00000305 l       .debug_str	00000000 
0000030f l       .debug_str	00000000 
00000329 l       .debug_str	00000000 
00000387 l       .debug_str	00000000 
00000392 l       .debug_str	00000000 
00000399 l       .debug_str	00000000 
000003a3 l       .debug_str	00000000 
000003a8 l       .debug_str	00000000 
000003b4 l       .debug_str	00000000 
000003bc l       .debug_str	00000000 
000003c5 l       .debug_str	00000000 
000003ca l       .debug_str	00000000 
000003cd l       .debug_str	00000000 
000003dd l       .debug_str	00000000 
000003e0 l       .debug_str	00000000 
000003e6 l       .debug_str	00000000 
000003f0 l       .debug_str	00000000 
000003f8 l       .debug_str	00000000 
000003fe l       .debug_str	00000000 
00000409 l       .debug_str	00000000 
00000412 l       .debug_str	00000000 
00000435 l       .debug_str	00000000 
00000454 l       .debug_str	00000000 
0000047b l       .debug_str	00000000 
00000485 l       .debug_str	00000000 
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0662d6d576dbc21E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0662d6d576dbc21E
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E	00000000 .text._ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E	00000000 .text._ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0662d6d576dbc21E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0662d6d576dbc21E
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E	00000032 _ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E
00000000         *UND*	00000000 .hidden _ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E	0000004c .hidden _ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0662d6d576dbc21E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0662d6d576dbc21E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0662d6d576dbc21E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he0662d6d576dbc21E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E:

00000000 <_ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E>:
_ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17he7aeb924cd1c8272E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E:

00000000 <_ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E>:
_ZN4core3fmt9Arguments6new_v117h97fab7064a36d1a4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.4
00000158 l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
0000012e l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3cmp3Ord3min17h563c891acf46b9c1E	00000000 .text._ZN4core3cmp3Ord3min17h563c891acf46b9c1E
00000000 l    d  .text._ZN4core3cmp3min17h092024cef1827f27E	00000000 .text._ZN4core3cmp3min17h092024cef1827f27E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3cmp3Ord3min17h563c891acf46b9c1E	00000080 _ZN4core3cmp3Ord3min17h563c891acf46b9c1E
00000000 g     F .text._ZN4core3cmp3min17h092024cef1827f27E	00000022 _ZN4core3cmp3min17h092024cef1827f27E
00000000         *UND*	00000000 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h2d03918f3f4ce058E



Disassembly of section .text._ZN4core3cmp3Ord3min17h563c891acf46b9c1E:

00000000 <_ZN4core3cmp3Ord3min17h563c891acf46b9c1E>:
_ZN4core3cmp3Ord3min17h563c891acf46b9c1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:566
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:568
   e:	f88d 001f 	strb.w	r0, [sp, #31]
  12:	f88d 001e 	strb.w	r0, [sp, #30]
  16:	2001      	movs	r0, #1
  18:	f88d 001f 	strb.w	r0, [sp, #31]
  1c:	f88d 001e 	strb.w	r0, [sp, #30]
  20:	a804      	add	r0, sp, #16
  22:	a905      	add	r1, sp, #20
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h2d03918f3f4ce058E>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN4core3cmp3Ord3min17h563c891acf46b9c1E+0x30>
  30:	9801      	ldr	r0, [sp, #4]
  32:	07c1      	lsls	r1, r0, #31
  34:	2900      	cmp	r1, #0
  36:	d006      	beq.n	46 <_ZN4core3cmp3Ord3min17h563c891acf46b9c1E+0x46>
  38:	e7ff      	b.n	3a <_ZN4core3cmp3Ord3min17h563c891acf46b9c1E+0x3a>
  3a:	2000      	movs	r0, #0
  3c:	f88d 001f 	strb.w	r0, [sp, #31]
  40:	9804      	ldr	r0, [sp, #16]
  42:	9006      	str	r0, [sp, #24]
  44:	e005      	b.n	52 <_ZN4core3cmp3Ord3min17h563c891acf46b9c1E+0x52>
  46:	2000      	movs	r0, #0
  48:	f88d 001e 	strb.w	r0, [sp, #30]
  4c:	9805      	ldr	r0, [sp, #20]
  4e:	9006      	str	r0, [sp, #24]
  50:	e7ff      	b.n	52 <_ZN4core3cmp3Ord3min17h563c891acf46b9c1E+0x52>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:569
  52:	f89d 001e 	ldrb.w	r0, [sp, #30]
  56:	07c0      	lsls	r0, r0, #31
  58:	2800      	cmp	r0, #0
  5a:	d109      	bne.n	70 <_ZN4core3cmp3Ord3min17h563c891acf46b9c1E+0x70>
  5c:	e7ff      	b.n	5e <_ZN4core3cmp3Ord3min17h563c891acf46b9c1E+0x5e>
  5e:	f89d 001f 	ldrb.w	r0, [sp, #31]
  62:	07c0      	lsls	r0, r0, #31
  64:	2800      	cmp	r0, #0
  66:	d107      	bne.n	78 <_ZN4core3cmp3Ord3min17h563c891acf46b9c1E+0x78>
  68:	e7ff      	b.n	6a <_ZN4core3cmp3Ord3min17h563c891acf46b9c1E+0x6a>
  6a:	9806      	ldr	r0, [sp, #24]
  6c:	b008      	add	sp, #32
  6e:	bd80      	pop	{r7, pc}
  70:	2000      	movs	r0, #0
  72:	f88d 001e 	strb.w	r0, [sp, #30]
  76:	e7f2      	b.n	5e <_ZN4core3cmp3Ord3min17h563c891acf46b9c1E+0x5e>
  78:	2000      	movs	r0, #0
  7a:	f88d 001f 	strb.w	r0, [sp, #31]
  7e:	e7f4      	b.n	6a <_ZN4core3cmp3Ord3min17h563c891acf46b9c1E+0x6a>

Disassembly of section .text._ZN4core3cmp3min17h092024cef1827f27E:

00000000 <_ZN4core3cmp3min17h092024cef1827f27E>:
_ZN4core3cmp3min17h092024cef1827f27E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:861
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:862
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3cmp3min17h092024cef1827f27E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3cmp3min17h092024cef1827f27E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:863
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.5
0000021b l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001b3 l       .debug_str	00000000 
000001fc l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
0000020b l       .debug_str	00000000 
00000211 l       .debug_str	00000000 
00000217 l       .debug_str	00000000 
0000022c l       .debug_str	00000000 
0000022e l       .debug_str	00000000 
000002a3 l       .debug_str	00000000 
000002d0 l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
000002d9 l       .debug_str	00000000 
000002de l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.0	00000018 .Lanon.22ab24294251aa43c30b8661cd4a5519.0
00000000 l     O .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.3	00000018 .Lanon.22ab24294251aa43c30b8661cd4a5519.3
00000000 l     O .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.5	00000018 .Lanon.22ab24294251aa43c30b8661cd4a5519.5
00000000 l     O .rodata.str.0	00000048 str.0
00000000 l     O .rodata.str.1	00000039 str.1
00000000 l    d  .text._ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE	00000000 .text._ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE
00000000 l    d  .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E	00000000 .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.1	00000000 .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.1
00000000 l    d  .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.2	00000000 .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.2
00000000 l    d  .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.4	00000000 .rodata..Lanon.22ab24294251aa43c30b8661cd4a5519.4
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1803157cb2b374e1E
00000000         *UND*	00000000 _ZN4core3mem7size_of17h96e196a831b2ee50E
00000000         *UND*	00000000 _ZN4core3mem8align_of17h58768cca995720e6E
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E
00000000 g     F .text._ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE	000000aa _ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE	0000001c _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE	00000014 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE
00000000 g     F .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E	00000032 _ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E



Disassembly of section .text._ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE:

00000000 <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE>:
_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5112
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
   e:	2800      	cmp	r0, #0
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	d11b      	bne.n	4e <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE+0x4e>
  16:	e7ff      	b.n	18 <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  18:	9806      	ldr	r0, [sp, #24]
  1a:	9003      	str	r0, [sp, #12]
  1c:	f7ff fffe 	bl	0 <_ZN4core3mem8align_of17h58768cca995720e6E>
  20:	9002      	str	r0, [sp, #8]
  22:	e7ff      	b.n	24 <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE+0x24>
  24:	9802      	ldr	r0, [sp, #8]
  26:	2800      	cmp	r0, #0
  28:	d038      	beq.n	9c <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE+0x9c>
  2a:	e7ff      	b.n	2c <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE+0x2c>
  2c:	9803      	ldr	r0, [sp, #12]
  2e:	9902      	ldr	r1, [sp, #8]
  30:	fbb0 f2f1 	udiv	r2, r0, r1
  34:	fb02 0211 	mls	r2, r2, r1, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  38:	2a00      	cmp	r2, #0
  3a:	d007      	beq.n	4c <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE+0x4c>
  3c:	e7ff      	b.n	3e <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  3e:	f240 0000 	movw	r0, #0
  42:	f2c0 0000 	movt	r0, #0
  46:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  4a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  4c:	e7ff      	b.n	4e <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE+0x4e>
  4e:	2001      	movs	r0, #1
  50:	2800      	cmp	r0, #0
  52:	d117      	bne.n	84 <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE+0x84>
  54:	e7ff      	b.n	56 <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5114
  56:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h96e196a831b2ee50E>
  5a:	9001      	str	r0, [sp, #4]
  5c:	e7ff      	b.n	5e <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE+0x5e>
  5e:	9907      	ldr	r1, [sp, #28]
  60:	9801      	ldr	r0, [sp, #4]
  62:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17hbe17bae9aebecc36E>
  66:	9000      	str	r0, [sp, #0]
  68:	e7ff      	b.n	6a <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  6a:	9800      	ldr	r0, [sp, #0]
  6c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  70:	dc07      	bgt.n	82 <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE+0x82>
  72:	e7ff      	b.n	74 <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  74:	f240 0000 	movw	r0, #0
  78:	f2c0 0000 	movt	r0, #0
  7c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  80:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  82:	e7ff      	b.n	84 <_ZN4core5slice14from_raw_parts17h43814f7b9fdef66aE+0x84>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5116
  84:	9806      	ldr	r0, [sp, #24]
  86:	9907      	ldr	r1, [sp, #28]
  88:	900a      	str	r0, [sp, #40]	; 0x28
  8a:	910b      	str	r1, [sp, #44]	; 0x2c
  8c:	980a      	ldr	r0, [sp, #40]	; 0x28
  8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  90:	9008      	str	r0, [sp, #32]
  92:	9109      	str	r1, [sp, #36]	; 0x24
  94:	9808      	ldr	r0, [sp, #32]
  96:	9909      	ldr	r1, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5117
  98:	b00c      	add	sp, #48	; 0x30
  9a:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  9c:	f240 0000 	movw	r0, #0
  a0:	f2c0 0000 	movt	r0, #0
  a4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  a8:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:79
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:81
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9004      	str	r0, [sp, #16]
  10:	9105      	str	r1, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:83
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	b006      	add	sp, #24
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:385
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:386
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:387
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E:

00000000 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E>:
_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2551
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2552
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1803157cb2b374e1E>
  24:	9001      	str	r0, [sp, #4]
  26:	9100      	str	r1, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf116fad1d92ca796E+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2553
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	b008      	add	sp, #32
  30:	bd80      	pop	{r7, pc}

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.6.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.6
0000016b l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E	0000002c _ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E
00000000         *UND*	00000000 __aeabi_memcpy



Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E>:
_ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9905      	ldr	r1, [sp, #20]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9a07      	ldr	r2, [sp, #28]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <__aeabi_memcpy>
  24:	9001      	str	r0, [sp, #4]
  26:	e7ff      	b.n	28 <_ZN4core10intrinsics19copy_nonoverlapping17h0bdf6ae081c159c2E+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  28:	b008      	add	sp, #32
  2a:	bd80      	pop	{r7, pc}

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.7
00000170 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h2d03918f3f4ce058E	00000000 .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h2d03918f3f4ce058E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h2d03918f3f4ce058E	00000028 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h2d03918f3f4ce058E



Disassembly of section .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h2d03918f3f4ce058E:

00000000 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h2d03918f3f4ce058E>:
_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h2d03918f3f4ce058E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:976
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	f04f 0c00 	mov.w	ip, #0
  16:	4288      	cmp	r0, r1
  18:	bf98      	it	ls
  1a:	f04f 0c01 	movls.w	ip, #1
  1e:	4660      	mov	r0, ip
  20:	9201      	str	r2, [sp, #4]
  22:	9300      	str	r3, [sp, #0]
  24:	b004      	add	sp, #16
  26:	4770      	bx	lr

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.8.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.8
000002be l       .debug_str	00000000 
000003b1 l       .debug_str	00000000 
000003b6 l       .debug_str	00000000 
000003bf l       .debug_str	00000000 
000003c6 l       .debug_str	00000000 
000003df l       .debug_str	00000000 
000003e9 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
0000019c l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001a9 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
000001d7 l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
000001de l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
000001fe l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
0000020e l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
00000229 l       .debug_str	00000000 
00000235 l       .debug_str	00000000 
00000240 l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
0000025d l       .debug_str	00000000 
00000260 l       .debug_str	00000000 
0000026f l       .debug_str	00000000 
00000276 l       .debug_str	00000000 
0000027a l       .debug_str	00000000 
00000283 l       .debug_str	00000000 
0000028f l       .debug_str	00000000 
000002a8 l       .debug_str	00000000 
000002ad l       .debug_str	00000000 
000002c8 l       .debug_str	00000000 
00000326 l       .debug_str	00000000 
00000331 l       .debug_str	00000000 
0000034e l       .debug_str	00000000 
00000352 l       .debug_str	00000000 
0000035a l       .debug_str	00000000 
00000371 l       .debug_str	00000000 
00000395 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE	00000000 .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7160b6abac7a3a12E
00000000 g     F .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE	00000072 .hidden _ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE
00000000         *UND*	00000000 _ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17h562f60f4fbcc2e1dE
00000000         *UND*	00000000 _ZN4core3fmt3num55_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$usize$GT$3fmt17h27565ff90d14f5eeE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_lower_hex17h6ead2f28bb05b574E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_upper_hex17hd6d96e6aa5cb78d8E



Disassembly of section .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE:

00000000 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE>:
_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_lower_hex17h6ead2f28bb05b574E>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d008      	beq.n	34 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE+0x34>
  22:	e7ff      	b.n	24 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17h562f60f4fbcc2e1dE>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e7ff      	b.n	32 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  32:	e01a      	b.n	6a <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  34:	9806      	ldr	r0, [sp, #24]
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_upper_hex17hd6d96e6aa5cb78d8E>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d008      	beq.n	58 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE+0x58>
  46:	e7ff      	b.n	48 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$usize$GT$3fmt17h27565ff90d14f5eeE>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e7ff      	b.n	56 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  56:	e007      	b.n	68 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:152
  58:	9805      	ldr	r0, [sp, #20]
  5a:	9906      	ldr	r1, [sp, #24]
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7160b6abac7a3a12E>
  60:	f88d 001f 	strb.w	r0, [sp, #31]
  64:	e7ff      	b.n	66 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  66:	e7ff      	b.n	68 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h2796edf2b2bb0bbfE+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

memchr-e5ca130edfba2c24.memchr.2jnkkboq-cgu.9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.2jnkkboq-cgu.9
000001ac l       .debug_str	00000000 
000001a7 l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
0000019c l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E



Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1294
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1297
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h070926fb062338c0E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1298
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1076
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1077
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1b1bd4fc0c06f6a7E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1078
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

mylib-50794855a3f9698d.19vpnfslw8lxmhl.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 19vpnfslw8lxmhl
000001b1 l       .debug_str	00000000 
00000194 l       .debug_str	00000000 
000001a1 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000007c l       .debug_str	00000000 
00000082 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000c8 l       .debug_str	00000000 
000000db l       .debug_str	00000000 
000000df l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
0000012a l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.42a9704cae530334177a2eeb15ae1871.0	00000013 .Lanon.42a9704cae530334177a2eeb15ae1871.0
00000000 l     O .rodata..Lanon.42a9704cae530334177a2eeb15ae1871.1	00000011 .Lanon.42a9704cae530334177a2eeb15ae1871.1
00000000 l    d  .text._ZN5mylib9send_coap18start_network_task17ha418a4938a3513c8E	00000000 .text._ZN5mylib9send_coap18start_network_task17ha418a4938a3513c8E
00000000 l    d  .text._ZN5mylib9send_coap16send_sensor_data17h981b71f6817e0654E	00000000 .text._ZN5mylib9send_coap16send_sensor_data17h981b71f6817e0654E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden _ZN5mylib4base13console_print17h7239bde54deb9f31E
00000000 g     F .text._ZN5mylib9send_coap16send_sensor_data17h981b71f6817e0654E	00000030 .hidden _ZN5mylib9send_coap16send_sensor_data17h981b71f6817e0654E
00000000 g     F .text._ZN5mylib9send_coap18start_network_task17ha418a4938a3513c8E	00000016 .hidden _ZN5mylib9send_coap18start_network_task17ha418a4938a3513c8E



Disassembly of section .text._ZN5mylib9send_coap18start_network_task17ha418a4938a3513c8E:

00000000 <_ZN5mylib9send_coap18start_network_task17ha418a4938a3513c8E>:
_ZN5mylib9send_coap18start_network_task17ha418a4938a3513c8E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/send_coap.rs:20

///  TODO: Start the Network Task in the background.  The Network Task prepares the network drivers
///  (ESP8266 and nRF24L01) for transmitting sensor data messages.  
///  Connecting the ESP8266 to the WiFi access point may be slow so we do this in the background.
///  Also perform WiFi Geolocation if it is enabled.  Return 0 if successful.
pub fn start_network_task() -> i32 {
   0:	b580      	push	{r7, lr}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/send_coap.rs:21
    console_print(b"start_network_task\n");
   2:	f240 0000 	movw	r0, #0
   6:	f2c0 0000 	movt	r0, #0
   a:	2113      	movs	r1, #19
   c:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h7239bde54deb9f31E>
  10:	e7ff      	b.n	12 <_ZN5mylib9send_coap18start_network_task17ha418a4938a3513c8E+0x12>
  12:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/send_coap.rs:23
    0
}
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN5mylib9send_coap16send_sensor_data17h981b71f6817e0654E:

00000000 <_ZN5mylib9send_coap16send_sensor_data17h981b71f6817e0654E>:
_ZN5mylib9send_coap16send_sensor_data17h981b71f6817e0654E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/send_coap.rs:34
///  For Collector Node: sensor_node is the Sensor Node Address of the Sensor Node that transmitted
///  the sensor data (like `b3b4b5b6f1`)
///  The message will be enqueued for transmission by the CoAP / OIC Background Task 
///  so this function will return without waiting for the message to be transmitted.  
///  Return 0 if successful, SYS_EAGAIN if network is not ready yet.
pub fn send_sensor_data(_val: *const SensorValue, _sensor_node: &'static CStr) -> i32 {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9003      	str	r0, [sp, #12]
   c:	9104      	str	r1, [sp, #16]
   e:	9205      	str	r2, [sp, #20]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/send_coap.rs:35
    console_print(b"send_sensor_data\n");
  10:	f240 0000 	movw	r0, #0
  14:	f2c0 0000 	movt	r0, #0
  18:	2111      	movs	r1, #17
  1a:	9302      	str	r3, [sp, #8]
  1c:	f8cd c004 	str.w	ip, [sp, #4]
  20:	f8cd e000 	str.w	lr, [sp]
  24:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h7239bde54deb9f31E>
  28:	e7ff      	b.n	2a <_ZN5mylib9send_coap16send_sensor_data17h981b71f6817e0654E+0x2a>
  2a:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/send_coap.rs:37
    0
}
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

mylib-50794855a3f9698d.2bwhitp1kuocnn5l.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 2bwhitp1kuocnn5l
000000f4 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000007c l       .debug_str	00000000 
00000082 l       .debug_str	00000000 
00000087 l       .debug_str	00000000 
000000b9 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000c7 l       .debug_str	00000000 
000000cb l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d7 l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
00000000 l    d  .text._ZN5mylib4base13console_print17h7239bde54deb9f31E	00000000 .text._ZN5mylib4base13console_print17h7239bde54deb9f31E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE
00000000 g     F .text._ZN5mylib4base13console_print17h7239bde54deb9f31E	0000003c .hidden _ZN5mylib4base13console_print17h7239bde54deb9f31E
00000000         *UND*	00000000 console_buffer
00000000         *UND*	00000000 console_flush



Disassembly of section .text._ZN5mylib4base13console_print17h7239bde54deb9f31E:

00000000 <_ZN5mylib4base13console_print17h7239bde54deb9f31E>:
_ZN5mylib4base13console_print17h7239bde54deb9f31E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/base.rs:7

use cty::*;            //  Import string utilities from cty library: https://crates.io/crates/cty
use crate::sensor::*;  //  Import sensor.rs for Mynewt Sensor API

///  Display message `msg` on the Arm Semihosting console (via OpenOCD).
pub fn console_print(msg: &[u8]) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/base.rs:8
    let len = msg.len();
   c:	9803      	ldr	r0, [sp, #12]
   e:	9904      	ldr	r1, [sp, #16]
  10:	9202      	str	r2, [sp, #8]
  12:	9301      	str	r3, [sp, #4]
  14:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  18:	9005      	str	r0, [sp, #20]
  1a:	e7ff      	b.n	1c <_ZN5mylib4base13console_print17h7239bde54deb9f31E+0x1c>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/base.rs:11
    unsafe {
        //  Call the Semihosting Console API, which is unsafe.
        console_buffer(msg.as_ptr(), len as u32);
  1c:	9803      	ldr	r0, [sp, #12]
  1e:	9904      	ldr	r1, [sp, #16]
  20:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  24:	9000      	str	r0, [sp, #0]
  26:	e7ff      	b.n	28 <_ZN5mylib4base13console_print17h7239bde54deb9f31E+0x28>
  28:	9905      	ldr	r1, [sp, #20]
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f7ff fffe 	bl	0 <console_buffer>
  30:	e7ff      	b.n	2 <console_flush+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/base.rs:12
        console_flush();  //  TODO: Remove this.
  32:	f7ff fffe 	bl	0 <console_flush>
  36:	e7ff      	b.n	38 <_ZN5mylib4base13console_print17h7239bde54deb9f31E+0x38>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/base.rs:14
    }
}
  38:	b006      	add	sp, #24
  3a:	bd80      	pop	{r7, pc}

mylib-50794855a3f9698d.2ui9vppr5zt78ili.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 2ui9vppr5zt78ili
00000147 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000007c l       .debug_str	00000000 
00000081 l       .debug_str	00000000 
00000085 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000cf l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17h479876f0ed8d2071E	00000000 .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17h479876f0ed8d2071E
00000000 l    d  .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17habe097c6f7775d95E	00000000 .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17habe097c6f7775d95E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17h479876f0ed8d2071E	0000003c .hidden _ZN4core3str21_$LT$impl$u20$str$GT$3len17h479876f0ed8d2071E
00000000 g     F .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17habe097c6f7775d95E	00000014 .hidden _ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17habe097c6f7775d95E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE



Disassembly of section .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17h479876f0ed8d2071E:

00000000 <_ZN4core3str21_$LT$impl$u20$str$GT$3len17h479876f0ed8d2071E>:
_ZN4core3str21_$LT$impl$u20$str$GT$3len17h479876f0ed8d2071E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2070
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2071
   c:	9806      	ldr	r0, [sp, #24]
   e:	9907      	ldr	r1, [sp, #28]
  10:	9008      	str	r0, [sp, #32]
  12:	9109      	str	r1, [sp, #36]	; 0x24
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
  14:	9808      	ldr	r0, [sp, #32]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	910b      	str	r1, [sp, #44]	; 0x2c
  1c:	980a      	ldr	r0, [sp, #40]	; 0x28
  1e:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3str21_$LT$impl$u20$str$GT$3len17h479876f0ed8d2071E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2071
  20:	9205      	str	r2, [sp, #20]
  22:	9304      	str	r3, [sp, #16]
  24:	9003      	str	r0, [sp, #12]
  26:	9102      	str	r1, [sp, #8]
  28:	e7ff      	b.n	2a <_ZN4core3str21_$LT$impl$u20$str$GT$3len17h479876f0ed8d2071E+0x2a>
  2a:	9803      	ldr	r0, [sp, #12]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  32:	9001      	str	r0, [sp, #4]
  34:	e7ff      	b.n	36 <_ZN4core3str21_$LT$impl$u20$str$GT$3len17h479876f0ed8d2071E+0x36>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2072
  36:	9801      	ldr	r0, [sp, #4]
  38:	b00c      	add	sp, #48	; 0x30
  3a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17habe097c6f7775d95E:

00000000 <_ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17habe097c6f7775d95E>:
_ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17habe097c6f7775d95E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2217
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2218
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2219
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

mylib-50794855a3f9698d.3k67uemb1cshb4cs.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 3k67uemb1cshb4cs
000002d4 l       .debug_str	00000000 
000001e6 l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
0000022d l       .debug_str	00000000 
00000231 l       .debug_str	00000000 
00000239 l       .debug_str	00000000 
00000292 l       .debug_str	00000000 
00000299 l       .debug_str	00000000 
000002a1 l       .debug_str	00000000 
000002b0 l       .debug_str	00000000 
000002b5 l       .debug_str	00000000 
000002c1 l       .debug_str	00000000 
000002cd l       .debug_str	00000000 
000002da l       .debug_str	00000000 
000002e6 l       .debug_str	00000000 
000002f0 l       .debug_str	00000000 
000002f6 l       .debug_str	00000000 
0000030a l       .debug_str	00000000 
0000030f l       .debug_str	00000000 
00000320 l       .debug_str	00000000 
00000332 l       .debug_str	00000000 
0000033f l       .debug_str	00000000 
0000034b l       .debug_str	00000000 
00000359 l       .debug_str	00000000 
00000370 l       .debug_str	00000000 
00000382 l       .debug_str	00000000 
000003a2 l       .debug_str	00000000 
000003ab l       .debug_str	00000000 
000003b4 l       .debug_str	00000000 
000003c6 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000007c l       .debug_str	00000000 
00000082 l       .debug_str	00000000 
00000089 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000a1 l       .debug_str	00000000 
000000a7 l       .debug_str	00000000 
000000b5 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
0000010f l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
000001a1 l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001d0 l       .debug_str	00000000 
000001d8 l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.0	0000000a .Lanon.0b256f51abc682f8d65b4afaed11e7f9.0
00000000 l     O .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.1	0000000d .Lanon.0b256f51abc682f8d65b4afaed11e7f9.1
00000000 l     O .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.10	00000018 .Lanon.0b256f51abc682f8d65b4afaed11e7f9.10
00000000 l     O .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.12	00000018 .Lanon.0b256f51abc682f8d65b4afaed11e7f9.12
00000000 l     O .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.13	00000016 .Lanon.0b256f51abc682f8d65b4afaed11e7f9.13
00000000 l     O .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.14	00000018 .Lanon.0b256f51abc682f8d65b4afaed11e7f9.14
00000000 l     O .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.15	00000001 .Lanon.0b256f51abc682f8d65b4afaed11e7f9.15
00000000 l     O .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.16	00000018 .Lanon.0b256f51abc682f8d65b4afaed11e7f9.16
00000000 l     O .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.17	00000018 .Lanon.0b256f51abc682f8d65b4afaed11e7f9.17
00000000 l     O .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.18	00000019 .Lanon.0b256f51abc682f8d65b4afaed11e7f9.18
00000000 l     O .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.19	00000002 .Lanon.0b256f51abc682f8d65b4afaed11e7f9.19
00000000 l     O .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.4	00000018 .Lanon.0b256f51abc682f8d65b4afaed11e7f9.4
00000000 l     O .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.6	00000018 .Lanon.0b256f51abc682f8d65b4afaed11e7f9.6
00000000 l     O .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.7	00000018 .Lanon.0b256f51abc682f8d65b4afaed11e7f9.7
00000000 l     O .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.8	00000011 .Lanon.0b256f51abc682f8d65b4afaed11e7f9.8
00000000 l     F .text._ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E	0000014c _ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E
00000000 l     F .text._ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E	00000120 _ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E
00000000 l    d  .text._ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE	00000000 .text._ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE
00000000 l    d  .text._ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E	00000000 .text._ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E
00000000 l    d  .text._ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E	00000000 .text._ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E
00000000 l    d  .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.2	00000000 .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.2
00000000 l    d  .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.3	00000000 .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.3
00000000 l    d  .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.5	00000000 .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.5
00000000 l    d  .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.9	00000000 .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.9
00000000 l    d  .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.11	00000000 .rodata..Lanon.0b256f51abc682f8d65b4afaed11e7f9.11
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000 g     F .text._ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE	000000ca .hidden _ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE
00000000         *UND*	00000000 .hidden _ZN5mylib4base13console_print17h7239bde54deb9f31E
00000000         *UND*	00000000 .hidden _ZN5mylib6sensor17register_listener17h4d59b765a06cf618E
00000000         *UND*	00000000 .hidden _ZN5mylib9send_coap16send_sensor_data17h981b71f6817e0654E
00000000         *UND*	00000000 _ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE
00000000         *UND*	00000000 device_get_name
00000000         *UND*	00000000 get_temp_data
00000000         *UND*	00000000 get_temp_raw_data
00000000         *UND*	00000000 is_null_sensor
00000000         *UND*	00000000 is_null_sensor_data
00000000         *UND*	00000000 null_sensor
00000000         *UND*	00000000 sensor_get_device
00000000         *UND*	00000000 sensor_mgr_find_next_bydevname
00000000         *UND*	00000000 sensor_set_poll_rate_ms



Disassembly of section .text._ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE:

00000000 <_ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE>:
_ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:38
    //  Set the sensor polling time to 10 seconds.  SENSOR_DEVICE is either "bme280_0" or "temp_stm32_0"
    let rc = unsafe { sensor_set_poll_rate_ms(SENSOR_DEVICE, SENSOR_POLL_TIME) };
    assert!(rc == 0);
    assert!(rc > 0);

    //  Fetch the sensor by name, without locking the driver for exclusive access.
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	b093      	sub	sp, #76	; 0x4c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:39
    let listen_sensor = unsafe { sensor_mgr_find_next_bydevname(SENSOR_DEVICE, null_sensor()) };
   4:	f240 0000 	movw	r0, #0
   8:	f2c0 0000 	movt	r0, #0
   c:	210a      	movs	r1, #10
   e:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h7239bde54deb9f31E>
  12:	e7ff      	b.n	2 <_ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:42
    assert!(!unsafe{ is_null_sensor(listen_sensor) });

    //  Define the listener function to be called after polling the temperature sensor.
  14:	f240 0000 	movw	r0, #0
  18:	f2c0 0000 	movt	r0, #0
  1c:	f242 7110 	movw	r1, #10000	; 0x2710
  20:	f7ff fffe 	bl	0 <sensor_set_poll_rate_ms>
  24:	9002      	str	r0, [sp, #8]
  26:	e7ff      	b.n	28 <_ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE+0x28>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:43
    let listener = SensorListener {
  28:	9802      	ldr	r0, [sp, #8]
  2a:	2800      	cmp	r0, #0
  2c:	d007      	beq.n	3e <_ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE+0x3e>
  2e:	e7ff      	b.n	30 <_ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE+0x30>
  30:	f240 0000 	movw	r0, #0
  34:	f2c0 0000 	movt	r0, #0
  38:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  3c:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:46
        sl_sensor_type: TEMP_SENSOR_TYPE,      //  Type of sensor: ambient temperature. Either computed (floating-point) or raw (integer)
        sl_func       : read_temperature,      //  Listener function to be called with the sensor data
        sl_arg        : LISTENER_CB,           //  Indicate to the listener function that this is a listener callback
  3e:	f7ff fffe 	bl	0 <null_sensor>
  42:	9001      	str	r0, [sp, #4]
  44:	e7ff      	b.n	46 <_ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE+0x46>
  46:	f240 0000 	movw	r0, #0
  4a:	f2c0 0000 	movt	r0, #0
  4e:	9901      	ldr	r1, [sp, #4]
  50:	f7ff fffe 	bl	0 <sensor_mgr_find_next_bydevname>
  54:	9003      	str	r0, [sp, #12]
  56:	e7ff      	b.n	58 <_ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE+0x58>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:47
        sl_next       : 0,                     //  Must be 0
  58:	9803      	ldr	r0, [sp, #12]
  5a:	f7ff fffe 	bl	0 <is_null_sensor>
  5e:	9000      	str	r0, [sp, #0]
  60:	e7ff      	b.n	62 <_ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE+0x62>
  62:	9800      	ldr	r0, [sp, #0]
  64:	07c1      	lsls	r1, r0, #31
  66:	2900      	cmp	r1, #0
  68:	d007      	beq.n	7a <_ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE+0x7a>
  6a:	e7ff      	b.n	6c <_ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE+0x6c>
  6c:	f240 0000 	movw	r0, #0
  70:	f2c0 0000 	movt	r0, #0
  74:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  78:	defe      	udf	#254	; 0xfe
  7a:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:52
    };

    //  Register the Listener Function to be called every 10 seconds, with the polled sensor data.
    let rc = register_listener(listen_sensor, listener);
    assert!(rc == 0);
  7c:	9005      	str	r0, [sp, #20]
  7e:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  82:	9104      	str	r1, [sp, #16]
  84:	f240 0100 	movw	r1, #0
  88:	f2c0 0100 	movt	r1, #0
  8c:	9106      	str	r1, [sp, #24]
  8e:	2101      	movs	r1, #1
  90:	9107      	str	r1, [sp, #28]
  92:	9008      	str	r0, [sp, #32]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:58

    //  Return 0 to indicate success.  This line should not end with a semicolon (;).
    0
}

/////////////////////////////////////////////////////////
  94:	9803      	ldr	r0, [sp, #12]
  96:	a904      	add	r1, sp, #16
  98:	aa0c      	add	r2, sp, #48	; 0x30
  9a:	4613      	mov	r3, r2
  9c:	e891 50f0 	ldmia.w	r1, {r4, r5, r6, r7, ip, lr}
  a0:	e883 50f0 	stmia.w	r3, {r4, r5, r6, r7, ip, lr}
  a4:	4611      	mov	r1, r2
  a6:	f7ff fffe 	bl	0 <_ZN5mylib6sensor17register_listener17h4d59b765a06cf618E>
  aa:	900b      	str	r0, [sp, #44]	; 0x2c
  ac:	e7ff      	b.n	ae <_ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE+0xae>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:59
//  Listen To Remote Sensors Connected Via nRF24L01
  ae:	980b      	ldr	r0, [sp, #44]	; 0x2c
  b0:	2800      	cmp	r0, #0
  b2:	d007      	beq.n	c4 <_ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE+0xc4>
  b4:	e7ff      	b.n	b6 <_ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE+0xb6>
  b6:	f240 0000 	movw	r0, #0
  ba:	f2c0 0000 	movt	r0, #0
  be:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  c2:	defe      	udf	#254	; 0xfe
  c4:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:63

//  TODO

/////////////////////////////////////////////////////////
  c6:	b013      	add	sp, #76	; 0x4c
  c8:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text._ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E:

00000000 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E>:
_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:78
        console_print(b"read_temperature\n");
        //  Check that the temperature data is valid.
        //  TODO
        if is_null_sensor_data(sensor_data) { return SYS_EINVAL; }  //  Exit if data is missing
        assert!(!is_null_sensor(sensor));

   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   6:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
   a:	4696      	mov	lr, r2
   c:	460c      	mov	r4, r1
   e:	4605      	mov	r5, r0
  10:	9007      	str	r0, [sp, #28]
  12:	9108      	str	r1, [sp, #32]
  14:	9209      	str	r2, [sp, #36]	; 0x24
  16:	930b      	str	r3, [sp, #44]	; 0x2c
  18:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:80
        //  For Sensor Node or Standalone Node: Device name is "bme280_0" or "temp_stm32_0"
        //  For Collector Node: Device name is the Sensor Node Address of the Sensor Node that transmitted the sensor data, like "b3b4b5b6f1"
  1c:	f240 0000 	movw	r0, #0
  20:	f2c0 0000 	movt	r0, #0
  24:	2111      	movs	r1, #17
  26:	f8cd e018 	str.w	lr, [sp, #24]
  2a:	9405      	str	r4, [sp, #20]
  2c:	9504      	str	r5, [sp, #16]
  2e:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h7239bde54deb9f31E>
  32:	e7ff      	b.n	34 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0x34>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:83
        let device = sensor_get_device(sensor);
        let c_buf: *const c_char = device_get_name(device);
        let device_name: &CStr = CStr::from_ptr(c_buf);
  34:	9809      	ldr	r0, [sp, #36]	; 0x24
  36:	f7ff fffe 	bl	0 <is_null_sensor_data>
  3a:	9003      	str	r0, [sp, #12]
  3c:	e7ff      	b.n	3e <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0x3e>
  3e:	9803      	ldr	r0, [sp, #12]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d007      	beq.n	56 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0x56>
  46:	e7ff      	b.n	48 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0x48>
  48:	f06f 0001 	mvn.w	r0, #1
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	e7ff      	b.n	50 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0x50>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:115
///  Get the temperature value, raw or computed.  `sensor_data` contains the raw or computed temperature. 
///  `sensor_type` indicates whether `sensor_data` contains raw or computed temperature.  We return 
///  the raw or computed temperature, as well as the key and value type.
fn get_temperature(sensor_data: *const CVoid, sensor_type: SensorType) -> SensorValue {
    let mut return_value = SensorValue {
        key: b"\0".as_ptr(),
  50:	980c      	ldr	r0, [sp, #48]	; 0x30
  52:	b016      	add	sp, #88	; 0x58
  54:	bdb0      	pop	{r4, r5, r7, pc}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:84
        //assert!(device_name.len() > 0);  //  console_printf("device_name %s\n", device_name);
  56:	9807      	ldr	r0, [sp, #28]
  58:	f7ff fffe 	bl	0 <is_null_sensor>
  5c:	9002      	str	r0, [sp, #8]
  5e:	e7ff      	b.n	60 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0x60>
  60:	9802      	ldr	r0, [sp, #8]
  62:	07c1      	lsls	r1, r0, #31
  64:	2900      	cmp	r1, #0
  66:	d007      	beq.n	78 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0x78>
  68:	e7ff      	b.n	6a <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0x6a>
  6a:	f240 0000 	movw	r0, #0
  6e:	f2c0 0000 	movt	r0, #0
  72:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  76:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:88
        assert!(temp_sensor_value.val_type != 0);
  78:	9807      	ldr	r0, [sp, #28]
  7a:	f7ff fffe 	bl	0 <sensor_get_device>
  7e:	900d      	str	r0, [sp, #52]	; 0x34
  80:	e7ff      	b.n	82 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0x82>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:89
        if temp_sensor_value.val_type == 0 { return -1; }  //  Invalid type.
  82:	980d      	ldr	r0, [sp, #52]	; 0x34
  84:	f7ff fffe 	bl	0 <device_get_name>
  88:	900e      	str	r0, [sp, #56]	; 0x38
  8a:	e7ff      	b.n	8c <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0x8c>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:90

  8c:	980e      	ldr	r0, [sp, #56]	; 0x38
  8e:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE>
  92:	9001      	str	r0, [sp, #4]
  94:	9100      	str	r1, [sp, #0]
  96:	e7ff      	b.n	98 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0x98>
  98:	9801      	ldr	r0, [sp, #4]
  9a:	900f      	str	r0, [sp, #60]	; 0x3c
  9c:	9900      	ldr	r1, [sp, #0]
  9e:	9110      	str	r1, [sp, #64]	; 0x40
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:94
        //  background task so this function will return without waiting for the message 
  a0:	9909      	ldr	r1, [sp, #36]	; 0x24
  a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  a6:	a811      	add	r0, sp, #68	; 0x44
  a8:	f7ff fffe 	bl	0 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E>
  ac:	e7ff      	b.n	ae <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0xae>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:95
        //  to be transmitted.
  ae:	9812      	ldr	r0, [sp, #72]	; 0x48
  b0:	2800      	cmp	r0, #0
  b2:	d107      	bne.n	c4 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0xc4>
  b4:	e7ff      	b.n	b6 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0xb6>
  b6:	f240 0000 	movw	r0, #0
  ba:	f2c0 0000 	movt	r0, #0
  be:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  c2:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:96
        let rc = send_sensor_data(&temp_sensor_value, device_name);
  c4:	9812      	ldr	r0, [sp, #72]	; 0x48
  c6:	2800      	cmp	r0, #0
  c8:	d105      	bne.n	d6 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0xd6>
  ca:	e7ff      	b.n	cc <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0xcc>
  cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  d0:	900c      	str	r0, [sp, #48]	; 0x30
  d2:	e7ff      	b.n	d4 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0xd4>
  d4:	e7bc      	b.n	50 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0x50>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:103
        }
  d6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  d8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  da:	a811      	add	r0, sp, #68	; 0x44
  dc:	f7ff fffe 	bl	0 <_ZN5mylib9send_coap16send_sensor_data17h981b71f6817e0654E>
  e0:	9015      	str	r0, [sp, #84]	; 0x54
  e2:	e7ff      	b.n	e4 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0xe4>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:107
    0
  e4:	9815      	ldr	r0, [sp, #84]	; 0x54
  e6:	3006      	adds	r0, #6
  e8:	2800      	cmp	r0, #0
  ea:	d10b      	bne.n	104 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0x104>
  ec:	e7ff      	b.n	ee <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0xee>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:108
}
  ee:	f240 0000 	movw	r0, #0
  f2:	f2c0 0000 	movt	r0, #0
  f6:	2116      	movs	r1, #22
  f8:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h7239bde54deb9f31E>
  fc:	e7ff      	b.n	fe <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0xfe>
  fe:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:109

 100:	900c      	str	r0, [sp, #48]	; 0x30
 102:	e7e7      	b.n	d4 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0xd4>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:111
///  `sensor_type` indicates whether `sensor_data` contains raw or computed temperature.  We return 
 104:	9815      	ldr	r0, [sp, #84]	; 0x54
 106:	2800      	cmp	r0, #0
 108:	d007      	beq.n	11a <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0x11a>
 10a:	e7ff      	b.n	10c <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0x10c>
 10c:	f240 0000 	movw	r0, #0
 110:	f2c0 0000 	movt	r0, #0
 114:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 118:	defe      	udf	#254	; 0xfe
 11a:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:114
    let mut return_value = SensorValue {
 11c:	900c      	str	r0, [sp, #48]	; 0x30
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:115
        key: b"\0".as_ptr(),
 11e:	e797      	b.n	50 <_ZN5mylib13listen_sensor16read_temperature17h53480a57fcc5ca50E+0x50>

Disassembly of section .text._ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E:

00000000 <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E>:
_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:120
        val_type: 0,
        int_val: 0,
        float_val: 0.0,
    };
    unsafe {
   0:	b510      	push	{r4, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	9105      	str	r1, [sp, #20]
   c:	9307      	str	r3, [sp, #28]
   e:	9206      	str	r2, [sp, #24]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:122
        //assert!(sensor_data);
        match sensor_type {                                //  Is this raw or computed temperature?
  10:	f240 0100 	movw	r1, #0
  14:	f2c0 0100 	movt	r1, #0
  18:	2201      	movs	r2, #1
  1a:	9004      	str	r0, [sp, #16]
  1c:	4608      	mov	r0, r1
  1e:	4611      	mov	r1, r2
  20:	f8cd c00c 	str.w	ip, [sp, #12]
  24:	f8cd e008 	str.w	lr, [sp, #8]
  28:	9401      	str	r4, [sp, #4]
  2a:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  2e:	9000      	str	r0, [sp, #0]
  30:	e7ff      	b.n	32 <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0x32>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:121
        //assert!(sensor_data);
  32:	9800      	ldr	r0, [sp, #0]
  34:	9009      	str	r0, [sp, #36]	; 0x24
  36:	2100      	movs	r1, #0
  38:	910a      	str	r1, [sp, #40]	; 0x28
  3a:	f8ad 102c 	strh.w	r1, [sp, #44]	; 0x2c
  3e:	910c      	str	r1, [sp, #48]	; 0x30
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:130
                let mut rawtempdata = SensorTempRawData {
                    strd_temp_raw: 0,
                    strd_temp_raw_is_valid: 0,
                };
                let rc = get_temp_raw_data(sensor_data, &mut rawtempdata);
                assert!(rc == 0);
  40:	9906      	ldr	r1, [sp, #24]
  42:	9a07      	ldr	r2, [sp, #28]
  44:	f081 6180 	eor.w	r1, r1, #67108864	; 0x4000000
  48:	4311      	orrs	r1, r2
  4a:	2900      	cmp	r1, #0
  4c:	d138      	bne.n	c0 <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0xc0>
  4e:	e7ff      	b.n	50 <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0x50>
  50:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:132

                //  Check that the raw temperature data is valid.
  52:	900d      	str	r0, [sp, #52]	; 0x34
  54:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:136
                if rawtempdata.strd_temp_raw_is_valid == 0 { return return_value; }  //  Exit if data is not valid

                //  Raw temperature data is valid.  Copy and display it.
                return_value.int_val = rawtempdata.strd_temp_raw as u16;  //  Raw Temperature in integer (0 to 4095)
  58:	9805      	ldr	r0, [sp, #20]
  5a:	a90d      	add	r1, sp, #52	; 0x34
  5c:	f7ff fffe 	bl	0 <get_temp_raw_data>
  60:	900f      	str	r0, [sp, #60]	; 0x3c
  62:	e7ff      	b.n	64 <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0x64>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:137
                console_print(b"TMP listener got rawtmp \n");  // return_value->int_val);
  64:	980f      	ldr	r0, [sp, #60]	; 0x3c
  66:	2800      	cmp	r0, #0
  68:	d007      	beq.n	7a <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0x7a>
  6a:	e7ff      	b.n	6c <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0x6c>
  6c:	f240 0000 	movw	r0, #0
  70:	f2c0 0000 	movt	r0, #0
  74:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  78:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:140
            },
            SENSOR_TYPE_AMBIENT_TEMPERATURE => {      //  If this is computed temperature...
                //  Interpret the sensor data as a sensor_temp_data struct that contains computed temp.
  7a:	f89d 0038 	ldrb.w	r0, [sp, #56]	; 0x38
  7e:	2800      	cmp	r0, #0
  80:	d112      	bne.n	a8 <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0xa8>
  82:	e7ff      	b.n	84 <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0x84>
  84:	9809      	ldr	r0, [sp, #36]	; 0x24
  86:	990a      	ldr	r1, [sp, #40]	; 0x28
  88:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  8c:	f8dd c010 	ldr.w	ip, [sp, #16]
  90:	f8cc 300c 	str.w	r3, [ip, #12]
  94:	f8cc 2008 	str.w	r2, [ip, #8]
  98:	f8cc 1004 	str.w	r1, [ip, #4]
  9c:	f8cc 0000 	str.w	r0, [ip]
  a0:	e001      	b.n	a6 <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0xa6>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:176
  a2:	b016      	add	sp, #88	; 0x58
  a4:	bd10      	pop	{r4, pc}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:140
                //  Interpret the sensor data as a sensor_temp_data struct that contains computed temp.
  a6:	e7fc      	b.n	a2 <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0xa2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:143
                    std_temp_is_valid: 0,
  a8:	980d      	ldr	r0, [sp, #52]	; 0x34
  aa:	f8ad 002c 	strh.w	r0, [sp, #44]	; 0x2c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:144
                };
  ae:	f240 0000 	movw	r0, #0
  b2:	f2c0 0000 	movt	r0, #0
  b6:	2119      	movs	r1, #25
  b8:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h7239bde54deb9f31E>
  bc:	e7ff      	b.n	be <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0xbe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:129
                let rc = get_temp_raw_data(sensor_data, &mut rawtempdata);
  be:	e02f      	b.n	120 <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0x120>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:146
                assert!(rc == 0);
  c0:	9806      	ldr	r0, [sp, #24]
  c2:	9907      	ldr	r1, [sp, #28]
  c4:	9111      	str	r1, [sp, #68]	; 0x44
  c6:	9010      	str	r0, [sp, #64]	; 0x40
  c8:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:148
                //  Check that the computed temperature data is valid.
  ca:	9013      	str	r0, [sp, #76]	; 0x4c
  cc:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:152
                return_value.float_val = tempdata.std_temp;  //  Temperature in floating point.
  d0:	9805      	ldr	r0, [sp, #20]
  d2:	a913      	add	r1, sp, #76	; 0x4c
  d4:	f7ff fffe 	bl	0 <get_temp_data>
  d8:	9015      	str	r0, [sp, #84]	; 0x54
  da:	e7ff      	b.n	dc <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0xdc>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:153
                /*
  dc:	9815      	ldr	r0, [sp, #84]	; 0x54
  de:	2800      	cmp	r0, #0
  e0:	d007      	beq.n	f2 <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0xf2>
  e2:	e7ff      	b.n	e4 <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0xe4>
  e4:	f240 0000 	movw	r0, #0
  e8:	f2c0 0000 	movt	r0, #0
  ec:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  f0:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:156
                #endif  //  !MYNEWT_VAL(RAW_TEMP)
  f2:	f89d 0050 	ldrb.w	r0, [sp, #80]	; 0x50
  f6:	2800      	cmp	r0, #0
  f8:	d10f      	bne.n	11a <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0x11a>
  fa:	e7ff      	b.n	fc <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0xfc>
  fc:	9809      	ldr	r0, [sp, #36]	; 0x24
  fe:	990a      	ldr	r1, [sp, #40]	; 0x28
 100:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 102:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 104:	f8dd c010 	ldr.w	ip, [sp, #16]
 108:	f8cc 300c 	str.w	r3, [ip, #12]
 10c:	f8cc 2008 	str.w	r2, [ip, #8]
 110:	f8cc 1004 	str.w	r1, [ip, #4]
 114:	f8cc 0000 	str.w	r0, [ip]
 118:	e7c5      	b.n	a6 <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0xa6>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:159
            _ => {
 11a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 11c:	900c      	str	r0, [sp, #48]	; 0x30
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:129
                let rc = get_temp_raw_data(sensor_data, &mut rawtempdata);
 11e:	e7ff      	b.n	120 <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0x120>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:172
 120:	f240 0000 	movw	r0, #0
 124:	f2c0 0000 	movt	r0, #0
 128:	9009      	str	r0, [sp, #36]	; 0x24
 12a:	2001      	movs	r0, #1
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:173
 12c:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:175
 12e:	9809      	ldr	r0, [sp, #36]	; 0x24
 130:	990a      	ldr	r1, [sp, #40]	; 0x28
 132:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 134:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 136:	f8dd c010 	ldr.w	ip, [sp, #16]
 13a:	f8cc 300c 	str.w	r3, [ip, #12]
 13e:	f8cc 2008 	str.w	r2, [ip, #8]
 142:	f8cc 1004 	str.w	r1, [ip, #4]
 146:	f8cc 0000 	str.w	r0, [ip]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:176
 14a:	e7aa      	b.n	a2 <_ZN5mylib13listen_sensor15get_temperature17h42fabeac78d97520E+0xa2>

mylib-50794855a3f9698d.509tcgk6983yrx6c.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 509tcgk6983yrx6c
00000309 l       .debug_str	00000000 
0000037e l       .debug_str	00000000 
0000039a l       .debug_str	00000000 
000003a4 l       .debug_str	00000000 
000003be l       .debug_str	00000000 
0000041c l       .debug_str	00000000 
00000427 l       .debug_str	00000000 
00000444 l       .debug_str	00000000 
0000045d l       .debug_str	00000000 
00000467 l       .debug_str	00000000 
0000047d l       .debug_str	00000000 
0000049b l       .debug_str	00000000 
000004a4 l       .debug_str	00000000 
000004a9 l       .debug_str	00000000 
000004ae l       .debug_str	00000000 
000004b2 l       .debug_str	00000000 
000004bb l       .debug_str	00000000 
000004c5 l       .debug_str	00000000 
000004dd l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000007c l       .debug_str	00000000 
00000081 l       .debug_str	00000000 
00000085 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008b l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000a0 l       .debug_str	00000000 
000000a8 l       .debug_str	00000000 
000000b2 l       .debug_str	00000000 
000000b9 l       .debug_str	00000000 
000000bc l       .debug_str	00000000 
000000c0 l       .debug_str	00000000 
000000c7 l       .debug_str	00000000 
000000cd l       .debug_str	00000000 
000000d2 l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000126 l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
00000195 l       .debug_str	00000000 
0000019d l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001c2 l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001cc l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
000001d8 l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
000001eb l       .debug_str	00000000 
000001f5 l       .debug_str	00000000 
000001fd l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
00000209 l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
0000021d l       .debug_str	00000000 
00000240 l       .debug_str	00000000 
0000025f l       .debug_str	00000000 
00000261 l       .debug_str	00000000 
00000266 l       .debug_str	00000000 
0000028d l       .debug_str	00000000 
00000292 l       .debug_str	00000000 
00000298 l       .debug_str	00000000 
0000029e l       .debug_str	00000000 
000002a1 l       .debug_str	00000000 
000002b0 l       .debug_str	00000000 
000002b7 l       .debug_str	00000000 
000002bb l       .debug_str	00000000 
000002c4 l       .debug_str	00000000 
000002d0 l       .debug_str	00000000 
000002e9 l       .debug_str	00000000 
000002ee l       .debug_str	00000000 
000002ff l       .debug_str	00000000 
00000317 l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
00000326 l       .debug_str	00000000 
0000032d l       .debug_str	00000000 
00000333 l       .debug_str	00000000 
00000337 l       .debug_str	00000000 
0000033b l       .debug_str	00000000 
00000343 l       .debug_str	00000000 
0000035a l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.2	00000018 .Lanon.3ed011473997af99b525cde47c9eaaac.2
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.4	00000018 .Lanon.3ed011473997af99b525cde47c9eaaac.4
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.5	00000012 .Lanon.3ed011473997af99b525cde47c9eaaac.5
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.6	00000009 .Lanon.3ed011473997af99b525cde47c9eaaac.6
00000000 l     O .rodata.cst8	00000008 .Lanon.3ed011473997af99b525cde47c9eaaac.7
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.8	00000001 .Lanon.3ed011473997af99b525cde47c9eaaac.8
00000000 l    d  .text.main	00000000 .text.main
00000000 l    d  .text.rust_begin_unwind	00000000 .text.rust_begin_unwind
00000000 l    d  .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.0	00000000 .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.0
00000000 l    d  .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.1	00000000 .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.1
00000000 l    d  .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.3	00000000 .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.3
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden _ZN4core3str21_$LT$impl$u20$str$GT$3len17h479876f0ed8d2071E
00000000         *UND*	00000000 .hidden _ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17habe097c6f7775d95E
00000000         *UND*	00000000 _ZN4core5panic8Location4file17h94cc6af18de736c4E
00000000         *UND*	00000000 _ZN4core5panic8Location4line17h3ffc63f14d0a6636E
00000000         *UND*	00000000 _ZN4core5panic9PanicInfo8location17h5226165d8771f8a2E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000         *UND*	00000000 .hidden _ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE
00000000         *UND*	00000000 .hidden _ZN5mylib4base13console_print17h7239bde54deb9f31E
00000000         *UND*	00000000 .hidden _ZN5mylib9send_coap18start_network_task17ha418a4938a3513c8E
00000000         *UND*	00000000 console_buffer
00000000         *UND*	00000000 console_flush
00000000         *UND*	00000000 console_printhex
00000000 g     F .text.main	0000005e main
00000000         *UND*	00000000 os_eventq_dflt_get
00000000         *UND*	00000000 os_eventq_run
00000000 g     F .text.rust_begin_unwind	000000b2 rust_begin_unwind
00000000         *UND*	00000000 rust_sysinit



Disassembly of section .text.main:

00000000 <main>:
main():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:20
use core::panic::PanicInfo;     //  Import the PanicInfo type which is used by panic() below
use cortex_m::asm;              //  Import the cortex_m assembly function to inject breakpoint
use crate::base::*;             //  Import base.rs for common declarations
use crate::listen_sensor::*;    //  Import listen_sensor.rs for polling the temperature sensor
use crate::send_coap::*;        //  Import send_coap.rs for sending sensor data

   0:	b084      	sub	sp, #16
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:23
///  main() will be called at Mynewt startup. It replaces the C version of the main() function.
#[no_mangle]                     //  Don't mangle the name "main"
pub extern "C" fn main() -> ! {  //  Declare extern "C" because it will be called by Mynewt
   2:	f7ff fffe 	bl	0 <rust_sysinit>
   6:	e7ff      	b.n	2 <console_flush+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:24
    //  Init Mynewt system.
   8:	f7ff fffe 	bl	0 <console_flush>
   c:	e7ff      	b.n	2 <_ZN5mylib9send_coap18start_network_task17ha418a4938a3513c8E+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:29
    unsafe { rust_sysinit()  };
    unsafe { console_flush() };

    //  Start the Network Task in the background.  The Network Task prepares the ESP8266 or nRF24L01 transceiver for
    //  sending CoAP messages.  We connect the ESP8266 to the WiFi access point and register
   e:	f7ff fffe 	bl	0 <_ZN5mylib9send_coap18start_network_task17ha418a4938a3513c8E>
  12:	9002      	str	r0, [sp, #8]
  14:	e7ff      	b.n	16 <main+0x16>
  16:	9802      	ldr	r0, [sp, #8]
  18:	2800      	cmp	r0, #0
  1a:	d007      	beq.n	2c <main+0x2c>
  1c:	e7ff      	b.n	1e <main+0x1e>
  1e:	f240 0000 	movw	r0, #0
  22:	f2c0 0000 	movt	r0, #0
  26:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  2a:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:34
    //  the ESP8266/nRF24L01 driver as the network transport for CoAP.  Also perform WiFi Geolocation if it is enabled.
    let rc = start_network_task();  assert!(rc == 0);

    //  Starting polling the temperature sensor every 10 seconds in the background.  
    //  After polling the sensor, call the listener function to send the sensor data to the CoAP server or Collector Node.
  2c:	f7ff fffe 	bl	0 <_ZN5mylib13listen_sensor21start_sensor_listener17h2b855ed9b04189dfE>
  30:	9003      	str	r0, [sp, #12]
  32:	e7ff      	b.n	34 <main+0x34>
  34:	9803      	ldr	r0, [sp, #12]
  36:	2800      	cmp	r0, #0
  38:	d007      	beq.n	4a <main+0x4a>
  3a:	e7ff      	b.n	3c <main+0x3c>
  3c:	f240 0000 	movw	r0, #0
  40:	f2c0 0000 	movt	r0, #0
  44:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  48:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:37
    //  If this is the Collector Node, we shall wait for sensor data from the Sensor Nodes and transmit to the CoAP server.
    let rc = start_sensor_listener();  assert!(rc == 0);

  4a:	e7ff      	b.n	4c <main+0x4c>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:39
    //  Main event loop
    loop {                            //  Loop forever...
  4c:	f7ff fffe 	bl	0 <os_eventq_dflt_get>
  50:	9001      	str	r0, [sp, #4]
  52:	e7ff      	b.n	54 <main+0x54>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:38
    //  Main event loop
  54:	9801      	ldr	r0, [sp, #4]
  56:	f7ff fffe 	bl	0 <os_eventq_run>
  5a:	e7ff      	b.n	5c <main+0x5c>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:37

  5c:	e7f6      	b.n	4c <main+0x4c>

Disassembly of section .text.rust_begin_unwind:

00000000 <rust_begin_unwind>:
rust_begin_unwind():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:48
            )
        }
    }
    //  Never comes here.
}

   0:	b08a      	sub	sp, #40	; 0x28
   2:	4601      	mov	r1, r0
   4:	9003      	str	r0, [sp, #12]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:50
///  This function is called on panic, like an assertion failure. We display the filename and line number and pause in the debugger. From https://os.phil-opp.com/freestanding-rust-binary/
#[panic_handler]
   6:	9803      	ldr	r0, [sp, #12]
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN4core5panic9PanicInfo8location17h5226165d8771f8a2E>
   e:	9005      	str	r0, [sp, #20]
  10:	e7ff      	b.n	12 <rust_begin_unwind+0x12>
  12:	9805      	ldr	r0, [sp, #20]
  14:	2800      	cmp	r0, #0
  16:	d03f      	beq.n	98 <rust_begin_unwind+0x98>
  18:	e7ff      	b.n	1a <rust_begin_unwind+0x1a>
  1a:	9805      	ldr	r0, [sp, #20]
  1c:	9006      	str	r0, [sp, #24]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:51
fn panic(info: &PanicInfo) -> ! {
  1e:	9806      	ldr	r0, [sp, #24]
  20:	f7ff fffe 	bl	0 <_ZN4core5panic8Location4file17h94cc6af18de736c4E>
  24:	9108      	str	r1, [sp, #32]
  26:	9007      	str	r0, [sp, #28]
  28:	e7ff      	b.n	2a <rust_begin_unwind+0x2a>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:52
    //  Display the filename and line number to the Semihosting Console.
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	f7ff fffe 	bl	0 <_ZN4core5panic8Location4line17h3ffc63f14d0a6636E>
  30:	9009      	str	r0, [sp, #36]	; 0x24
  32:	e7ff      	b.n	34 <rust_begin_unwind+0x34>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:53
    if let Some(location) = info.location() {
  34:	f240 0000 	movw	r0, #0
  38:	f2c0 0000 	movt	r0, #0
  3c:	2109      	movs	r1, #9
  3e:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h7239bde54deb9f31E>
  42:	e7ff      	b.n	44 <rust_begin_unwind+0x44>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:54
        let file = location.file();
  44:	9807      	ldr	r0, [sp, #28]
  46:	9908      	ldr	r1, [sp, #32]
  48:	f7ff fffe 	bl	0 <_ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17habe097c6f7775d95E>
  4c:	9001      	str	r0, [sp, #4]
  4e:	e7ff      	b.n	50 <rust_begin_unwind+0x50>
  50:	9807      	ldr	r0, [sp, #28]
  52:	9908      	ldr	r1, [sp, #32]
  54:	f7ff fffe 	bl	0 <_ZN4core3str21_$LT$impl$u20$str$GT$3len17h479876f0ed8d2071E>
  58:	9000      	str	r0, [sp, #0]
  5a:	e7ff      	b.n	5c <rust_begin_unwind+0x5c>
  5c:	9801      	ldr	r0, [sp, #4]
  5e:	9900      	ldr	r1, [sp, #0]
  60:	f7ff fffe 	bl	0 <console_buffer>
  64:	e7ff      	b.n	2 <rust_begin_unwind+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:55
        let line = location.line();
  66:	f240 0000 	movw	r0, #0
  6a:	f2c0 0000 	movt	r0, #0
  6e:	2108      	movs	r1, #8
  70:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h7239bde54deb9f31E>
  74:	e7ff      	b.n	76 <rust_begin_unwind+0x76>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:56
        console_print(b"panic at ");
  76:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
  7a:	f7ff fffe 	bl	0 <console_printhex>
  7e:	e7ff      	b.n	2 <rust_begin_unwind+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:57
        unsafe { console_buffer(file.as_ptr(), file.len() as u32) }
  80:	f240 0000 	movw	r0, #0
  84:	f2c0 0000 	movt	r0, #0
  88:	2101      	movs	r1, #1
  8a:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h7239bde54deb9f31E>
  8e:	e7ff      	b.n	2 <console_flush+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:58
        console_print(b" line 0x");
  90:	f7ff fffe 	bl	0 <console_flush>
  94:	e7ff      	b.n	96 <rust_begin_unwind+0x96>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:50
#[panic_handler]
  96:	e00a      	b.n	ae <rust_begin_unwind+0xae>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:60
        unsafe { console_printhex(line as u8) }  //  TODO: Print in decimal not hex. Allow more than 255 lines.
        console_print(b"\n");
  98:	f240 0000 	movw	r0, #0
  9c:	f2c0 0000 	movt	r0, #0
  a0:	2112      	movs	r1, #18
  a2:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h7239bde54deb9f31E>
  a6:	e7ff      	b.n	2 <console_flush+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:61
        unsafe { console_flush() }
  a8:	f7ff fffe 	bl	0 <console_flush>
  ac:	e7ff      	b.n	ae <rust_begin_unwind+0xae>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:63
    } else {
        console_print(b"panic unknown loc\n");
  ae:	e7ff      	b.n	b0 <rust_begin_unwind+0xb0>
  b0:	e7fe      	b.n	b0 <rust_begin_unwind+0xb0>

mylib-50794855a3f9698d.5a1h7zdwutkmx5k9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 5a1h7zdwutkmx5k9
000001a3 l       .debug_str	00000000 
0000025c l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
000001df l       .debug_str	00000000 
00000250 l       .debug_str	00000000 
00000244 l       .debug_str	00000000 
0000023f l       .debug_str	00000000 
0000022d l       .debug_str	00000000 
000001f5 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000007c l       .debug_str	00000000 
00000082 l       .debug_str	00000000 
00000089 l       .debug_str	00000000 
0000009b l       .debug_str	00000000 
000000aa l       .debug_str	00000000 
000000ae l       .debug_str	00000000 
000000b6 l       .debug_str	00000000 
000000ba l       .debug_str	00000000 
000000be l       .debug_str	00000000 
000000c8 l       .debug_str	00000000 
000000d2 l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.263f19d5ea96f7cf1b022ce280a83ceb.2	00000018 .Lanon.263f19d5ea96f7cf1b022ce280a83ceb.2
00000000 l     O .data._ZN5mylib6sensor17LISTENER_INTERNAL17h134e9abd08047957E	00000018 _ZN5mylib6sensor17LISTENER_INTERNAL17h134e9abd08047957E
00000000 l     F .text._ZN5mylib6sensor21null_sensor_data_func17h8e594dd52cb73506E	0000002a _ZN5mylib6sensor21null_sensor_data_func17h8e594dd52cb73506E
00000000 l    d  .text._ZN5mylib6sensor21null_sensor_data_func17h8e594dd52cb73506E	00000000 .text._ZN5mylib6sensor21null_sensor_data_func17h8e594dd52cb73506E
00000000 l    d  .text._ZN5mylib6sensor17register_listener17h4d59b765a06cf618E	00000000 .text._ZN5mylib6sensor17register_listener17h4d59b765a06cf618E
00000000 l    d  .data._ZN5mylib6sensor17LISTENER_INTERNAL17h134e9abd08047957E	00000000 .data._ZN5mylib6sensor17LISTENER_INTERNAL17h134e9abd08047957E
00000000 l    d  .rodata..Lanon.263f19d5ea96f7cf1b022ce280a83ceb.0	00000000 .rodata..Lanon.263f19d5ea96f7cf1b022ce280a83ceb.0
00000000 l    d  .rodata..Lanon.263f19d5ea96f7cf1b022ce280a83ceb.1	00000000 .rodata..Lanon.263f19d5ea96f7cf1b022ce280a83ceb.1
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000 g     F .text._ZN5mylib6sensor17register_listener17h4d59b765a06cf618E	0000005e .hidden _ZN5mylib6sensor17register_listener17h4d59b765a06cf618E
00000000         *UND*	00000000 sensor_register_listener



Disassembly of section .text._ZN5mylib6sensor21null_sensor_data_func17h8e594dd52cb73506E:

00000000 <_ZN5mylib6sensor21null_sensor_data_func17h8e594dd52cb73506E>:
_ZN5mylib6sensor21null_sensor_data_func17h8e594dd52cb73506E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/sensor.rs:12
///
///  For more information on the type of callbacks available, see the documentation
///  for the sensor listener structure.
///
///  `sensor`: The sensor to register a listener on.
///  `listener`: The listener to register onto the sensor.
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b088      	sub	sp, #32
   4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   6:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
   a:	4696      	mov	lr, r2
   c:	460c      	mov	r4, r1
   e:	4605      	mov	r5, r0
  10:	9003      	str	r0, [sp, #12]
  12:	9104      	str	r1, [sp, #16]
  14:	9205      	str	r2, [sp, #20]
  16:	9307      	str	r3, [sp, #28]
  18:	f8cd c018 	str.w	ip, [sp, #24]
  1c:	2000      	movs	r0, #0
  1e:	f8cd e008 	str.w	lr, [sp, #8]
  22:	9401      	str	r4, [sp, #4]
  24:	9500      	str	r5, [sp, #0]
  26:	b008      	add	sp, #32
  28:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN5mylib6sensor17register_listener17h4d59b765a06cf618E:

00000000 <_ZN5mylib6sensor17register_listener17h4d59b765a06cf618E>:
_ZN5mylib6sensor17register_listener17h4d59b765a06cf618E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/sensor.rs:23
    //  Pass the internal listener to the unsafe Mynewt API.
    unsafe { sensor_register_listener(sensor, &mut LISTENER_INTERNAL) }
}

///  Define the listener function to be called after polling the sensor.
///  This is a static mutable copy of the listener passed in through `register_listener`.
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4602      	mov	r2, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/sensor.rs:24
///  Must be static so it won't go out of scope.  Must be mutable so that Rust won't move it while Mynewt is using it.
   8:	f240 0000 	movw	r0, #0
   c:	f2c0 0000 	movt	r0, #0
  10:	6803      	ldr	r3, [r0, #0]
  12:	6840      	ldr	r0, [r0, #4]
  14:	4318      	orrs	r0, r3
  16:	2800      	cmp	r0, #0
  18:	9102      	str	r1, [sp, #8]
  1a:	9201      	str	r2, [sp, #4]
  1c:	d007      	beq.n	2e <_ZN5mylib6sensor17register_listener17h4d59b765a06cf618E+0x2e>
  1e:	e7ff      	b.n	20 <_ZN5mylib6sensor17register_listener17h4d59b765a06cf618E+0x20>
  20:	f240 0000 	movw	r0, #0
  24:	f2c0 0000 	movt	r0, #0
  28:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  2c:	defe      	udf	#254	; 0xfe
  2e:	a804      	add	r0, sp, #16
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/sensor.rs:27
static mut LISTENER_INTERNAL: SensorListener = SensorListener {  
    sl_sensor_type: 0, 
    sl_func       : null_sensor_data_func,
  30:	9902      	ldr	r1, [sp, #8]
  32:	4602      	mov	r2, r0
  34:	e891 5078 	ldmia.w	r1, {r3, r4, r5, r6, ip, lr}
  38:	e882 5078 	stmia.w	r2, {r3, r4, r5, r6, ip, lr}
  3c:	f240 0100 	movw	r1, #0
  40:	f2c0 0100 	movt	r1, #0
  44:	460a      	mov	r2, r1
  46:	e890 5078 	ldmia.w	r0, {r3, r4, r5, r6, ip, lr}
  4a:	e882 5078 	stmia.w	r2, {r3, r4, r5, r6, ip, lr}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/sensor.rs:29
    sl_arg        : 0,
    sl_next       : 0,
  4e:	9803      	ldr	r0, [sp, #12]
  50:	f7ff fffe 	bl	0 <sensor_register_listener>
  54:	9000      	str	r0, [sp, #0]
  56:	e7ff      	b.n	58 <_ZN5mylib6sensor17register_listener17h4d59b765a06cf618E+0x58>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/sensor.rs:30
};
  58:	9800      	ldr	r0, [sp, #0]
  5a:	b00a      	add	sp, #40	; 0x28
  5c:	bd70      	pop	{r4, r5, r6, pc}

mylib-b003fcb153d61cda.18n9guqs9q0zxh55.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 18n9guqs9q0zxh55
000001ed l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
000001db l       .debug_str	00000000 
00000229 l       .debug_str	00000000 
00000262 l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
00000250 l       .debug_str	00000000 
00000248 l       .debug_str	00000000 
0000023f l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000007c l       .debug_str	00000000 
00000082 l       .debug_str	00000000 
00000089 l       .debug_str	00000000 
0000009b l       .debug_str	00000000 
000000aa l       .debug_str	00000000 
000000ae l       .debug_str	00000000 
000000b6 l       .debug_str	00000000 
000000ba l       .debug_str	00000000 
000000be l       .debug_str	00000000 
000000c8 l       .debug_str	00000000 
000000d2 l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.061914168654b3d2aef4baac020860b9.2	00000018 .Lanon.061914168654b3d2aef4baac020860b9.2
00000000 l     O .data._ZN5mylib6sensor17LISTENER_INTERNAL17h869a4bbc3ef7a70eE	00000018 _ZN5mylib6sensor17LISTENER_INTERNAL17h869a4bbc3ef7a70eE
00000000 l     F .text._ZN5mylib6sensor21null_sensor_data_func17hed0345933409d3ecE	0000002a _ZN5mylib6sensor21null_sensor_data_func17hed0345933409d3ecE
00000000 l    d  .text._ZN5mylib6sensor17register_listener17hcfc70760fee1324fE	00000000 .text._ZN5mylib6sensor17register_listener17hcfc70760fee1324fE
00000000 l    d  .text._ZN5mylib6sensor21null_sensor_data_func17hed0345933409d3ecE	00000000 .text._ZN5mylib6sensor21null_sensor_data_func17hed0345933409d3ecE
00000000 l    d  .rodata..Lanon.061914168654b3d2aef4baac020860b9.0	00000000 .rodata..Lanon.061914168654b3d2aef4baac020860b9.0
00000000 l    d  .rodata..Lanon.061914168654b3d2aef4baac020860b9.1	00000000 .rodata..Lanon.061914168654b3d2aef4baac020860b9.1
00000000 l    d  .data._ZN5mylib6sensor17LISTENER_INTERNAL17h869a4bbc3ef7a70eE	00000000 .data._ZN5mylib6sensor17LISTENER_INTERNAL17h869a4bbc3ef7a70eE
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000 g     F .text._ZN5mylib6sensor17register_listener17hcfc70760fee1324fE	0000005e .hidden _ZN5mylib6sensor17register_listener17hcfc70760fee1324fE
00000000         *UND*	00000000 sensor_register_listener



Disassembly of section .text._ZN5mylib6sensor17register_listener17hcfc70760fee1324fE:

00000000 <_ZN5mylib6sensor17register_listener17hcfc70760fee1324fE>:
_ZN5mylib6sensor17register_listener17hcfc70760fee1324fE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/sensor.rs:14
///  for the sensor listener structure.
///
///  `sensor`: The sensor to register a listener on.
///  `listener`: The listener to register onto the sensor.
///  Return 0 on success, non-zero error code on failure.
pub fn register_listener(sensor: SensorPtr, listener: SensorListener) -> i32 {    
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4602      	mov	r2, r0
   6:	9003      	str	r0, [sp, #12]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/sensor.rs:15
    unsafe { assert!(LISTENER_INTERNAL.sl_sensor_type == 0) };  //  Make sure it's not used.
   8:	f240 0000 	movw	r0, #0
   c:	f2c0 0000 	movt	r0, #0
  10:	6803      	ldr	r3, [r0, #0]
  12:	6840      	ldr	r0, [r0, #4]
  14:	4318      	orrs	r0, r3
  16:	2800      	cmp	r0, #0
  18:	9102      	str	r1, [sp, #8]
  1a:	9201      	str	r2, [sp, #4]
  1c:	d007      	beq.n	2e <_ZN5mylib6sensor17register_listener17hcfc70760fee1324fE+0x2e>
  1e:	e7ff      	b.n	20 <_ZN5mylib6sensor17register_listener17hcfc70760fee1324fE+0x20>
  20:	f240 0000 	movw	r0, #0
  24:	f2c0 0000 	movt	r0, #0
  28:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  2c:	defe      	udf	#254	; 0xfe
  2e:	a804      	add	r0, sp, #16
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/sensor.rs:17
    //  Copy the caller's listener to the internal listener.
    unsafe { LISTENER_INTERNAL = listener };
  30:	9902      	ldr	r1, [sp, #8]
  32:	4602      	mov	r2, r0
  34:	e891 5078 	ldmia.w	r1, {r3, r4, r5, r6, ip, lr}
  38:	e882 5078 	stmia.w	r2, {r3, r4, r5, r6, ip, lr}
  3c:	f240 0100 	movw	r1, #0
  40:	f2c0 0100 	movt	r1, #0
  44:	460a      	mov	r2, r1
  46:	e890 5078 	ldmia.w	r0, {r3, r4, r5, r6, ip, lr}
  4a:	e882 5078 	stmia.w	r2, {r3, r4, r5, r6, ip, lr}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/sensor.rs:19
    //  Pass the internal listener to the unsafe Mynewt API.
    unsafe { sensor_register_listener(sensor, &mut LISTENER_INTERNAL) }
  4e:	9803      	ldr	r0, [sp, #12]
  50:	f7ff fffe 	bl	0 <sensor_register_listener>
  54:	9000      	str	r0, [sp, #0]
  56:	e7ff      	b.n	58 <_ZN5mylib6sensor17register_listener17hcfc70760fee1324fE+0x58>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/sensor.rs:20
}
  58:	9800      	ldr	r0, [sp, #0]
  5a:	b00a      	add	sp, #40	; 0x28
  5c:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text._ZN5mylib6sensor21null_sensor_data_func17hed0345933409d3ecE:

00000000 <_ZN5mylib6sensor21null_sensor_data_func17hed0345933409d3ecE>:
_ZN5mylib6sensor21null_sensor_data_func17hed0345933409d3ecE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/sensor.rs:33
    sl_arg        : 0,
    sl_next       : 0,
};

///  Define a dummy sensor data function in case there is none.
extern fn null_sensor_data_func(_sensor: SensorPtr, _arg: SensorArg, _sensor_data: SensorDataPtr, _sensor_type: SensorType) -> i32 { 0 }
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b088      	sub	sp, #32
   4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   6:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
   a:	4696      	mov	lr, r2
   c:	460c      	mov	r4, r1
   e:	4605      	mov	r5, r0
  10:	9003      	str	r0, [sp, #12]
  12:	9104      	str	r1, [sp, #16]
  14:	9205      	str	r2, [sp, #20]
  16:	9307      	str	r3, [sp, #28]
  18:	f8cd c018 	str.w	ip, [sp, #24]
  1c:	2000      	movs	r0, #0
  1e:	f8cd e008 	str.w	lr, [sp, #8]
  22:	9401      	str	r4, [sp, #4]
  24:	9500      	str	r5, [sp, #0]
  26:	b008      	add	sp, #32
  28:	bdb0      	pop	{r4, r5, r7, pc}

mylib-b003fcb153d61cda.2szhknqr18qd3cbm.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 2szhknqr18qd3cbm
00000147 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000007c l       .debug_str	00000000 
00000081 l       .debug_str	00000000 
00000085 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000cf l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17h30fb15763e3d167dE	00000000 .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17h30fb15763e3d167dE
00000000 l    d  .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hd8ab2824414c1d90E	00000000 .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hd8ab2824414c1d90E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17h30fb15763e3d167dE	0000003c .hidden _ZN4core3str21_$LT$impl$u20$str$GT$3len17h30fb15763e3d167dE
00000000 g     F .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hd8ab2824414c1d90E	00000014 .hidden _ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hd8ab2824414c1d90E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE



Disassembly of section .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17h30fb15763e3d167dE:

00000000 <_ZN4core3str21_$LT$impl$u20$str$GT$3len17h30fb15763e3d167dE>:
_ZN4core3str21_$LT$impl$u20$str$GT$3len17h30fb15763e3d167dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2070
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2071
   c:	9806      	ldr	r0, [sp, #24]
   e:	9907      	ldr	r1, [sp, #28]
  10:	9008      	str	r0, [sp, #32]
  12:	9109      	str	r1, [sp, #36]	; 0x24
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
  14:	9808      	ldr	r0, [sp, #32]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	910b      	str	r1, [sp, #44]	; 0x2c
  1c:	980a      	ldr	r0, [sp, #40]	; 0x28
  1e:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3str21_$LT$impl$u20$str$GT$3len17h30fb15763e3d167dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2071
  20:	9205      	str	r2, [sp, #20]
  22:	9304      	str	r3, [sp, #16]
  24:	9003      	str	r0, [sp, #12]
  26:	9102      	str	r1, [sp, #8]
  28:	e7ff      	b.n	2a <_ZN4core3str21_$LT$impl$u20$str$GT$3len17h30fb15763e3d167dE+0x2a>
  2a:	9803      	ldr	r0, [sp, #12]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  32:	9001      	str	r0, [sp, #4]
  34:	e7ff      	b.n	36 <_ZN4core3str21_$LT$impl$u20$str$GT$3len17h30fb15763e3d167dE+0x36>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2072
  36:	9801      	ldr	r0, [sp, #4]
  38:	b00c      	add	sp, #48	; 0x30
  3a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hd8ab2824414c1d90E:

00000000 <_ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hd8ab2824414c1d90E>:
_ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hd8ab2824414c1d90E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2217
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2218
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2219
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

mylib-b003fcb153d61cda.3bdhhpoj085ustfh.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 3bdhhpoj085ustfh
000002d4 l       .debug_str	00000000 
000001d8 l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
000001e6 l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
0000022d l       .debug_str	00000000 
00000231 l       .debug_str	00000000 
00000239 l       .debug_str	00000000 
00000292 l       .debug_str	00000000 
00000299 l       .debug_str	00000000 
000002a1 l       .debug_str	00000000 
000002b0 l       .debug_str	00000000 
000002b5 l       .debug_str	00000000 
000002c1 l       .debug_str	00000000 
000002cd l       .debug_str	00000000 
000002da l       .debug_str	00000000 
000002e6 l       .debug_str	00000000 
000002f0 l       .debug_str	00000000 
000002f6 l       .debug_str	00000000 
0000030a l       .debug_str	00000000 
0000030f l       .debug_str	00000000 
00000320 l       .debug_str	00000000 
00000332 l       .debug_str	00000000 
0000033f l       .debug_str	00000000 
0000034b l       .debug_str	00000000 
00000359 l       .debug_str	00000000 
00000370 l       .debug_str	00000000 
00000382 l       .debug_str	00000000 
000003a2 l       .debug_str	00000000 
000003ab l       .debug_str	00000000 
000003b4 l       .debug_str	00000000 
000003c6 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000007c l       .debug_str	00000000 
00000082 l       .debug_str	00000000 
00000089 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000a1 l       .debug_str	00000000 
000000a7 l       .debug_str	00000000 
000000b5 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
0000010f l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
000001a1 l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001d0 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.0	0000000a .Lanon.5a193bd42aa79a17fece9f816a2deead.0
00000000 l     O .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.1	0000000d .Lanon.5a193bd42aa79a17fece9f816a2deead.1
00000000 l     O .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.10	00000011 .Lanon.5a193bd42aa79a17fece9f816a2deead.10
00000000 l     O .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.12	00000018 .Lanon.5a193bd42aa79a17fece9f816a2deead.12
00000000 l     O .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.14	00000018 .Lanon.5a193bd42aa79a17fece9f816a2deead.14
00000000 l     O .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.15	00000016 .Lanon.5a193bd42aa79a17fece9f816a2deead.15
00000000 l     O .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.16	00000018 .Lanon.5a193bd42aa79a17fece9f816a2deead.16
00000000 l     O .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.17	00000001 .Lanon.5a193bd42aa79a17fece9f816a2deead.17
00000000 l     O .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.18	00000018 .Lanon.5a193bd42aa79a17fece9f816a2deead.18
00000000 l     O .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.19	00000018 .Lanon.5a193bd42aa79a17fece9f816a2deead.19
00000000 l     O .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.20	00000019 .Lanon.5a193bd42aa79a17fece9f816a2deead.20
00000000 l     O .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.21	00000002 .Lanon.5a193bd42aa79a17fece9f816a2deead.21
00000000 l     O .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.4	00000018 .Lanon.5a193bd42aa79a17fece9f816a2deead.4
00000000 l     O .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.6	00000018 .Lanon.5a193bd42aa79a17fece9f816a2deead.6
00000000 l     O .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.8	00000018 .Lanon.5a193bd42aa79a17fece9f816a2deead.8
00000000 l     O .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.9	00000018 .Lanon.5a193bd42aa79a17fece9f816a2deead.9
00000000 l     F .text._ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E	0000014c _ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E
00000000 l     F .text._ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE	00000120 _ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE
00000000 l    d  .text._ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E	00000000 .text._ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E
00000000 l    d  .text._ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE	00000000 .text._ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE
00000000 l    d  .text._ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E	00000000 .text._ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E
00000000 l    d  .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.2	00000000 .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.2
00000000 l    d  .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.3	00000000 .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.3
00000000 l    d  .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.5	00000000 .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.5
00000000 l    d  .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.7	00000000 .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.7
00000000 l    d  .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.11	00000000 .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.11
00000000 l    d  .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.13	00000000 .rodata..Lanon.5a193bd42aa79a17fece9f816a2deead.13
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000 g     F .text._ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E	000000e0 .hidden _ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E
00000000         *UND*	00000000 .hidden _ZN5mylib4base13console_print17h6caebb40d9fb0292E
00000000         *UND*	00000000 .hidden _ZN5mylib6sensor17register_listener17hcfc70760fee1324fE
00000000         *UND*	00000000 .hidden _ZN5mylib9send_coap16send_sensor_data17hd2e470cb3f766db4E
00000000         *UND*	00000000 _ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE
00000000         *UND*	00000000 device_get_name
00000000         *UND*	00000000 get_temp_data
00000000         *UND*	00000000 get_temp_raw_data
00000000         *UND*	00000000 is_null_sensor
00000000         *UND*	00000000 is_null_sensor_data
00000000         *UND*	00000000 null_sensor
00000000         *UND*	00000000 sensor_get_device
00000000         *UND*	00000000 sensor_mgr_find_next_bydevname
00000000         *UND*	00000000 sensor_set_poll_rate_ms



Disassembly of section .text._ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E:

00000000 <_ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E>:
_ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:30
///  Listener Function to send the sensor data to the Collector Node (if this is a Sensor Node)
///  or CoAP Server (is this is a Standalone Node).
///  For Collector Node: Start the Listeners for Remote Sensor 
///  Otherwise this is a Standalone Node with ESP8266, or a Sensor Node with nRF24L01.
///  Return 0 if successful.
pub fn start_sensor_listener() -> i32 {
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	b093      	sub	sp, #76	; 0x4c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:31
    console_print(b"TMP poll \n");  //  SENSOR_DEVICE "\n";
   4:	f240 0000 	movw	r0, #0
   8:	f2c0 0000 	movt	r0, #0
   c:	210a      	movs	r1, #10
   e:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h6caebb40d9fb0292E>
  12:	e7ff      	b.n	2 <_ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:34

    //  Set the sensor polling time to 10 seconds.  SENSOR_DEVICE is either "bme280_0" or "temp_stm32_0"
    let rc = unsafe { sensor_set_poll_rate_ms(SENSOR_DEVICE, SENSOR_POLL_TIME) };
  14:	f240 0000 	movw	r0, #0
  18:	f2c0 0000 	movt	r0, #0
  1c:	f242 7110 	movw	r1, #10000	; 0x2710
  20:	f7ff fffe 	bl	0 <sensor_set_poll_rate_ms>
  24:	9002      	str	r0, [sp, #8]
  26:	e7ff      	b.n	28 <_ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E+0x28>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:35
    assert!(rc == 0);
  28:	9802      	ldr	r0, [sp, #8]
  2a:	2800      	cmp	r0, #0
  2c:	d007      	beq.n	3e <_ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E+0x3e>
  2e:	e7ff      	b.n	30 <_ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E+0x30>
  30:	f240 0000 	movw	r0, #0
  34:	f2c0 0000 	movt	r0, #0
  38:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  3c:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:36
    assert!(rc > 0);
  3e:	9802      	ldr	r0, [sp, #8]
  40:	2800      	cmp	r0, #0
  42:	dc07      	bgt.n	54 <_ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E+0x54>
  44:	e7ff      	b.n	46 <_ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E+0x46>
  46:	f240 0000 	movw	r0, #0
  4a:	f2c0 0000 	movt	r0, #0
  4e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  52:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:39

    //  Fetch the sensor by name, without locking the driver for exclusive access.
    let listen_sensor = unsafe { sensor_mgr_find_next_bydevname(SENSOR_DEVICE, null_sensor()) };
  54:	f7ff fffe 	bl	0 <null_sensor>
  58:	9001      	str	r0, [sp, #4]
  5a:	e7ff      	b.n	5c <_ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E+0x5c>
  5c:	f240 0000 	movw	r0, #0
  60:	f2c0 0000 	movt	r0, #0
  64:	9901      	ldr	r1, [sp, #4]
  66:	f7ff fffe 	bl	0 <sensor_mgr_find_next_bydevname>
  6a:	9003      	str	r0, [sp, #12]
  6c:	e7ff      	b.n	6e <_ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E+0x6e>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:40
    assert!(!unsafe{ is_null_sensor(listen_sensor) });
  6e:	9803      	ldr	r0, [sp, #12]
  70:	f7ff fffe 	bl	0 <is_null_sensor>
  74:	9000      	str	r0, [sp, #0]
  76:	e7ff      	b.n	78 <_ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E+0x78>
  78:	9800      	ldr	r0, [sp, #0]
  7a:	07c1      	lsls	r1, r0, #31
  7c:	2900      	cmp	r1, #0
  7e:	d007      	beq.n	90 <_ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E+0x90>
  80:	e7ff      	b.n	82 <_ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E+0x82>
  82:	f240 0000 	movw	r0, #0
  86:	f2c0 0000 	movt	r0, #0
  8a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  8e:	defe      	udf	#254	; 0xfe
  90:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:43

    //  Define the listener function to be called after polling the temperature sensor.
    let listener = SensorListener {
  92:	9005      	str	r0, [sp, #20]
  94:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  98:	9104      	str	r1, [sp, #16]
  9a:	f240 0100 	movw	r1, #0
  9e:	f2c0 0100 	movt	r1, #0
  a2:	9106      	str	r1, [sp, #24]
  a4:	2101      	movs	r1, #1
  a6:	9107      	str	r1, [sp, #28]
  a8:	9008      	str	r0, [sp, #32]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:51
        sl_arg        : LISTENER_CB,           //  Indicate to the listener function that this is a listener callback
        sl_next       : 0,                     //  Must be 0
    };

    //  Register the Listener Function to be called every 10 seconds, with the polled sensor data.
    let rc = register_listener(listen_sensor, listener);
  aa:	9803      	ldr	r0, [sp, #12]
  ac:	a904      	add	r1, sp, #16
  ae:	aa0c      	add	r2, sp, #48	; 0x30
  b0:	4613      	mov	r3, r2
  b2:	e891 50f0 	ldmia.w	r1, {r4, r5, r6, r7, ip, lr}
  b6:	e883 50f0 	stmia.w	r3, {r4, r5, r6, r7, ip, lr}
  ba:	4611      	mov	r1, r2
  bc:	f7ff fffe 	bl	0 <_ZN5mylib6sensor17register_listener17hcfc70760fee1324fE>
  c0:	900b      	str	r0, [sp, #44]	; 0x2c
  c2:	e7ff      	b.n	c4 <_ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E+0xc4>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:52
    assert!(rc == 0);
  c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  c6:	2800      	cmp	r0, #0
  c8:	d007      	beq.n	da <_ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E+0xda>
  ca:	e7ff      	b.n	cc <_ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E+0xcc>
  cc:	f240 0000 	movw	r0, #0
  d0:	f2c0 0000 	movt	r0, #0
  d4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  d8:	defe      	udf	#254	; 0xfe
  da:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:56

    //  Return 0 to indicate success.  This line should not end with a semicolon (;).
    0
}
  dc:	b013      	add	sp, #76	; 0x4c
  de:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text._ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE:

00000000 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE>:
_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:71
///  This listener function is called by Mynewt every 10 seconds (for local sensors) or when sensor data is received
///  (for Remote Sensors).  Mynewt has fetched the raw or computed temperature value, passed through `sensor_data`.
///  If this is a Sensor Node, we send the sensor data to the Collector Node.
///  If this is a Collector Node or Standalone Node, we send the sensor data to the CoAP server.  
///  Return 0 if we have processed the sensor data successfully.
extern fn read_temperature(sensor: SensorPtr, _arg: SensorArg, sensor_data: SensorDataPtr, sensor_type: SensorType) -> i32 {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   6:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
   a:	4696      	mov	lr, r2
   c:	460c      	mov	r4, r1
   e:	4605      	mov	r5, r0
  10:	9007      	str	r0, [sp, #28]
  12:	9108      	str	r1, [sp, #32]
  14:	9209      	str	r2, [sp, #36]	; 0x24
  16:	930b      	str	r3, [sp, #44]	; 0x2c
  18:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:73
    unsafe {
        console_print(b"read_temperature\n");
  1c:	f240 0000 	movw	r0, #0
  20:	f2c0 0000 	movt	r0, #0
  24:	2111      	movs	r1, #17
  26:	f8cd e018 	str.w	lr, [sp, #24]
  2a:	9405      	str	r4, [sp, #20]
  2c:	9504      	str	r5, [sp, #16]
  2e:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h6caebb40d9fb0292E>
  32:	e7ff      	b.n	34 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0x34>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:76
        //  Check that the temperature data is valid.
        //  TODO
        if is_null_sensor_data(sensor_data) { return SYS_EINVAL; }  //  Exit if data is missing
  34:	9809      	ldr	r0, [sp, #36]	; 0x24
  36:	f7ff fffe 	bl	0 <is_null_sensor_data>
  3a:	9003      	str	r0, [sp, #12]
  3c:	e7ff      	b.n	3e <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0x3e>
  3e:	9803      	ldr	r0, [sp, #12]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d007      	beq.n	56 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0x56>
  46:	e7ff      	b.n	48 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0x48>
  48:	f06f 0001 	mvn.w	r0, #1
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	e7ff      	b.n	50 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0x50>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:108
        }
        assert!(rc == 0);
        //#endif  //  MYNEWT_VAL(SENSOR_COAP)
    }
    0
}
  50:	980c      	ldr	r0, [sp, #48]	; 0x30
  52:	b016      	add	sp, #88	; 0x58
  54:	bdb0      	pop	{r4, r5, r7, pc}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:77
        assert!(!is_null_sensor(sensor));
  56:	9807      	ldr	r0, [sp, #28]
  58:	f7ff fffe 	bl	0 <is_null_sensor>
  5c:	9002      	str	r0, [sp, #8]
  5e:	e7ff      	b.n	60 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0x60>
  60:	9802      	ldr	r0, [sp, #8]
  62:	07c1      	lsls	r1, r0, #31
  64:	2900      	cmp	r1, #0
  66:	d007      	beq.n	78 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0x78>
  68:	e7ff      	b.n	6a <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0x6a>
  6a:	f240 0000 	movw	r0, #0
  6e:	f2c0 0000 	movt	r0, #0
  72:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  76:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:81
        let device = sensor_get_device(sensor);
  78:	9807      	ldr	r0, [sp, #28]
  7a:	f7ff fffe 	bl	0 <sensor_get_device>
  7e:	900d      	str	r0, [sp, #52]	; 0x34
  80:	e7ff      	b.n	82 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0x82>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:82
        let c_buf: *const c_char = device_get_name(device);
  82:	980d      	ldr	r0, [sp, #52]	; 0x34
  84:	f7ff fffe 	bl	0 <device_get_name>
  88:	900e      	str	r0, [sp, #56]	; 0x38
  8a:	e7ff      	b.n	8c <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0x8c>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:83
        let device_name: &CStr = CStr::from_ptr(c_buf);
  8c:	980e      	ldr	r0, [sp, #56]	; 0x38
  8e:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8from_ptr17ha5d4992c233d069bE>
  92:	9001      	str	r0, [sp, #4]
  94:	9100      	str	r1, [sp, #0]
  96:	e7ff      	b.n	98 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0x98>
  98:	9801      	ldr	r0, [sp, #4]
  9a:	900f      	str	r0, [sp, #60]	; 0x3c
  9c:	9900      	ldr	r1, [sp, #0]
  9e:	9110      	str	r1, [sp, #64]	; 0x40
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:87
        let temp_sensor_value = get_temperature(sensor_data, sensor_type);
  a0:	9909      	ldr	r1, [sp, #36]	; 0x24
  a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  a6:	a811      	add	r0, sp, #68	; 0x44
  a8:	f7ff fffe 	bl	0 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE>
  ac:	e7ff      	b.n	ae <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0xae>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:88
        assert!(temp_sensor_value.val_type != 0);
  ae:	9812      	ldr	r0, [sp, #72]	; 0x48
  b0:	2800      	cmp	r0, #0
  b2:	d107      	bne.n	c4 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0xc4>
  b4:	e7ff      	b.n	b6 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0xb6>
  b6:	f240 0000 	movw	r0, #0
  ba:	f2c0 0000 	movt	r0, #0
  be:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  c2:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:89
        if temp_sensor_value.val_type == 0 { return -1; }  //  Invalid type.
  c4:	9812      	ldr	r0, [sp, #72]	; 0x48
  c6:	2800      	cmp	r0, #0
  c8:	d105      	bne.n	d6 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0xd6>
  ca:	e7ff      	b.n	cc <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0xcc>
  cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  d0:	900c      	str	r0, [sp, #48]	; 0x30
  d2:	e7ff      	b.n	d4 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0xd4>
  d4:	e7bc      	b.n	50 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0x50>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:96
        let rc = send_sensor_data(&temp_sensor_value, device_name);
  d6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  d8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  da:	a811      	add	r0, sp, #68	; 0x44
  dc:	f7ff fffe 	bl	0 <_ZN5mylib9send_coap16send_sensor_data17hd2e470cb3f766db4E>
  e0:	9015      	str	r0, [sp, #84]	; 0x54
  e2:	e7ff      	b.n	e4 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0xe4>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:100
        if rc == SYS_EAGAIN {
  e4:	9815      	ldr	r0, [sp, #84]	; 0x54
  e6:	3006      	adds	r0, #6
  e8:	2800      	cmp	r0, #0
  ea:	d10b      	bne.n	104 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0x104>
  ec:	e7ff      	b.n	ee <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0xee>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:101
            console_print(b"TMP network not ready\n");
  ee:	f240 0000 	movw	r0, #0
  f2:	f2c0 0000 	movt	r0, #0
  f6:	2116      	movs	r1, #22
  f8:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h6caebb40d9fb0292E>
  fc:	e7ff      	b.n	fe <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0xfe>
  fe:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:102
            return 0; 
 100:	900c      	str	r0, [sp, #48]	; 0x30
 102:	e7e7      	b.n	d4 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0xd4>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:104
        assert!(rc == 0);
 104:	9815      	ldr	r0, [sp, #84]	; 0x54
 106:	2800      	cmp	r0, #0
 108:	d007      	beq.n	11a <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0x11a>
 10a:	e7ff      	b.n	10c <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0x10c>
 10c:	f240 0000 	movw	r0, #0
 110:	f2c0 0000 	movt	r0, #0
 114:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 118:	defe      	udf	#254	; 0xfe
 11a:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:107
    0
 11c:	900c      	str	r0, [sp, #48]	; 0x30
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:108
}
 11e:	e797      	b.n	50 <_ZN5mylib13listen_sensor16read_temperature17h318673dbfba97d4bE+0x50>

Disassembly of section .text._ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E:

00000000 <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E>:
_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:113

///  Get the temperature value, raw or computed.  `sensor_data` contains the raw or computed temperature. 
///  `sensor_type` indicates whether `sensor_data` contains raw or computed temperature.  We return 
///  the raw or computed temperature, as well as the key and value type.
fn get_temperature(sensor_data: *const CVoid, sensor_type: SensorType) -> SensorValue {
   0:	b510      	push	{r4, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	9105      	str	r1, [sp, #20]
   c:	9307      	str	r3, [sp, #28]
   e:	9206      	str	r2, [sp, #24]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:115
    let mut return_value = SensorValue {
        key: b"\0".as_ptr(),
  10:	f240 0100 	movw	r1, #0
  14:	f2c0 0100 	movt	r1, #0
  18:	2201      	movs	r2, #1
  1a:	9004      	str	r0, [sp, #16]
  1c:	4608      	mov	r0, r1
  1e:	4611      	mov	r1, r2
  20:	f8cd c00c 	str.w	ip, [sp, #12]
  24:	f8cd e008 	str.w	lr, [sp, #8]
  28:	9401      	str	r4, [sp, #4]
  2a:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  2e:	9000      	str	r0, [sp, #0]
  30:	e7ff      	b.n	32 <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0x32>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:114
    let mut return_value = SensorValue {
  32:	9800      	ldr	r0, [sp, #0]
  34:	9009      	str	r0, [sp, #36]	; 0x24
  36:	2100      	movs	r1, #0
  38:	910a      	str	r1, [sp, #40]	; 0x28
  3a:	f8ad 102c 	strh.w	r1, [sp, #44]	; 0x2c
  3e:	910c      	str	r1, [sp, #48]	; 0x30
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:123
        float_val: 0.0,
    };
    unsafe {
        //assert!(sensor_data);
        match sensor_type {                                //  Is this raw or computed temperature?
            SENSOR_TYPE_AMBIENT_TEMPERATURE_RAW => {  //  If this is raw temperature...
  40:	9906      	ldr	r1, [sp, #24]
  42:	9a07      	ldr	r2, [sp, #28]
  44:	f081 6180 	eor.w	r1, r1, #67108864	; 0x4000000
  48:	4311      	orrs	r1, r2
  4a:	2900      	cmp	r1, #0
  4c:	d138      	bne.n	c0 <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0xc0>
  4e:	e7ff      	b.n	50 <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0x50>
  50:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:125
                //  Interpret the sensor data as a sensor_temp_raw_data struct that contains raw temp.
                let mut rawtempdata = SensorTempRawData {
  52:	900d      	str	r0, [sp, #52]	; 0x34
  54:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:129
                    strd_temp_raw: 0,
                    strd_temp_raw_is_valid: 0,
                };
                let rc = get_temp_raw_data(sensor_data, &mut rawtempdata);
  58:	9805      	ldr	r0, [sp, #20]
  5a:	a90d      	add	r1, sp, #52	; 0x34
  5c:	f7ff fffe 	bl	0 <get_temp_raw_data>
  60:	900f      	str	r0, [sp, #60]	; 0x3c
  62:	e7ff      	b.n	64 <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0x64>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:130
                assert!(rc == 0);
  64:	980f      	ldr	r0, [sp, #60]	; 0x3c
  66:	2800      	cmp	r0, #0
  68:	d007      	beq.n	7a <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0x7a>
  6a:	e7ff      	b.n	6c <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0x6c>
  6c:	f240 0000 	movw	r0, #0
  70:	f2c0 0000 	movt	r0, #0
  74:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  78:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:133

                //  Check that the raw temperature data is valid.
                if rawtempdata.strd_temp_raw_is_valid == 0 { return return_value; }  //  Exit if data is not valid
  7a:	f89d 0038 	ldrb.w	r0, [sp, #56]	; 0x38
  7e:	2800      	cmp	r0, #0
  80:	d112      	bne.n	a8 <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0xa8>
  82:	e7ff      	b.n	84 <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0x84>
  84:	9809      	ldr	r0, [sp, #36]	; 0x24
  86:	990a      	ldr	r1, [sp, #40]	; 0x28
  88:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  8c:	f8dd c010 	ldr.w	ip, [sp, #16]
  90:	f8cc 300c 	str.w	r3, [ip, #12]
  94:	f8cc 2008 	str.w	r2, [ip, #8]
  98:	f8cc 1004 	str.w	r1, [ip, #4]
  9c:	f8cc 0000 	str.w	r0, [ip]
  a0:	e001      	b.n	a6 <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0xa6>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:169
        //  Return the key and value type for raw or computed temperature, as defined in temp_stm32.h.
        return_value.key = TEMP_SENSOR_KEY;
        return_value.val_type = TEMP_SENSOR_VALUE_TYPE;
    };
    return_value
}
  a2:	b016      	add	sp, #88	; 0x58
  a4:	bd10      	pop	{r4, pc}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:133
                if rawtempdata.strd_temp_raw_is_valid == 0 { return return_value; }  //  Exit if data is not valid
  a6:	e7fc      	b.n	a2 <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0xa2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:136
                return_value.int_val = rawtempdata.strd_temp_raw as u16;  //  Raw Temperature in integer (0 to 4095)
  a8:	980d      	ldr	r0, [sp, #52]	; 0x34
  aa:	f8ad 002c 	strh.w	r0, [sp, #44]	; 0x2c
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:137
                console_print(b"TMP listener got rawtmp \n");  // return_value->int_val);
  ae:	f240 0000 	movw	r0, #0
  b2:	f2c0 0000 	movt	r0, #0
  b6:	2119      	movs	r1, #25
  b8:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h6caebb40d9fb0292E>
  bc:	e7ff      	b.n	be <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0xbe>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:122
        match sensor_type {                                //  Is this raw or computed temperature?
  be:	e02f      	b.n	120 <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0x120>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:139
            SENSOR_TYPE_AMBIENT_TEMPERATURE => {      //  If this is computed temperature...
  c0:	9806      	ldr	r0, [sp, #24]
  c2:	9907      	ldr	r1, [sp, #28]
  c4:	9111      	str	r1, [sp, #68]	; 0x44
  c6:	9010      	str	r0, [sp, #64]	; 0x40
  c8:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:141
                let mut tempdata = SensorTempData {
  ca:	9013      	str	r0, [sp, #76]	; 0x4c
  cc:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:145
                let rc = get_temp_data(sensor_data, &mut tempdata);
  d0:	9805      	ldr	r0, [sp, #20]
  d2:	a913      	add	r1, sp, #76	; 0x4c
  d4:	f7ff fffe 	bl	0 <get_temp_data>
  d8:	9015      	str	r0, [sp, #84]	; 0x54
  da:	e7ff      	b.n	dc <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0xdc>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:146
                assert!(rc == 0);
  dc:	9815      	ldr	r0, [sp, #84]	; 0x54
  de:	2800      	cmp	r0, #0
  e0:	d007      	beq.n	f2 <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0xf2>
  e2:	e7ff      	b.n	e4 <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0xe4>
  e4:	f240 0000 	movw	r0, #0
  e8:	f2c0 0000 	movt	r0, #0
  ec:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  f0:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:149
                if tempdata.std_temp_is_valid == 0 { return return_value; }  //  Exit if data is not valid
  f2:	f89d 0050 	ldrb.w	r0, [sp, #80]	; 0x50
  f6:	2800      	cmp	r0, #0
  f8:	d10f      	bne.n	11a <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0x11a>
  fa:	e7ff      	b.n	fc <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0xfc>
  fc:	9809      	ldr	r0, [sp, #36]	; 0x24
  fe:	990a      	ldr	r1, [sp, #40]	; 0x28
 100:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 102:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 104:	f8dd c010 	ldr.w	ip, [sp, #16]
 108:	f8cc 300c 	str.w	r3, [ip, #12]
 10c:	f8cc 2008 	str.w	r2, [ip, #8]
 110:	f8cc 1004 	str.w	r1, [ip, #4]
 114:	f8cc 0000 	str.w	r0, [ip]
 118:	e7c5      	b.n	a6 <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0xa6>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:152
                return_value.float_val = tempdata.std_temp;  //  Temperature in floating point.
 11a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 11c:	900c      	str	r0, [sp, #48]	; 0x30
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:122
        match sensor_type {                                //  Is this raw or computed temperature?
 11e:	e7ff      	b.n	120 <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0x120>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:165
        return_value.key = TEMP_SENSOR_KEY;
 120:	f240 0000 	movw	r0, #0
 124:	f2c0 0000 	movt	r0, #0
 128:	9009      	str	r0, [sp, #36]	; 0x24
 12a:	2001      	movs	r0, #1
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:166
        return_value.val_type = TEMP_SENSOR_VALUE_TYPE;
 12c:	900a      	str	r0, [sp, #40]	; 0x28
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:168
    return_value
 12e:	9809      	ldr	r0, [sp, #36]	; 0x24
 130:	990a      	ldr	r1, [sp, #40]	; 0x28
 132:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 134:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 136:	f8dd c010 	ldr.w	ip, [sp, #16]
 13a:	f8cc 300c 	str.w	r3, [ip, #12]
 13e:	f8cc 2008 	str.w	r2, [ip, #8]
 142:	f8cc 1004 	str.w	r1, [ip, #4]
 146:	f8cc 0000 	str.w	r0, [ip]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:169
}
 14a:	e7aa      	b.n	a2 <_ZN5mylib13listen_sensor15get_temperature17h83c775b9fc8c5924E+0xa2>

mylib-b003fcb153d61cda.3m2bj5bgdp6nzbj4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 3m2bj5bgdp6nzbj4
00000340 l       .debug_str	00000000 
000003d1 l       .debug_str	00000000 
000003db l       .debug_str	00000000 
000003f5 l       .debug_str	00000000 
00000453 l       .debug_str	00000000 
0000045e l       .debug_str	00000000 
0000047b l       .debug_str	00000000 
00000494 l       .debug_str	00000000 
0000049e l       .debug_str	00000000 
000004b4 l       .debug_str	00000000 
000004d2 l       .debug_str	00000000 
000004db l       .debug_str	00000000 
000004e0 l       .debug_str	00000000 
000004e5 l       .debug_str	00000000 
000004e9 l       .debug_str	00000000 
000004f2 l       .debug_str	00000000 
000004fc l       .debug_str	00000000 
00000514 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000007c l       .debug_str	00000000 
00000081 l       .debug_str	00000000 
00000085 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008b l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000a0 l       .debug_str	00000000 
000000a8 l       .debug_str	00000000 
000000b2 l       .debug_str	00000000 
000000b9 l       .debug_str	00000000 
000000bc l       .debug_str	00000000 
000000c0 l       .debug_str	00000000 
000000c7 l       .debug_str	00000000 
000000cd l       .debug_str	00000000 
000000d6 l       .debug_str	00000000 
000000da l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000122 l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
00000182 l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
00000195 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
000001a1 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001cc l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001dd l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
000001fe l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
00000209 l       .debug_str	00000000 
0000020f l       .debug_str	00000000 
00000219 l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
00000222 l       .debug_str	00000000 
0000022c l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
00000240 l       .debug_str	00000000 
0000024b l       .debug_str	00000000 
00000254 l       .debug_str	00000000 
00000277 l       .debug_str	00000000 
00000296 l       .debug_str	00000000 
00000298 l       .debug_str	00000000 
0000029d l       .debug_str	00000000 
000002c4 l       .debug_str	00000000 
000002c9 l       .debug_str	00000000 
000002cf l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
000002d8 l       .debug_str	00000000 
000002e7 l       .debug_str	00000000 
000002ee l       .debug_str	00000000 
000002f2 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
00000320 l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
00000336 l       .debug_str	00000000 
0000034e l       .debug_str	00000000 
00000352 l       .debug_str	00000000 
0000035d l       .debug_str	00000000 
00000364 l       .debug_str	00000000 
0000036a l       .debug_str	00000000 
0000036e l       .debug_str	00000000 
00000372 l       .debug_str	00000000 
0000037a l       .debug_str	00000000 
00000391 l       .debug_str	00000000 
000003b5 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.2	00000018 .Lanon.3ed011473997af99b525cde47c9eaaac.2
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.3	00000018 .Lanon.3ed011473997af99b525cde47c9eaaac.3
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.4	00000012 .Lanon.3ed011473997af99b525cde47c9eaaac.4
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.5	00000009 .Lanon.3ed011473997af99b525cde47c9eaaac.5
00000000 l     O .rodata.cst8	00000008 .Lanon.3ed011473997af99b525cde47c9eaaac.6
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.7	00000001 .Lanon.3ed011473997af99b525cde47c9eaaac.7
00000000 l    d  .text.main	00000000 .text.main
00000000 l    d  .text.rust_begin_unwind	00000000 .text.rust_begin_unwind
00000000 l    d  .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.0	00000000 .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.0
00000000 l    d  .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.1	00000000 .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.1
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden _ZN4core3str21_$LT$impl$u20$str$GT$3len17h30fb15763e3d167dE
00000000         *UND*	00000000 .hidden _ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hd8ab2824414c1d90E
00000000         *UND*	00000000 _ZN4core5panic8Location4file17h94cc6af18de736c4E
00000000         *UND*	00000000 _ZN4core5panic8Location4line17h3ffc63f14d0a6636E
00000000         *UND*	00000000 _ZN4core5panic9PanicInfo8location17h5226165d8771f8a2E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000         *UND*	00000000 .hidden _ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E
00000000         *UND*	00000000 .hidden _ZN5mylib4base13console_print17h6caebb40d9fb0292E
00000000         *UND*	00000000 .hidden _ZN5mylib9send_coap18start_network_task17ha633b2c655e84b19E
00000000         *UND*	00000000 __bkpt
00000000         *UND*	00000000 console_buffer
00000000         *UND*	00000000 console_flush
00000000         *UND*	00000000 console_printhex
00000000 g     F .text.main	0000005e main
00000000         *UND*	00000000 os_eventq_dflt_get
00000000         *UND*	00000000 os_eventq_run
00000000 g     F .text.rust_begin_unwind	000000b6 rust_begin_unwind
00000000         *UND*	00000000 rust_sysinit



Disassembly of section .text.main:

00000000 <main>:
main():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:23
use crate::listen_sensor::*;    //  Import listen_sensor.rs for polling the temperature sensor
use crate::send_coap::*;        //  Import send_coap.rs for sending sensor data

///  main() will be called at Mynewt startup. It replaces the C version of the main() function.
#[no_mangle]                     //  Don't mangle the name "main"
pub extern "C" fn main() -> ! {  //  Declare extern "C" because it will be called by Mynewt
   0:	b084      	sub	sp, #16
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:25
    //  Init Mynewt system.
    unsafe { rust_sysinit()  };
   2:	f7ff fffe 	bl	0 <rust_sysinit>
   6:	e7ff      	b.n	2 <console_flush+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:26
    unsafe { console_flush() };
   8:	f7ff fffe 	bl	0 <console_flush>
   c:	e7ff      	b.n	2 <_ZN5mylib9send_coap18start_network_task17ha633b2c655e84b19E+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:31

    //  Start the Network Task in the background.  The Network Task prepares the ESP8266 or nRF24L01 transceiver for
    //  sending CoAP messages.  We connect the ESP8266 to the WiFi access point and register
    //  the ESP8266/nRF24L01 driver as the network transport for CoAP.  Also perform WiFi Geolocation if it is enabled.
    let rc = start_network_task();  assert!(rc == 0);
   e:	f7ff fffe 	bl	0 <_ZN5mylib9send_coap18start_network_task17ha633b2c655e84b19E>
  12:	9002      	str	r0, [sp, #8]
  14:	e7ff      	b.n	16 <main+0x16>
  16:	9802      	ldr	r0, [sp, #8]
  18:	2800      	cmp	r0, #0
  1a:	d007      	beq.n	2c <main+0x2c>
  1c:	e7ff      	b.n	1e <main+0x1e>
  1e:	f240 0000 	movw	r0, #0
  22:	f2c0 0000 	movt	r0, #0
  26:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  2a:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:36

    //  Starting polling the temperature sensor every 10 seconds in the background.  
    //  After polling the sensor, call the listener function to send the sensor data to the CoAP server or Collector Node.
    //  If this is the Collector Node, we shall wait for sensor data from the Sensor Nodes and transmit to the CoAP server.
    let rc = start_sensor_listener();  assert!(rc == 0);
  2c:	f7ff fffe 	bl	0 <_ZN5mylib13listen_sensor21start_sensor_listener17h8abf00547b9e4a93E>
  30:	9003      	str	r0, [sp, #12]
  32:	e7ff      	b.n	34 <main+0x34>
  34:	9803      	ldr	r0, [sp, #12]
  36:	2800      	cmp	r0, #0
  38:	d007      	beq.n	4a <main+0x4a>
  3a:	e7ff      	b.n	3c <main+0x3c>
  3c:	f240 0000 	movw	r0, #0
  40:	f2c0 0000 	movt	r0, #0
  44:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  48:	defe      	udf	#254	; 0xfe
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:39

    //  Main event loop
    loop {                            //  Loop forever...
  4a:	e7ff      	b.n	4c <main+0x4c>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:42
        unsafe {
            os_eventq_run(            //  Process events...
                os_eventq_dflt_get()  //  From default event queue.
  4c:	f7ff fffe 	bl	0 <os_eventq_dflt_get>
  50:	9001      	str	r0, [sp, #4]
  52:	e7ff      	b.n	54 <main+0x54>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:41
            os_eventq_run(            //  Process events...
  54:	9801      	ldr	r0, [sp, #4]
  56:	f7ff fffe 	bl	0 <os_eventq_run>
  5a:	e7ff      	b.n	5c <main+0x5c>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:39
    loop {                            //  Loop forever...
  5c:	e7f6      	b.n	4c <main+0x4c>

Disassembly of section .text.rust_begin_unwind:

00000000 <rust_begin_unwind>:
rust_begin_unwind():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:51
    //  Never comes here.
}

///  This function is called on panic, like an assertion failure. We display the filename and line number and pause in the debugger. From https://os.phil-opp.com/freestanding-rust-binary/
#[panic_handler]
fn panic(info: &PanicInfo) -> ! {
   0:	b08a      	sub	sp, #40	; 0x28
   2:	4601      	mov	r1, r0
   4:	9003      	str	r0, [sp, #12]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:53
    //  Display the filename and line number to the Semihosting Console.
    if let Some(location) = info.location() {
   6:	9803      	ldr	r0, [sp, #12]
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN4core5panic9PanicInfo8location17h5226165d8771f8a2E>
   e:	9005      	str	r0, [sp, #20]
  10:	e7ff      	b.n	12 <rust_begin_unwind+0x12>
  12:	9805      	ldr	r0, [sp, #20]
  14:	2800      	cmp	r0, #0
  16:	d03f      	beq.n	98 <rust_begin_unwind+0x98>
  18:	e7ff      	b.n	1a <rust_begin_unwind+0x1a>
  1a:	9805      	ldr	r0, [sp, #20]
  1c:	9006      	str	r0, [sp, #24]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:54
        let file = location.file();
  1e:	9806      	ldr	r0, [sp, #24]
  20:	f7ff fffe 	bl	0 <_ZN4core5panic8Location4file17h94cc6af18de736c4E>
  24:	9108      	str	r1, [sp, #32]
  26:	9007      	str	r0, [sp, #28]
  28:	e7ff      	b.n	2a <rust_begin_unwind+0x2a>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:55
        let line = location.line();
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	f7ff fffe 	bl	0 <_ZN4core5panic8Location4line17h3ffc63f14d0a6636E>
  30:	9009      	str	r0, [sp, #36]	; 0x24
  32:	e7ff      	b.n	34 <rust_begin_unwind+0x34>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:56
        console_print(b"panic at ");
  34:	f240 0000 	movw	r0, #0
  38:	f2c0 0000 	movt	r0, #0
  3c:	2109      	movs	r1, #9
  3e:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h6caebb40d9fb0292E>
  42:	e7ff      	b.n	44 <rust_begin_unwind+0x44>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:57
        unsafe { console_buffer(file.as_ptr(), file.len() as u32) }
  44:	9807      	ldr	r0, [sp, #28]
  46:	9908      	ldr	r1, [sp, #32]
  48:	f7ff fffe 	bl	0 <_ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hd8ab2824414c1d90E>
  4c:	9001      	str	r0, [sp, #4]
  4e:	e7ff      	b.n	50 <rust_begin_unwind+0x50>
  50:	9807      	ldr	r0, [sp, #28]
  52:	9908      	ldr	r1, [sp, #32]
  54:	f7ff fffe 	bl	0 <_ZN4core3str21_$LT$impl$u20$str$GT$3len17h30fb15763e3d167dE>
  58:	9000      	str	r0, [sp, #0]
  5a:	e7ff      	b.n	5c <rust_begin_unwind+0x5c>
  5c:	9801      	ldr	r0, [sp, #4]
  5e:	9900      	ldr	r1, [sp, #0]
  60:	f7ff fffe 	bl	0 <console_buffer>
  64:	e7ff      	b.n	2 <rust_begin_unwind+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:58
        console_print(b" line 0x");
  66:	f240 0000 	movw	r0, #0
  6a:	f2c0 0000 	movt	r0, #0
  6e:	2108      	movs	r1, #8
  70:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h6caebb40d9fb0292E>
  74:	e7ff      	b.n	76 <rust_begin_unwind+0x76>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:59
        unsafe { console_printhex(line as u8) }  //  TODO: Print in decimal not hex. Allow more than 255 lines.
  76:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
  7a:	f7ff fffe 	bl	0 <console_printhex>
  7e:	e7ff      	b.n	2 <rust_begin_unwind+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:60
        console_print(b"\n");
  80:	f240 0000 	movw	r0, #0
  84:	f2c0 0000 	movt	r0, #0
  88:	2101      	movs	r1, #1
  8a:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h6caebb40d9fb0292E>
  8e:	e7ff      	b.n	2 <console_flush+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:61
        unsafe { console_flush() }
  90:	f7ff fffe 	bl	0 <console_flush>
  94:	e7ff      	b.n	96 <rust_begin_unwind+0x96>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:53
    if let Some(location) = info.location() {
  96:	e00a      	b.n	ae <rust_begin_unwind+0xae>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:63
    } else {
        console_print(b"panic unknown loc\n");
  98:	f240 0000 	movw	r0, #0
  9c:	f2c0 0000 	movt	r0, #0
  a0:	2112      	movs	r1, #18
  a2:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h6caebb40d9fb0292E>
  a6:	e7ff      	b.n	2 <console_flush+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:64
        unsafe { console_flush() }
  a8:	f7ff fffe 	bl	0 <console_flush>
  ac:	e7ff      	b.n	2 <__bkpt+0x2>
_ZN8cortex_m3asm4bkpt17h38d1ae7ad2dd546bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:19
        () => unsafe {
            extern "C" {
                fn __bkpt();
            }

            __bkpt();
  ae:	f7ff fffe 	bl	0 <__bkpt>
rust_begin_unwind():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:67
    }
    //  Pause in the debugger.
    asm::bkpt();
  b2:	e7ff      	b.n	b4 <rust_begin_unwind+0xb4>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/lib.rs:69
    //  Loop forever so that device won't restart.
    loop {}
  b4:	e7fe      	b.n	b4 <rust_begin_unwind+0xb4>

mylib-b003fcb153d61cda.53xejyw88i0w8gr2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 53xejyw88i0w8gr2
000001b1 l       .debug_str	00000000 
00000194 l       .debug_str	00000000 
000001a1 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000007c l       .debug_str	00000000 
00000082 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000c8 l       .debug_str	00000000 
000000db l       .debug_str	00000000 
000000df l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
0000012a l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.fc7461d3016bc6c03b6a89aa14c3356d.0	00000013 .Lanon.fc7461d3016bc6c03b6a89aa14c3356d.0
00000000 l     O .rodata..Lanon.fc7461d3016bc6c03b6a89aa14c3356d.1	00000011 .Lanon.fc7461d3016bc6c03b6a89aa14c3356d.1
00000000 l    d  .text._ZN5mylib9send_coap18start_network_task17ha633b2c655e84b19E	00000000 .text._ZN5mylib9send_coap18start_network_task17ha633b2c655e84b19E
00000000 l    d  .text._ZN5mylib9send_coap16send_sensor_data17hd2e470cb3f766db4E	00000000 .text._ZN5mylib9send_coap16send_sensor_data17hd2e470cb3f766db4E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden _ZN5mylib4base13console_print17h6caebb40d9fb0292E
00000000 g     F .text._ZN5mylib9send_coap16send_sensor_data17hd2e470cb3f766db4E	00000030 .hidden _ZN5mylib9send_coap16send_sensor_data17hd2e470cb3f766db4E
00000000 g     F .text._ZN5mylib9send_coap18start_network_task17ha633b2c655e84b19E	00000016 .hidden _ZN5mylib9send_coap18start_network_task17ha633b2c655e84b19E



Disassembly of section .text._ZN5mylib9send_coap18start_network_task17ha633b2c655e84b19E:

00000000 <_ZN5mylib9send_coap18start_network_task17ha633b2c655e84b19E>:
_ZN5mylib9send_coap18start_network_task17ha633b2c655e84b19E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/send_coap.rs:20

///  TODO: Start the Network Task in the background.  The Network Task prepares the network drivers
///  (ESP8266 and nRF24L01) for transmitting sensor data messages.  
///  Connecting the ESP8266 to the WiFi access point may be slow so we do this in the background.
///  Also perform WiFi Geolocation if it is enabled.  Return 0 if successful.
pub fn start_network_task() -> i32 {
   0:	b580      	push	{r7, lr}
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/send_coap.rs:21
    console_print(b"start_network_task\n");
   2:	f240 0000 	movw	r0, #0
   6:	f2c0 0000 	movt	r0, #0
   a:	2113      	movs	r1, #19
   c:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h6caebb40d9fb0292E>
  10:	e7ff      	b.n	12 <_ZN5mylib9send_coap18start_network_task17ha633b2c655e84b19E+0x12>
  12:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/send_coap.rs:23
    0
}
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN5mylib9send_coap16send_sensor_data17hd2e470cb3f766db4E:

00000000 <_ZN5mylib9send_coap16send_sensor_data17hd2e470cb3f766db4E>:
_ZN5mylib9send_coap16send_sensor_data17hd2e470cb3f766db4E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/send_coap.rs:34
///  For Collector Node: sensor_node is the Sensor Node Address of the Sensor Node that transmitted
///  the sensor data (like `b3b4b5b6f1`)
///  The message will be enqueued for transmission by the CoAP / OIC Background Task 
///  so this function will return without waiting for the message to be transmitted.  
///  Return 0 if successful, SYS_EAGAIN if network is not ready yet.
pub fn send_sensor_data(_val: *const SensorValue, _sensor_node: &'static CStr) -> i32 {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9003      	str	r0, [sp, #12]
   c:	9104      	str	r1, [sp, #16]
   e:	9205      	str	r2, [sp, #20]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/send_coap.rs:35
    console_print(b"send_sensor_data\n");
  10:	f240 0000 	movw	r0, #0
  14:	f2c0 0000 	movt	r0, #0
  18:	2111      	movs	r1, #17
  1a:	9302      	str	r3, [sp, #8]
  1c:	f8cd c004 	str.w	ip, [sp, #4]
  20:	f8cd e000 	str.w	lr, [sp]
  24:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h6caebb40d9fb0292E>
  28:	e7ff      	b.n	2a <_ZN5mylib9send_coap16send_sensor_data17hd2e470cb3f766db4E+0x2a>
  2a:	2000      	movs	r0, #0
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/send_coap.rs:37
    0
}
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

mylib-b003fcb153d61cda.wjo4ew4l4ktpf3y.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 wjo4ew4l4ktpf3y
000000f4 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000007c l       .debug_str	00000000 
00000082 l       .debug_str	00000000 
00000087 l       .debug_str	00000000 
000000b9 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000c7 l       .debug_str	00000000 
000000cb l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d7 l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
00000000 l    d  .text._ZN5mylib4base13console_print17h6caebb40d9fb0292E	00000000 .text._ZN5mylib4base13console_print17h6caebb40d9fb0292E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE
00000000 g     F .text._ZN5mylib4base13console_print17h6caebb40d9fb0292E	0000003c .hidden _ZN5mylib4base13console_print17h6caebb40d9fb0292E
00000000         *UND*	00000000 console_buffer
00000000         *UND*	00000000 console_flush



Disassembly of section .text._ZN5mylib4base13console_print17h6caebb40d9fb0292E:

00000000 <_ZN5mylib4base13console_print17h6caebb40d9fb0292E>:
_ZN5mylib4base13console_print17h6caebb40d9fb0292E():
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/base.rs:7

use cty::*;            //  Import string utilities from cty library: https://crates.io/crates/cty
use crate::sensor::*;  //  Import sensor.rs for Mynewt Sensor API

///  Display message `msg` on the Arm Semihosting console (via OpenOCD).
pub fn console_print(msg: &[u8]) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/base.rs:8
    let len = msg.len();
   c:	9803      	ldr	r0, [sp, #12]
   e:	9904      	ldr	r1, [sp, #16]
  10:	9202      	str	r2, [sp, #8]
  12:	9301      	str	r3, [sp, #4]
  14:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h63f985867d9f263fE>
  18:	9005      	str	r0, [sp, #20]
  1a:	e7ff      	b.n	1c <_ZN5mylib4base13console_print17h6caebb40d9fb0292E+0x1c>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/base.rs:11
    unsafe {
        //  Call the Semihosting Console API, which is unsafe.
        console_buffer(msg.as_ptr(), len as u32);
  1c:	9803      	ldr	r0, [sp, #12]
  1e:	9904      	ldr	r1, [sp, #16]
  20:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd0263209417be61aE>
  24:	9000      	str	r0, [sp, #0]
  26:	e7ff      	b.n	28 <_ZN5mylib4base13console_print17h6caebb40d9fb0292E+0x28>
  28:	9905      	ldr	r1, [sp, #20]
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f7ff fffe 	bl	0 <console_buffer>
  30:	e7ff      	b.n	2 <console_flush+0x2>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/base.rs:12
        console_flush();  //  TODO: Remove this.
  32:	f7ff fffe 	bl	0 <console_flush>
  36:	e7ff      	b.n	38 <_ZN5mylib4base13console_print17h6caebb40d9fb0292E+0x38>
/Users/Luppy/mynewt/stm32bluepill-mynewt-sensor/src/base.rs:14
    }
}
  38:	b006      	add	sp, #24
  3a:	bd80      	pop	{r7, pc}

stable_deref_trait-fbf528bd5edd2101.stable_deref_trait.cl5vm0za-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 stable_deref_trait.cl5vm0za-cgu.0



typenum-fb96b8ca04273e5e.typenum.2c5ypkf9-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.2c5ypkf9-cgu.0
00000402 l       .debug_str	00000000 
0000046f l       .debug_str	00000000 
00000476 l       .debug_str	00000000 
0000048f l       .debug_str	00000000 
00000499 l       .debug_str	00000000 
000004b3 l       .debug_str	00000000 
000004c7 l       .debug_str	00000000 
000004d0 l       .debug_str	00000000 
000004d7 l       .debug_str	00000000 
000004e2 l       .debug_str	00000000 
000004e7 l       .debug_str	00000000 
000004f2 l       .debug_str	00000000 
000004f7 l       .debug_str	00000000 
00000506 l       .debug_str	00000000 
0000050c l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000193 l       .debug_str	00000000 
000001e3 l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
00000239 l       .debug_str	00000000 
00000241 l       .debug_str	00000000 
00000253 l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
0000025b l       .debug_str	00000000 
0000025f l       .debug_str	00000000 
00000264 l       .debug_str	00000000 
00000269 l       .debug_str	00000000 
0000026f l       .debug_str	00000000 
00000275 l       .debug_str	00000000 
0000027c l       .debug_str	00000000 
00000281 l       .debug_str	00000000 
00000287 l       .debug_str	00000000 
00000289 l       .debug_str	00000000 
0000028e l       .debug_str	00000000 
00000292 l       .debug_str	00000000 
000002a0 l       .debug_str	00000000 
000002aa l       .debug_str	00000000 
000002ae l       .debug_str	00000000 
000002b6 l       .debug_str	00000000 
000002be l       .debug_str	00000000 
000002c5 l       .debug_str	00000000 
000002d9 l       .debug_str	00000000 
000002e5 l       .debug_str	00000000 
000002f0 l       .debug_str	00000000 
000002f7 l       .debug_str	00000000 
000002fd l       .debug_str	00000000 
00000301 l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
0000030d l       .debug_str	00000000 
00000310 l       .debug_str	00000000 
0000031f l       .debug_str	00000000 
00000326 l       .debug_str	00000000 
0000032a l       .debug_str	00000000 
00000333 l       .debug_str	00000000 
0000033f l       .debug_str	00000000 
00000358 l       .debug_str	00000000 
0000035d l       .debug_str	00000000 
0000036e l       .debug_str	00000000 
00000378 l       .debug_str	00000000 
000003d6 l       .debug_str	00000000 
000003e1 l       .debug_str	00000000 
000003fe l       .debug_str	00000000 
0000040a l       .debug_str	00000000 
00000421 l       .debug_str	00000000 
00000445 l       .debug_str	00000000 
00000461 l       .debug_str	00000000 
00000466 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.8e85d28317557cffebaa383b26c06184.0	00000007 .Lanon.8e85d28317557cffebaa383b26c06184.0
00000000 l     O .rodata.cst4	00000004 .Lanon.8e85d28317557cffebaa383b26c06184.1
00000000 l     O .rodata..Lanon.8e85d28317557cffebaa383b26c06184.2	00000005 .Lanon.8e85d28317557cffebaa383b26c06184.2
00000000 l    d  .text._ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f3af5205536a92cE	00000000 .text._ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f3af5205536a92cE
00000000 l    d  .text._ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c18900150a92e9fE	00000000 .text._ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c18900150a92e9fE
00000000 l    d  .text._ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h9aa560e9df7d391fE	00000000 .text._ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h9aa560e9df7d391fE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000 g     F .text._ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c18900150a92e9fE	00000048 _ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c18900150a92e9fE
00000000 g     F .text._ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h9aa560e9df7d391fE	00000048 _ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h9aa560e9df7d391fE
00000000 g     F .text._ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f3af5205536a92cE	00000048 _ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f3af5205536a92cE



Disassembly of section .text._ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f3af5205536a92cE:

00000000 <_ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f3af5205536a92cE>:
_ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f3af5205536a92cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/lib.rs:84
pub use int::{NInt, PInt};
pub use array::{ATerm, TArr};

/// A potential output from `Cmp`, this is the type equivalent to the enum variant
/// `core::cmp::Ordering::Greater`.
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e07 	mov.w	lr, #7
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  32:	e7ff      	b.n	34 <_ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f3af5205536a92cE+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f3af5205536a92cE+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c18900150a92e9fE:

00000000 <_ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c18900150a92e9fE>:
_ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c18900150a92e9fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/lib.rs:89
pub struct Greater;

/// A potential output from `Cmp`, this is the type equivalent to the enum variant
/// `core::cmp::Ordering::Less`.
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e04 	mov.w	lr, #4
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  32:	e7ff      	b.n	34 <_ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c18900150a92e9fE+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c18900150a92e9fE+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h9aa560e9df7d391fE:

00000000 <_ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h9aa560e9df7d391fE>:
_ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h9aa560e9df7d391fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/lib.rs:94
pub struct Less;

/// A potential output from `Cmp`, this is the type equivalent to the enum variant
/// `core::cmp::Ordering::Equal`.
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e05 	mov.w	lr, #5
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  32:	e7ff      	b.n	34 <_ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h9aa560e9df7d391fE+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h9aa560e9df7d391fE+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

typenum-fb96b8ca04273e5e.typenum.2c5ypkf9-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.2c5ypkf9-cgu.1
000006bb l       .debug_str	00000000 
000006ff l       .debug_str	00000000 
00000704 l       .debug_str	00000000 
00000715 l       .debug_str	00000000 
0000071f l       .debug_str	00000000 
0000077d l       .debug_str	00000000 
00000788 l       .debug_str	00000000 
000007a5 l       .debug_str	00000000 
000007a9 l       .debug_str	00000000 
000007c0 l       .debug_str	00000000 
000007e4 l       .debug_str	00000000 
00000800 l       .debug_str	00000000 
00000805 l       .debug_str	00000000 
0000080e l       .debug_str	00000000 
00000815 l       .debug_str	00000000 
0000082e l       .debug_str	00000000 
00000838 l       .debug_str	00000000 
00000852 l       .debug_str	00000000 
00000866 l       .debug_str	00000000 
0000086f l       .debug_str	00000000 
00000876 l       .debug_str	00000000 
00000881 l       .debug_str	00000000 
00000886 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
0000018d l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001c9 l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
0000023f l       .debug_str	00000000 
00000281 l       .debug_str	00000000 
0000028a l       .debug_str	00000000 
00000290 l       .debug_str	00000000 
000002c7 l       .debug_str	00000000 
00000308 l       .debug_str	00000000 
00000360 l       .debug_str	00000000 
00000364 l       .debug_str	00000000 
00000367 l       .debug_str	00000000 
000003bf l       .debug_str	00000000 
000003c3 l       .debug_str	00000000 
0000043b l       .debug_str	00000000 
00000440 l       .debug_str	00000000 
0000049f l       .debug_str	00000000 
000004a3 l       .debug_str	00000000 
00000502 l       .debug_str	00000000 
00000506 l       .debug_str	00000000 
00000593 l       .debug_str	00000000 
00000597 l       .debug_str	00000000 
0000059d l       .debug_str	00000000 
000005f0 l       .debug_str	00000000 
000005f5 l       .debug_str	00000000 
00000607 l       .debug_str	00000000 
00000609 l       .debug_str	00000000 
0000060f l       .debug_str	00000000 
00000613 l       .debug_str	00000000 
00000618 l       .debug_str	00000000 
0000061d l       .debug_str	00000000 
00000623 l       .debug_str	00000000 
00000629 l       .debug_str	00000000 
00000630 l       .debug_str	00000000 
00000635 l       .debug_str	00000000 
0000063b l       .debug_str	00000000 
00000640 l       .debug_str	00000000 
0000064e l       .debug_str	00000000 
00000658 l       .debug_str	00000000 
0000065c l       .debug_str	00000000 
00000664 l       .debug_str	00000000 
0000066c l       .debug_str	00000000 
00000673 l       .debug_str	00000000 
00000687 l       .debug_str	00000000 
00000693 l       .debug_str	00000000 
0000069e l       .debug_str	00000000 
000006a5 l       .debug_str	00000000 
000006ab l       .debug_str	00000000 
000006af l       .debug_str	00000000 
000006b5 l       .debug_str	00000000 
000006be l       .debug_str	00000000 
000006cd l       .debug_str	00000000 
000006d1 l       .debug_str	00000000 
000006da l       .debug_str	00000000 
000006e6 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.86dadf9835a795b5be9b7980bc5a49e2.0	00000002 .Lanon.86dadf9835a795b5be9b7980bc5a49e2.0
00000000 l    d  .text._ZN7typenum3int13PInt$LT$U$GT$3new17h2593d14334d70e1cE	00000000 .text._ZN7typenum3int13PInt$LT$U$GT$3new17h2593d14334d70e1cE
00000000 l    d  .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h769e6b33b30dc733E	00000000 .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h769e6b33b30dc733E
00000000 l    d  .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17ha2e7238046df32bbE	00000000 .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17ha2e7238046df32bbE
00000000 l    d  .text._ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h9dc615fe2d25b03aE	00000000 .text._ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h9dc615fe2d25b03aE
00000000 l    d  .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17h8883502a7c462f41E	00000000 .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17h8883502a7c462f41E
00000000 l    d  .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17hbc53c58678fcc6b5E	00000000 .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17hbc53c58678fcc6b5E
00000000 l    d  .text._ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17hd88e5e53de0c12c9E	00000000 .text._ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17hd88e5e53de0c12c9E
00000000 l    d  .text._ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eb208b4a425faaeE	00000000 .text._ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eb208b4a425faaeE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000 g     F .text._ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eb208b4a425faaeE	00000048 _ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eb208b4a425faaeE
00000000 g     F .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h769e6b33b30dc733E	00000006 _ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h769e6b33b30dc733E
00000000 g     F .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17ha2e7238046df32bbE	00000006 _ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17ha2e7238046df32bbE
00000000 g     F .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17hbc53c58678fcc6b5E	00000006 _ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17hbc53c58678fcc6b5E
00000000 g     F .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17h8883502a7c462f41E	00000006 _ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17h8883502a7c462f41E
00000000 g     F .text._ZN7typenum3int13PInt$LT$U$GT$3new17h2593d14334d70e1cE	00000006 _ZN7typenum3int13PInt$LT$U$GT$3new17h2593d14334d70e1cE
00000000 g     F .text._ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17hd88e5e53de0c12c9E	00000006 _ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17hd88e5e53de0c12c9E
00000000 g     F .text._ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h9dc615fe2d25b03aE	0000000e _ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h9dc615fe2d25b03aE



Disassembly of section .text._ZN7typenum3int13PInt$LT$U$GT$3new17h2593d14334d70e1cE:

00000000 <_ZN7typenum3int13PInt$LT$U$GT$3new17h2593d14334d70e1cE>:
_ZN7typenum3int13PInt$LT$U$GT$3new17h2593d14334d70e1cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:56
}

impl<U: Unsigned + NonZero> PInt<U> {
    /// Instantiates a singleton representing this strictly positive integer.
    #[inline]
    pub fn new() -> PInt<U> {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:60
        PInt {
            _marker: PhantomData,
        }
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h769e6b33b30dc733E:

00000000 <_ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h769e6b33b30dc733E>:
_ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h769e6b33b30dc733E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:204
// Neg

/// `-Z0 = Z0`
impl Neg for Z0 {
    type Output = Z0;
    fn neg(self) -> Self::Output {
   0:	b081      	sub	sp, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:206
        Z0
    }
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17ha2e7238046df32bbE:

00000000 <_ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17ha2e7238046df32bbE>:
_ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17ha2e7238046df32bbE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:328
// Sub

/// `Z0 - Z0 = Z0`
impl Sub<Z0> for Z0 {
    type Output = Z0;
    fn sub(self, _: Z0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:330
        Z0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h9dc615fe2d25b03aE:

00000000 <_ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h9dc615fe2d25b03aE>:
_ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h9dc615fe2d25b03aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:647
// Pow

/// 0^0 = 1
impl Pow<Z0> for Z0 {
    type Output = P1;
    fn powi(self, _: Z0) -> Self::Output {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:648
        P1::new()
   4:	f7ff fffe 	bl	0 <_ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h9dc615fe2d25b03aE>
   8:	e7ff      	b.n	a <_ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h9dc615fe2d25b03aE+0xa>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:649
    }
   a:	b002      	add	sp, #8
   c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17h8883502a7c462f41E:

00000000 <_ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17h8883502a7c462f41E>:
_ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17h8883502a7c462f41E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:750
// Min
use {Max, Maximum, Min, Minimum};

impl Min<Z0> for Z0 {
    type Output = Z0;
    fn min(self, _: Z0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:752
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17hbc53c58678fcc6b5E:

00000000 <_ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17hbc53c58678fcc6b5E>:
_ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17hbc53c58678fcc6b5E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:846
// ---------------------------------------------------------------------------------------
// Max

impl Max<Z0> for Z0 {
    type Output = Z0;
    fn max(self, _: Z0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:848
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17hd88e5e53de0c12c9E:

00000000 <_ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17hd88e5e53de0c12c9E>:
_ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17hd88e5e53de0c12c9E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:141
    }
}

impl Mul<ATerm> for Z0 {
    type Output = ATerm;
    fn mul(self, _: ATerm) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:143
        ATerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eb208b4a425faaeE:

00000000 <_ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eb208b4a425faaeE>:
_ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eb208b4a425faaeE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:74
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e02 	mov.w	lr, #2
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  32:	e7ff      	b.n	34 <_ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eb208b4a425faaeE+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eb208b4a425faaeE+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

typenum-fb96b8ca04273e5e.typenum.2c5ypkf9-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.2c5ypkf9-cgu.2
000008fb l       .debug_str	00000000 
000008dd l       .debug_str	00000000 
000008e9 l       .debug_str	00000000 
000008f4 l       .debug_str	00000000 
00000901 l       .debug_str	00000000 
00000905 l       .debug_str	00000000 
0000090b l       .debug_str	00000000 
00000911 l       .debug_str	00000000 
00000914 l       .debug_str	00000000 
00000923 l       .debug_str	00000000 
00000927 l       .debug_str	00000000 
00000930 l       .debug_str	00000000 
0000093c l       .debug_str	00000000 
00000955 l       .debug_str	00000000 
0000095a l       .debug_str	00000000 
0000096b l       .debug_str	00000000 
00000975 l       .debug_str	00000000 
000009d3 l       .debug_str	00000000 
000009de l       .debug_str	00000000 
000009fb l       .debug_str	00000000 
000009ff l       .debug_str	00000000 
00000a16 l       .debug_str	00000000 
00000a3a l       .debug_str	00000000 
00000a56 l       .debug_str	00000000 
00000a5b l       .debug_str	00000000 
00000a64 l       .debug_str	00000000 
00000a6b l       .debug_str	00000000 
00000a84 l       .debug_str	00000000 
00000a8e l       .debug_str	00000000 
00000aa8 l       .debug_str	00000000 
00000abc l       .debug_str	00000000 
00000ac5 l       .debug_str	00000000 
00000acc l       .debug_str	00000000 
00000ad7 l       .debug_str	00000000 
00000adc l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
000001c3 l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000237 l       .debug_str	00000000 
00000262 l       .debug_str	00000000 
000002c5 l       .debug_str	00000000 
000002c9 l       .debug_str	00000000 
0000033d l       .debug_str	00000000 
00000341 l       .debug_str	00000000 
000003b5 l       .debug_str	00000000 
00000429 l       .debug_str	00000000 
0000042d l       .debug_str	00000000 
000004d0 l       .debug_str	00000000 
0000052c l       .debug_str	00000000 
0000059e l       .debug_str	00000000 
000005a2 l       .debug_str	00000000 
00000614 l       .debug_str	00000000 
00000686 l       .debug_str	00000000 
0000068a l       .debug_str	00000000 
000006fc l       .debug_str	00000000 
00000770 l       .debug_str	00000000 
00000774 l       .debug_str	00000000 
000007e8 l       .debug_str	00000000 
0000083f l       .debug_str	00000000 
00000844 l       .debug_str	00000000 
0000085a l       .debug_str	00000000 
0000085d l       .debug_str	00000000 
0000085f l       .debug_str	00000000 
00000865 l       .debug_str	00000000 
00000869 l       .debug_str	00000000 
0000086e l       .debug_str	00000000 
00000873 l       .debug_str	00000000 
00000879 l       .debug_str	00000000 
0000087f l       .debug_str	00000000 
00000886 l       .debug_str	00000000 
0000088b l       .debug_str	00000000 
00000891 l       .debug_str	00000000 
00000896 l       .debug_str	00000000 
000008a4 l       .debug_str	00000000 
000008ae l       .debug_str	00000000 
000008b2 l       .debug_str	00000000 
000008ba l       .debug_str	00000000 
000008c2 l       .debug_str	00000000 
000008c9 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.69f807129344f51111b1d6ffdc1cc086.0	00000005 .Lanon.69f807129344f51111b1d6ffdc1cc086.0
00000000 l    d  .text._ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1454cbd0715f71e2E	00000000 .text._ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1454cbd0715f71e2E
00000000 l    d  .text._ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha54a0d0c58ac5090E	00000000 .text._ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha54a0d0c58ac5090E
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h90c226c0dff2573dE	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h90c226c0dff2573dE
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6e408ad4a04c368cE	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6e408ad4a04c368cE
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h4d8cf38819941d06E	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h4d8cf38819941d06E
00000000 l    d  .text._ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17hef5e2cf6955bb85dE	00000000 .text._ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17hef5e2cf6955bb85dE
00000000 l    d  .text._ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17haf82ab116a0d997fE	00000000 .text._ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17haf82ab116a0d997fE
00000000 l    d  .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17he5ce64cfe51ae834E	00000000 .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17he5ce64cfe51ae834E
00000000 l    d  .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17ha7e148f31e55e6abE	00000000 .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17ha7e148f31e55e6abE
00000000 l    d  .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17hc3fe6a1fe697518cE	00000000 .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17hc3fe6a1fe697518cE
00000000 l    d  .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h4ee8057b15ee9939E	00000000 .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h4ee8057b15ee9939E
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h4fa0cd3d64ac0daaE	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h4fa0cd3d64ac0daaE
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h9ab77d7514cf7b39E	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h9ab77d7514cf7b39E
00000000 l    d  .text._ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3db026f7018f7a6E	00000000 .text._ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3db026f7018f7a6E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17hef5e2cf6955bb85dE	00000006 _ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17hef5e2cf6955bb85dE
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000 g     F .text._ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3db026f7018f7a6E	00000048 _ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3db026f7018f7a6E
00000000 g     F .text._ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17haf82ab116a0d997fE	00000006 _ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17haf82ab116a0d997fE
00000000 g     F .text._ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha54a0d0c58ac5090E	0000000c _ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha54a0d0c58ac5090E
00000000 g     F .text._ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1454cbd0715f71e2E	00000006 _ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1454cbd0715f71e2E
00000000 g     F .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17he5ce64cfe51ae834E	00000006 _ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17he5ce64cfe51ae834E
00000000 g     F .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17ha7e148f31e55e6abE	00000006 _ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17ha7e148f31e55e6abE
00000000 g     F .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17hc3fe6a1fe697518cE	00000006 _ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17hc3fe6a1fe697518cE
00000000 g     F .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h4ee8057b15ee9939E	00000006 _ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h4ee8057b15ee9939E
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h90c226c0dff2573dE	00000006 _ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h90c226c0dff2573dE
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6e408ad4a04c368cE	0000000e _ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6e408ad4a04c368cE
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h4fa0cd3d64ac0daaE	00000006 _ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h4fa0cd3d64ac0daaE
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h9ab77d7514cf7b39E	00000006 _ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h9ab77d7514cf7b39E
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h4d8cf38819941d06E	00000006 _ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h4d8cf38819941d06E



Disassembly of section .text._ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1454cbd0715f71e2E:

00000000 <_ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1454cbd0715f71e2E>:
_ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1454cbd0715f71e2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:154
}

impl<U: Unsigned, B: Bit> UInt<U, B> {
    /// Instantiates a singleton representing this unsigned integer.
    #[inline]
    pub fn new() -> UInt<U, B> {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:158
        UInt {
            _marker: PhantomData,
        }
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha54a0d0c58ac5090E:

00000000 <_ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha54a0d0c58ac5090E>:
_ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha54a0d0c58ac5090E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:242
// Getting length of unsigned integers, which is defined as the number of bits before `UTerm`

/// Length of `UTerm` by itself is 0
impl Len for UTerm {
    type Output = U0;
    fn len(&self) -> Self::Output {
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:244
        UTerm
    }
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h90c226c0dff2573dE:

00000000 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h90c226c0dff2573dE>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h90c226c0dff2573dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:266
// Adding bits to unsigned integers

/// `UTerm + B0 = UTerm`
impl Add<B0> for UTerm {
    type Output = UTerm;
    fn add(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:268
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6e408ad4a04c368cE:

00000000 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6e408ad4a04c368cE>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6e408ad4a04c368cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:282
}

/// `UTerm + B1 = UInt<UTerm, B1>`
impl Add<B1> for UTerm {
    type Output = UInt<UTerm, B1>;
    fn add(self, _: B1) -> Self::Output {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:283
        UInt::new()
   4:	f7ff fffe 	bl	0 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6e408ad4a04c368cE>
   8:	e7ff      	b.n	a <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6e408ad4a04c368cE+0xa>
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:284
    }
   a:	b002      	add	sp, #8
   c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h4d8cf38819941d06E:

00000000 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h4d8cf38819941d06E>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h4d8cf38819941d06E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:377
// Subtracting bits from unsigned integers

/// `UTerm - B0 = Term`
impl Sub<B0> for UTerm {
    type Output = UTerm;
    fn sub(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:379
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17hef5e2cf6955bb85dE:

00000000 <_ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17hef5e2cf6955bb85dE>:
_ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17hef5e2cf6955bb85dE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:401
}

/// `UInt<UTerm, B1> - B1 = UTerm`
impl Sub<B1> for UInt<UTerm, B1> {
    type Output = UTerm;
    fn sub(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:403
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17haf82ab116a0d997fE:

00000000 <_ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17haf82ab116a0d997fE>:
_ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17haf82ab116a0d997fE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:424
// Subtracting unsigned integers

/// `UTerm - UTerm = UTerm`
impl Sub<UTerm> for UTerm {
    type Output = UTerm;
    fn sub(self, _: UTerm) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:426
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17he5ce64cfe51ae834E:

00000000 <_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17he5ce64cfe51ae834E>:
_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17he5ce64cfe51ae834E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:680
// Shl unsigned integers

/// Shifting `UTerm` by a 0 bit: `UTerm << B0 = UTerm`
impl Shl<B0> for UTerm {
    type Output = UTerm;
    fn shl(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:682
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17ha7e148f31e55e6abE:

00000000 <_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17ha7e148f31e55e6abE>:
_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17ha7e148f31e55e6abE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:688
}

/// Shifting `UTerm` by a 1 bit: `UTerm << B1 = UTerm`
impl Shl<B1> for UTerm {
    type Output = UTerm;
    fn shl(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:690
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17hc3fe6a1fe697518cE:

00000000 <_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17hc3fe6a1fe697518cE>:
_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17hc3fe6a1fe697518cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:759
}

/// Shifting right `UTerm` by a 0 bit: `UTerm >> B0 = UTerm`
impl Shr<B0> for UTerm {
    type Output = UTerm;
    fn shr(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:761
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h4ee8057b15ee9939E:

00000000 <_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h4ee8057b15ee9939E>:
_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h4ee8057b15ee9939E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:767
}

/// Shifting right `UTerm` by a 1 bit: `UTerm >> B1 = UTerm`
impl Shr<B1> for UTerm {
    type Output = UTerm;
    fn shr(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:769
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h4fa0cd3d64ac0daaE:

00000000 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h4fa0cd3d64ac0daaE>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h4fa0cd3d64ac0daaE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:814
}

/// `UTerm * B0 = UTerm`
impl Mul<B0> for UTerm {
    type Output = UTerm;
    fn mul(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:816
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h9ab77d7514cf7b39E:

00000000 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h9ab77d7514cf7b39E>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h9ab77d7514cf7b39E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:822
}

/// `UTerm * B1 = UTerm`
impl Mul<B1> for UTerm {
    type Output = UTerm;
    fn mul(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:824
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3db026f7018f7a6E:

00000000 <_ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3db026f7018f7a6E>:
_ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3db026f7018f7a6E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:49
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e05 	mov.w	lr, #5
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  32:	e7ff      	b.n	34 <_ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3db026f7018f7a6E+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3db026f7018f7a6E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

typenum-fb96b8ca04273e5e.typenum.2c5ypkf9-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.2c5ypkf9-cgu.3
00000a15 l       .debug_str	00000000 
0000099f l       .debug_str	00000000 
000009a1 l       .debug_str	00000000 
000009a6 l       .debug_str	00000000 
000009aa l       .debug_str	00000000 
000009b8 l       .debug_str	00000000 
000009c2 l       .debug_str	00000000 
000009c6 l       .debug_str	00000000 
000009ce l       .debug_str	00000000 
000009d6 l       .debug_str	00000000 
000009dd l       .debug_str	00000000 
000009f1 l       .debug_str	00000000 
000009fd l       .debug_str	00000000 
00000a08 l       .debug_str	00000000 
00000a0f l       .debug_str	00000000 
00000a19 l       .debug_str	00000000 
00000a1f l       .debug_str	00000000 
00000a25 l       .debug_str	00000000 
00000a28 l       .debug_str	00000000 
00000a37 l       .debug_str	00000000 
00000a3e l       .debug_str	00000000 
00000a42 l       .debug_str	00000000 
00000a4b l       .debug_str	00000000 
00000a57 l       .debug_str	00000000 
00000a70 l       .debug_str	00000000 
00000a75 l       .debug_str	00000000 
00000a86 l       .debug_str	00000000 
00000a90 l       .debug_str	00000000 
00000aee l       .debug_str	00000000 
00000af9 l       .debug_str	00000000 
00000b16 l       .debug_str	00000000 
00000b1a l       .debug_str	00000000 
00000b22 l       .debug_str	00000000 
00000b39 l       .debug_str	00000000 
00000b5d l       .debug_str	00000000 
00000b79 l       .debug_str	00000000 
00000b7e l       .debug_str	00000000 
00000b87 l       .debug_str	00000000 
00000b8e l       .debug_str	00000000 
00000ba7 l       .debug_str	00000000 
00000bb1 l       .debug_str	00000000 
00000bcb l       .debug_str	00000000 
00000bdf l       .debug_str	00000000 
00000be8 l       .debug_str	00000000 
00000bef l       .debug_str	00000000 
00000bfa l       .debug_str	00000000 
00000bff l       .debug_str	00000000 
00000c0a l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a1 l       .debug_str	00000000 
000001f7 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
0000026e l       .debug_str	00000000 
00000275 l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
0000032b l       .debug_str	00000000 
00000331 l       .debug_str	00000000 
000003a3 l       .debug_str	00000000 
000003ff l       .debug_str	00000000 
00000406 l       .debug_str	00000000 
0000047a l       .debug_str	00000000 
000004ee l       .debug_str	00000000 
0000054a l       .debug_str	00000000 
000005a9 l       .debug_str	00000000 
000005ad l       .debug_str	00000000 
00000624 l       .debug_str	00000000 
0000069b l       .debug_str	00000000 
000006fa l       .debug_str	00000000 
00000759 l       .debug_str	00000000 
0000075d l       .debug_str	00000000 
000007d4 l       .debug_str	00000000 
0000084b l       .debug_str	00000000 
000008aa l       .debug_str	00000000 
000008fd l       .debug_str	00000000 
00000950 l       .debug_str	00000000 
00000955 l       .debug_str	00000000 
00000959 l       .debug_str	00000000 
0000096b l       .debug_str	00000000 
0000096d l       .debug_str	00000000 
00000973 l       .debug_str	00000000 
00000977 l       .debug_str	00000000 
0000097c l       .debug_str	00000000 
00000981 l       .debug_str	00000000 
00000987 l       .debug_str	00000000 
0000098d l       .debug_str	00000000 
00000994 l       .debug_str	00000000 
00000999 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.043dec9aaf65e2504d3f865cc3b03714.0	00000002 .Lanon.043dec9aaf65e2504d3f865cc3b03714.0
00000000 l     O .rodata..Lanon.043dec9aaf65e2504d3f865cc3b03714.1	00000002 .Lanon.043dec9aaf65e2504d3f865cc3b03714.1
00000000 l    d  .text._ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h55d087c793d8ab4aE	00000000 .text._ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h55d087c793d8ab4aE
00000000 l    d  .text._ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h92915afa3bb7d521E	00000000 .text._ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h92915afa3bb7d521E
00000000 l    d  .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h464d4682127c58c3E	00000000 .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h464d4682127c58c3E
00000000 l    d  .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17hfdebf038ac03a066E	00000000 .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17hfdebf038ac03a066E
00000000 l    d  .text._ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h967da595fe39e158E	00000000 .text._ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h967da595fe39e158E
00000000 l    d  .text._ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h306715fcd423a034E	00000000 .text._ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h306715fcd423a034E
00000000 l    d  .text._ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc44d4613cff7823eE	00000000 .text._ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc44d4613cff7823eE
00000000 l    d  .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h8efcac545919c717E	00000000 .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h8efcac545919c717E
00000000 l    d  .text._ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17h73ce303fb5d2ca29E	00000000 .text._ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17h73ce303fb5d2ca29E
00000000 l    d  .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hd09240b798a6392cE	00000000 .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hd09240b798a6392cE
00000000 l    d  .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17he52121874d5b1994E	00000000 .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17he52121874d5b1994E
00000000 l    d  .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17hd2dcb72488be0169E	00000000 .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17hd2dcb72488be0169E
00000000 l    d  .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h7b069e9b68efd23bE	00000000 .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h7b069e9b68efd23bE
00000000 l    d  .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17hf66705613f284be3E	00000000 .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17hf66705613f284be3E
00000000 l    d  .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h94bdb0fde1907ef2E	00000000 .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h94bdb0fde1907ef2E
00000000 l    d  .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17hb19db5e0be04e943E	00000000 .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17hb19db5e0be04e943E
00000000 l    d  .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17hcbb55bee06a3a020E	00000000 .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17hcbb55bee06a3a020E
00000000 l    d  .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h7811da9f6727aa32E	00000000 .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h7811da9f6727aa32E
00000000 l    d  .text._ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd156d4a7c4e4bb4E	00000000 .text._ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd156d4a7c4e4bb4E
00000000 l    d  .text._ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3c0fb82abf1ce52E	00000000 .text._ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3c0fb82abf1ce52E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000 g     F .text._ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd156d4a7c4e4bb4E	00000048 _ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd156d4a7c4e4bb4E
00000000 g     F .text._ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3c0fb82abf1ce52E	00000048 _ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3c0fb82abf1ce52E
00000000 g     F .text._ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h55d087c793d8ab4aE	00000006 _ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h55d087c793d8ab4aE
00000000 g     F .text._ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h92915afa3bb7d521E	00000006 _ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h92915afa3bb7d521E
00000000 g     F .text._ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h967da595fe39e158E	00000006 _ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h967da595fe39e158E
00000000 g     F .text._ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc44d4613cff7823eE	00000006 _ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc44d4613cff7823eE
00000000 g     F .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17hfdebf038ac03a066E	00000006 _ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17hfdebf038ac03a066E
00000000 g     F .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hd09240b798a6392cE	00000006 _ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hd09240b798a6392cE
00000000 g     F .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h94bdb0fde1907ef2E	00000006 _ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h94bdb0fde1907ef2E
00000000 g     F .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17he52121874d5b1994E	00000006 _ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17he52121874d5b1994E
00000000 g     F .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h7811da9f6727aa32E	00000006 _ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h7811da9f6727aa32E
00000000 g     F .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17hf66705613f284be3E	00000006 _ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17hf66705613f284be3E
00000000 g     F .text._ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h306715fcd423a034E	00000006 _ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h306715fcd423a034E
00000000 g     F .text._ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17h73ce303fb5d2ca29E	00000006 _ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17h73ce303fb5d2ca29E
00000000 g     F .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h464d4682127c58c3E	00000006 _ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h464d4682127c58c3E
00000000 g     F .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h8efcac545919c717E	00000006 _ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h8efcac545919c717E
00000000 g     F .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17hb19db5e0be04e943E	00000006 _ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17hb19db5e0be04e943E
00000000 g     F .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17hd2dcb72488be0169E	00000006 _ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17hd2dcb72488be0169E
00000000 g     F .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17hcbb55bee06a3a020E	00000006 _ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17hcbb55bee06a3a020E
00000000 g     F .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h7b069e9b68efd23bE	00000006 _ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h7b069e9b68efd23bE



Disassembly of section .text._ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h55d087c793d8ab4aE:

00000000 <_ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h55d087c793d8ab4aE>:
_ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h55d087c793d8ab4aE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:76
impl PowerOfTwo for B1 {}

/// Not of 0 (!0 = 1)
impl Not for B0 {
    type Output = B1;
    fn not(self) -> Self::Output {
   0:	b081      	sub	sp, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:78
        B1
    }
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h92915afa3bb7d521E:

00000000 <_ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h92915afa3bb7d521E>:
_ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h92915afa3bb7d521E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:83
}
/// Not of 1 (!1 = 0)
impl Not for B1 {
    type Output = B0;
    fn not(self) -> Self::Output {
   0:	b081      	sub	sp, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:85
        B0
    }
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h464d4682127c58c3E:

00000000 <_ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h464d4682127c58c3E>:
_ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h464d4682127c58c3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:99
}

/// And with 1 ( 1 & 0 = 0)
impl BitAnd<B0> for B1 {
    type Output = B0;
    fn bitand(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:101
        B0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17hfdebf038ac03a066E:

00000000 <_ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17hfdebf038ac03a066E>:
_ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17hfdebf038ac03a066E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:107
}

/// And with 1 ( 1 & 1 = 1)
impl BitAnd<B1> for B1 {
    type Output = B1;
    fn bitand(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:109
        B1
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h967da595fe39e158E:

00000000 <_ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h967da595fe39e158E>:
_ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h967da595fe39e158E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:115
}

/// Or with 0 ( 0 | 0 = 0)
impl BitOr<B0> for B0 {
    type Output = B0;
    fn bitor(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:117
        B0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h306715fcd423a034E:

00000000 <_ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h306715fcd423a034E>:
_ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h306715fcd423a034E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:123
}

/// Or with 0 ( 0 | 1 = 1)
impl BitOr<B1> for B0 {
    type Output = B1;
    fn bitor(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:125
        B1
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc44d4613cff7823eE:

00000000 <_ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc44d4613cff7823eE>:
_ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc44d4613cff7823eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:139
}

/// Xor between 0 and 0 ( 0 ^ 0 = 0)
impl BitXor<B0> for B0 {
    type Output = B0;
    fn bitxor(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:141
        B0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h8efcac545919c717E:

00000000 <_ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h8efcac545919c717E>:
_ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h8efcac545919c717E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:146
}
/// Xor between 1 and 0 ( 1 ^ 0 = 1)
impl BitXor<B0> for B1 {
    type Output = B1;
    fn bitxor(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:148
        B1
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17h73ce303fb5d2ca29E:

00000000 <_ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17h73ce303fb5d2ca29E>:
_ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17h73ce303fb5d2ca29E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:153
}
/// Xor between 0 and 1 ( 0 ^ 1 = 1)
impl BitXor<B1> for B0 {
    type Output = B1;
    fn bitxor(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:155
        B1
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hd09240b798a6392cE:

00000000 <_ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hd09240b798a6392cE>:
_ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hd09240b798a6392cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:160
}
/// Xor between 1 and 1 ( 1 ^ 1 = 0)
impl BitXor<B1> for B1 {
    type Output = B0;
    fn bitxor(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:162
        B0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17he52121874d5b1994E:

00000000 <_ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17he52121874d5b1994E>:
_ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17he52121874d5b1994E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:225
}

use Min;
impl Min<B0> for B0 {
    type Output = B0;
    fn min(self, _: B0) -> B0 {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:227
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17hd2dcb72488be0169E:

00000000 <_ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17hd2dcb72488be0169E>:
_ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17hd2dcb72488be0169E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:231
}
impl Min<B1> for B0 {
    type Output = B0;
    fn min(self, _: B1) -> B0 {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:233
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h7b069e9b68efd23bE:

00000000 <_ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h7b069e9b68efd23bE>:
_ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h7b069e9b68efd23bE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:237
}
impl Min<B0> for B1 {
    type Output = B0;
    fn min(self, rhs: B0) -> B0 {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:239
        rhs
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17hf66705613f284be3E:

00000000 <_ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17hf66705613f284be3E>:
_ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17hf66705613f284be3E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:243
}
impl Min<B1> for B1 {
    type Output = B1;
    fn min(self, _: B1) -> B1 {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:245
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h94bdb0fde1907ef2E:

00000000 <_ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h94bdb0fde1907ef2E>:
_ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h94bdb0fde1907ef2E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:251
}

use Max;
impl Max<B0> for B0 {
    type Output = B0;
    fn max(self, _: B0) -> B0 {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:253
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17hb19db5e0be04e943E:

00000000 <_ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17hb19db5e0be04e943E>:
_ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17hb19db5e0be04e943E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:257
}
impl Max<B1> for B0 {
    type Output = B1;
    fn max(self, rhs: B1) -> B1 {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:259
        rhs
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17hcbb55bee06a3a020E:

00000000 <_ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17hcbb55bee06a3a020E>:
_ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17hcbb55bee06a3a020E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:263
}
impl Max<B0> for B1 {
    type Output = B1;
    fn max(self, _: B0) -> B1 {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:265
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h7811da9f6727aa32E:

00000000 <_ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h7811da9f6727aa32E>:
_ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h7811da9f6727aa32E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:269
}
impl Max<B1> for B1 {
    type Output = B1;
    fn max(self, _: B1) -> B1 {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:271
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd156d4a7c4e4bb4E:

00000000 <_ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd156d4a7c4e4bb4E>:
_ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd156d4a7c4e4bb4E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:19
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e02 	mov.w	lr, #2
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  32:	e7ff      	b.n	34 <_ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd156d4a7c4e4bb4E+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd156d4a7c4e4bb4E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3c0fb82abf1ce52E:

00000000 <_ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3c0fb82abf1ce52E>:
_ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3c0fb82abf1ce52E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:31
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e02 	mov.w	lr, #2
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  32:	e7ff      	b.n	34 <_ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3c0fb82abf1ce52E+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3c0fb82abf1ce52E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

typenum-fb96b8ca04273e5e.typenum.2c5ypkf9-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.2c5ypkf9-cgu.4
00000174 l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000000 l    d  .text._ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417ha5b0c711f104a51eE	00000000 .text._ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417ha5b0c711f104a51eE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417ha5b0c711f104a51eE	0000000c _ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417ha5b0c711f104a51eE



Disassembly of section .text._ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417ha5b0c711f104a51eE:

00000000 <_ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417ha5b0c711f104a51eE>:
_ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417ha5b0c711f104a51eE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/private.rs:114
pub trait InvertedUnsigned {
    fn to_u64() -> u64;
}

impl InvertedUnsigned for InvertedUTerm {
    fn to_u64() -> u64 {
   0:	b081      	sub	sp, #4
   2:	2000      	movs	r0, #0
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/private.rs:116
        0
    }
   4:	9000      	str	r0, [sp, #0]
   6:	9900      	ldr	r1, [sp, #0]
   8:	b001      	add	sp, #4
   a:	4770      	bx	lr

typenum-fb96b8ca04273e5e.typenum.2c5ypkf9-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.2c5ypkf9-cgu.5
00000460 l       .debug_str	00000000 
00000505 l       .debug_str	00000000 
0000050d l       .debug_str	00000000 
00000524 l       .debug_str	00000000 
00000548 l       .debug_str	00000000 
00000564 l       .debug_str	00000000 
00000569 l       .debug_str	00000000 
00000572 l       .debug_str	00000000 
00000579 l       .debug_str	00000000 
00000592 l       .debug_str	00000000 
0000059c l       .debug_str	00000000 
000005b6 l       .debug_str	00000000 
000005ca l       .debug_str	00000000 
000005d3 l       .debug_str	00000000 
000005da l       .debug_str	00000000 
000005e5 l       .debug_str	00000000 
000005ea l       .debug_str	00000000 
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b3 l       .debug_str	00000000 
000001b9 l       .debug_str	00000000 
00000216 l       .debug_str	00000000 
0000021a l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
0000027d l       .debug_str	00000000 
00000281 l       .debug_str	00000000 
000002de l       .debug_str	00000000 
000002e2 l       .debug_str	00000000 
0000033a l       .debug_str	00000000 
0000033f l       .debug_str	00000000 
00000356 l       .debug_str	00000000 
00000358 l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
00000362 l       .debug_str	00000000 
00000367 l       .debug_str	00000000 
0000036c l       .debug_str	00000000 
00000372 l       .debug_str	00000000 
00000378 l       .debug_str	00000000 
0000037f l       .debug_str	00000000 
00000384 l       .debug_str	00000000 
0000038a l       .debug_str	00000000 
0000038c l       .debug_str	00000000 
00000391 l       .debug_str	00000000 
00000395 l       .debug_str	00000000 
000003a3 l       .debug_str	00000000 
000003ad l       .debug_str	00000000 
000003b1 l       .debug_str	00000000 
000003b9 l       .debug_str	00000000 
000003c1 l       .debug_str	00000000 
000003c8 l       .debug_str	00000000 
000003dc l       .debug_str	00000000 
000003e8 l       .debug_str	00000000 
000003f3 l       .debug_str	00000000 
000003fa l       .debug_str	00000000 
00000400 l       .debug_str	00000000 
00000404 l       .debug_str	00000000 
0000040a l       .debug_str	00000000 
00000410 l       .debug_str	00000000 
00000413 l       .debug_str	00000000 
00000422 l       .debug_str	00000000 
00000429 l       .debug_str	00000000 
0000042d l       .debug_str	00000000 
00000436 l       .debug_str	00000000 
00000442 l       .debug_str	00000000 
0000045b l       .debug_str	00000000 
00000471 l       .debug_str	00000000 
0000047b l       .debug_str	00000000 
000004d9 l       .debug_str	00000000 
000004e4 l       .debug_str	00000000 
00000501 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.65043be84cf06c58f6ea417c29506f95.0	00000005 .Lanon.65043be84cf06c58f6ea417c29506f95.0
00000000 l    d  .text._ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha3babb97a89b9bfaE	00000000 .text._ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha3babb97a89b9bfaE
00000000 l    d  .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17hce747913c6699364E	00000000 .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17hce747913c6699364E
00000000 l    d  .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hcf899553e18a9ff9E	00000000 .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hcf899553e18a9ff9E
00000000 l    d  .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hb5369febbe14063cE	00000000 .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hb5369febbe14063cE
00000000 l    d  .text._ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa7f6a44e74e0603E	00000000 .text._ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa7f6a44e74e0603E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000 g     F .text._ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa7f6a44e74e0603E	00000048 _ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa7f6a44e74e0603E
00000000 g     F .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17hce747913c6699364E	00000006 _ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17hce747913c6699364E
00000000 g     F .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hb5369febbe14063cE	00000006 _ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hb5369febbe14063cE
00000000 g     F .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hcf899553e18a9ff9E	00000006 _ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hcf899553e18a9ff9E
00000000 g     F .text._ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha3babb97a89b9bfaE	0000000c _ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha3babb97a89b9bfaE



Disassembly of section .text._ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha3babb97a89b9bfaE:

00000000 <_ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha3babb97a89b9bfaE>:
_ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17ha3babb97a89b9bfaE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:56
// Length

/// Length of `ATerm` by itself is 0
impl Len for ATerm {
    type Output = U0;
    fn len(&self) -> Self::Output {
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:58
        UTerm
    }
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17hce747913c6699364E:

00000000 <_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17hce747913c6699364E>:
_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17hce747913c6699364E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:80
// Add arrays
// Note that two arrays are only addable if they are the same length.

impl Add<ATerm> for ATerm {
    type Output = ATerm;
    fn add(self, _: ATerm) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:82
        ATerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hcf899553e18a9ff9E:

00000000 <_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hcf899553e18a9ff9E>:
_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hcf899553e18a9ff9E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:102
// Subtract arrays
// Note that two arrays are only subtractable if they are the same length.

impl Sub<ATerm> for ATerm {
    type Output = ATerm;
    fn sub(self, _: ATerm) -> Self::Output {
   0:	b082      	sub	sp, #8
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:104
        ATerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hb5369febbe14063cE:

00000000 <_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hb5369febbe14063cE>:
_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hb5369febbe14063cE():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:268
// Negate an array
use core::ops::Neg;

impl Neg for ATerm {
    type Output = ATerm;
    fn neg(self) -> Self::Output {
   0:	b081      	sub	sp, #4
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:270
        ATerm
    }
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa7f6a44e74e0603E:

00000000 <_ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa7f6a44e74e0603E>:
_ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa7f6a44e74e0603E():
/Users/Luppy/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:11
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e05 	mov.w	lr, #5
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  32:	e7ff      	b.n	34 <_ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa7f6a44e74e0603E+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa7f6a44e74e0603E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

vcell-2b48f180b58ac4b7.vcell.v3u3mklr-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 vcell.v3u3mklr-cgu.0



volatile_register-75776a7c47d86126.volatile_register.43w3pahh-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 volatile_register.43w3pahh-cgu.0


