#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x177ba60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x177bbf0 .scope module, "tb" "tb" 3 48;
 .timescale -12 -12;
L_0x1784480 .functor NOT 1, L_0x17adca0, C4<0>, C4<0>, C4<0>;
L_0x17ada00 .functor XOR 1, L_0x17ad8c0, L_0x17ad960, C4<0>, C4<0>;
L_0x17adbe0 .functor XOR 1, L_0x17ada00, L_0x17adb10, C4<0>, C4<0>;
v0x17aa630_0 .net *"_ivl_10", 0 0, L_0x17adb10;  1 drivers
v0x17aa730_0 .net *"_ivl_12", 0 0, L_0x17adbe0;  1 drivers
v0x17aa810_0 .net *"_ivl_2", 0 0, L_0x17ad7d0;  1 drivers
v0x17aa8d0_0 .net *"_ivl_4", 0 0, L_0x17ad8c0;  1 drivers
v0x17aa9b0_0 .net *"_ivl_6", 0 0, L_0x17ad960;  1 drivers
v0x17aaae0_0 .net *"_ivl_8", 0 0, L_0x17ada00;  1 drivers
v0x17aabc0_0 .var "clk", 0 0;
v0x17aac60_0 .net "f_dut", 0 0, L_0x17ad5b0;  1 drivers
v0x17aad00_0 .net "f_ref", 0 0, v0x17846f0_0;  1 drivers
v0x17aada0_0 .var/2u "stats1", 159 0;
v0x17aae40_0 .var/2u "strobe", 0 0;
v0x17aaee0_0 .net "tb_match", 0 0, L_0x17adca0;  1 drivers
v0x17aafa0_0 .net "tb_mismatch", 0 0, L_0x1784480;  1 drivers
v0x17ab060_0 .net "x", 4 1, v0x17a7c80_0;  1 drivers
L_0x17ad7d0 .concat [ 1 0 0 0], v0x17846f0_0;
L_0x17ad8c0 .concat [ 1 0 0 0], v0x17846f0_0;
L_0x17ad960 .concat [ 1 0 0 0], L_0x17ad5b0;
L_0x17adb10 .concat [ 1 0 0 0], v0x17846f0_0;
L_0x17adca0 .cmp/eeq 1, L_0x17ad7d0, L_0x17adbe0;
S_0x177bd80 .scope module, "good1" "reference_module" 3 87, 3 4 0, S_0x177bbf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
v0x17846f0_0 .var "f", 0 0;
v0x1784790_0 .net "x", 4 1, v0x17a7c80_0;  alias, 1 drivers
E_0x1777050 .event anyedge, v0x1784790_0;
S_0x17a7930 .scope module, "stim1" "stimulus_gen" 3 83, 3 33 0, S_0x177bbf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
v0x17a7ba0_0 .net "clk", 0 0, v0x17aabc0_0;  1 drivers
v0x17a7c80_0 .var "x", 4 1;
E_0x1777310/0 .event negedge, v0x17a7ba0_0;
E_0x1777310/1 .event posedge, v0x17a7ba0_0;
E_0x1777310 .event/or E_0x1777310/0, E_0x1777310/1;
S_0x17a7d80 .scope module, "top_module1" "top_module" 3 91, 4 1 0, S_0x177bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
L_0x177c500 .functor AND 1, L_0x17ab170, L_0x17ab2d0, C4<1>, C4<1>;
L_0x17844f0 .functor NOT 1, L_0x17ab3d0, C4<0>, C4<0>, C4<0>;
L_0x17ab4c0 .functor AND 1, L_0x177c500, L_0x17844f0, C4<1>, C4<1>;
L_0x17ab6a0 .functor NOT 1, L_0x17ab5d0, C4<0>, C4<0>, C4<0>;
L_0x17ab790 .functor AND 1, L_0x17ab4c0, L_0x17ab6a0, C4<1>, C4<1>;
L_0x17aba20 .functor NOT 1, L_0x17ab940, C4<0>, C4<0>, C4<0>;
L_0x17abb20 .functor AND 1, L_0x17ab8a0, L_0x17aba20, C4<1>, C4<1>;
L_0x17abcd0 .functor AND 1, L_0x17abb20, L_0x17abc30, C4<1>, C4<1>;
L_0x17abf20 .functor NOT 1, L_0x17abe30, C4<0>, C4<0>, C4<0>;
L_0x17abfe0 .functor AND 1, L_0x17abcd0, L_0x17abf20, C4<1>, C4<1>;
L_0x17ac150 .functor OR 1, L_0x17ab790, L_0x17abfe0, C4<0>, C4<0>;
L_0x17ac2b0 .functor NOT 1, L_0x17ac210, C4<0>, C4<0>, C4<0>;
L_0x17ac4e0 .functor AND 1, L_0x17ac2b0, L_0x17ac3e0, C4<1>, C4<1>;
L_0x17ac640 .functor AND 1, L_0x17ac4e0, L_0x17ac5a0, C4<1>, C4<1>;
L_0x17ac370 .functor NOT 1, L_0x17ac7d0, C4<0>, C4<0>, C4<0>;
L_0x17ac930 .functor AND 1, L_0x17ac640, L_0x17ac370, C4<1>, C4<1>;
L_0x17acad0 .functor OR 1, L_0x17ac150, L_0x17ac930, C4<0>, C4<0>;
L_0x17ac870 .functor AND 1, L_0x17acbe0, L_0x17ace90, C4<1>, C4<1>;
L_0x17ad190 .functor NOT 1, L_0x17ad0f0, C4<0>, C4<0>, C4<0>;
L_0x17ad250 .functor AND 1, L_0x17ac870, L_0x17ad190, C4<1>, C4<1>;
L_0x17ad4a0 .functor AND 1, L_0x17ad250, L_0x17ad050, C4<1>, C4<1>;
L_0x17ad5b0 .functor OR 1, L_0x17acad0, L_0x17ad4a0, C4<0>, C4<0>;
v0x17a7fb0_0 .net *"_ivl_1", 0 0, L_0x17ab170;  1 drivers
v0x17a8090_0 .net *"_ivl_10", 0 0, L_0x17ab4c0;  1 drivers
v0x17a8170_0 .net *"_ivl_13", 0 0, L_0x17ab5d0;  1 drivers
v0x17a8230_0 .net *"_ivl_14", 0 0, L_0x17ab6a0;  1 drivers
v0x17a8310_0 .net *"_ivl_16", 0 0, L_0x17ab790;  1 drivers
v0x17a8440_0 .net *"_ivl_19", 0 0, L_0x17ab8a0;  1 drivers
v0x17a8520_0 .net *"_ivl_21", 0 0, L_0x17ab940;  1 drivers
v0x17a8600_0 .net *"_ivl_22", 0 0, L_0x17aba20;  1 drivers
v0x17a86e0_0 .net *"_ivl_24", 0 0, L_0x17abb20;  1 drivers
v0x17a87c0_0 .net *"_ivl_27", 0 0, L_0x17abc30;  1 drivers
v0x17a88a0_0 .net *"_ivl_28", 0 0, L_0x17abcd0;  1 drivers
v0x17a8980_0 .net *"_ivl_3", 0 0, L_0x17ab2d0;  1 drivers
v0x17a8a60_0 .net *"_ivl_31", 0 0, L_0x17abe30;  1 drivers
v0x17a8b40_0 .net *"_ivl_32", 0 0, L_0x17abf20;  1 drivers
v0x17a8c20_0 .net *"_ivl_34", 0 0, L_0x17abfe0;  1 drivers
v0x17a8d00_0 .net *"_ivl_36", 0 0, L_0x17ac150;  1 drivers
v0x17a8de0_0 .net *"_ivl_39", 0 0, L_0x17ac210;  1 drivers
v0x17a8ec0_0 .net *"_ivl_4", 0 0, L_0x177c500;  1 drivers
v0x17a8fa0_0 .net *"_ivl_40", 0 0, L_0x17ac2b0;  1 drivers
v0x17a9080_0 .net *"_ivl_43", 0 0, L_0x17ac3e0;  1 drivers
v0x17a9160_0 .net *"_ivl_44", 0 0, L_0x17ac4e0;  1 drivers
v0x17a9240_0 .net *"_ivl_47", 0 0, L_0x17ac5a0;  1 drivers
v0x17a9320_0 .net *"_ivl_48", 0 0, L_0x17ac640;  1 drivers
v0x17a9400_0 .net *"_ivl_51", 0 0, L_0x17ac7d0;  1 drivers
v0x17a94e0_0 .net *"_ivl_52", 0 0, L_0x17ac370;  1 drivers
v0x17a95c0_0 .net *"_ivl_54", 0 0, L_0x17ac930;  1 drivers
v0x17a96a0_0 .net *"_ivl_56", 0 0, L_0x17acad0;  1 drivers
v0x17a9780_0 .net *"_ivl_59", 0 0, L_0x17acbe0;  1 drivers
v0x17a9860_0 .net *"_ivl_61", 0 0, L_0x17ace90;  1 drivers
v0x17a9940_0 .net *"_ivl_62", 0 0, L_0x17ac870;  1 drivers
v0x17a9a20_0 .net *"_ivl_65", 0 0, L_0x17ad0f0;  1 drivers
v0x17a9b00_0 .net *"_ivl_66", 0 0, L_0x17ad190;  1 drivers
v0x17a9be0_0 .net *"_ivl_68", 0 0, L_0x17ad250;  1 drivers
v0x17a9ed0_0 .net *"_ivl_7", 0 0, L_0x17ab3d0;  1 drivers
v0x17a9fb0_0 .net *"_ivl_71", 0 0, L_0x17ad050;  1 drivers
v0x17aa090_0 .net *"_ivl_72", 0 0, L_0x17ad4a0;  1 drivers
v0x17aa170_0 .net *"_ivl_8", 0 0, L_0x17844f0;  1 drivers
v0x17aa250_0 .net "f", 0 0, L_0x17ad5b0;  alias, 1 drivers
v0x17aa310_0 .net "x", 4 1, v0x17a7c80_0;  alias, 1 drivers
L_0x17ab170 .part v0x17a7c80_0, 3, 1;
L_0x17ab2d0 .part v0x17a7c80_0, 2, 1;
L_0x17ab3d0 .part v0x17a7c80_0, 1, 1;
L_0x17ab5d0 .part v0x17a7c80_0, 0, 1;
L_0x17ab8a0 .part v0x17a7c80_0, 3, 1;
L_0x17ab940 .part v0x17a7c80_0, 2, 1;
L_0x17abc30 .part v0x17a7c80_0, 1, 1;
L_0x17abe30 .part v0x17a7c80_0, 0, 1;
L_0x17ac210 .part v0x17a7c80_0, 3, 1;
L_0x17ac3e0 .part v0x17a7c80_0, 2, 1;
L_0x17ac5a0 .part v0x17a7c80_0, 1, 1;
L_0x17ac7d0 .part v0x17a7c80_0, 0, 1;
L_0x17acbe0 .part v0x17a7c80_0, 3, 1;
L_0x17ace90 .part v0x17a7c80_0, 2, 1;
L_0x17ad0f0 .part v0x17a7c80_0, 1, 1;
L_0x17ad050 .part v0x17a7c80_0, 0, 1;
S_0x17aa430 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x177bbf0;
 .timescale -12 -12;
E_0x1777090 .event anyedge, v0x17aae40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17aae40_0;
    %nor/r;
    %assign/vec4 v0x17aae40_0, 0;
    %wait E_0x1777090;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17a7930;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1777310;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x17a7c80_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x177bd80;
T_2 ;
Ewait_0 .event/or E_0x1777050, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1784790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x17846f0_0, 0, 1;
    %jmp T_2.16;
T_2.1 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x17846f0_0, 0, 1;
    %jmp T_2.16;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17846f0_0, 0, 1;
    %jmp T_2.16;
T_2.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x17846f0_0, 0, 1;
    %jmp T_2.16;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17846f0_0, 0, 1;
    %jmp T_2.16;
T_2.5 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x17846f0_0, 0, 1;
    %jmp T_2.16;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17846f0_0, 0, 1;
    %jmp T_2.16;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17846f0_0, 0, 1;
    %jmp T_2.16;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17846f0_0, 0, 1;
    %jmp T_2.16;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17846f0_0, 0, 1;
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x17846f0_0, 0, 1;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17846f0_0, 0, 1;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17846f0_0, 0, 1;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x17846f0_0, 0, 1;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17846f0_0, 0, 1;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x17846f0_0, 0, 1;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x177bbf0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17aabc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17aae40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x177bbf0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x17aabc0_0;
    %inv;
    %store/vec4 v0x17aabc0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x177bbf0;
T_5 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17a7ba0_0, v0x17aafa0_0, v0x17ab060_0, v0x17aad00_0, v0x17aac60_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x177bbf0;
T_6 ;
    %load/vec4 v0x17aada0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x17aada0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17aada0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_6.1 ;
    %load/vec4 v0x17aada0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17aada0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17aada0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17aada0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x177bbf0;
T_7 ;
    %wait E_0x1777310;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17aada0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aada0_0, 4, 32;
    %load/vec4 v0x17aaee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x17aada0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aada0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17aada0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aada0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x17aad00_0;
    %load/vec4 v0x17aad00_0;
    %load/vec4 v0x17aac60_0;
    %xor;
    %load/vec4 v0x17aad00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x17aada0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aada0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x17aada0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aada0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q3/m2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/m2014_q3/iter5/response0/top_module.sv";
