srcscan starts
ERROR: cannot open Verilog file 'C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sources_1/new/instruction_memory.v' (SORT-1002)
INFO: analyzing module ALU (VERI-9002)
INFO: analyzing module ALUControlUnit (VERI-9002)
INFO: analyzing module programCounter (VERI-9002)
INFO: analyzing module registerFile (VERI-9002)
INFO: analyzing module RegisterFile_tb (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sim_1/new/RegisterFileTest.v(78): WARNING: loop variable declaration is not allowed in this mode of Verilog (VERI-1739)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sim_1/new/RegisterFileTest.v(90): WARNING: loop variable declaration is not allowed in this mode of Verilog (VERI-1739)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sim_1/new/RegisterFileTest.v(163): WARNING: loop variable declaration is not allowed in this mode of Verilog (VERI-1739)
INFO: analyzing module signExtension12Bit (VERI-9002)
INFO: analyzing module adder (VERI-9002)
INFO: analyzing module controlUnit (VERI-9002)
INFO: analyzing module cpu_sim (VERI-9002)
INFO: analyzing module processor (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sim_1/new/cpu_sim.v(73): WARNING: unexpected EOF (VERI-1138)
INFO: analyzing module dataMemory (VERI-9002)
INFO: analyzing module instructionMemory (VERI-9002)
ERROR: cannot open Verilog file 'C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sources_1/new/instruction_memory.v' (VERI-1517)
INFO: analyzing module multiplexer (VERI-9002)
INFO: analyzing module pcAdder (VERI-9002)
INFO: analyzing module cpu_sim (VERI-9002)
INFO: analyzing module processor (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sources_1/new/processor.v(73): WARNING: unexpected EOF (VERI-1138)
INFO: analyzing module signExtension (VERI-9002)
INFO: analyzing module sll (VERI-9002)
INFO: analyzing module subtractor (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:ALU
VeriTop library:xil_defaultlib mod:ALUControlUnit
VeriTop library:xil_defaultlib mod:programCounter
VeriTop library:xil_defaultlib mod:RegisterFile_tb
VeriTop library:xil_defaultlib mod:signExtension12Bit
VeriTop library:xil_defaultlib mod:adder
VeriTop library:xil_defaultlib mod:controlUnit
VeriTop library:xil_defaultlib mod:dataMemory
VeriTop library:xil_defaultlib mod:instructionMemory
VeriTop library:xil_defaultlib mod:multiplexer
VeriTop library:xil_defaultlib mod:pcAdder
VeriTop library:xil_defaultlib mod:signExtension
VeriTop library:xil_defaultlib mod:sll
VeriTop library:xil_defaultlib mod:subtractor
END of tops
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sources_1/new/ALU.v(23): INFO: compiling module 'ALU_default' (VERI-1018)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sources_1/new/ALUControlUnit.v(23): INFO: compiling module 'ALUControlUnit_default' (VERI-1018)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sources_1/new/ProgramCounter.v(22): INFO: compiling module 'programCounter_default' (VERI-1018)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sim_1/new/RegisterFileTest.v(25): INFO: compiling module 'RegisterFile_tb_default' (VERI-1018)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sim_1/new/RegisterFileTest.v(41): WARNING: Module <RegisterFile> not found while processing module instance <uut> (VERI-1063)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sources_1/new/SignExtender12bit.v(23): INFO: compiling module 'signExtension12Bit_default' (VERI-1018)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sources_1/new/add.v(22): INFO: compiling module 'adder_default' (VERI-1018)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sources_1/new/controlUnit.v(22): INFO: compiling module 'controlUnit_default' (VERI-1018)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sources_1/new/data_memory.v(23): INFO: compiling module 'dataMemory_default' (VERI-1018)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sources_1/new/instructionMemory.v(23): INFO: compiling module 'instructionMemory_default' (VERI-1018)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sources_1/new/multiplexer.v(23): INFO: compiling module 'multiplexer_default' (VERI-1018)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sources_1/new/pcAdder.v(22): INFO: compiling module 'pcAdder_default' (VERI-1018)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sources_1/new/signExtension.v(23): INFO: compiling module 'signExtension_default' (VERI-1018)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sources_1/new/sll.v(22): INFO: compiling module 'sll_default' (VERI-1018)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv2/project_1/project_1.srcs/sources_1/new/subtractor.v(23): INFO: compiling module 'subtractor_default' (VERI-1018)
srcscan exits with return value 0
