/* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */
//Page TSP_TLV_TEST_1
#define REG_0000_TSP_TLV (0x000)
	#define TSP_TLV_REG_TLV_IF_EN_0000 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_TLV_DATA_SWAP_0000 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_P_SEL_0000 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_EXT_SYNC_SEL_0000 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_TLV_SIN_C0_0000 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_TLV_SIN_C1_0000 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_SERIAL_EXT_SYNC_1T_0000 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_FORCE_SYNC_BYTE_0000 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_DATA_CHK_2T_0000 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_TLV_FILEIN_SEL_0000 Fld(2, 9, AC_MSKB1)//[10:9]
	#define TSP_TLV_REG_TLV_FIFO_BYPASS_0000 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_TLV_FIFO_EVER_OVERFLOW_CLR_0000 \
			Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_TLV_FIFO_EVER_FULL_CLR_0000 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_TLV_FIFO_EVER_OVERFLOW_0000 \
			Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP_TLV_REG_TLV_FIFO_EVER_FULL_0000 \
			Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0004_TSP_TLV (0x004)
	#define TSP_TLV_REG_PKT_CHK_SIZE_0004 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSP_TLV_REG_2BIT_SERIAL_IN_0004 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_2BIT_SERIAL_SWAP_0004 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_2BIT_SWAP_0004 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_1BIT_SWAP_0004 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_RM_VLD_EN_0004 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_CHECK_SYNC_BYTE_VLD_0004 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_CHECK_SIZE_MAX_EN_0004 Fld(1, 14, AC_MSKB1)//[14:14]
#define REG_0008_TSP_TLV (0x008)
	#define TSP_TLV_REG_LOCKED_PKT_CNT_CLR_0008 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_LOCKED_PKT_CNT_LOAD_0008 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_CLR_OVERFLOW_0008 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_UNLOCKED_PKT_CNT_MODE_0008 \
			Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_EVER_UNLOCK_STATUS_0008 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_TLVIF_EVER_OVERFLOW_0008 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_TLV_LOCKED_PKT_CNT_EN_0008 \
			Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_TLV_LOCKED_PKT_LEN_CHK_EN_0008 \
			Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_TLVIF_LEAF_BLOCK_EN_0008 \
			Fld(1, 11, AC_MSKB1)//[11:11]
#define REG_000C_TSP_TLV (0x00C)
	#define TSP_TLV_REG_LOCKED_PKT_CNT_000C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0010_TSP_TLV (0x010)
	#define TSP_TLV_REG_TLV_SYNC_BYTE_0010 Fld(8, 0, AC_FULLB0)//[7:0]
#define REG_0014_TSP_TLV (0x014)
	#define TSP_TLV_REG_BYPASS_IP_FILTER_0014 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_NTP_READ_0014 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_PARSER_CHECK_TLV_SIZE_0014 \
			Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_CHECK_IPV6_VERSION_0014 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_CHECK_NEXT_HEADER_0014 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_DROP_TLV_EQ_1_0014 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_DROP_TLV_EQ_2_0014 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_DROP_TLV_EQ_3_0014 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_DROP_TLV_EQ_FE_0014 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_DROP_TLV_EQ_FF_0014 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_DROP_TLV_EQ_OTHER_0014 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_CHECK_EXTENSION_SIZE_0014 \
			Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_CLR_DEBUG_INFO_0014 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_VQTX_BLOCK_DIS_0014 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_LEAP_INDICATOR_LATCH_0014 \
			Fld(2, 14, AC_MSKB1)//[15:14]
#define REG_0018_TSP_TLV (0x018)
	#define TSP_TLV_REG_TRANSMIT_TIMESTAMP_LATCH_0_0018 \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_001C_TSP_TLV (0x01C)
	#define TSP_TLV_REG_TRANSMIT_TIMESTAMP_LATCH_1_001C \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0020_TSP_TLV (0x020)
	#define TSP_TLV_REG_TRANSMIT_TIMESTAMP_LATCH_2_0020 \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0024_TSP_TLV (0x024)
	#define TSP_TLV_REG_TRANSMIT_TIMESTAMP_LATCH_3_0024 \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0028_TSP_TLV (0x028)
	#define TSP_TLV_REG_CHECK_SIZE_MAX_0028 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_002C_TSP_TLV (0x02C)
	#define TSP_TLV_REG_EXTENSION_LENGTH_MAX_002C \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0034_TSP_TLV (0x034)
	#define TSP_TLV_REG_DBG_SEL_0034 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0030_TSP_TLV (0x030)
	#define TSP_TLV_REG_DEBUG_BUS_FF_0030 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_EXTENSION_SIZE_TOO_LONG_0030 \
			Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_RM_VLD_FLAG_0030 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_CLR_FLAG_0030 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_VERSION_NOT_EQ_6_0030 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_NEXT_HEADER_NOT_EQ_11_0030 \
			Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_CID_HEADER_TYPE_NOT_EQ_60_61_0030 \
			Fld(1, 6, AC_MSKB0)//[6:6]
#define REG_0038_TSP_TLV (0x038)
	#define TSP_TLV_REG_TLV_PATH_CONFIG_0038 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_003C_TSP_TLV (0x03C)
	#define TSP_TLV_REG_DEBUG_BUS_003C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0040_TSP_TLV (0x040)
	#define TSP_TLV_REG_PATH1_TLV_IF_EN_0040 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_PATH1_TLV_DATA_SWAP_0040 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_PATH1_P_SEL_0040 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_PATH1_EXT_SYNC_SEL_0040 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_PATH1_TLV_SIN_C0_0040 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_PATH1_TLV_SIN_C1_0040 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_PATH1_SERIAL_EXT_SYNC_1T_0040 \
			Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_PATH1_FORCE_SYNC_BYTE_0040 \
			Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_PATH1_DATA_CHK_2T_0040 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_PATH1_TLV_FILEIN_SEL_0040 \
			Fld(2, 9, AC_MSKB1)//[10:9]
	#define TSP_TLV_REG_PATH1_TLV_FIFO_BYPASS_0040 \
			Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_PATH1_TLV_FIFO_EVER_OVERFLOW_CLR_0040 \
			Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_PATH1_TLV_FIFO_EVER_FULL_CLR_0040 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_PATH1_TLV_FIFO_EVER_OVERFLOW_0040 \
			Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP_TLV_REG_PATH1_TLV_FIFO_EVER_FULL_0040 \
			Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0044_TSP_TLV (0x044)
	#define TSP_TLV_REG_PATH1_PKT_CHK_SIZE_0044 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSP_TLV_REG_PATH1_2BIT_SERIAL_IN_0044 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_PATH1_2BIT_SERIAL_SWAP_0044 \
			Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_PATH1_2BIT_SWAP_0044 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_PATH1_1BIT_SWAP_0044 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_PATH1_RM_VLD_EN_0044 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_PATH1_CHECK_SYNC_BYTE_VLD_0044 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_PATH1_CHECK_SIZE_MAX_EN_0044 \
			Fld(1, 14, AC_MSKB1)//[14:14]
#define REG_0048_TSP_TLV (0x048)
	#define TSP_TLV_REG_PATH1_LOCKED_PKT_CNT_CLR_0048 \
			Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_PATH1_LOCKED_PKT_CNT_LOAD_0048 \
			Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_PATH1_CLR_OVERFLOW_0048 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_PATH1_UNLOCKED_PKT_CNT_MODE_0048 \
			Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_PATH1_EVER_UNLOCK_STATUS_0048 \
			Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_PATH1_TLVIF_EVER_OVERFLOW_0048 \
			Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_PATH1_TLV_LOCKED_PKT_CNT_EN_0048 \
			Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_PATH1_TLV_LOCKED_PKT_LEN_CHK_EN_0048 \
			Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_PATH1_TLVIF_LEAF_BLOCK_EN_0048 \
			Fld(1, 11, AC_MSKB1)//[11:11]
#define REG_004C_TSP_TLV (0x04C)
	#define TSP_TLV_REG_PATH1_LOCKED_PKT_CNT_004C \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0050_TSP_TLV (0x050)
	#define TSP_TLV_REG_PATH1_TLV_SYNC_BYTE_0050 Fld(8, 0, AC_FULLB0)//[7:0]
#define REG_0054_TSP_TLV (0x054)
	#define TSP_TLV_REG_PATH1_BYPASS_IP_FILTER_0054 \
			Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_PATH1_NTP_READ_0054 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_PATH1_PARSER_CHECK_TLV_SIZE_0054 \
			Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_PATH1_CHECK_IPV6_VERSION_0054 \
			Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_PATH1_CHECK_NEXT_HEADER_0054 \
			Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_PATH1_DROP_TLV_EQ_1_0054 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_PATH1_DROP_TLV_EQ_2_0054 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_PATH1_DROP_TLV_EQ_3_0054 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_PATH1_DROP_TLV_EQ_FE_0054 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_PATH1_DROP_TLV_EQ_FF_0054 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_PATH1_DROP_TLV_EQ_OTHER_0054 \
			Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_PATH1_CHECK_EXTENSION_SIZE_0054 \
			Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_PATH1_CLR_DEBUG_INFO_0054 \
			Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_PATH1_VQTX_BLOCK_DIS_0054 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_PATH1_LEAP_INDICATOR_LATCH_0054 \
			Fld(2, 14, AC_MSKB1)//[15:14]
#define REG_0058_TSP_TLV (0x058)
	#define TSP_TLV_REG_PATH1_TRANSMIT_TIMESTAMP_LATCH_0_0058 \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_005C_TSP_TLV (0x05C)
	#define TSP_TLV_REG_PATH1_TRANSMIT_TIMESTAMP_LATCH_1_005C \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0060_TSP_TLV (0x060)
	#define TSP_TLV_REG_PATH1_TRANSMIT_TIMESTAMP_LATCH_2_0060 \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0064_TSP_TLV (0x064)
	#define TSP_TLV_REG_PATH1_TRANSMIT_TIMESTAMP_LATCH_3_0064 \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0068_TSP_TLV (0x068)
	#define TSP_TLV_REG_PATH1_CHECK_SIZE_MAX_0068 \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_006C_TSP_TLV (0x06C)
	#define TSP_TLV_REG_PATH1_EXTENSION_LENGTH_MAX_006C \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0074_TSP_TLV (0x074)
	#define TSP_TLV_REG_PATH1_DBG_SEL_0074 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0070_TSP_TLV (0x070)
	#define TSP_TLV_REG_PATH1_DEBUG_BUS_FF_0070 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_PATH1_EXTENSION_SIZE_TOO_LONG_0070 \
			Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_PATH1_RM_VLD_FLAG_0070 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_PATH1_CLR_FLAG_0070 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_PATH1_VERSION_NOT_EQ_6_0070 \
			Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_PATH1_NEXT_HEADER_NOT_EQ_11_0070 \
			Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_PATH1_CID_HEADER_TYPE_NOT_EQ_60_61_0070 \
			Fld(1, 6, AC_MSKB0)//[6:6]
#define REG_0078_TSP_TLV (0x078)
	#define TSP_TLV_REG_PATH1_TLV_PATH_CONFIG_0078 \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_007C_TSP_TLV (0x07C)
	#define TSP_TLV_REG_PATH1_DEBUG_BUS_007C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0080_TSP_TLV (0x080)
	#define TSP_TLV_REG_PATH2_TLV_IF_EN_0080 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_PATH2_TLV_DATA_SWAP_0080 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_PATH2_P_SEL_0080 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_PATH2_EXT_SYNC_SEL_0080 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_PATH2_TLV_SIN_C0_0080 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_PATH2_TLV_SIN_C1_0080 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_PATH2_SERIAL_EXT_SYNC_1T_0080 \
			Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_PATH2_FORCE_SYNC_BYTE_0080 \
			Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_PATH2_DATA_CHK_2T_0080 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_PATH2_TLV_FILEIN_SEL_0080 \
			Fld(2, 9, AC_MSKB1)//[10:9]
	#define TSP_TLV_REG_PATH2_TLV_FIFO_BYPASS_0080 \
			Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_PATH2_TLV_FIFO_EVER_OVERFLOW_CLR_0080 \
			Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_PATH2_TLV_FIFO_EVER_FULL_CLR_0080 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_PATH2_TLV_FIFO_EVER_OVERFLOW_0080 \
			Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP_TLV_REG_PATH2_TLV_FIFO_EVER_FULL_0080 \
			Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0084_TSP_TLV (0x084)
	#define TSP_TLV_REG_PATH2_PKT_CHK_SIZE_0084 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSP_TLV_REG_PATH2_2BIT_SERIAL_IN_0084 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_PATH2_2BIT_SERIAL_SWAP_0084 \
			Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_PATH2_2BIT_SWAP_0084 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_PATH2_1BIT_SWAP_0084 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_PATH2_RM_VLD_EN_0084 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_PATH2_CHECK_SYNC_BYTE_VLD_0084 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_PATH2_CHECK_SIZE_MAX_EN_0084 \
			Fld(1, 14, AC_MSKB1)//[14:14]
#define REG_0088_TSP_TLV (0x088)
	#define TSP_TLV_REG_PATH2_LOCKED_PKT_CNT_CLR_0088 \
			Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_PATH2_LOCKED_PKT_CNT_LOAD_0088 \
			Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_PATH2_CLR_OVERFLOW_0088 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_PATH2_UNLOCKED_PKT_CNT_MODE_0088 \
			Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_PATH2_EVER_UNLOCK_STATUS_0088 \
			Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_PATH2_TLVIF_EVER_OVERFLOW_0088 \
			Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_PATH2_TLV_LOCKED_PKT_CNT_EN_0088 \
			Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_PATH2_TLV_LOCKED_PKT_LEN_CHK_EN_0088 \
			Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_PATH2_TLVIF_LEAF_BLOCK_EN_0088 \
			Fld(1, 11, AC_MSKB1)//[11:11]
#define REG_008C_TSP_TLV (0x08C)
	#define TSP_TLV_REG_PATH2_LOCKED_PKT_CNT_008C \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0090_TSP_TLV (0x090)
	#define TSP_TLV_REG_PATH2_TLV_SYNC_BYTE_0090 Fld(8, 0, AC_FULLB0)//[7:0]
#define REG_0094_TSP_TLV (0x094)
	#define TSP_TLV_REG_PATH2_BYPASS_IP_FILTER_0094 \
			Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_PATH2_NTP_READ_0094 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_PATH2_PARSER_CHECK_TLV_SIZE_0094 \
			Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_PATH2_CHECK_IPV6_VERSION_0094 \
			Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_PATH2_CHECK_NEXT_HEADER_0094 \
			Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_PATH2_DROP_TLV_EQ_1_0094 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_PATH2_DROP_TLV_EQ_2_0094 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_PATH2_DROP_TLV_EQ_3_0094 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_PATH2_DROP_TLV_EQ_FE_0094 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_PATH2_DROP_TLV_EQ_FF_0094 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_PATH2_DROP_TLV_EQ_OTHER_0094 \
			Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_PATH2_CHECK_EXTENSION_SIZE_0094 \
			Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_PATH2_CLR_DEBUG_INFO_0094 \
			Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_PATH2_VQTX_BLOCK_DIS_0094 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_PATH2_LEAP_INDICATOR_LATCH_0094 \
			Fld(2, 14, AC_MSKB1)//[15:14]
#define REG_0098_TSP_TLV (0x098)
	#define TSP_TLV_REG_PATH2_TRANSMIT_TIMESTAMP_LATCH_0_0098 \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_009C_TSP_TLV (0x09C)
	#define TSP_TLV_REG_PATH2_TRANSMIT_TIMESTAMP_LATCH_1_009C \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00A0_TSP_TLV (0x0A0)
	#define TSP_TLV_REG_PATH2_TRANSMIT_TIMESTAMP_LATCH_2_00A0 \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00A4_TSP_TLV (0x0A4)
	#define TSP_TLV_REG_PATH2_TRANSMIT_TIMESTAMP_LATCH_3_00A4 \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00A8_TSP_TLV (0x0A8)
	#define TSP_TLV_REG_PATH2_CHECK_SIZE_MAX_00A8 \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00AC_TSP_TLV (0x0AC)
	#define TSP_TLV_REG_PATH2_EXTENSION_LENGTH_MAX_00AC \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00B4_TSP_TLV (0x0B4)
	#define TSP_TLV_REG_PATH2_DBG_SEL_00B4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00B0_TSP_TLV (0x0B0)
	#define TSP_TLV_REG_PATH2_DEBUG_BUS_FF_00B0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_PATH2_EXTENSION_SIZE_TOO_LONG_00B0 \
			Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_PATH2_RM_VLD_FLAG_00B0 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_PATH2_CLR_FLAG_00B0 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_PATH2_VERSION_NOT_EQ_6_00B0 \
			Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_PATH2_NEXT_HEADER_NOT_EQ_11_00B0 \
			Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_PATH2_CID_HEADER_TYPE_NOT_EQ_60_61_00B0 \
			Fld(1, 6, AC_MSKB0)//[6:6]
#define REG_00B8_TSP_TLV (0x0B8)
	#define TSP_TLV_REG_PATH2_TLV_PATH_CONFIG_00B8 \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00BC_TSP_TLV (0x0BC)
	#define TSP_TLV_REG_PATH2_DEBUG_BUS_00BC Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00C0_TSP_TLV (0x0C0)
	#define TSP_TLV_REG_PVR1_LPCR1_BUF_0_00C0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00C4_TSP_TLV (0x0C4)
	#define TSP_TLV_REG_PVR1_LPCR1_BUF_1_00C4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00C8_TSP_TLV (0x0C8)
	#define TSP_TLV_REG_PVR2_LPCR1_BUF_0_00C8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00CC_TSP_TLV (0x0CC)
	#define TSP_TLV_REG_PVR2_LPCR1_BUF_1_00CC Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00D0_TSP_TLV (0x0D0)
	#define TSP_TLV_REG_PVR3_LPCR1_BUF_0_00D0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00D4_TSP_TLV (0x0D4)
	#define TSP_TLV_REG_PVR3_LPCR1_BUF_1_00D4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00D8_TSP_TLV (0x0D8)
	#define TSP_TLV_REG_PVR4_LPCR1_BUF_0_00D8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00DC_TSP_TLV (0x0DC)
	#define TSP_TLV_REG_PVR4_LPCR1_BUF_1_00DC Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00E0_TSP_TLV (0x0E0)
	#define TSP_TLV_REG_PVR1_LPCR1_R_0_00E0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00E4_TSP_TLV (0x0E4)
	#define TSP_TLV_REG_PVR1_LPCR1_R_1_00E4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00E8_TSP_TLV (0x0E8)
	#define TSP_TLV_REG_PVR2_LPCR1_R_0_00E8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00EC_TSP_TLV (0x0EC)
	#define TSP_TLV_REG_PVR2_LPCR1_R_1_00EC Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00F0_TSP_TLV (0x0F0)
	#define TSP_TLV_REG_PVR3_LPCR1_R_0_00F0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00F4_TSP_TLV (0x0F4)
	#define TSP_TLV_REG_PVR3_LPCR1_R_1_00F4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00F8_TSP_TLV (0x0F8)
	#define TSP_TLV_REG_PVR4_LPCR1_R_0_00F8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00FC_TSP_TLV (0x0FC)
	#define TSP_TLV_REG_PVR4_LPCR1_R_1_00FC Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0100_TSP_TLV (0x100)
	#define TSP_TLV_REG_TLV_PVR1_CONFIG_0100_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_TLV_PVR1_CONFIG_0100_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_TLV_PVR1_CONFIG_0100_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_TLV_PVR1_CONFIG_0100_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_TLV_PVR1_CONFIG_0100_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_TLV_PVR1_CONFIG_0100_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_TLV_PVR1_CONFIG_0100_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_TLV_PVR1_CONFIG_0100_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_TLV_PVR1_CONFIG_0100_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_TLV_PVR1_CONFIG_0100_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_TLV_PVR1_CONFIG_0100_10 \
			Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_TLV_PVR1_CONFIG_0100_11 \
			Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_TLV_PVR1_CONFIG_0100_12 \
			Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_TLV_PVR1_CONFIG_0100_13 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_TLV_PVR1_CONFIG_0100_RESERVED_14 \
			Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP_TLV_REG_TLV_PVR1_CONFIG_0100_RESERVED_15 \
			Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0104_TSP_TLV (0x104)
	#define TSP_TLV_REG_TLV_PVR2_CONFIG_0104_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_TLV_PVR2_CONFIG_0104_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_TLV_PVR2_CONFIG_0104_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_TLV_PVR2_CONFIG_0104_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_TLV_PVR2_CONFIG_0104_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_TLV_PVR2_CONFIG_0104_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_TLV_PVR2_CONFIG_0104_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_TLV_PVR2_CONFIG_0104_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_TLV_PVR2_CONFIG_0104_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_TLV_PVR2_CONFIG_0104_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_TLV_PVR2_CONFIG_0104_10 \
			Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_TLV_PVR2_CONFIG_0104_11 \
			Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_TLV_PVR2_CONFIG_0104_12 \
			Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_TLV_PVR2_CONFIG_0104_13 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_TLV_PVR2_CONFIG_0104_RESERVED_14 \
			Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP_TLV_REG_TLV_PVR2_CONFIG_0104_RESERVED_15 \
			Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0108_TSP_TLV (0x108)
	#define TSP_TLV_REG_TLV_PVR3_CONFIG_0108_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_TLV_PVR3_CONFIG_0108_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_TLV_PVR3_CONFIG_0108_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_TLV_PVR3_CONFIG_0108_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_TLV_PVR3_CONFIG_0108_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_TLV_PVR3_CONFIG_0108_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_TLV_PVR3_CONFIG_0108_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_TLV_PVR3_CONFIG_0108_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_TLV_PVR3_CONFIG_0108_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_TLV_PVR3_CONFIG_0108_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_TLV_PVR3_CONFIG_0108_10 \
			Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_TLV_PVR3_CONFIG_0108_11 \
			Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_TLV_PVR3_CONFIG_0108_12 \
			Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_TLV_PVR3_CONFIG_0108_13 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_TLV_PVR3_CONFIG_0108_RESERVED_14 \
			Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP_TLV_REG_TLV_PVR3_CONFIG_0108_RESERVED_15 \
			Fld(1, 15, AC_MSKB1)//[15:15]

//Page TSP_TLV_TEST_2
#define REG_010C_TSP_TLV (0x10C)
	#define TSP_TLV_REG_TLV_PVR4_CONFIG_010C_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_TLV_PVR4_CONFIG_010C_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_TLV_PVR4_CONFIG_010C_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_TLV_PVR4_CONFIG_010C_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_TLV_PVR4_CONFIG_010C_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_TLV_PVR4_CONFIG_010C_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_TLV_PVR4_CONFIG_010C_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_TLV_PVR4_CONFIG_010C_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_TLV_PVR4_CONFIG_010C_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_TLV_PVR4_CONFIG_010C_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_TLV_PVR4_CONFIG_010C_10 \
			Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_TLV_PVR4_CONFIG_010C_11 \
			Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_TLV_PVR4_CONFIG_010C_12 \
			Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_TLV_PVR4_CONFIG_010C_13 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_TLV_PVR4_CONFIG_010C_RESERVED_14 \
			Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP_TLV_REG_TLV_PVR4_CONFIG_010C_RESERVED_15 \
			Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0140_TSP_TLV (0x140)
	#define TSP_TLV_REG_TLV_AUDIO0_CONFIG_0140_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_TLV_AUDIO0_CONFIG_0140_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_TLV_AUDIO0_CONFIG_0140_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_TLV_AUDIO0_CONFIG_0140_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_TLV_AUDIO0_CONFIG_0140_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_TLV_AUDIO0_CONFIG_0140_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_TLV_AUDIO0_CONFIG_0140_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_TLV_AUDIO0_CONFIG_0140_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_TLV_AUDIO0_CONFIG_0140_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_TLV_AUDIO0_CONFIG_0140_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_TLV_AUDIO0_CONFIG_0140_10 \
			Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_TLV_AUDIO0_CONFIG_0140_RESERVED_11 \
			Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_TLV_AUDIO0_CONFIG_0140_RESERVED_12 \
			Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_TLV_AUDIO0_CONFIG_0140_RESERVED_13 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_TLV_AUDIO0_CONFIG_0140_RESERVED_14 \
			Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP_TLV_REG_TLV_AUDIO0_CONFIG_0140_RESERVED_15 \
			Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0144_TSP_TLV (0x144)
	#define TSP_TLV_REG_TLV_AUDIO1_CONFIG_0144_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_TLV_AUDIO1_CONFIG_0144_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_TLV_AUDIO1_CONFIG_0144_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_TLV_AUDIO1_CONFIG_0144_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_TLV_AUDIO1_CONFIG_0144_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_TLV_AUDIO1_CONFIG_0144_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_TLV_AUDIO1_CONFIG_0144_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_TLV_AUDIO1_CONFIG_0144_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_TLV_AUDIO1_CONFIG_0144_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_TLV_AUDIO1_CONFIG_0144_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_TLV_AUDIO1_CONFIG_0144_10 \
			Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_TLV_AUDIO1_CONFIG_0144_RESERVED_11 \
			Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_TLV_AUDIO1_CONFIG_0144_RESERVED_12 \
			Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_TLV_AUDIO1_CONFIG_0144_RESERVED_13 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_TLV_AUDIO1_CONFIG_0144_RESERVED_14 \
			Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP_TLV_REG_TLV_AUDIO1_CONFIG_0144_RESERVED_15 \
			Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0148_TSP_TLV (0x148)
	#define TSP_TLV_REG_TLV_AUDIO2_CONFIG_0148_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_TLV_AUDIO2_CONFIG_0148_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_TLV_AUDIO2_CONFIG_0148_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_TLV_AUDIO2_CONFIG_0148_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_TLV_AUDIO2_CONFIG_0148_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_TLV_AUDIO2_CONFIG_0148_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_TLV_AUDIO2_CONFIG_0148_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_TLV_AUDIO2_CONFIG_0148_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_TLV_AUDIO2_CONFIG_0148_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_TLV_AUDIO2_CONFIG_0148_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_TLV_AUDIO2_CONFIG_0148_10 \
			Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_TLV_AUDIO2_CONFIG_0148_RESERVED_11 \
			Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_TLV_AUDIO2_CONFIG_0148_RESERVED_12 \
			Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_TLV_AUDIO2_CONFIG_0148_RESERVED_13 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_TLV_AUDIO2_CONFIG_0148_RESERVED_14 \
			Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP_TLV_REG_TLV_AUDIO2_CONFIG_0148_RESERVED_15 \
			Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_014C_TSP_TLV (0x14C)
	#define TSP_TLV_REG_TLV_AUDIO3_CONFIG_014C_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_TLV_AUDIO3_CONFIG_014C_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_TLV_AUDIO3_CONFIG_014C_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_TLV_AUDIO3_CONFIG_014C_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_TLV_AUDIO3_CONFIG_014C_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_TLV_AUDIO3_CONFIG_014C_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_TLV_AUDIO3_CONFIG_014C_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_TLV_AUDIO3_CONFIG_014C_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_TLV_AUDIO3_CONFIG_014C_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_TLV_AUDIO3_CONFIG_014C_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_TLV_AUDIO3_CONFIG_014C_10 \
			Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_TLV_AUDIO3_CONFIG_014C_RESERVED_11 \
			Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_TLV_AUDIO3_CONFIG_014C_RESERVED_12 \
			Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_TLV_AUDIO3_CONFIG_014C_RESERVED_13 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_TLV_AUDIO3_CONFIG_014C_RESERVED_14 \
			Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP_TLV_REG_TLV_AUDIO3_CONFIG_014C_RESERVED_15 \
			Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0150_TSP_TLV (0x150)
	#define TSP_TLV_REG_TLV_VIDEO0_CONFIG_0150_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_TLV_VIDEO0_CONFIG_0150_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_TLV_VIDEO0_CONFIG_0150_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_TLV_VIDEO0_CONFIG_0150_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_TLV_VIDEO0_CONFIG_0150_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_TLV_VIDEO0_CONFIG_0150_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_TLV_VIDEO0_CONFIG_0150_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_TLV_VIDEO0_CONFIG_0150_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_TLV_VIDEO0_CONFIG_0150_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_TLV_VIDEO0_CONFIG_0150_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_TLV_VIDEO0_CONFIG_0150_10 \
			Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_TLV_VIDEO0_CONFIG_0150_RESERVED_11 \
			Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_TLV_VIDEO0_CONFIG_0150_RESERVED_12 \
			Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_TLV_VIDEO0_CONFIG_0150_RESERVED_13 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_TLV_VIDEO0_CONFIG_0150_RESERVED_14 \
			Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP_TLV_REG_TLV_VIDEO0_CONFIG_0150_RESERVED_15 \
			Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0154_TSP_TLV (0x154)
	#define TSP_TLV_REG_TLV_VIDEO1_CONFIG_0154_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_TLV_VIDEO1_CONFIG_0154_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_TLV_VIDEO1_CONFIG_0154_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_TLV_VIDEO1_CONFIG_0154_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_TLV_VIDEO1_CONFIG_0154_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_TLV_VIDEO1_CONFIG_0154_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_TLV_VIDEO1_CONFIG_0154_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_TLV_VIDEO1_CONFIG_0154_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_TLV_VIDEO1_CONFIG_0154_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_TLV_VIDEO1_CONFIG_0154_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_TLV_VIDEO1_CONFIG_0154_10 \
			Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_TLV_VIDEO1_CONFIG_0154_RESERVED_11 \
			Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_TLV_VIDEO1_CONFIG_0154_RESERVED_12 \
			Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_TLV_VIDEO1_CONFIG_0154_RESERVED_13 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_TLV_VIDEO1_CONFIG_0154_RESERVED_14 \
			Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP_TLV_REG_TLV_VIDEO1_CONFIG_0154_RESERVED_15 \
			Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0158_TSP_TLV (0x158)
	#define TSP_TLV_REG_TLV_VIDEO2_CONFIG_0158_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_TLV_VIDEO2_CONFIG_0158_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_TLV_VIDEO2_CONFIG_0158_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_TLV_VIDEO2_CONFIG_0158_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_TLV_VIDEO2_CONFIG_0158_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_TLV_VIDEO2_CONFIG_0158_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_TLV_VIDEO2_CONFIG_0158_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_TLV_VIDEO2_CONFIG_0158_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_TLV_VIDEO2_CONFIG_0158_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_TLV_VIDEO2_CONFIG_0158_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_TLV_VIDEO2_CONFIG_0158_10 \
			Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_TLV_VIDEO2_CONFIG_0158_RESERVED_11 \
			Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_TLV_VIDEO2_CONFIG_0158_RESERVED_12 \
			Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_TLV_VIDEO2_CONFIG_0158_RESERVED_13 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_TLV_VIDEO2_CONFIG_0158_RESERVED_14 \
			Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP_TLV_REG_TLV_VIDEO2_CONFIG_0158_RESERVED_15 \
			Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_015C_TSP_TLV (0x15C)
	#define TSP_TLV_REG_TLV_VIDEO3_CONFIG_015C_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_TLV_VIDEO3_CONFIG_015C_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_TLV_VIDEO3_CONFIG_015C_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_TLV_VIDEO3_CONFIG_015C_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_TLV_VIDEO3_CONFIG_015C_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_TLV_VIDEO3_CONFIG_015C_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_TLV_VIDEO3_CONFIG_015C_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_TLV_VIDEO3_CONFIG_015C_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_TLV_VIDEO3_CONFIG_015C_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP_TLV_REG_TLV_VIDEO3_CONFIG_015C_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP_TLV_REG_TLV_VIDEO3_CONFIG_015C_10 \
			Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP_TLV_REG_TLV_VIDEO3_CONFIG_015C_RESERVED_11 \
			Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP_TLV_REG_TLV_VIDEO3_CONFIG_015C_RESERVED_12 \
			Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP_TLV_REG_TLV_VIDEO3_CONFIG_015C_RESERVED_13 \
			Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP_TLV_REG_TLV_VIDEO3_CONFIG_015C_RESERVED_14 \
			Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP_TLV_REG_TLV_VIDEO3_CONFIG_015C_RESERVED_15 \
			Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0160_TSP_TLV (0x160)
	#define TSP_TLV_REG_VIDEO_SRC_0160 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSP_TLV_REG_VIDEO_3D_SRC_0160 Fld(4, 4, AC_MSKB0)//[7:4]
#define REG_0164_TSP_TLV (0x164)
	#define TSP_TLV_REG_AUDIO_SRC_0164 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSP_TLV_REG_AUDIO_B_SRC_0164 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSP_TLV_REG_AUDIO_C_SRC_0164 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSP_TLV_REG_AUDIO_D_SRC_0164 Fld(4, 12, AC_MSKB1)//[15:12]
#define REG_0168_TSP_TLV (0x168)
	#define TSP_TLV_REG_PVR1_SRC_0168 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSP_TLV_REG_PVR2_SRC_0168 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSP_TLV_REG_PVR3_SRC_0168 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSP_TLV_REG_PVR4_SRC_0168 Fld(4, 12, AC_MSKB1)//[15:12]
#define REG_016C_TSP_TLV (0x16C)
	#define TSP_TLV_REG_TLV_CA_CTRL_016C_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_TLV_CA_CTRL_016C_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_TLV_CA_CTRL_016C_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_TLV_CA_CTRL_016C_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_TLV_CA_CTRL_016C_15_4 Fld(12, 4, AC_MSKW10)//[15:4]
#define REG_0170_TSP_TLV (0x170)
	#define TSP_TLV_REG_TLV2DSCRMB0_SRC_0170 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSP_TLV_REG_TLV2DSCRMB1_SRC_0170 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSP_TLV_REG_TLV2DSCRMB2_SRC_0170 Fld(4, 8, AC_MSKB1)//[11:8]
#define REG_0174_TSP_TLV (0x174)
	#define TSP_TLV_REG_DSCRMB02TLV_SRC_0174 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSP_TLV_REG_DSCRMB12TLV_SRC_0174 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSP_TLV_REG_DSCRMB22TLV_SRC_0174 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSP_TLV_REG_SEC0_SRC_0174 Fld(4, 12, AC_MSKB1)//[15:12]
#define REG_0178_TSP_TLV (0x178)
	#define TSP_TLV_REG_SEC1_SRC_0178 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSP_TLV_REG_SEC2_SRC_0178 Fld(4, 4, AC_MSKB0)//[7:4]
#define REG_0180_TSP_TLV (0x180)
	#define TSP_TLV_REG_TLV0_INTERRUPT_0180_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSP_TLV_REG_TLV0_INTERRUPT_0180_15_8 \
			Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0184_TSP_TLV (0x184)
	#define TSP_TLV_REG_INTERRUPT_TLV0_0184_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSP_TLV_REG_INTERRUPT_TLV0_0184_15_8 \
			Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0188_TSP_TLV (0x188)
	#define TSP_TLV_REG_TLV1_INTERRUPT_0188_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSP_TLV_REG_TLV1_INTERRUPT_0188_15_8 \
			Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_018C_TSP_TLV (0x18C)
	#define TSP_TLV_REG_INTERRUPT_TLV1_018C_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSP_TLV_REG_INTERRUPT_TLV1_018C_15_8 \
			Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_01A8_TSP_TLV (0x1A8)
	#define TSP_TLV_REG_CKG_CONFIG_01A8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01AC_TSP_TLV (0x1AC)
	#define TSP_TLV_REG_RESET_CONFIG_0_01AC_4_0 Fld(5, 0, AC_MSKB0)//[4:0]
	#define TSP_TLV_REG_RESET_CONFIG_0_01AC_9_5 Fld(5, 5, AC_MSKW10)//[9:5]
	#define TSP_TLV_REG_RESET_CONFIG_0_01AC_14_10 \
			Fld(5, 10, AC_MSKB1)//[14:10]
	#define TSP_TLV_REG_RESET_CONFIG_0_01AC_15_15 \
			Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_01B0_TSP_TLV (0x1B0)
	#define TSP_TLV_REG_RESET_CONFIG_1_01B0_18_16 \
			Fld(3, 16, AC_MSKB2)//[18:16]
	#define TSP_TLV_REG_RESET_CONFIG_1_01B0_20_19 \
			Fld(2, 19, AC_MSKB2)//[20:19]
	#define TSP_TLV_REG_RESET_CONFIG_1_01B0_24_21 \
			Fld(4, 21, AC_MSKW32)//[24:21]
	#define TSP_TLV_REG_RESET_CONFIG_1_01B0_26_25 \
			Fld(2, 25, AC_MSKB3)//[26:25]
	#define TSP_TLV_REG_RESET_CONFIG_1_01B0_31_27 \
			Fld(5, 27, AC_MSKB3)//[31:27]
#define REG_01B4_TSP_TLV (0x1B4)
	#define TSP_TLV_REG_DROP_RM_PKT_SEL_01B4 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSP_TLV_REG_DROP_SCRAMBLE_PK_SEL_01B4 Fld(4, 4, AC_MSKB0)//[7:4]
#define REG_01B8_TSP_TLV (0x1B8)
	#define TSP_TLV_REG_DROP_RM_PKT_CNT_01B8 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSP_TLV_REG_DROP_SCRAMBLE_PKT_CNT_01B8 \
			Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_01BC_TSP_TLV (0x1BC)
	#define TSP_TLV_REG_DEBUG_FF_01BC Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01C0_TSP_TLV (0x1C0)
	#define TSP_TLV_REG_NTP_BASE_POINT_0_01C0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01C4_TSP_TLV (0x1C4)
	#define TSP_TLV_REG_NTP_BASE_POINT_1_01C4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01C8_TSP_TLV (0x1C8)
	#define TSP_TLV_REG_NTP_SPECIFIC_TIME_POINT_0_01C8 \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01CC_TSP_TLV (0x1CC)
	#define TSP_TLV_REG_NTP_SPECIFIC_TIME_POINT_1_01CC \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01D0_TSP_TLV (0x1D0)
	#define TSP_TLV_REG_NTP_SPECIFIC_TIME_POINT_2_01D0 \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01D4_TSP_TLV (0x1D4)
	#define TSP_TLV_REG_NTP_SPECIFIC_TIME_POINT_3_01D4 \
			Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01D8_TSP_TLV (0x1D8)
	#define TSP_TLV_REG_NTP0_MODE_01D8 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP_TLV_REG_NTP1_MODE_01D8 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP_TLV_REG_NTP2_MODE_01D8 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP_TLV_REG_NTP3_MODE_01D8 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP_TLV_REG_LEAP_IND_EQ1_ADD_01D8 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP_TLV_REG_LEAP_IND_EQ1_SUB_01D8 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP_TLV_REG_LEAP_IND_EQ2_ADD_01D8 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP_TLV_REG_LEAP_IND_EQ2_SUB_01D8 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP_TLV_REG_NTP_PATH_SEL_FOR_STC0_01D8 \
			Fld(2, 8, AC_MSKB1)//[9:8]
	#define TSP_TLV_REG_NTP_PATH_SEL_FOR_STC1_01D8 \
			Fld(2, 10, AC_MSKB1)//[11:10]
	#define TSP_TLV_REG_NTP_PATH_SEL_FOR_STC2_01D8 \
			Fld(2, 12, AC_MSKB1)//[13:12]
	#define TSP_TLV_REG_NTP_PATH_SEL_FOR_STC3_01D8 \
			Fld(2, 14, AC_MSKB1)//[15:14]
#define REG_01F0_TSP_TLV (0x1F0)
	#define TSP_TLV_REG_DBG_SEL_01F0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01F4_TSP_TLV (0x1F4)
	#define TSP_TLV_REG_TLV_DEBUG_01F4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01F8_TSP_TLV (0x1F8)
	#define TSP_TLV_REG_TLV_VQ_STATUS_0_01F8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01FC_TSP_TLV (0x1FC)
	#define TSP_TLV_REG_TLV_VQ_STATUS_1_01FC Fld(16, 0, AC_FULLW10)//[15:0]

