do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 00:37:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 00:37:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:46 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 00:37:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:46 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 00:37:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 00:37:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 00:37:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:46 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 00:37:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:46 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 00:37:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 00:37:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 00:37:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:47 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 00:37:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:47 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 00:37:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 00:37:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 00:37:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 00:37:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 00:37:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:47 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 00:37:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:47 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 00:37:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 00:37:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 00:37:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 00:37:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 00:37:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:47 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 00:37:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:47 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 00:37:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 00:37:57 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Failure: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34599995 ns  Iteration: 0  Process: /tb_top_vga/i_top_VGA/i_vga_monitor/p_htiming File: ../vhdl/vga_monitor_sim.vhd
# Break in Process p_htiming at ../vhdl/vga_monitor_sim.vhd line 331
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 00:50:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 00:50:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:32 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 00:50:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:32 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 00:50:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# End time: 00:50:36 on Feb 23,2018, Elapsed time: 0:12:39
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 00:50:36 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_sourcemultiplexer(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.sourcemultiplexer(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 00:55:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 00:55:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 00:55:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 00:55:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 00:55:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 00:55:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 00:55:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 00:55:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 00:55:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 00:55:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 00:55:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 00:55:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 00:55:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 00:55:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 00:55:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 00:55:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 00:55:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:26 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 00:55:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 00:55:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 00:55:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 00:55:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 00:55:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:26 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 00:55:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:26 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 00:55:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 00:55:34 on Feb 23,2018, Elapsed time: 0:04:58
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 00:55:34 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Failure: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34599995 ns  Iteration: 0  Process: /tb_top_vga/i_top_VGA/i_vga_monitor/p_htiming File: ../vhdl/vga_monitor_sim.vhd
# Break in Process p_htiming at ../vhdl/vga_monitor_sim.vhd line 331
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:07:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:07:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:07:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:07:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:07:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:07:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:07:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:07:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:07:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:07:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:07:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:07:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:07:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:07:04 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:07:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:07:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:04 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:07:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:04 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:07:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:07:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:07:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:07:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:07:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:04 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:07:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:04 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:07:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:07:06 on Feb 23,2018, Elapsed time: 0:11:32
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:07:06 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:08 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:08:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:08 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:08:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:08 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:08:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:08 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:08:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:08 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:08:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:08 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:08:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:08 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:08:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:08 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:08:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:08 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:08:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:08 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:08:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:09 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:08:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:09 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:08:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:08:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:08:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:08:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:08:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:09 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:08:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:09 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:08:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:08:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:08:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:08:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:08:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:09 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:08:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:10 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:08:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:08:12 on Feb 23,2018, Elapsed time: 0:01:06
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:08:12 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:09:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:09:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:01 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:09:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:02 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:09:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:09:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:09:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:02 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:09:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:02 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:09:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:09:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:09:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:02 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:09:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:02 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:09:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:09:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:09:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:09:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:09:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:02 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:09:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:02 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:09:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:09:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:09:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:09:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:09:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:09:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:09:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:09:05 on Feb 23,2018, Elapsed time: 0:00:53
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:09:05 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:09:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:09:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:34 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:09:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:34 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:09:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:09:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:09:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:34 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:09:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:34 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:09:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:09:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:09:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:34 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:09:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:34 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:09:35 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:09:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:09:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:09:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:09:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:35 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:09:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:35 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:09:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:09:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:09:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:09:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:09:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:35 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:09:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:35 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:09:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:09:37 on Feb 23,2018, Elapsed time: 0:00:32
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:09:37 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:12 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:10:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:12 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:10:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:12 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:10:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:12 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:10:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:12 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:10:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:12 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:10:13 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:13 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:10:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:13 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:10:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:13 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:10:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:13 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:10:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:13 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:10:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:13 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:10:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:13 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:10:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:13 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:10:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:13 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:10:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:13 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:10:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:13 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:10:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:13 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:10:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:13 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:10:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:13 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:10:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:13 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:10:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:13 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:10:14 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:14 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:10:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:14 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:10:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:10:16 on Feb 23,2018, Elapsed time: 0:00:39
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:10:16 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Failure: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34599995 ns  Iteration: 0  Process: /tb_top_vga/i_top_VGA/i_vga_monitor/p_htiming File: ../vhdl/vga_monitor_sim.vhd
# Break in Process p_htiming at ../vhdl/vga_monitor_sim.vhd line 331
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:10:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:10:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:10:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:10:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:10:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:10:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:10:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:10:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:10:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:10:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:10:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:10:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:10:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:10:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:10:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:10:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:47 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:10:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:47 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:10:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:10:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:10:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:10:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:10:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:47 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:10:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:47 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:10:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:10:52 on Feb 23,2018, Elapsed time: 0:00:36
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:10:52 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:11:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:11:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:40 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:11:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:40 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:11:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:11:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:11:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:40 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:11:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:40 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:11:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:11:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:11:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:40 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:11:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:40 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:11:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:11:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:11:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:11:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:11:41 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:41 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:11:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:41 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:11:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:11:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:11:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:11:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:11:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:41 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:11:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:41 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:11:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:11:47 on Feb 23,2018, Elapsed time: 0:00:55
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:11:47 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:12:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:12:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:12:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:12:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:12:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:12:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:12:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:12:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:12:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:12:26 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:12:29 on Feb 23,2018, Elapsed time: 0:00:42
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:12:29 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Failure: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34599995 ns  Iteration: 0  Process: /tb_top_vga/i_top_VGA/i_vga_monitor/p_htiming File: ../vhdl/vga_monitor_sim.vhd
# Break in Process p_htiming at ../vhdl/vga_monitor_sim.vhd line 331
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:12:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:12:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:53 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:12:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:53 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:12:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:12:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:12:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:53 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:12:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:53 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:12:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:12:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:12:54 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:54 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:12:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:54 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:12:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:12:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:12:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:12:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:12:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:54 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:12:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:54 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:12:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:12:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:12:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:12:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:12:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:54 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:12:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:54 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:12:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:12:56 on Feb 23,2018, Elapsed time: 0:00:27
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:12:56 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 3 ...
#    Time: 51399995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 4 ...
#    Time: 68199995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 5 ...
#    Time: 84999995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:14:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:14:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:14:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:14:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:14:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:14:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:14:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:14:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:14:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:14:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:14:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:14:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:14:04 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:14:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:14:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:14:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:04 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:14:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:04 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:14:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:14:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:14:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:14:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:14:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:04 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:14:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:04 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:14:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:14:06 on Feb 23,2018, Elapsed time: 0:01:10
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:14:06 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:14:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:14:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:49 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:14:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:49 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:14:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:14:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:14:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:14:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:14:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:14:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:14:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:14:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:14:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:14:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:14:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:14:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:14:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:14:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:14:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:14:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:14:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:14:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:14:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:14:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:50 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:14:51 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:14:52 on Feb 23,2018, Elapsed time: 0:00:46
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:14:52 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:15:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:15:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:23 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:15:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:23 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:15:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:15:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:15:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:23 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:15:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:23 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:15:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:15:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:15:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:23 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:15:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:23 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:15:24 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:15:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:15:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:15:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:15:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:24 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:15:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:24 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:15:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:15:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:15:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:15:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:15:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:24 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:15:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:24 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:15:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:15:29 on Feb 23,2018, Elapsed time: 0:00:37
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:15:29 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:15:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:15:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:57 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:15:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:57 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:15:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:15:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:15:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:57 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:15:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:57 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:15:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:15:58 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:15:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:15:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:15:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:15:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:15:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:15:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:15:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:15:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:15:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:15:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:15:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:15:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:15:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:15:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:58 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:15:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:16:01 on Feb 23,2018, Elapsed time: 0:00:32
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:16:01 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:20:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:20:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:21 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:20:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:21 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:20:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:20:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:20:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:21 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:20:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:21 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:20:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:20:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:20:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:21 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:20:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:21 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:20:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:20:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:20:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:20:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:20:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:21 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:20:22 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:22 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:20:22 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:22 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:20:22 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:22 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:20:22 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:22 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:20:22 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:22 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:20:22 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:22 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:20:22 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:22 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:20:22 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:20:24 on Feb 23,2018, Elapsed time: 0:04:23
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:20:24 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# ** Error: (vsim-3732) ../tb/tb_top_VGA_sim.vhd(66): No default binding for component instance 'i_top_VGA'.
#    The following component ports are not on the entity:
#           vsync_o
#           hsync_o
#           blue_o
#           green_o
#           red_o
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA File: ../vhdl/top_VGA_rtl.vhd
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./92_top_VGA.do PAUSED at line 1
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:24:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:24:56 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:24:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:24:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:24:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:56 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:24:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:56 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:24:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:20:24 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# ** Error: (vsim-3732) ../tb/tb_top_VGA_sim.vhd(66): No default binding for component instance 'i_top_VGA'.
#    The following component ports are not on the entity:
#           vsync_o
#           hsync_o
#           blue_o
#           green_o
#           red_o
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA File: ../vhdl/top_VGA_rtl.vhd
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./92_top_VGA.do PAUSED at line 1
do 92_top_VGA.do
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:20:24 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# ** Error: (vsim-3732) ../tb/tb_top_VGA_sim.vhd(66): No default binding for component instance 'i_top_VGA'.
#    The following component ports are not on the entity:
#           vsync_o
#           hsync_o
#           blue_o
#           green_o
#           red_o
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA File: ../vhdl/top_VGA_rtl.vhd
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./92_top_VGA.do PAUSED at line 1
do 92_top_VGA.do
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:20:24 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# ** Error: (vsim-3732) ../tb/tb_top_VGA_sim.vhd(66): No default binding for component instance 'i_top_VGA'.
#    The following component ports are not on the entity:
#           vsync_o
#           hsync_o
#           blue_o
#           green_o
#           red_o
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA File: ../vhdl/top_VGA_rtl.vhd
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./92_top_VGA.do PAUSED at line 1
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:25:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:25:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:25:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:25:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:25:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:25:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:25:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:25:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:25:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:25:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:25:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:25:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:25:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:25:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:25:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:25:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:56 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:25:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:56 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:25:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:25:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:25:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:25:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:25:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:56 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:25:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:56 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# ** Error: ../tb/tb_top_VGA_sim.vhd(61): (vcom-1136) Unknown identifier "red_m_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(62): (vcom-1136) Unknown identifier "green_m_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(63): (vcom-1136) Unknown identifier "blue_m_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(105): VHDL Compiler exiting
# End time: 01:25:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 30
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_top_VGA_sim.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:26:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:26:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:37 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:26:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:37 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:26:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:26:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:26:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:37 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:26:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:37 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:26:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:26:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:26:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:37 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:26:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:37 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:26:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:26:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:26:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:26:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:26:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:38 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:26:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:38 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:26:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:26:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:26:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:26:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:26:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:38 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:26:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:38 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# ** Error: ../tb/tb_top_VGA_sim.vhd(61): (vcom-1136) Unknown identifier "red_m_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(62): (vcom-1136) Unknown identifier "green_m_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(63): (vcom-1136) Unknown identifier "blue_m_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(61): (vcom-1484) Unknown formal identifier "red_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(62): (vcom-1484) Unknown formal identifier "green_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(63): (vcom-1484) Unknown formal identifier "blue_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(105): VHDL Compiler exiting
# End time: 01:26:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 30
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_top_VGA_sim.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:13 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:27:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:13 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:27:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:13 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:27:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:13 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:27:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:13 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:27:13 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:13 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:27:14 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:14 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:27:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:14 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:27:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:14 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:27:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:14 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:27:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:14 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:27:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:14 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:27:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:14 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:27:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:14 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:27:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:14 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:27:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:14 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:27:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:14 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:27:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:14 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:27:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:14 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:27:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:14 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:27:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:14 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:27:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:14 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:27:15 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:15 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:27:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:15 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# ** Error: ../tb/tb_top_VGA_sim.vhd(61): (vcom-1136) Unknown identifier "red_m_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(62): (vcom-1136) Unknown identifier "green_m_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(63): (vcom-1136) Unknown identifier "blue_m_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(61): (vcom-1484) Unknown formal identifier "red_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(105): VHDL Compiler exiting
# End time: 01:27:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 30
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_top_VGA_sim.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:27:18 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:27:18 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:27:18 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:27:18 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:27:18 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:27:18 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:27:18 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:27:18 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:27:18 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:27:18 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:27:18 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:27:18 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:27:18 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:27:18 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:27:18 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:27:18 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:18 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:27:18 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:19 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:27:19 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:19 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# ** Error: ../tb/tb_top_VGA_sim.vhd(61): (vcom-1136) Unknown identifier "red_m_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(62): (vcom-1136) Unknown identifier "green_m_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(63): (vcom-1136) Unknown identifier "blue_m_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(61): (vcom-1484) Unknown formal identifier "red_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(105): VHDL Compiler exiting
# End time: 01:27:19 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 30
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_top_VGA_sim.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:52 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:27:52 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:52 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:27:52 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:52 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:27:52 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:53 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:27:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:27:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:27:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:53 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:27:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:53 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:27:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:27:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:27:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:53 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:27:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:53 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:27:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:27:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:27:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:27:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:27:54 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:54 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:27:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:54 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:27:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:27:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:27:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:27:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:27:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:54 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:27:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:54 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:27:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:20:24 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# ** Error: (vsim-3732) ../tb/tb_top_VGA_sim.vhd(66): No default binding for component instance 'i_top_VGA'.
#    The following component ports are not on the entity:
#           vsync_o
#           hsync_o
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA File: ../vhdl/top_VGA_rtl.vhd
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./92_top_VGA.do PAUSED at line 1
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:52 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:28:52 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:52 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:28:52 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:52 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:28:52 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:52 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:28:52 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:52 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:28:52 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:52 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:28:52 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:52 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:28:52 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:52 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:28:52 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:52 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:28:53 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:28:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:53 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:28:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:53 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:28:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:28:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:28:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:28:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:28:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:53 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:28:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:53 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:28:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:28:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:28:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:28:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:28:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:53 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:28:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:28:53 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:28:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:20:24 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_m_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_m_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_m_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_m_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_m_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Error: (vish-4014) No objects found matching '/tb_top_VGA/red_o'.
# Executing ONERROR command at macro ./top_VGA_wave.do line 12
# ** Error: (vish-4014) No objects found matching '/tb_top_VGA/green_o'.
# Executing ONERROR command at macro ./top_VGA_wave.do line 13
# ** Error: (vish-4014) No objects found matching '/tb_top_VGA/blue_o'.
# Executing ONERROR command at macro ./top_VGA_wave.do line 14
# ** Error: (vish-4014) No objects found matching '/tb_top_VGA/hsync_o'.
# Executing ONERROR command at macro ./top_VGA_wave.do line 15
# ** Error: (vish-4014) No objects found matching '/tb_top_VGA/vsync_o'.
# Executing ONERROR command at macro ./top_VGA_wave.do line 16
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:19 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:30:19 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:19 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:30:19 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:19 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:30:19 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:19 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:30:19 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:19 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:30:19 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:19 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:30:19 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:19 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:30:19 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:19 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:30:19 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:19 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:30:19 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:19 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:30:19 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:19 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:30:19 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:19 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:30:19 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:19 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:30:19 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:19 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:30:19 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:30:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:30:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:20 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:30:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:20 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:30:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:30:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:30:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:30:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:30:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:20 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:30:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:20 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:30:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:30:23 on Feb 23,2018, Elapsed time: 0:09:59
# Errors: 20, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:30:23 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_m_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_m_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_m_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_m_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_m_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:31:42 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:42 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:31:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:42 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:31:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:31:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:31:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:31:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:31:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:42 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:31:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:42 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:31:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:31:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:31:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:31:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:31:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:42 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:31:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:42 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# ** Error: ../tb/tb_top_VGA_sim.vhd(61): (vcom-1136) Unknown identifier "red_m_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(62): (vcom-1136) Unknown identifier "green_m_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(63): (vcom-1136) Unknown identifier "blue_m_o".
# ** Error: ../tb/tb_top_VGA_sim.vhd(105): VHDL Compiler exiting
# End time: 01:31:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 30
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_top_VGA_sim.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:31:56 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:56 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:31:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:56 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:31:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:31:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:31:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:31:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:31:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:56 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:31:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:56 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:31:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:31:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:31:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:31:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:31:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:56 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:31:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:56 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:31:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:31:59 on Feb 23,2018, Elapsed time: 0:01:36
# Errors: 7, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:31:59 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:34:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:34:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:34:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:34:49 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:49 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 01:34:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:49 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 01:34:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:34:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:34:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:49 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_prescaler
# End time: 01:34:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:49 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 01:34:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:34:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:34:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:49 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:34:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:49 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:34:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:34:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:34:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:34:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:34:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:49 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 01:34:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:49 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 01:34:50 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:50 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:34:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:50 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:34:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:50 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:34:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:50 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:34:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:34:52 on Feb 23,2018, Elapsed time: 0:02:53
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:34:52 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:35:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:35:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:35:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:35:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:35:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:35:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:35:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:35:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:35:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:35:59 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:35:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:35:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:35:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:35:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:59 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:35:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:59 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:35:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:36:01 on Feb 23,2018, Elapsed time: 0:01:09
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:36:01 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:37:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:37:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:37:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:37:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:37:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:37:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:37:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:37:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:37:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:37:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:37:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:37:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:37:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:37:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:05 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:37:06 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:06 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:37:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:37:08 on Feb 23,2018, Elapsed time: 0:01:07
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:37:08 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:40:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(32): Illegal target for signal assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(32): (vcom-1136) Unknown identifier "red_o".
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(33): Illegal target for signal assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(33): (vcom-1136) Unknown identifier "green_o".
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(34): Illegal target for signal assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(34): (vcom-1136) Unknown identifier "blue_o".
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(68): VHDL Compiler exiting
# End time: 01:40:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./31_sourcemultiplexer_compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:41:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:41:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:28 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sourcemultiplexer
# End time: 01:41:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:28 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 01:41:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# End time: 01:41:35 on Feb 23,2018, Elapsed time: 0:04:27
# Errors: 10, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 01:41:35 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_sourcemultiplexer(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.sourcemultiplexer(rtl)
# ** Error: (vish-4014) No objects found matching '/tb_sourcemultiplexer/red_o'.
# Executing ONERROR command at macro ./sourcemultiplexer_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/tb_sourcemultiplexer/green_o'.
# Executing ONERROR command at macro ./sourcemultiplexer_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/tb_sourcemultiplexer/blue_o'.
# Executing ONERROR command at macro ./sourcemultiplexer_wave.do line 25
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 32_sourcemultiplexer_sim.do
# End time: 01:41:56 on Feb 23,2018, Elapsed time: 0:00:21
# Errors: 9, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 01:41:56 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_sourcemultiplexer(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.sourcemultiplexer(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:43:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:43:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:43:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:43:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:43:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:43:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:43:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:43:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:43:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:43:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:43:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:43:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:43:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:43:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:43:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:43:12 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:43:16 on Feb 23,2018, Elapsed time: 0:01:20
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:43:16 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:45:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:45:11 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:45:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:45:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:45:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:45:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:45:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:45:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:45:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:45:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:45:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:45:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:45:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:45:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:11 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:45:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:11 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:45:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:45:14 on Feb 23,2018, Elapsed time: 0:01:58
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:45:14 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:47:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:47:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:47:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:47:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:47:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:47:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:47:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:47:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:47:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:47:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:47:02 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:47:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:47:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(192): (vcom-1136) Unknown identifier "red_mux_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(193): (vcom-1136) Unknown identifier "green_mux_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(194): (vcom-1136) Unknown identifier "blue_mux_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(192): (vcom-1484) Unknown formal identifier "red_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(193): (vcom-1484) Unknown formal identifier "green_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(194): (vcom-1484) Unknown formal identifier "blue_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(222): VHDL Compiler exiting
# End time: 01:47:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 92_top_VGA.do
# End time: 01:47:24 on Feb 23,2018, Elapsed time: 0:02:10
# Errors: 10, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:47:24 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:47:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:47:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:47:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:47:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:47:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:47:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:47:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:47:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:47:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:47:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:47:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:47:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:47:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(192): (vcom-1484) Unknown formal identifier "red_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(193): (vcom-1484) Unknown formal identifier "green_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(194): (vcom-1484) Unknown formal identifier "blue_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(222): VHDL Compiler exiting
# End time: 01:47:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:48:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:48:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:48:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:48:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:48:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:48:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:48:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:48:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:48:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:48:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:48:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:48:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:48:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:48:35 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:48:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:48:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:48:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:48:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:48:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:48:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:48:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:48:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:48:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:48:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:48:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:48:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:48:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:48:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:48:35 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:48:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:48:35 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:48:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:48:38 on Feb 23,2018, Elapsed time: 0:01:14
# Errors: 7, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:48:38 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/red_o(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/red_o(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/red_o(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/red_o(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/green_o(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/green_o(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/green_o(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/green_o(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/blue_o(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/blue_o(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/blue_o(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/blue_o(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Failure: VGA Monitor: No blanking value on RGB signals during horizontal sync pulse in line 492, frame 0!
#    Time: 16774075 ns  Iteration: 3  Process: /tb_top_vga/i_top_VGA/i_vga_monitor/p_htiming File: ../vhdl/vga_monitor_sim.vhd
# Break in Process p_htiming at ../vhdl/vga_monitor_sim.vhd line 267
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 01:51:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 01:51:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 01:51:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 01:51:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 01:51:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 01:51:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 01:51:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 01:51:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 01:51:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 01:51:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 01:51:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 01:51:11 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 01:51:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 01:51:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:11 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 01:51:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:11 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 01:51:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 01:51:16 on Feb 23,2018, Elapsed time: 0:02:38
# Errors: 0, Warnings: 23
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 01:51:16 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/red_o(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/red_o(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/red_o(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/red_o(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/green_o(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/green_o(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/green_o(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/green_o(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/blue_o(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/blue_o(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/blue_o(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/i_vgacontroller/blue_o(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Failure: VGA Monitor: No blanking value on RGB signals during horizontal sync pulse in line 492, frame 0!
#    Time: 16774075 ns  Iteration: 3  Process: /tb_top_vga/i_top_VGA/i_vga_monitor/p_htiming File: ../vhdl/vga_monitor_sim.vhd
# Break in Process p_htiming at ../vhdl/vga_monitor_sim.vhd line 267
do 41_vgacontroller_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:08:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:08:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:08:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:08:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:46 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 02:08:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:46 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# ** Error: ../tb/tb_vgacontroller_sim.vhd(58): (vcom-1136) Unknown identifier "red_o".
# ** Error: ../tb/tb_vgacontroller_sim.vhd(59): (vcom-1136) Unknown identifier "green_o".
# ** Error: ../tb/tb_vgacontroller_sim.vhd(60): (vcom-1136) Unknown identifier "blue_o".
# ** Error: ../tb/tb_vgacontroller_sim.vhd(62): (vcom-1136) Unknown identifier "red_mux_i".
# ** Error: ../tb/tb_vgacontroller_sim.vhd(63): (vcom-1136) Unknown identifier "green_mux_i".
# ** Error: ../tb/tb_vgacontroller_sim.vhd(64): (vcom-1136) Unknown identifier "blue_mux_i".
# ** Error: ../tb/tb_vgacontroller_sim.vhd(99): Illegal target for signal assignment.
# ** Error: ../tb/tb_vgacontroller_sim.vhd(99): (vcom-1136) Unknown identifier "red_mux_i".
# ** Error: ../tb/tb_vgacontroller_sim.vhd(100): Illegal target for signal assignment.
# ** Error: ../tb/tb_vgacontroller_sim.vhd(100): (vcom-1136) Unknown identifier "green_mux_i".
# ** Error: ../tb/tb_vgacontroller_sim.vhd(101): Illegal target for signal assignment.
# ** Error: ../tb/tb_vgacontroller_sim.vhd(101): (vcom-1136) Unknown identifier "blue_mux_i".
# ** Error: ../tb/tb_vgacontroller_sim.vhd(117): VHDL Compiler exiting
# End time: 02:08:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 13, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./41_vgacontroller_compile.do line 7
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_vgacontroller_sim.vhd"
do 41_vgacontroller_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:09:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:09:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:09:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:09:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:43 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 02:09:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:43 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 02:09:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_vgacontroller_sim.do
# End time: 02:09:49 on Feb 23,2018, Elapsed time: 0:18:33
# Errors: 16, Warnings: 23
# vsim -t ns -novopt -lib work work.tb_vgacontroller 
# Start time: 02:09:49 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_vgacontroller(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.vgacontroller(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_vgacontroller/i_vgacontroller/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_vgacontroller/i_vgacontroller/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_vgacontroller/i_vgacontroller/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
do 41_vgacontroller_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:11:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:11:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:11:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:11:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:06 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 02:11:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:06 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 02:11:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_vgacontroller_sim.do
# End time: 02:11:09 on Feb 23,2018, Elapsed time: 0:01:20
# Errors: 0, Warnings: 8
# vsim -t ns -novopt -lib work work.tb_vgacontroller 
# Start time: 02:11:09 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_vgacontroller(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.vgacontroller(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:13:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 02:13:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:13:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 02:13:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:13:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 02:13:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:13:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 02:13:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:13:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 02:13:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:13:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 02:13:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:13:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 02:13:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:13:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 02:13:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:13:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:13:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:13:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:13:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:13:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:13:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:13:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:13:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:13:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 02:13:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:13:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(184): (vcom-1136) Unknown identifier "red_mux_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(185): (vcom-1136) Unknown identifier "green_mux_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(186): (vcom-1136) Unknown identifier "blue_mux_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(198): (vcom-1484) Unknown formal identifier "red_mux_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(199): (vcom-1484) Unknown formal identifier "green_mux_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(200): (vcom-1484) Unknown formal identifier "blue_mux_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(228): VHDL Compiler exiting
# End time: 02:13:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 02:14:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 02:14:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 02:14:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 02:14:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 02:14:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 02:14:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 02:14:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 02:14:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:14:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:14:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:14:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:14:42 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 02:14:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:14:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(187): (vcom-1136) Unknown identifier "red_mux_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(188): (vcom-1136) Unknown identifier "green_mux_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(189): (vcom-1136) Unknown identifier "blue_mux_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(231): VHDL Compiler exiting
# End time: 02:14:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 02:18:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 02:18:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 02:18:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 02:18:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 02:18:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 02:18:24 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 02:18:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 02:18:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:18:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:18:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:18:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:18:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 02:18:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(187): (vcom-1136) Unknown identifier "red_mux_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(188): (vcom-1136) Unknown identifier "green_mux_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(189): (vcom-1136) Unknown identifier "blue_mux_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(201): (vcom-1136) Unknown identifier "red_mux_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(202): (vcom-1136) Unknown identifier "green_mux_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(203): (vcom-1136) Unknown identifier "blue_mux_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(231): VHDL Compiler exiting
# End time: 02:18:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 02:21:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 02:21:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 02:21:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 02:21:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 02:21:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 02:21:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 02:21:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 02:21:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:21:06 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:21:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:21:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:21:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 02:21:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 02:21:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:06 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 02:21:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:06 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 02:21:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 02:21:11 on Feb 23,2018, Elapsed time: 0:10:02
# Errors: 27, Warnings: 5
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 02:21:11 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:26:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 02:26:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:26:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 02:26:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:26:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 02:26:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:26:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 02:26:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:26:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 02:26:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:26:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 02:26:58 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:26:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 02:26:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:26:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 02:26:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:26:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:26:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:26:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:26:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:26:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:26:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:26:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:26:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:26:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 02:26:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:26:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 02:26:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:26:58 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 02:26:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:26:58 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 02:26:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 02:27:00 on Feb 23,2018, Elapsed time: 0:05:49
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 02:27:00 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 02:40:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 02:40:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 02:40:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 02:40:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 02:40:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 02:40:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 02:40:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 02:40:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:40:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:40:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:40:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:40:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 02:40:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(223): Cannot read output "hsync_o".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../vhdl/top_VGA_rtl.vhd(223): Cannot read output "vsync_o".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../vhdl/top_VGA_rtl.vhd(235): VHDL Compiler exiting
# End time: 02:40:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 41_vgacontroller_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:43:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:43:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:43:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# ** Error: ../vhdl/vgacontroller_rtl.vhd(83): Cannot read output "hsync_o".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../vhdl/vgacontroller_rtl.vhd(84): Cannot read output "vsync_o".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../vhdl/vgacontroller_rtl.vhd(114): VHDL Compiler exiting
# End time: 02:43:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./41_vgacontroller_compile.do line 5
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/vgacontroller_rtl.vhd"
do 41_vgacontroller_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:47:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:47:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:47:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# ** Error: ../vhdl/vgacontroller_rtl.vhd(83): Cannot read output "hsync_o".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../vhdl/vgacontroller_rtl.vhd(84): Cannot read output "vsync_o".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../vhdl/vgacontroller_rtl.vhd(114): VHDL Compiler exiting
# End time: 02:47:45 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./41_vgacontroller_compile.do line 5
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/vgacontroller_rtl.vhd"
do 41_vgacontroller_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:48:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:48:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:48:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:48:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 02:48:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 02:48:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_vgacontroller_sim.do
# End time: 02:48:10 on Feb 23,2018, Elapsed time: 0:21:10
# Errors: 18, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_vgacontroller 
# Start time: 02:48:10 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_vgacontroller(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.vgacontroller(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 02:49:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 02:49:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 02:49:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 02:49:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 02:49:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 02:49:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 02:49:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 02:49:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:49:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:49:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:49:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:49:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 02:49:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 02:49:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:07 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 02:49:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:07 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 02:49:08 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 02:49:13 on Feb 23,2018, Elapsed time: 0:01:03
# Errors: 0, Warnings: 5
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 02:49:13 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 02:50:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 02:50:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 02:50:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 02:50:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 02:50:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 02:50:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 02:50:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 02:50:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:50:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:50:22 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:22 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:50:22 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:22 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:50:22 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:22 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 02:50:22 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:22 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 02:50:22 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:22 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 02:50:22 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:22 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 02:50:22 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 02:50:24 on Feb 23,2018, Elapsed time: 0:01:11
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 02:50:24 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 41_vgacontroller_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:52:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:52:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:52:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:52:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:39 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 02:52:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:39 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 02:52:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_vgacontroller_sim.do
# End time: 02:52:42 on Feb 23,2018, Elapsed time: 0:02:18
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_vgacontroller 
# Start time: 02:52:42 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_vgacontroller(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.vgacontroller(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_vgacontroller/i_vgacontroller/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_vgacontroller/i_vgacontroller/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_vgacontroller/i_vgacontroller/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
do 41_vgacontroller_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:53:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:53:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:53:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:53:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:59 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 02:53:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:59 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 02:53:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_vgacontroller_sim.do
# End time: 02:54:01 on Feb 23,2018, Elapsed time: 0:01:19
# Errors: 0, Warnings: 8
# vsim -t ns -novopt -lib work work.tb_vgacontroller 
# Start time: 02:54:01 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_vgacontroller(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.vgacontroller(rtl)
# ** Error: (vsim-3732) ../tb/tb_vgacontroller_sim.vhd(78): No default binding for component instance 'i_vgacontroller'.
#    The following component ports are not on the entity:
#           blue_mux_i
#           green_mux_i
#           red_mux_i
#           blue_o
#           green_o
#           red_o
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller File: ../vhdl/vgacontroller_rtl.vhd
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./42_vgacontroller_sim.do PAUSED at line 1
do 41_vgacontroller_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:54:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:54:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:54:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:54:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:46 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 02:54:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:46 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 02:54:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_vgacontroller_sim.do
# vsim -t ns -novopt -lib work work.tb_vgacontroller 
# Start time: 02:54:01 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_vgacontroller(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.vgacontroller(rtl)
# ** Error: (vsim-3732) ../tb/tb_vgacontroller_sim.vhd(78): No default binding for component instance 'i_vgacontroller'.
#    The following component ports are not on the entity:
#           blue_mux_i
#           green_mux_i
#           red_mux_i
#           blue_o
#           green_o
#           red_o
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller File: ../vhdl/vgacontroller_rtl.vhd
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./42_vgacontroller_sim.do PAUSED at line 1
do 41_vgacontroller_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:56:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:56:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:56:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:56:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:56:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:56:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:56:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:56:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:56:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 02:56:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:56:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# ** Error: ../tb/tb_vgacontroller_sim.vhd(60): (vcom-1484) Unknown formal identifier "red_o".
# ** Error: ../tb/tb_vgacontroller_sim.vhd(61): (vcom-1484) Unknown formal identifier "green_o".
# ** Error: ../tb/tb_vgacontroller_sim.vhd(62): (vcom-1484) Unknown formal identifier "blue_o".
# ** Error: ../tb/tb_vgacontroller_sim.vhd(64): (vcom-1484) Unknown formal identifier "red_mux_i".
# ** Error: ../tb/tb_vgacontroller_sim.vhd(65): (vcom-1484) Unknown formal identifier "green_mux_i".
# ** Error: ../tb/tb_vgacontroller_sim.vhd(66): (vcom-1484) Unknown formal identifier "blue_mux_i".
# ** Error: ../tb/tb_vgacontroller_sim.vhd(119): VHDL Compiler exiting
# End time: 02:56:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./41_vgacontroller_compile.do line 7
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_vgacontroller_sim.vhd"
do 42_vgacontroller_sim.do
# vsim -t ns -novopt -lib work work.tb_vgacontroller 
# Start time: 02:54:01 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_vgacontroller(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.vgacontroller(rtl)
# ** Error: (vsim-3732) ../tb/tb_vgacontroller_sim.vhd(78): No default binding for component instance 'i_vgacontroller'.
#    The following component ports are not on the entity:
#           blue_mux_i
#           green_mux_i
#           red_mux_i
#           blue_o
#           green_o
#           red_o
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller File: ../vhdl/vgacontroller_rtl.vhd
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./42_vgacontroller_sim.do PAUSED at line 1
do 41_vgacontroller_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:57:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:57:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:57:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:57:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:57:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:57:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:57:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:57:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:57:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_vgacontroller
# End time: 02:57:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:57:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_vgacontroller_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_vgacontroller
# -- Loading entity tb_vgacontroller
# End time: 02:57:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_vgacontroller_sim.do
# vsim -t ns -novopt -lib work work.tb_vgacontroller 
# Start time: 02:54:01 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_vgacontroller(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.vgacontroller(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_vgacontroller/i_vgacontroller
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:14 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 02:58:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:14 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 02:58:14 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 02:58:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 02:58:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 02:58:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 02:58:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 02:58:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 02:58:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:58:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:58:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:58:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:58:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 02:58:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(206): (vcom-1035) Formal port "red_mux_i" has OPEN or no actual associated with it.
# ** Error: ../vhdl/top_VGA_rtl.vhd(206): (vcom-1035) Formal port "green_mux_i" has OPEN or no actual associated with it.
# ** Error: ../vhdl/top_VGA_rtl.vhd(206): (vcom-1035) Formal port "blue_mux_i" has OPEN or no actual associated with it.
# ** Error: ../vhdl/top_VGA_rtl.vhd(229): VHDL Compiler exiting
# End time: 02:58:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 02:58:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 02:58:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 02:58:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 02:58:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 02:58:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 02:58:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 02:58:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 02:58:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 02:58:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 02:58:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 02:58:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 02:58:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 02:58:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 02:58:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:47 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 02:58:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:47 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 02:58:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 02:58:56 on Feb 23,2018, Elapsed time: 0:04:55
# Errors: 10, Warnings: 5
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 02:58:56 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:52 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:02:52 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:02:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:02:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:02:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:02:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:02:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:02:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:02:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:02:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:02:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:02:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:02:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:02:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:02:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:53 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:02:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:53 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:02:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:02:56 on Feb 23,2018, Elapsed time: 0:04:00
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:02:56 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/red_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/green_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/blue_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/hsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_vga/i_top_VGA/vsync_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:06:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:06:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:06:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:06:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:06:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:06:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:06:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:06:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:06:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:06:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:06:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:06:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:06:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:06:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:36 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:06:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:36 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:06:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:06:39 on Feb 23,2018, Elapsed time: 0:03:43
# Errors: 0, Warnings: 11
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:06:39 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# ** Error: (vsim-3732) ../tb/tb_top_VGA_sim.vhd(66): No default binding for component instance 'i_top_VGA'.
#    The following component ports are not on the entity:
#           blue_o
#           green_o
#           red_o
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA File: ../vhdl/top_VGA_rtl.vhd
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./92_top_VGA.do PAUSED at line 1
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:09:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:09:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:09:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:09:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:09:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:09:07 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:07 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:09:08 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:08 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:09:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:08 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:09:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:08 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:09:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:08 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:09:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:08 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:09:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:08 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:09:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:08 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:09:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:08 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:09:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:08 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:09:08 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:06:39 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# ** Error: (vsim-3732) ../tb/tb_top_VGA_sim.vhd(66): No default binding for component instance 'i_top_VGA'.
#    The following component ports are not on the entity:
#           vsync_o
#           hsync_o
#           blue_o
#           green_o
#           red_o
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA File: ../vhdl/top_VGA_rtl.vhd
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./92_top_VGA.do PAUSED at line 1
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:10:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:10:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:10:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:10:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:10:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:10:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:10:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:10:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:10:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:10:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:10:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:10:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:10:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:02 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(204): (vcom-1484) Unknown formal identifier "red_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(205): (vcom-1484) Unknown formal identifier "green_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(206): (vcom-1484) Unknown formal identifier "blue_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(224): VHDL Compiler exiting
# End time: 03:10:02 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:10:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:10:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:10:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:10:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:33 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:10:33 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:33 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:10:33 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:33 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:10:33 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:33 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:10:33 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:33 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:10:33 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:33 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:10:33 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:33 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:10:33 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:33 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:10:33 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:33 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:10:33 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:33 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:10:33 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:33 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:10:33 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:33 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:10:33 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:06:39 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# ** Error: (vsim-3732) ../tb/tb_top_VGA_sim.vhd(66): No default binding for component instance 'i_top_VGA'.
#    The following component ports are not on the entity:
#           vsync_o
#           hsync_o
#           blue_o
#           green_o
#           red_o
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA File: ../vhdl/top_VGA_rtl.vhd
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./92_top_VGA.do PAUSED at line 1
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:11:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:11:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:11:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:11:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:11:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:11:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:11:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:11:06 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:11:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:11:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:11:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:11:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:11:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:11:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:06 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:11:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:06 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# ** Error: ../tb/tb_top_VGA_sim.vhd(32): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 03:11:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 23
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_top_VGA_sim.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:11:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:11:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:11:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:11:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:11:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:11:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:11:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:11:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:11:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:11:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:11:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:11:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:11:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:11:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:17 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:11:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:17 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# ** Error: ../tb/tb_top_VGA_sim.vhd(32): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 03:11:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 23
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_top_VGA_sim.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:31 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:11:31 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:31 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:11:31 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:11:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:11:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:11:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:11:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:11:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:11:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:11:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:11:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:11:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:11:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:11:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:11:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:32 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:11:33 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:11:33 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:11:33 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:06:39 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:12:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:12:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:12:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:12:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:12:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:12:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:12:26 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:12:26 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:12:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:12:30 on Feb 23,2018, Elapsed time: 0:05:51
# Errors: 3, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:12:30 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Failure: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34599995 ns  Iteration: 0  Process: /tb_top_vga/i_top_VGA/i_vga_monitor/p_htiming File: ../vhdl/vga_monitor_sim.vhd
# Break in Process p_htiming at ../vhdl/vga_monitor_sim.vhd line 331
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:13:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:13:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:13:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:13:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:13:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:13:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:13:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:13:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:13:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:13:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:13:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:13:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:13:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:13:11 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:11 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:13:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:11 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:13:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:13:13 on Feb 23,2018, Elapsed time: 0:00:43
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:13:13 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:16:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:16:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:16:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:16:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:16:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:16:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:16:25 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:16:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:16:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:16:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:16:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:16:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:16:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:16:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:16:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:16:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:16:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:16:28 on Feb 23,2018, Elapsed time: 0:03:15
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:16:28 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:31 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:19:31 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:31 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:19:31 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:31 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:19:31 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:31 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:19:31 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:31 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:19:31 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:31 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:19:32 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:19:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:19:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:19:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:19:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:19:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:19:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:19:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:19:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:32 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:19:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:32 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:19:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:19:35 on Feb 23,2018, Elapsed time: 0:03:07
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:19:35 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 1 ms  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 16743995 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 16770235 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 17799995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 34599995 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:22:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:22:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:22:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:22:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:22:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:22:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:22:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:22:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:22:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:22:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:22:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:22:25 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:22:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:22:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:22:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# ** Error: ../tb/tb_top_VGA_sim.vhd(77): (vcom-1136) Unknown identifier "s".
# ** Error: ../tb/tb_top_VGA_sim.vhd(77): Integer literal 1 is not of type std.STANDARD.TIME.
# ** Error: ../tb/tb_top_VGA_sim.vhd(90): VHDL Compiler exiting
# End time: 03:22:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 23
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_top_VGA_sim.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:22:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:22:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:22:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:22:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:22:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:22:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:22:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:22:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:22:48 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:22:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:22:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:22:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:22:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:22:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:48 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:22:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:48 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:22:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:22:51 on Feb 23,2018, Elapsed time: 0:03:16
# Errors: 6, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:22:51 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Error: (vish-4014) No objects found matching '/tb_top_VGA/i_top_VGA/red_mux_o'.
# Executing ONERROR command at macro ./top_VGA_wave.do line 15
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:25:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:25:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:25:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:25:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:25:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:25:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:25:40 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:25:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:25:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:25:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:25:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:25:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:25:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(128): (vcom-1294) Declaration with designator "red_o" already exists in this region.
# ** =====> Prior declaration of "red_o" is at ../vhdl/top_VGA_.vhd(29).
# ** Error: ../vhdl/top_VGA_rtl.vhd(129): (vcom-1294) Declaration with designator "green_o" already exists in this region.
# ** =====> Prior declaration of "green_o" is at ../vhdl/top_VGA_.vhd(30).
# ** Error: ../vhdl/top_VGA_rtl.vhd(130): (vcom-1294) Declaration with designator "blue_o" already exists in this region.
# ** =====> Prior declaration of "blue_o" is at ../vhdl/top_VGA_.vhd(31).
# ** Error: ../vhdl/top_VGA_rtl.vhd(219): VHDL Compiler exiting
# End time: 03:25:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:26:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:26:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:26:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:26:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:26:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:26:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:26:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:26:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:26:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:26:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:26:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:26:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:26:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:26:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:26:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:26:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:26:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:26:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:26:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:26:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:26:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:26:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:26:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:26:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:26:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:26:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:26:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(217): Cannot read output "red_o".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../vhdl/top_VGA_rtl.vhd(217): Cannot read output "green_o".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../vhdl/top_VGA_rtl.vhd(217): Cannot read output "blue_o".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../vhdl/top_VGA_rtl.vhd(219): VHDL Compiler exiting
# End time: 03:26:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:27:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:27:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:27:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:27:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:27:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:27:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:27:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:27:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:27:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:27:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:27:27 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:27 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:27:27 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:27 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:27:27 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:27 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(128): (vcom-1294) Declaration with designator "red_o" already exists in this region.
# ** =====> Prior declaration of "red_o" is at ../vhdl/top_VGA_.vhd(29).
# ** Error: ../vhdl/top_VGA_rtl.vhd(129): (vcom-1294) Declaration with designator "green_o" already exists in this region.
# ** =====> Prior declaration of "green_o" is at ../vhdl/top_VGA_.vhd(30).
# ** Error: ../vhdl/top_VGA_rtl.vhd(130): (vcom-1294) Declaration with designator "blue_o" already exists in this region.
# ** =====> Prior declaration of "blue_o" is at ../vhdl/top_VGA_.vhd(31).
# ** Error: ../vhdl/top_VGA_rtl.vhd(191): (vcom-1136) Unknown identifier "red".
# ** Error: ../vhdl/top_VGA_rtl.vhd(192): (vcom-1136) Unknown identifier "green".
# ** Error: ../vhdl/top_VGA_rtl.vhd(193): (vcom-1136) Unknown identifier "blue".
# ** Error: ../vhdl/top_VGA_rtl.vhd(212): (vcom-1136) Unknown identifier "red".
# ** Error: ../vhdl/top_VGA_rtl.vhd(213): (vcom-1136) Unknown identifier "green".
# ** Error: ../vhdl/top_VGA_rtl.vhd(214): (vcom-1136) Unknown identifier "blue".
# ** Error: ../vhdl/top_VGA_rtl.vhd(219): (vcom-1136) Unknown identifier "red".
# ** Error: ../vhdl/top_VGA_rtl.vhd(220): (vcom-1136) Unknown identifier "green".
# ** Error: ../vhdl/top_VGA_rtl.vhd(221): (vcom-1136) Unknown identifier "blue".
# ** Error: ../vhdl/top_VGA_rtl.vhd(223): VHDL Compiler exiting
# End time: 03:27:27 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 13, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:27:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:27:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:27:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:27:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:27:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:27:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:27:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:27:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:27:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:27:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:27:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:27:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:27:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:27:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:41 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:27:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:41 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:27:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:27:44 on Feb 23,2018, Elapsed time: 0:04:53
# Errors: 33, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:27:44 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Error: (vish-4014) No objects found matching '/tb_top_VGA/i_top_VGA/red_mux_o'.
# Executing ONERROR command at macro ./top_VGA_wave.do line 15
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 92_top_VGA.do
# End time: 03:28:21 on Feb 23,2018, Elapsed time: 0:00:37
# Errors: 3, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:28:21 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:30:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:30:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:30:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:30:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:30:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:30:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:30:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:30:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:30:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:30:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:30:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:30:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:30:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:30:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:26 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:30:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:26 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:30:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:30:29 on Feb 23,2018, Elapsed time: 0:02:08
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:30:29 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Error: (vish-4014) No objects found matching '/tb_top_VGA/i_top_VGA/hsync_o_o'.
# Executing ONERROR command at macro ./top_VGA_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/tb_top_VGA/i_top_VGA/vsync_o_o'.
# Executing ONERROR command at macro ./top_VGA_wave.do line 19
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:31:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:31:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:05 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:31:06 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:31:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:31:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:31:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:31:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:31:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:31:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:31:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:31:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:31:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:31:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:06 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:31:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:06 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:31:06 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:06 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:31:07 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:31:09 on Feb 23,2018, Elapsed time: 0:00:40
# Errors: 6, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:31:09 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:32:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:32:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:32:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:32:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:32:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:32:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:32:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:32:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:32:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:32:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:32:10 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:32:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:32:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:32:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:10 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:32:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:10 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:32:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:32:12 on Feb 23,2018, Elapsed time: 0:01:03
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:32:12 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Failure: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33600045 ns  Iteration: 0  Process: /tb_top_vga/i_top_VGA/i_vga_monitor/p_htiming File: ../vhdl/vga_monitor_sim.vhd
# Break in Process p_htiming at ../vhdl/vga_monitor_sim.vhd line 331
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:33:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:33:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:33:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:33:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:33:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:33:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:33:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:33:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:33:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:33:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:33:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:33:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:33:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:33:05 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:05 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:33:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:33:05 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:33:05 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:33:06 on Feb 23,2018, Elapsed time: 0:00:54
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:33:06 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 92_top_VGA.do
# End time: 03:35:06 on Feb 23,2018, Elapsed time: 0:02:00
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:35:06 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:36:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:36:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:36:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:36:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:36:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:36:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:36:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:36:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:36:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:36:25 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:36:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:36:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:36:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:36:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:36:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:36:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:36:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:36:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:36:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:36:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:36:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:36:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:36:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:36:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:36:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:36:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:36:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:36:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:36:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:36:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:36:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:36:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:36:28 on Feb 23,2018, Elapsed time: 0:01:22
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:36:28 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:39:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:39:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:39:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:39:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:39:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:39:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:39:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:39:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:39:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:39:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:39:29 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:29 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:39:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:29 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:39:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:29 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:39:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:29 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:39:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:29 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:39:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:39:32 on Feb 23,2018, Elapsed time: 0:03:04
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:39:32 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Failure: VGA Monitor: No blanking value on RGB signals during horizontal sync pulse in line 492, frame 0!
#    Time: 15774125 ns  Iteration: 3  Process: /tb_top_vga/i_top_VGA/i_vga_monitor/p_htiming File: ../vhdl/vga_monitor_sim.vhd
# Break in Process p_htiming at ../vhdl/vga_monitor_sim.vhd line 267
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:41:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:41:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:41:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:41:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:41:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:41:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:41:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:41:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:41:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:41:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:41:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:41:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:41:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:41:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:36 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:41:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:36 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:41:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:41:38 on Feb 23,2018, Elapsed time: 0:02:06
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:41:38 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:47:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:47:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:47:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:47:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:47:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:47:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:47:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:47:20 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:20 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:47:21 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:21 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# ** Error (suppressible): ../vhdl/vga_monitor_sim.vhd(76): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Error: ../vhdl/vga_monitor_sim.vhd(479): VHDL Compiler exiting
# End time: 03:47:21 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 14
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/vga_monitor_sim.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:49:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:49:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:49:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:49:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:49:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:49:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:49:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:49:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:49:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:49:11 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:49:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:49:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:49:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:11 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:49:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:11 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:49:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:11 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:49:11 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:49:14 on Feb 23,2018, Elapsed time: 0:07:36
# Errors: 4, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:49:14 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: START TIMING CHECK VGA
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: START TIMING CHECK VGA
#    Time: 0 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 0 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15680045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15744045 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15770285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15774125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15776045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15801645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15802285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15806125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15808045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15833645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15834285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15838125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15840045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15865645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15866285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15870125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15872045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15897645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15898285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15902125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15904045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15929645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15930285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15934125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15936045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15961645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15962285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15966125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15968045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15993645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15994285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 15998125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16000045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16025645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16026285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16030125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16032045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16057645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16058285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16062125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16064045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16089645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16090285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16094125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16096045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16121645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16122285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16126125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16128045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16153645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16154285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16158125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16160045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16185645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16186285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16190125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16192045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16217645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16218285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16222125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16224045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16249645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16250285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16254125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16256045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16281645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16282285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16286125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16288045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16313645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16314285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16318125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16320045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16345645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16346285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16350125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16352045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16377645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16378285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16382125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16384045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16409645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16410285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16414125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16416045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16441645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16442285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16446125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16448045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16473645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16474285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16478125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16480045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16505645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16506285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16510125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16512045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16537645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16538285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16542125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16544045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16569645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16570285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16574125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16576045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16601645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16602285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16606125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16608045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16633645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16634285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16638125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16640045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16665645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16666285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16670125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16672045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16697645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16698285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16702125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16704045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16729645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16730285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16734125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16736045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16761645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16762285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16766125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16768045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16793645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16794285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16798125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16800045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16825645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16826285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16830125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16832045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16857645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16858285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16862125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16864045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16889645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16890285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16894125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16896045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16921645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16922285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16926125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16928045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16953645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16954285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16958125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16960045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16985645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16986285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16990125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 16992045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17017645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17018285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17022125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17024045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17049645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17050285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17054125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17056045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17081645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17082285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17086125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17088045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17113645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17114285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17118125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17120045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17145645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17146285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17150125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17152045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17177645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17178285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17182125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17184045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17209645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17210285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17214125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17216045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17241645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17242285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17246125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17248045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17273645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17274285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17278125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17280045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17305645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17306285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17310125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17312045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17337645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17338285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17342125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17344045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17369645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17370285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17374125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17376045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17401645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17402285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17406125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17408045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17433645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17434285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17438125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17440045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17465645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17466285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17470125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17472045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17497645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17498285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17502125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17504045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17529645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17530285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17534125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17536045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17561645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17562285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17566125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17568045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17593645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17594285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17598125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17600045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17625645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17626285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17630125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17632045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17657645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17658285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17662125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17664045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17689645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17690285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17694125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17696045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17721645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17722285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17726125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17728045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17753645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17754285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17758125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17760045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17785645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17786285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17790125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17792045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17817645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17818285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17822125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17824045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17849645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17850285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17854125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17856045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17881645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17882285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17886125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17888045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17913645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17914285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17918125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17920045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17945645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17946285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17950125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17952045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17977645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17978285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17982125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 17984045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18009645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18010285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18014125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18016045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18041645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18042285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18046125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18048045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18073645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18074285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18078125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18080045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18105645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18106285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18110125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18112045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18137645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18138285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18142125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18144045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18169645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18170285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18174125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18176045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18201645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18202285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18206125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18208045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18233645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18234285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18238125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18240045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18265645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18266285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18270125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18272045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18297645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18298285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18302125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18304045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18329645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18330285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18334125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18336045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18361645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18362285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18366125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18368045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18393645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18394285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18398125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18400045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18425645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18426285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18430125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18432045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18457645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18458285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18462125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18464045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18489645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18490285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18494125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18496045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18521645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18522285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18526125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18528045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18553645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18554285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18558125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18560045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18585645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18586285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18590125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18592045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18617645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18618285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18622125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18624045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18649645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18650285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18654125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18656045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18681645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18682285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18686125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18688045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18713645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18714285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18718125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18720045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18745645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18746285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18750125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18752045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18777645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18778285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18782125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18784045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18809645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18810285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18814125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18816045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18841645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18842285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18846125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18848045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18873645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18874285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18878125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18880045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18905645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18906285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18910125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18912045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18937645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18938285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18942125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18944045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18969645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18970285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18974125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 18976045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19001645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19002285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19006125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19008045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19033645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19034285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19038125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19040045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19065645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19066285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19070125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19072045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19097645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19098285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19102125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19104045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19129645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19130285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19134125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19136045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19161645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19162285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19166125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19168045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19193645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19194285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19198125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19200045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19225645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19226285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19230125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19232045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19257645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19258285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19262125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19264045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19289645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19290285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19294125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19296045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19321645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19322285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19326125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19328045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19353645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19354285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19358125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19360045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19385645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19386285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19390125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19392045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19417645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19418285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19422125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19424045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19449645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19450285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19454125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19456045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19481645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19482285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19486125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19488045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19513645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19514285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19518125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19520045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19545645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19546285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19550125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19552045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19577645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19578285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19582125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19584045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19609645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19610285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19614125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19616045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19641645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19642285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19646125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19648045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19673645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19674285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19678125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19680045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19705645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19706285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19710125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19712045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19737645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19738285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19742125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19744045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19769645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19770285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19774125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19776045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19801645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19802285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19806125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19808045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19833645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19834285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19838125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19840045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19865645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19866285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19870125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19872045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19897645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19898285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19902125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19904045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19929645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19930285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19934125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19936045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19961645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19962285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19966125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19968045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19993645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19994285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 19998125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20000045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20025645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20026285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20030125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20032045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20057645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20058285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20062125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20064045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20089645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20090285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20094125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20096045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20121645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20122285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20126125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20128045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20153645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20154285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20158125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20160045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20185645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20186285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20190125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20192045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20217645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20218285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20222125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20224045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20249645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20250285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20254125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20256045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20281645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20282285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20286125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20288045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20313645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20314285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20318125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20320045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20345645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20346285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20350125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20352045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20377645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20378285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20382125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20384045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20409645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20410285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20414125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20416045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20441645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20442285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20446125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20448045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20473645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20474285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20478125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20480045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20505645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20506285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20510125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20512045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20537645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20538285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20542125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20544045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20569645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20570285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20574125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20576045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20601645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20602285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20606125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20608045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20633645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20634285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20638125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20640045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20665645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20666285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20670125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20672045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20697645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20698285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20702125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20704045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20729645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20730285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20734125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20736045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20761645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20762285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20766125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20768045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20793645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20794285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20798125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20800045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20825645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20826285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20830125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20832045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20857645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20858285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20862125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20864045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20889645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20890285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20894125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20896045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20921645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20922285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20926125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20928045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20953645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20954285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20958125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20960045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20985645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20986285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20990125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 20992045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21017645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21018285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21022125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21024045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21049645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21050285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21054125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21056045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21081645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21082285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21086125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21088045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21113645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21114285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21118125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21120045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21145645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21146285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21150125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21152045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21177645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21178285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21182125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21184045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21209645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21210285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21214125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21216045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21241645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21242285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21246125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21248045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21273645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21274285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21278125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21280045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21305645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21306285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21310125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21312045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21337645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21338285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21342125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21344045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21369645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21370285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21374125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21376045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21401645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21402285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21406125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21408045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21433645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21434285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21438125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21440045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21465645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21466285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21470125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21472045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21497645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21498285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21502125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21504045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21529645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21530285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21534125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21536045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21561645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21562285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21566125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21568045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21593645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21594285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21598125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21600045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21625645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21626285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21630125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21632045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21657645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21658285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21662125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21664045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21689645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21690285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21694125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21696045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21721645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21722285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21726125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21728045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21753645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21754285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21758125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21760045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21785645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21786285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21790125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21792045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21817645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21818285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21822125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21824045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21849645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21850285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21854125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21856045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21881645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21882285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21886125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21888045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21913645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21914285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21918125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21920045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21945645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21946285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21950125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21952045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21977645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21978285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21982125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 21984045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22009645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22010285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22014125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22016045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22041645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22042285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22046125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22048045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22073645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22074285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22078125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22080045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22105645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22106285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22110125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22112045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22137645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22138285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22142125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22144045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22169645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22170285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22174125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22176045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22201645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22202285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22206125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22208045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22233645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22234285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22238125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22240045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22265645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22266285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22270125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22272045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22297645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22298285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22302125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22304045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22329645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22330285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22334125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22336045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22361645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22362285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22366125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22368045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22393645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22394285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22398125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22400045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22425645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22426285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22430125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22432045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22457645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22458285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22462125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22464045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22489645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22490285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22494125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22496045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22521645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22522285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22526125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22528045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22553645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22554285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22558125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22560045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22585645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22586285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22590125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22592045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22617645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22618285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22622125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22624045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22649645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22650285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22654125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22656045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22681645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22682285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22686125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22688045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22713645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22714285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22718125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22720045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22745645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22746285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22750125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22752045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22777645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22778285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22782125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22784045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22809645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22810285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22814125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22816045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22841645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22842285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22846125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22848045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22873645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22874285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22878125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22880045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22905645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22906285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22910125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22912045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22937645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22938285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22942125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22944045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22969645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22970285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22974125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 22976045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23001645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23002285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23006125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23008045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23033645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23034285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23038125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23040045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23065645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23066285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23070125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23072045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23097645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23098285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23102125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23104045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23129645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23130285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23134125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23136045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23161645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23162285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23166125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23168045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23193645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23194285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23198125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23200045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23225645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23226285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23230125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23232045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23257645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23258285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23262125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23264045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23289645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23290285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23294125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23296045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23321645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23322285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23326125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23328045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23353645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23354285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23358125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23360045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23385645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23386285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23390125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23392045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23417645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23418285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23422125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23424045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23449645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23450285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23454125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23456045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23481645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23482285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23486125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23488045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23513645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23514285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23518125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23520045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23545645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23546285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23550125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23552045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23577645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23578285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23582125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23584045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23609645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23610285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23614125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23616045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23641645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23642285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23646125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23648045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23673645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23674285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23678125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23680045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23705645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23706285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23710125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23712045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23737645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23738285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23742125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23744045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23769645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23770285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23774125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23776045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23801645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23802285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23806125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23808045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23833645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23834285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23838125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23840045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23865645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23866285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23870125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23872045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23897645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23898285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23902125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23904045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23929645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23930285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23934125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23936045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23961645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23962285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23966125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23968045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23993645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23994285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 23998125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24000045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24025645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24026285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24030125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24032045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24057645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24058285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24062125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24064045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24089645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24090285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24094125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24096045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24121645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24122285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24126125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24128045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24153645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24154285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24158125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24160045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24185645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24186285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24190125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24192045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24217645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24218285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24222125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24224045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24249645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24250285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24254125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24256045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24281645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24282285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24286125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24288045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24313645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24314285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24318125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24320045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24345645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24346285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24350125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24352045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24377645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24378285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24382125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24384045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24409645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24410285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24414125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24416045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24441645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24442285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24446125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24448045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24473645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24474285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24478125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24480045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24505645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24506285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24510125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24512045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24537645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24538285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24542125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24544045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24569645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24570285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24574125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24576045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24601645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24602285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24606125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24608045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24633645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24634285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24638125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24640045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24665645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24666285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24670125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24672045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24697645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24698285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24702125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24704045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24729645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24730285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24734125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24736045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24761645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24762285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24766125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24768045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24793645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24794285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24798125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24800045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24825645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24826285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24830125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24832045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24857645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24858285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24862125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24864045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24889645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24890285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24894125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24896045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24921645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24922285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24926125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24928045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24953645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24954285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24958125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24960045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24985645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24986285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24990125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 24992045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25017645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25018285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25022125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25024045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25049645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25050285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25054125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25056045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25081645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25082285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25086125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25088045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25113645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25114285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25118125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25120045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25145645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25146285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25150125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25152045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25177645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25178285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25182125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25184045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25209645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25210285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25214125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25216045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25241645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25242285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25246125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25248045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25273645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25274285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25278125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25280045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25305645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25306285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25310125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25312045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25337645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25338285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25342125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25344045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25369645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25370285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25374125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25376045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25401645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25402285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25406125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25408045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25433645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25434285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25438125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25440045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25465645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25466285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25470125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25472045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25497645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25498285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25502125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25504045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25529645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25530285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25534125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25536045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25561645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25562285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25566125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25568045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25593645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25594285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25598125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25600045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25625645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25626285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25630125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25632045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25657645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25658285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25662125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25664045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25689645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25690285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25694125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25696045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25721645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25722285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25726125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25728045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25753645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25754285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25758125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25760045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25785645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25786285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25790125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25792045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25817645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25818285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25822125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25824045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25849645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25850285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25854125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25856045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25881645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25882285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25886125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25888045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25913645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25914285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25918125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25920045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25945645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25946285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25950125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25952045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25977645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25978285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25982125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 25984045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26009645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26010285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26014125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26016045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26041645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26042285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26046125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26048045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26073645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26074285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26078125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26080045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26105645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26106285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26110125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26112045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26137645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26138285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26142125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26144045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26169645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26170285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26174125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26176045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26201645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26202285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26206125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26208045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26233645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26234285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26238125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26240045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26265645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26266285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26270125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26272045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26297645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26298285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26302125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26304045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26329645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26330285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26334125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26336045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26361645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26362285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26366125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26368045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26393645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26394285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26398125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26400045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26425645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26426285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26430125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26432045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26457645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26458285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26462125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26464045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26489645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26490285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26494125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26496045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26521645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26522285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26526125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26528045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26553645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26554285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26558125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26560045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26585645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26586285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26590125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26592045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26617645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26618285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26622125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26624045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26649645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26650285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26654125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26656045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26681645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26682285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26686125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26688045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26713645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26714285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26718125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26720045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26745645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26746285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26750125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26752045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26777645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26778285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26782125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26784045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26809645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26810285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26814125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26816045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26841645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26842285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26846125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26848045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26873645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26874285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26878125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26880045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26905645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26906285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26910125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26912045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26937645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26938285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26942125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26944045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26969645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26970285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26974125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 26976045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27001645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27002285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27006125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27008045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27033645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27034285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27038125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27040045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27065645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27066285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27070125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27072045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27097645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27098285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27102125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27104045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27129645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27130285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27134125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27136045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27161645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27162285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27166125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27168045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27193645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27194285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27198125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27200045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27225645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27226285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27230125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27232045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27257645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27258285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27262125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27264045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27289645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27290285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27294125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27296045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27321645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27322285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27326125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27328045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27353645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27354285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27358125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27360045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27385645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27386285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27390125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27392045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27417645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27418285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27422125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27424045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27449645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27450285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27454125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27456045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27481645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27482285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27486125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27488045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27513645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27514285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27518125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27520045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27545645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27546285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27550125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27552045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27577645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27578285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27582125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27584045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27609645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27610285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27614125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27616045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27641645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27642285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27646125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27648045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27673645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27674285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27678125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27680045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27705645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27706285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27710125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27712045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27737645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27738285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27742125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27744045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27769645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27770285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27774125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27776045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27801645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27802285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27806125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27808045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27833645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27834285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27838125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27840045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27865645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27866285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27870125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27872045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27897645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27898285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27902125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27904045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27929645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27930285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27934125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27936045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27961645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27962285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27966125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27968045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27993645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27994285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 27998125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28000045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28025645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28026285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28030125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28032045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28057645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28058285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28062125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28064045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28089645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28090285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28094125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28096045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28121645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28122285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28126125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28128045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28153645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28154285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28158125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28160045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28185645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28186285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28190125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28192045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28217645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28218285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28222125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28224045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28249645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28250285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28254125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28256045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28281645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28282285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28286125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28288045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28313645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28314285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28318125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28320045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28345645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28346285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28350125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28352045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28377645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28378285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28382125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28384045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28409645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28410285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28414125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28416045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28441645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28442285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28446125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28448045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28473645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28474285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28478125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28480045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28505645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28506285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28510125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28512045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28537645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28538285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28542125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28544045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28569645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28570285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28574125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28576045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28601645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28602285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28606125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28608045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28633645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28634285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28638125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28640045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28665645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28666285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28670125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28672045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28697645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28698285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28702125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28704045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28729645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28730285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28734125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28736045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28761645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28762285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28766125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28768045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28793645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28794285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28798125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28800045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28825645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28826285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28830125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28832045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28857645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28858285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28862125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28864045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28889645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28890285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28894125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28896045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28921645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28922285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28926125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28928045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28953645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28954285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28958125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28960045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28985645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28986285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28990125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 28992045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29017645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29018285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29022125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29024045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29049645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29050285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29054125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29056045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29081645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29082285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29086125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29088045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29113645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29114285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29118125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29120045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29145645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29146285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29150125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29152045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29177645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29178285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29182125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29184045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29209645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29210285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29214125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29216045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29241645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29242285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29246125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29248045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29273645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29274285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29278125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29280045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29305645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29306285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29310125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29312045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29337645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29338285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29342125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29344045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29369645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29370285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29374125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29376045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29401645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29402285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29406125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29408045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29433645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29434285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29438125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29440045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29465645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29466285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29470125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29472045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29497645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29498285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29502125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29504045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29529645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29530285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29534125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29536045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29561645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29562285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29566125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29568045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29593645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29594285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29598125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29600045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29625645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29626285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29630125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29632045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29657645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29658285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29662125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29664045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29689645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29690285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29694125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29696045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29721645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29722285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29726125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29728045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29753645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29754285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29758125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29760045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29785645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29786285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29790125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29792045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29817645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29818285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29822125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29824045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29849645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29850285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29854125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29856045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29881645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29882285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29886125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29888045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29913645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29914285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29918125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29920045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29945645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29946285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29950125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29952045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29977645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29978285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29982125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 29984045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30009645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30010285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30014125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30016045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30041645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30042285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30046125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30048045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30073645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30074285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30078125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30080045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30105645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30106285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30110125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30112045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30137645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30138285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30142125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30144045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30169645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30170285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30174125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30176045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30201645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30202285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30206125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30208045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30233645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30234285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30238125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30240045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30265645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30266285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30270125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30272045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30297645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30298285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30302125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30304045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30329645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30330285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30334125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30336045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30361645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30362285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30366125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30368045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30393645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30394285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30398125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30400045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30425645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30426285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30430125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30432045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30457645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30458285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30462125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30464045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30489645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30490285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30494125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30496045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30521645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30522285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30526125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30528045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30553645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30554285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30558125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30560045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30585645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30586285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30590125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30592045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30617645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30618285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30622125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30624045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30649645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30650285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30654125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30656045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30681645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30682285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30686125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30688045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30713645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30714285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30718125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30720045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30745645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30746285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30750125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30752045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30777645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30778285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30782125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30784045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30809645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30810285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30814125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30816045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30841645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30842285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30846125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30848045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30873645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30874285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30878125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30880045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30905645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30906285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30910125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30912045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30937645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30938285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30942125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30944045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30969645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30970285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30974125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 30976045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31001645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31002285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31006125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31008045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31033645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31034285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31038125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31040045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31065645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31066285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31070125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31072045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31097645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31098285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31102125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31104045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31129645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31130285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31134125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31136045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31161645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31162285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31166125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31168045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31193645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31194285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31198125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31200045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31225645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31226285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31230125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31232045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31257645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31258285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31262125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31264045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31289645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31290285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31294125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31296045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31321645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31322285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31326125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31328045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31353645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31354285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31358125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31360045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31385645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31386285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31390125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31392045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31417645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31418285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31422125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31424045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31449645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31450285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31454125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31456045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31481645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31482285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31486125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31488045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31513645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31514285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31518125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31520045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31545645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31546285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31550125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31552045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31577645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31578285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31582125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31584045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31609645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31610285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31614125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31616045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31641645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31642285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31646125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31648045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31673645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31674285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31678125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31680045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31705645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31706285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31710125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31712045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31737645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31738285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31742125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31744045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31769645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31770285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31774125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31776045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31801645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31802285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31806125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31808045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31833645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31834285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31838125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31840045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31865645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31866285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31870125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31872045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31897645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31898285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31902125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31904045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31929645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31930285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31934125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31936045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31961645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31962285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31966125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31968045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31993645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31994285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 31998125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32000045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32025645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32026285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32030125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32032045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32057645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32058285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32062125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32064045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32089645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32090285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32094125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32096045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32121645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32122285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32126125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32128045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32153645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32154285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32158125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32160045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32185645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32186285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32190125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32192045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32217645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32218285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32222125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32224045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32249645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32250285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32254125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32256045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32281645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32282285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32286125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32288045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32313645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32314285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32318125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32320045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32345645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32346285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32350125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32352045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32377645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32378285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32382125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32384045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32409645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32410285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32414125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32416045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32441645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32442285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32446125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32448045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32473645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32474285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32478125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32480045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32480045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32505645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32506285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32510125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32512045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32537645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32538285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32542125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32544045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32544045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32569645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32570285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32574125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32576045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32601645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32602285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32606125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32608045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32633645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32634285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32638125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32640045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32665645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32666285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32670125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32672045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32697645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32698285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32702125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32704045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32729645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32730285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32734125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32736045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32761645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32762285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32766125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32768045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32793645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32794285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32798125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32800045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32825645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32826285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32830125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32832045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32857645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32858285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32862125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32864045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32889645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32890285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32894125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32896045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32921645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32922285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32926125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32928045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32953645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32954285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32958125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32960045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32985645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32986285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32990125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 32992045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33017645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33018285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33022125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33024045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33049645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33050285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33054125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33056045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33081645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33082285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33086125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33088045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33113645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33114285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33118125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33120045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33145645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33146285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33150125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33152045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33177645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33178285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33182125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33184045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33209645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33210285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33214125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33216045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33241645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33242285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33246125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33248045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33273645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33274285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33278125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33280045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33305645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33306285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33310125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33312045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33337645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33338285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33342125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33344045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33369645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33370285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33374125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33376045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33401645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33402285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33406125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33408045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33433645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33434285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33438125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33440045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33465645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33466285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33470125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33472045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33497645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33498285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33502125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33504045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33529645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33530285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33534125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33536045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33561645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33562285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33566125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33568045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33593645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33594285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33598125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33600045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33625645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33626285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33630125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33632045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33657645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33658285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33662125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33664045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33689645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33690285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33694125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33696045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33721645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33722285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33726125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33728045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33753645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33754285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33758125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33760045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33785645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33786285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33790125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33792045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33817645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33818285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33822125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33824045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33849645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33850285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33854125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33856045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33881645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33882285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33886125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33888045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33913645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33914285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33918125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33920045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33945645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33946285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33950125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33952045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33977645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33978285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33982125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 33984045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34009645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34010285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34014125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34016045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34041645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34042285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34046125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34048045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34073645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34074285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34078125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34080045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34105645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34106285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34110125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34112045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34137645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34138285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34142125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34144045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34169645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34170285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34174125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34176045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34201645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34202285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34206125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34208045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34233645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34234285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34238125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34240045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34265645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34266285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34270125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34272045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34297645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34298285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34302125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34304045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34329645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34330285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34334125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34336045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34361645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34362285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34366125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34368045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34393645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34394285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34398125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34400045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34425645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34426285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34430125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34432045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34457645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34458285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34462125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34464045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34489645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34490285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34494125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34496045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34521645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34522285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34526125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34528045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34553645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34554285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34558125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34560045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34585645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34586285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34590125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34592045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34617645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34618285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34622125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34624045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34649645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34650285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34654125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34656045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34681645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34682285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34686125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34688045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34713645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34714285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34718125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34720045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34745645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34746285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34750125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34752045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34777645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34778285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34782125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34784045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34809645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34810285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34814125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34816045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34841645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34842285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34846125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34848045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34873645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34874285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34878125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34880045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34905645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34906285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34910125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34912045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34937645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34938285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34942125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34944045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34969645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34970285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34974125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 34976045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35001645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35002285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35006125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35008045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35033645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35034285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35038125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35040045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35065645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35066285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35070125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35072045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35097645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35098285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35102125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35104045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35129645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35130285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35134125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35136045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35161645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35162285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35166125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35168045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35193645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35194285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35198125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35200045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35225645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35226285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35230125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35232045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35257645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35258285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35262125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35264045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35289645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35290285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35294125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35296045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35321645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35322285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35326125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35328045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35353645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35354285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35358125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35360045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35385645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35386285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35390125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35392045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35417645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35418285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35422125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35424045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35449645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35450285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35454125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35456045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35481645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35482285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35486125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35488045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35513645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35514285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35518125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35520045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35545645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35546285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35550125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35552045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35577645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35578285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35582125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35584045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35609645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35610285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35614125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35616045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35641645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35642285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35646125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35648045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35673645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35674285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35678125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35680045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35705645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35706285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35710125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35712045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35737645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35738285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35742125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35744045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35769645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35770285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35774125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35776045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35801645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35802285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35806125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35808045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35833645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35834285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35838125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35840045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35865645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35866285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35870125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35872045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35897645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35898285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35902125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35904045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35929645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35930285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35934125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35936045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35961645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35962285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35966125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35968045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35993645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35994285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 35998125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36000045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36025645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36026285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36030125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36032045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36057645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36058285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36062125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36064045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36089645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36090285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36094125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36096045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36121645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36122285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36126125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36128045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36153645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36154285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36158125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36160045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36185645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36186285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36190125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36192045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36217645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36218285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36222125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36224045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36249645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36250285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36254125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36256045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36281645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36282285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36286125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36288045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36313645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36314285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36318125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36320045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36345645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36346285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36350125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36352045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36377645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36378285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36382125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36384045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36409645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36410285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36414125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36416045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36441645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36442285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36446125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36448045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36473645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36474285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36478125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36480045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36505645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36506285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36510125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36512045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36537645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36538285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36542125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36544045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36569645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36570285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36574125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36576045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36601645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36602285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36606125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36608045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36633645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36634285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36638125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36640045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36665645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36666285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36670125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36672045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36697645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36698285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36702125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36704045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36729645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36730285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36734125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36736045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36761645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36762285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36766125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36768045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36793645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36794285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36798125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36800045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36825645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36826285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36830125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36832045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36857645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36858285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36862125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36864045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36889645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36890285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36894125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36896045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36921645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36922285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36926125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36928045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36953645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36954285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36958125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36960045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36985645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36986285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36990125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 36992045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37017645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37018285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37022125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37024045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37049645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37050285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37054125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37056045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37081645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37082285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37086125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37088045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37113645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37114285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37118125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37120045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37145645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37146285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37150125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37152045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37177645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37178285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37182125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37184045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37209645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37210285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37214125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37216045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37241645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37242285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37246125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37248045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37273645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37274285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37278125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37280045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37305645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37306285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37310125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37312045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37337645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37338285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37342125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37344045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37369645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37370285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37374125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37376045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37401645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37402285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37406125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37408045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37433645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37434285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37438125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37440045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37465645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37466285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37470125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37472045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37497645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37498285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37502125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37504045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37529645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37530285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37534125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37536045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37561645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37562285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37566125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37568045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37593645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37594285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37598125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37600045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37625645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37626285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37630125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37632045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37657645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37658285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37662125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37664045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37689645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37690285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37694125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37696045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37721645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37722285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37726125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37728045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37753645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37754285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37758125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37760045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37785645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37786285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37790125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37792045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37817645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37818285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37822125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37824045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37849645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37850285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37854125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37856045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37881645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37882285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37886125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37888045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37913645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37914285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37918125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37920045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37945645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37946285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37950125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37952045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37977645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37978285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37982125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 37984045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38009645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38010285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38014125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38016045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38041645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38042285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38046125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38048045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38073645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38074285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38078125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38080045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38105645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38106285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38110125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38112045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38137645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38138285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38142125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38144045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38169645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38170285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38174125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38176045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38201645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38202285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38206125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38208045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38233645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38234285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38238125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38240045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38265645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38266285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38270125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38272045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38297645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38298285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38302125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38304045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38329645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38330285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38334125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38336045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38361645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38362285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38366125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38368045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38393645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38394285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38398125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38400045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38425645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38426285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38430125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38432045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38457645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38458285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38462125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38464045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38489645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38490285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38494125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38496045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38521645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38522285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38526125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38528045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38553645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38554285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38558125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38560045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38585645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38586285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38590125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38592045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38617645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38618285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38622125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38624045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38649645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38650285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38654125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38656045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38681645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38682285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38686125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38688045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38713645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38714285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38718125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38720045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38745645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38746285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38750125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38752045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38777645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38778285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38782125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38784045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38809645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38810285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38814125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38816045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38841645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38842285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38846125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38848045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38873645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38874285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38878125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38880045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38905645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38906285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38910125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38912045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38937645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38938285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38942125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38944045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38969645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38970285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38974125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 38976045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39001645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39002285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39006125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39008045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39033645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39034285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39038125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39040045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39065645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39066285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39070125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39072045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39097645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39098285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39102125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39104045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39129645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39130285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39134125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39136045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39161645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39162285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39166125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39168045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39193645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39194285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39198125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39200045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39225645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39226285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39230125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39232045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39257645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39258285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39262125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39264045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39289645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39290285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39294125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39296045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39321645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39322285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39326125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39328045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39353645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39354285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39358125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39360045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39385645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39386285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39390125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39392045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39417645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39418285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39422125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39424045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39449645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39450285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39454125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39456045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39481645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39482285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39486125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39488045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39513645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39514285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39518125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39520045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39545645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39546285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39550125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39552045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39577645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39578285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39582125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39584045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39609645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39610285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39614125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39616045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39641645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39642285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39646125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39648045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39673645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39674285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39678125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39680045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39705645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39706285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39710125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39712045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39737645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39738285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39742125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39744045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39769645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39770285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39774125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39776045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39801645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39802285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39806125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39808045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39833645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39834285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39838125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39840045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39865645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39866285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39870125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39872045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39897645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39898285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39902125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39904045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39929645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39930285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39934125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39936045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39961645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39962285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39966125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39968045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39993645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39994285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 39998125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40000045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40025645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40026285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40030125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40032045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40057645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40058285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40062125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40064045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40089645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40090285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40094125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40096045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40121645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40122285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40126125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40128045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40153645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40154285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40158125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40160045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40185645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40186285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40190125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40192045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40217645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40218285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40222125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40224045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40249645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40250285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40254125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40256045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40281645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40282285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40286125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40288045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40313645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40314285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40318125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40320045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40345645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40346285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40350125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40352045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40377645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40378285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40382125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40384045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40409645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40410285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40414125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40416045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40441645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40442285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40446125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40448045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40473645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40474285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40478125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40480045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40505645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40506285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40510125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40512045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40537645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40538285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40542125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40544045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40569645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40570285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40574125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40576045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40601645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40602285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40606125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40608045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40633645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40634285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40638125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40640045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40665645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40666285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40670125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40672045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40697645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40698285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40702125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40704045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40729645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40730285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40734125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40736045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40761645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40762285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40766125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40768045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40793645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40794285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40798125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40800045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40825645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40826285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40830125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40832045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40857645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40858285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40862125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40864045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40889645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40890285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40894125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40896045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40921645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40922285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40926125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40928045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40953645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40954285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40958125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40960045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40985645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40986285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40990125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 40992045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41017645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41018285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41022125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41024045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41049645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41050285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41054125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41056045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41081645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41082285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41086125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41088045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41113645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41114285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41118125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41120045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41145645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41146285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41150125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41152045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41177645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41178285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41182125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41184045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41209645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41210285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41214125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41216045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41241645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41242285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41246125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41248045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41273645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41274285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41278125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41280045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41305645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41306285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41310125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41312045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41337645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41338285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41342125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41344045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41369645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41370285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41374125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41376045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41401645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41402285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41406125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41408045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41433645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41434285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41438125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41440045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41465645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41466285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41470125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41472045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41497645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41498285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41502125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41504045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41529645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41530285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41534125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41536045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41561645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41562285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41566125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41568045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41593645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41594285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41598125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41600045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41625645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41626285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41630125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41632045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41657645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41658285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41662125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41664045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41689645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41690285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41694125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41696045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41721645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41722285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41726125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41728045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41753645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41754285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41758125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41760045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41785645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41786285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41790125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41792045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41817645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41818285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41822125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41824045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41849645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41850285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41854125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41856045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41881645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41882285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41886125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41888045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41913645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41914285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41918125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41920045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41945645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41946285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41950125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41952045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41977645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41978285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41982125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 41984045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42009645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42010285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42014125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42016045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42041645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42042285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42046125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42048045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42073645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42074285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42078125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42080045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42105645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42106285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42110125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42112045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42137645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42138285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42142125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42144045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42169645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42170285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42174125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42176045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42201645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42202285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42206125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42208045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42233645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42234285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42238125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42240045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42265645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42266285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42270125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42272045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42297645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42298285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42302125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42304045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42329645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42330285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42334125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42336045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42361645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42362285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42366125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42368045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42393645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42394285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42398125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42400045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42425645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42426285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42430125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42432045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42457645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42458285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42462125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42464045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42489645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42490285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42494125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42496045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42521645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42522285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42526125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42528045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42553645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42554285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42558125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42560045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42585645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42586285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42590125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42592045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42617645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42618285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42622125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42624045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42649645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42650285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42654125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42656045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42681645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42682285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42686125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42688045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42713645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42714285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42718125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42720045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42745645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42746285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42750125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42752045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42777645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42778285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42782125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42784045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42809645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42810285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42814125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42816045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42841645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42842285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42846125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42848045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42873645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42874285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42878125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42880045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42905645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42906285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42910125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42912045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42937645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42938285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42942125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42944045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42969645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42970285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42974125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 42976045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43001645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43002285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43006125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43008045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43033645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43034285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43038125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43040045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43065645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43066285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43070125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43072045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43097645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43098285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43102125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43104045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43129645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43130285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43134125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43136045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43161645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43162285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43166125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43168045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43193645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43194285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43198125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43200045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43225645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43226285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43230125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43232045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43257645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43258285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43262125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43264045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43289645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43290285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43294125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43296045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43321645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43322285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43326125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43328045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43353645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43354285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43358125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43360045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43385645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43386285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43390125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43392045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43417645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43418285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43422125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43424045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43449645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43450285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43454125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43456045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43481645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43482285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43486125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43488045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43513645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43514285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43518125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43520045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43545645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43546285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43550125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43552045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43577645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43578285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43582125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43584045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43609645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43610285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43614125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43616045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43641645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43642285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43646125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43648045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43673645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43674285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43678125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43680045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43705645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43706285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43710125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43712045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43737645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43738285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43742125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43744045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43769645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43770285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43774125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43776045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43801645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43802285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43806125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43808045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43833645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43834285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43838125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43840045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43865645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43866285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43870125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43872045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43897645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43898285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43902125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43904045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43929645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43930285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43934125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43936045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43961645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43962285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43966125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43968045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43993645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43994285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 43998125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44000045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44025645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44026285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44030125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44032045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44057645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44058285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44062125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44064045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44089645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44090285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44094125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44096045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44121645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44122285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44126125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44128045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44153645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44154285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44158125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44160045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44185645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44186285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44190125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44192045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44217645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44218285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44222125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44224045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44249645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44250285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44254125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44256045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44281645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44282285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44286125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44288045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44313645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44314285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44318125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44320045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44345645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44346285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44350125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44352045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44377645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44378285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44382125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44384045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44409645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44410285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44414125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44416045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44441645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44442285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44446125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44448045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44473645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44474285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44478125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44480045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44505645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44506285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44510125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44512045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44537645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44538285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44542125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44544045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44569645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44570285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44574125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44576045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44601645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44602285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44606125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44608045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44633645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44634285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44638125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44640045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44665645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44666285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44670125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44672045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44697645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44698285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44702125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44704045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44729645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44730285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44734125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44736045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44761645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44762285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44766125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44768045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44793645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44794285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44798125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44800045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44825645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44826285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44830125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44832045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44857645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44858285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44862125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44864045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44889645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44890285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44894125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44896045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44921645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44922285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44926125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44928045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44953645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44954285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44958125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44960045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44985645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44986285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44990125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 44992045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45017645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45018285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45022125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45024045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45049645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45050285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45054125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45056045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45081645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45082285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45086125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45088045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45113645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45114285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45118125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45120045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45145645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45146285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45150125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45152045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45177645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45178285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45182125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45184045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45209645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45210285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45214125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45216045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45241645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45242285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45246125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45248045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45273645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45274285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45278125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45280045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45305645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45306285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45310125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45312045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45337645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45338285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45342125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45344045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45369645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45370285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45374125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45376045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45401645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45402285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45406125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45408045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45433645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45434285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45438125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45440045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45465645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45466285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45470125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45472045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45497645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45498285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45502125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45504045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45529645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45530285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45534125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45536045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45561645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45562285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45566125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45568045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45593645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45594285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45598125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45600045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45625645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45626285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45630125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45632045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45657645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45658285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45662125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45664045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45689645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45690285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45694125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45696045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45721645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45722285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45726125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45728045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45753645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45754285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45758125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45760045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45785645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45786285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45790125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45792045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45817645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45818285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45822125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45824045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45849645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45850285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45854125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45856045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45881645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45882285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45886125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45888045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45913645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45914285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45918125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45920045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45945645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45946285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45950125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45952045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45977645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45978285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45982125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 45984045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46009645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46010285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46014125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46016045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46041645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46042285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46046125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46048045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46073645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46074285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46078125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46080045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46105645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46106285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46110125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46112045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46137645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46138285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46142125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46144045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46169645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46170285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46174125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46176045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46201645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46202285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46206125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46208045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46233645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46234285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46238125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46240045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46265645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46266285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46270125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46272045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46297645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46298285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46302125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46304045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46329645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46330285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46334125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46336045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46361645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46362285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46366125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46368045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46393645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46394285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46398125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46400045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46425645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46426285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46430125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46432045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46457645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46458285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46462125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46464045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46489645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46490285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46494125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46496045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46521645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46522285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46526125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46528045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46553645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46554285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46558125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46560045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46585645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46586285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46590125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46592045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46617645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46618285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46622125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46624045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46649645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46650285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46654125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46656045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46681645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46682285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46686125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46688045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46713645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46714285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46718125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46720045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46745645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46746285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46750125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46752045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46777645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46778285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46782125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46784045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46809645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46810285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46814125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46816045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46841645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46842285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46846125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46848045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46873645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46874285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46878125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46880045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46905645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46906285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46910125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46912045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46937645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46938285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46942125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46944045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46969645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46970285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46974125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 46976045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47001645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47002285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47006125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47008045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47033645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47034285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47038125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47040045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47065645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47066285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47070125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47072045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47097645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47098285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47102125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47104045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47129645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47130285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47134125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47136045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47161645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47162285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47166125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47168045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47193645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47194285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47198125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47200045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47225645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47226285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47230125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47232045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47257645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47258285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47262125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47264045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47289645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47290285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47294125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47296045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47321645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47322285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47326125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47328045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47353645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47354285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47358125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47360045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47385645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47386285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47390125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47392045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47417645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47418285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47422125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47424045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47449645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47450285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47454125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47456045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47481645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47482285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47486125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47488045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47513645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47514285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47518125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47520045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47545645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47546285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47550125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47552045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47577645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47578285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47582125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47584045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47609645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47610285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47614125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47616045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47641645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47642285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47646125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47648045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47673645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47674285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47678125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47680045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47705645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47706285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47710125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47712045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47737645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47738285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47742125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47744045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47769645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47770285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47774125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47776045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47801645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47802285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47806125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47808045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47833645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47834285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47838125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47840045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47865645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47866285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47870125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47872045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47897645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47898285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47902125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47904045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47929645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47930285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47934125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47936045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47961645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47962285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47966125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47968045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47993645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47994285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 47998125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48000045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48025645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48026285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48030125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48032045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48057645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48058285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48062125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48064045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48089645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48090285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48094125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48096045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48121645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48122285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48126125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48128045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48153645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48154285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48158125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48160045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48185645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48186285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48190125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48192045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48217645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48218285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48222125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48224045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48249645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48250285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48254125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48256045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48281645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48282285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48286125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48288045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48313645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48314285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48318125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48320045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48345645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48346285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48350125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48352045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48377645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48378285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48382125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48384045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48409645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48410285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48414125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48416045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48441645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48442285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48446125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48448045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48473645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48474285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48478125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48480045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48505645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48506285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48510125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48512045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48537645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48538285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48542125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48544045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48569645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48570285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48574125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48576045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48601645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48602285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48606125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48608045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48633645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48634285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48638125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48640045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48665645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48666285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48670125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48672045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48697645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48698285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48702125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48704045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48729645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48730285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48734125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48736045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48761645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48762285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48766125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48768045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48793645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48794285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48798125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48800045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48825645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48826285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48830125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48832045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48857645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48858285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48862125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48864045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48889645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48890285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48894125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48896045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48921645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48922285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48926125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48928045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48953645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48954285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48958125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48960045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48985645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48986285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48990125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 48992045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49017645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49018285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49022125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49024045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49049645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49050285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49054125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49056045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49081645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49082285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49086125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49088045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49113645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49114285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49118125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49120045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49145645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49146285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49150125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49152045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49177645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49178285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49182125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49184045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49209645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49210285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49214125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49216045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49241645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49242285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49246125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49248045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49273645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49274285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49278125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49280045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49280045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49305645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49306285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49310125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49312045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49337645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49338285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49342125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49344045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49344045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49369645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49370285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49374125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49376045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49401645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49402285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49406125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49408045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49433645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49434285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49438125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49440045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49465645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49466285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49470125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49472045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49497645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49498285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49502125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49504045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49529645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49530285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49534125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49536045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49561645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49562285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49566125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49568045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49593645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49594285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49598125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49600045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49625645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49626285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49630125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49632045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49657645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49658285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49662125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49664045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49689645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49690285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49694125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49696045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49721645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49722285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49726125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49728045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49753645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49754285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49758125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49760045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49785645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49786285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49790125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49792045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49817645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49818285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49822125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49824045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49849645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49850285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49854125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49856045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49881645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49882285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49886125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49888045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49913645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49914285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49918125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49920045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49945645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49946285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49950125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49952045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49977645 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49978285 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49982125 ns  Iteration: 4  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: START TIMING CHECK VGA
#    Time: 49984045 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:49:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:49:56 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:49:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:49:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:49:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:49:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:49:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:49:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:49:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# ** Error: ../vhdl/vga_monitor_sim.vhd(65): Illegal concurrent statement.
# ** Error: ../vhdl/vga_monitor_sim.vhd(478): VHDL Compiler exiting
# End time: 03:49:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 14
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/vga_monitor_sim.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:50:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:50:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:50:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:50:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:50:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:50:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:50:27 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:27 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:50:27 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:27 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:50:27 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:27 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:50:27 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:27 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:50:27 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:27 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:50:27 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:27 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:50:27 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:27 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:50:27 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:27 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:50:27 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:27 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:50:27 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:52:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:52:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:52:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:52:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:52:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:52:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:52:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:52:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:52:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:52:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:52:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:52:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:52:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:52:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:26 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:52:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:26 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:52:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:52:29 on Feb 23,2018, Elapsed time: 0:03:15
# Errors: 5, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:52:29 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33632045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33664045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33696045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33728045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33760045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33792045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33824045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33856045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33888045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33920045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33952045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33984045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34048045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34080045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34112045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34144045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34176045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34208045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34240045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34272045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34304045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34336045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34368045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34432045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34464045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34496045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34528045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34560045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34592045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34624045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34656045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34688045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34720045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34752045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34784045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34816045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34848045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34880045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34912045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34944045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34976045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35040045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35072045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35104045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35136045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35168045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35200045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35232045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35264045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35296045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35328045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35360045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35392045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35424045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35456045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35488045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35520045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35552045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35584045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35616045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35648045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35680045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35712045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35744045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35776045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35808045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35840045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35872045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35904045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35936045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35968045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36000045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36032045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36064045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36096045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36128045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36160045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36192045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36224045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36256045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36288045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36320045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36352045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36384045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36416045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36448045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36480045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36512045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36544045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36576045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36608045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36640045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36672045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36704045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36736045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36768045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36832045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36864045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36896045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36928045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36960045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36992045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37024045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37056045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37088045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37120045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37152045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37184045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37216045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37248045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37280045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37312045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37344045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37376045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37408045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37440045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37472045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37504045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37536045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37568045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37632045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37664045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37696045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37728045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37760045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37792045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37824045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37856045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37888045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37920045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37952045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37984045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38048045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38080045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38112045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38144045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38176045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38208045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38240045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38272045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38304045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38336045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38368045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38432045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38464045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38496045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38528045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38560045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38592045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38624045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38656045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38688045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38720045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38752045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38784045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38816045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38848045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38880045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38912045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38944045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38976045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39040045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39072045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39104045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39136045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39168045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39200045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39232045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39264045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39296045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39328045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39360045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39392045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39424045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39456045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39488045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39520045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39552045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39584045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39616045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39648045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39680045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39712045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39744045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39776045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39808045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39840045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39872045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39904045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39936045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39968045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40000045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40032045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40064045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40096045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40128045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40160045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40192045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40224045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40256045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40288045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40320045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40352045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40384045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40416045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40448045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40480045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40512045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40544045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40576045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40608045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40640045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40672045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40704045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40736045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40768045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40832045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40864045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40896045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40928045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40960045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40992045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41024045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41056045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41088045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41120045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41152045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41184045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41216045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41248045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41280045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41312045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41344045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41376045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41408045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41440045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41472045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41504045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41536045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41568045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41632045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41664045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41696045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41728045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41760045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41792045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41824045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41856045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41888045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41920045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41952045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41984045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42048045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42080045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42112045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42144045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42176045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42208045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42240045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42272045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42304045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42336045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42368045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42432045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42464045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42496045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42528045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42560045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42592045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42624045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42656045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42688045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42720045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42752045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42784045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42816045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42848045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42880045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42912045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42944045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42976045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43040045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43072045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43104045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43136045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43168045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43200045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43232045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43264045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43296045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43328045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43360045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43392045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43424045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43456045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43488045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43520045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43552045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43584045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43616045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43648045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43680045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43712045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43744045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43776045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43808045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43840045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43872045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43904045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43936045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43968045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44000045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44032045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44064045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44096045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44128045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44160045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44192045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44224045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44256045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44288045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44320045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44352045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44384045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44416045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44448045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44480045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44512045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44544045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44576045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44608045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44640045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44672045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44704045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44736045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44768045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44832045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44864045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44896045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44928045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44960045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44992045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45024045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45056045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45088045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45120045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45152045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45184045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45216045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45248045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45280045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45312045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45344045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45376045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45408045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45440045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45472045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45504045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45536045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45568045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45632045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45664045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45696045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45728045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45760045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45792045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45824045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45856045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45888045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45920045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45952045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45984045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46048045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46080045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46112045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46144045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46176045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46208045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46240045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46272045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46304045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46336045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46368045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46432045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46464045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46496045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46528045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46560045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46592045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46624045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46656045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46688045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46720045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46752045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46784045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46816045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46848045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46880045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46912045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46944045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46976045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47040045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47072045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47104045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47136045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47168045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47200045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47232045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47264045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47296045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47328045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47360045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47392045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47424045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47456045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47488045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47520045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47552045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47584045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47616045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47648045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47680045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47712045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47744045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47776045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47808045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47840045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47872045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47904045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47936045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47968045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48000045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48032045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48064045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48096045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48128045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48160045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48192045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48224045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48256045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48288045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48320045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48352045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48384045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48416045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48448045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48480045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48512045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48544045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48576045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48608045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48640045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48672045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48704045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48736045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48768045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48832045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48864045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48896045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48928045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48960045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48992045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49024045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49056045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49088045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49120045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49152045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49184045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49216045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49248045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49280045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49312045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49344045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49376045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49408045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49440045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49472045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49504045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49536045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49568045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49632045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49664045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49696045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49728045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49760045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49792045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49824045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49856045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49888045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49920045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49952045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49984045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:00 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:54:00 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:00 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:54:00 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:00 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:54:00 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:00 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:54:00 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:00 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:54:00 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:00 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:54:00 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:00 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:54:00 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:00 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:54:01 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:54:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:54:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:54:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:54:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:54:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:01 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:54:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:01 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:54:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:01 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:54:01 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:54:03 on Feb 23,2018, Elapsed time: 0:01:34
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:54:03 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:54:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:54:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:54:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:54:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:54:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:54:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:54:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:54:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:54:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:54:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:54:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:54:46 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:54:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:54:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:46 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:54:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:46 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:54:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:54:48 on Feb 23,2018, Elapsed time: 0:00:45
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:54:48 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33632045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33664045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33696045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33728045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33760045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33792045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33824045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33856045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33888045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33920045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33952045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33984045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34048045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34080045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34112045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34144045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34176045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34208045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34240045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34272045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34304045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34336045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34368045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34432045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34464045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34496045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34528045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34560045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34592045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34624045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34656045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34688045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34720045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34752045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34784045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34816045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34848045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34880045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34912045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34944045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34976045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35040045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35072045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35104045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35136045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35168045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35200045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35232045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35264045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35296045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35328045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35360045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35392045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35424045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35456045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35488045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35520045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35552045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35584045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35616045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35648045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35680045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35712045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35744045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35776045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35808045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35840045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35872045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35904045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35936045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35968045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36000045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36032045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36064045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36096045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36128045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36160045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36192045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36224045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36256045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36288045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36320045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36352045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36384045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36416045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36448045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36480045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36512045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36544045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36576045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36608045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36640045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36672045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36704045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36736045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36768045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36832045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36864045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36896045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36928045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36960045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36992045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37024045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37056045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37088045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37120045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37152045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37184045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37216045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37248045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37280045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37312045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37344045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37376045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37408045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37440045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37472045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37504045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37536045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37568045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37632045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37664045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37696045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37728045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37760045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37792045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37824045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37856045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37888045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37920045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37952045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37984045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38048045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38080045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38112045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38144045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38176045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38208045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38240045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38272045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38304045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38336045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38368045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38432045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38464045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38496045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38528045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38560045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38592045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38624045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38656045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38688045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38720045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38752045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38784045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38816045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38848045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38880045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38912045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38944045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38976045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39040045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39072045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39104045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39136045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39168045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39200045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39232045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39264045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39296045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39328045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39360045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39392045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39424045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39456045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39488045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39520045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39552045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39584045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39616045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39648045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39680045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39712045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39744045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39776045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39808045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39840045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39872045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39904045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39936045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39968045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40000045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40032045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40064045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40096045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40128045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40160045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40192045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40224045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40256045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40288045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40320045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40352045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40384045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40416045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40448045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40480045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40512045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40544045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40576045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40608045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40640045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40672045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40704045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40736045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40768045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40832045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40864045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40896045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40928045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40960045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40992045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41024045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41056045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41088045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41120045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41152045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41184045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41216045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41248045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41280045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41312045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41344045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41376045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41408045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41440045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41472045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41504045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41536045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41568045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41632045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41664045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41696045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41728045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41760045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41792045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41824045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41856045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41888045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41920045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41952045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41984045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42048045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42080045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42112045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42144045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42176045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42208045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42240045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42272045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42304045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42336045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42368045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42432045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42464045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42496045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42528045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42560045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42592045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42624045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42656045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42688045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42720045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42752045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42784045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42816045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42848045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42880045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42912045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42944045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42976045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43040045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43072045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43104045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43136045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43168045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43200045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43232045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43264045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43296045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43328045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43360045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43392045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43424045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43456045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43488045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43520045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43552045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43584045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43616045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43648045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43680045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43712045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43744045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43776045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43808045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43840045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43872045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43904045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43936045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43968045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44000045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44032045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44064045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44096045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44128045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44160045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44192045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44224045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44256045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44288045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44320045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44352045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44384045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44416045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44448045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44480045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44512045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44544045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44576045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44608045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44640045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44672045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44704045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44736045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44768045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44832045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44864045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44896045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44928045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44960045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44992045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45024045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45056045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45088045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45120045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45152045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45184045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45216045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45248045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45280045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45312045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45344045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45376045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45408045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45440045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45472045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45504045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45536045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45568045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45632045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45664045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45696045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45728045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45760045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45792045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45824045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45856045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45888045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45920045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45952045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45984045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46048045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46080045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46112045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46144045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46176045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46208045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46240045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46272045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46304045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46336045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46368045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46432045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46464045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46496045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46528045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46560045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46592045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46624045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46656045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46688045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46720045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46752045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46784045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46816045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46848045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46880045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46912045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46944045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46976045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47040045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47072045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47104045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47136045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47168045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47200045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47232045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47264045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47296045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47328045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47360045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47392045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47424045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47456045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47488045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47520045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47552045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47584045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47616045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47648045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47680045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47712045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47744045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47776045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47808045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47840045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47872045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47904045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47936045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47968045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48000045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48032045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48064045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48096045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48128045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48160045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48192045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48224045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48256045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48288045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48320045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48352045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48384045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48416045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48448045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48480045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48512045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48544045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48576045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48608045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48640045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48672045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48704045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48736045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48768045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48832045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48864045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48896045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48928045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48960045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48992045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49024045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49056045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49088045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49120045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49152045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49184045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49216045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49248045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49280045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49312045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49344045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49376045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49408045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49440045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49472045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49504045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49536045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49568045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49632045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49664045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49696045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49728045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49760045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49792045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49824045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49856045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49888045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49920045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49952045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49984045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:55:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:55:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:55:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:55:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:55:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:55:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:55:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:55:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:55:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:55:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:55:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:55:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:55:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:55:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:49 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:55:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:49 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:55:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:55:51 on Feb 23,2018, Elapsed time: 0:01:03
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:55:51 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Failure: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33600045 ns  Iteration: 0  Process: /tb_top_vga/i_top_VGA/i_vga_monitor/p_htiming File: ../vhdl/vga_monitor_sim.vhd
# Break in Process p_htiming at ../vhdl/vga_monitor_sim.vhd line 332
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:56:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:56:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:56:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:56:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:56:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:56:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:56:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:56:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:56:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:56:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:56:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:56:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:56:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:56:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:44 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:56:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:44 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:56:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:56:46 on Feb 23,2018, Elapsed time: 0:00:55
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:56:46 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33632045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33664045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33696045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33728045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33760045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33792045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33824045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33856045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33888045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33920045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33952045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 33984045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34048045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34080045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34112045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34144045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34176045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34208045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34240045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34272045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34304045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34336045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34368045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34432045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34464045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34496045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34528045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34560045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34592045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34624045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34656045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34688045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34720045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34752045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34784045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34816045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34848045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34880045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34912045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34944045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 34976045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35040045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35072045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35104045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35136045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35168045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35200045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35232045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35264045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35296045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35328045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35360045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35392045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35424045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35456045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35488045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35520045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35552045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35584045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35616045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35648045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35680045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35712045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35744045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35776045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35808045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35840045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35872045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35904045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35936045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 35968045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36000045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36032045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36064045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36096045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36128045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36160045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36192045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36224045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36256045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36288045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36320045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36352045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36384045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36416045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36448045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36480045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36512045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36544045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36576045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36608045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36640045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36672045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36704045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36736045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36768045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36832045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36864045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36896045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36928045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36960045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 36992045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37024045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37056045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37088045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37120045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37152045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37184045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37216045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37248045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37280045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37312045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37344045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37376045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37408045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37440045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37472045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37504045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37536045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37568045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37632045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37664045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37696045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37728045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37760045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37792045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37824045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37856045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37888045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37920045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37952045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 37984045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38048045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38080045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38112045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38144045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38176045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38208045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38240045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38272045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38304045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38336045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38368045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38432045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38464045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38496045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38528045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38560045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38592045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38624045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38656045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38688045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38720045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38752045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38784045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38816045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38848045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38880045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38912045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38944045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 38976045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39040045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39072045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39104045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39136045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39168045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39200045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39232045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39264045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39296045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39328045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39360045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39392045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39424045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39456045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39488045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39520045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39552045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39584045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39616045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39648045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39680045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39712045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39744045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39776045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39808045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39840045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39872045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39904045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39936045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 39968045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40000045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40032045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40064045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40096045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40128045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40160045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40192045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40224045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40256045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40288045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40320045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40352045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40384045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40416045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40448045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40480045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40512045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40544045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40576045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40608045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40640045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40672045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40704045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40736045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40768045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40832045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40864045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40896045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40928045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40960045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 40992045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41024045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41056045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41088045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41120045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41152045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41184045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41216045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41248045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41280045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41312045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41344045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41376045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41408045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41440045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41472045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41504045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41536045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41568045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41632045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41664045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41696045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41728045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41760045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41792045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41824045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41856045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41888045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41920045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41952045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 41984045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42048045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42080045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42112045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42144045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42176045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42208045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42240045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42272045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42304045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42336045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42368045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42432045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42464045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42496045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42528045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42560045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42592045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42624045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42656045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42688045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42720045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42752045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42784045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42816045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42848045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42880045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42912045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42944045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 42976045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43040045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43072045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43104045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43136045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43168045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43200045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43232045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43264045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43296045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43328045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43360045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43392045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43424045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43456045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43488045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43520045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43552045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43584045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43616045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43648045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43680045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43712045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43744045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43776045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43808045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43840045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43872045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43904045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43936045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 43968045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44000045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44032045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44064045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44096045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44128045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44160045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44192045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44224045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44256045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44288045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44320045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44352045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44384045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44416045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44448045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44480045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44512045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44544045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44576045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44608045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44640045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44672045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44704045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44736045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44768045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44832045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44864045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44896045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44928045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44960045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 44992045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45024045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45056045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45088045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45120045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45152045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45184045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45216045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45248045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45280045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45312045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45344045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45376045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45408045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45440045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45472045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45504045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45536045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45568045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45632045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45664045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45696045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45728045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45760045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45792045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45824045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45856045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45888045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45920045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45952045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 45984045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46048045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46080045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46112045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46144045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46176045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46208045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46240045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46272045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46304045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46336045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46368045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46432045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46464045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46496045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46528045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46560045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46592045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46624045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46656045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46688045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46720045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46752045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46784045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46816045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46848045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46880045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46912045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46944045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 46976045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47040045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47072045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47104045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47136045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47168045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47200045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47232045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47264045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47296045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47328045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47360045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47392045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47424045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47456045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47488045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47520045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47552045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47584045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47616045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47648045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47680045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47712045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47744045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47776045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47808045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47840045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47872045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47904045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47936045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 47968045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48000045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48032045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48064045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48096045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48128045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48160045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48192045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48224045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48256045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48288045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48320045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48352045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48384045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48416045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48448045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48480045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48512045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48544045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48576045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48608045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48640045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48672045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48704045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48736045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48768045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48832045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48864045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48896045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48928045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48960045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 48992045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49024045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49056045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49088045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49120045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49152045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49184045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49216045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49248045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49280045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49312045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49344045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49376045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49408045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49440045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49472045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49504045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49536045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49568045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49632045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49664045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49696045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49728045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49760045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49792045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49824045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49856045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49888045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49920045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49952045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Error: VGA Monitor: 1 frames successfully received (actually no failure)!
#    Time: 49984045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 03:58:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 03:58:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 03:58:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 03:58:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 03:58:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 03:58:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 03:58:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 03:58:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 03:58:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 03:58:37 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 03:58:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 03:58:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 03:58:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 03:58:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:37 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 03:58:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:37 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 03:58:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 03:58:40 on Feb 23,2018, Elapsed time: 0:01:54
# Errors: 513, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 03:58:40 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:17:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:17:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:17:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:17:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:17:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:17:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:17:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:17:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:17:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:17:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:17:38 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:17:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:17:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(147): (vcom-1136) Unknown identifier "sw_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(148): (vcom-1136) Unknown identifier "pb_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(225): VHDL Compiler exiting
# End time: 04:17:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:50 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:19:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:50 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:19:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:50 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:19:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:50 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:19:50 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:50 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:19:51 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:51 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:19:51 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:51 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:19:51 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:51 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:19:51 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:51 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:19:51 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:51 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:19:51 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:51 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:19:51 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:51 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:19:51 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:51 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:19:51 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:51 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(147): (vcom-1136) Unknown identifier "sw_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(148): (vcom-1136) Unknown identifier "pb_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(225): VHDL Compiler exiting
# End time: 04:19:51 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:20:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:20:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:20:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:20:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:20:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:20:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:20:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:20:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:20:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:20:10 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:20:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:20:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:20:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(147): (vcom-1136) Unknown identifier "sw_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(148): (vcom-1136) Unknown identifier "pb_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(147): (vcom-1484) Unknown formal identifier "swsync_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(148): (vcom-1484) Unknown formal identifier "pbsync_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(225): VHDL Compiler exiting
# End time: 04:20:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:31 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:20:31 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:31 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:20:31 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:31 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:20:31 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:31 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:20:32 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:20:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:20:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:20:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:20:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:20:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:20:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:20:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:20:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:20:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(147): (vcom-1484) Unknown formal identifier "swsync_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(148): (vcom-1484) Unknown formal identifier "pbsync_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(225): VHDL Compiler exiting
# End time: 04:20:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:21:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:21:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:21:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:21:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:21:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:21:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:21:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:21:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:21:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:21:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:21:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:21:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:21:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:40 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 04:21:41 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:41 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 04:21:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:41 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 04:21:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 04:21:44 on Feb 23,2018, Elapsed time: 0:23:04
# Errors: 26, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 04:21:44 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# ** Fatal: (vsim-3817) Port "swsync_i" of entity "top_vga" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA File: ../vhdl/top_VGA_.vhd Line: 27
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./92_top_VGA.do PAUSED at line 1
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:22:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:22:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:22:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:22:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:22:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:22:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:22:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:22:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:22:29 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:29 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:22:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:29 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:22:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:29 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:22:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:29 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:22:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:29 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(32): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 04:22:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:35 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:22:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:22:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:22:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:22:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:22:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:22:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:22:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:22:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:22:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:22:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:22:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:22:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:22:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:22:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(147): (vcom-1484) Unknown formal identifier "swsync_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(148): (vcom-1484) Unknown formal identifier "pbsync_o".
# ** Error: ../vhdl/top_VGA_rtl.vhd(223): VHDL Compiler exiting
# End time: 04:22:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:24:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:24:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:24:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:24:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:24:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:24:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:24:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:24:26 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:24:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:24:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:24:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:24:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:24:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(147): (vcom-1136) Unknown identifier "sw_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(148): (vcom-1136) Unknown identifier "pb_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(225): VHDL Compiler exiting
# End time: 04:24:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:26:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:26:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:26:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:26:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:26:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:26:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:26:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:26:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:26:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:26:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:26:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:26:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:26:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(147): (vcom-1136) Unknown identifier "sw_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(148): (vcom-1136) Unknown identifier "pb_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(225): VHDL Compiler exiting
# End time: 04:26:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(150): (vcom-1035) Formal port "sw_i" has OPEN or no actual associated with it.
# ** Error: ../vhdl/top_VGA_rtl.vhd(150): (vcom-1035) Formal port "pb_i" has OPEN or no actual associated with it.
# ** Error: ../vhdl/top_VGA_rtl.vhd(224): VHDL Compiler exiting
# End time: 04:27:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:27:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:27:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:27:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:27:43 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:27:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:27:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:27:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:27:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:27:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:27:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:27:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:27:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:27:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# ** Error: ../vhdl/top_VGA_rtl.vhd(147): (vcom-1136) Unknown identifier "sw_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(148): (vcom-1136) Unknown identifier "pb_i".
# ** Error: ../vhdl/top_VGA_rtl.vhd(225): VHDL Compiler exiting
# End time: 04:27:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 20
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/top_VGA_rtl.vhd"
do 21_iologic_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:30:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:30:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:09 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_iologic
# End time: 04:30:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:30:09 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 04:30:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_iologic_sim.do
# vsim -t ns -novopt -lib work work.tb_iologic 
# Start time: 04:21:44 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_iologic(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.iologic(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:31:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:31:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:31:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:31:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:31:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:31:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:31:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:31:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:31:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:31:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:31:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:31:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:31:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 04:31:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:39 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 04:31:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:39 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 04:31:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 04:31:45 on Feb 23,2018, Elapsed time: 0:10:01
# Errors: 1, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 04:31:45 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# ** Fatal: (vsim-3817) Port "swsync_i" of entity "top_vga" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA File: ../vhdl/top_VGA_.vhd Line: 29
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./92_top_VGA.do PAUSED at line 1
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:33:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:33:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:33:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:33:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:33:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:33:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:33:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:33:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:33:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:33:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:33:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:33:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:33:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 04:33:40 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:40 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 04:33:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:40 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 04:33:40 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 04:31:45 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# ** Fatal: (vsim-3817) Port "swsync_i" of entity "sourcemultiplexer" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_sourcemultiplexer File: ../vhdl/sourcemultiplexer_.vhd Line: 26
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./92_top_VGA.do PAUSED at line 1
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:34:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:34:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:34:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:34:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:34:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:34:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:34:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:34:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:34:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:34:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:34:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:34:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:34:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:34 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 04:34:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:34 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 04:34:34 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:35 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 04:34:35 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 04:31:45 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Failure: VGA Monitor: No blanking value on RGB signals during horizontal sync pulse in line 492, frame 0!
#    Time: 15774125 ns  Iteration: 3  Process: /tb_top_vga/i_top_VGA/i_vga_monitor/p_htiming File: ../vhdl/vga_monitor_sim.vhd
# Break in Process p_htiming at ../vhdl/vga_monitor_sim.vhd line 268
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:39:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:39:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:39:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:39:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:53 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:39:53 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:39:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:39:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:39:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:39:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:39:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:39:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:39:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:39:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 04:39:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:54 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 04:39:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:39:54 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 04:39:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 04:39:56 on Feb 23,2018, Elapsed time: 0:08:11
# Errors: 2, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 04:39:56 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:31 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:42:32 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:42:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:42:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:42:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:42:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:42:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:42:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:42:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:42:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:42:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:42:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:42:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:42:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:32 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 04:42:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:32 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 04:42:32 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:42:32 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 04:42:33 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 04:42:40 on Feb 23,2018, Elapsed time: 0:02:44
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 04:42:40 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Failure: VGA Monitor: 2 frames successfully received (actually no failure)!
#    Time: 50400045 ns  Iteration: 0  Process: /tb_top_vga/i_top_VGA/i_vga_monitor/p_htiming File: ../vhdl/vga_monitor_sim.vhd
# Break in Process p_htiming at ../vhdl/vga_monitor_sim.vhd line 332
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:46:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:46:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:46:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:46:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:46:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:46:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:46:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:46:28 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:28 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:46:29 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:29 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:46:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:29 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:46:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:29 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:46:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:29 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:46:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:29 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:46:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:29 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:46:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:29 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 04:46:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:29 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 04:46:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:29 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 04:46:29 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 04:46:47 on Feb 23,2018, Elapsed time: 0:04:07
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 04:46:47 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-3473) Component instance "i_pattern2 : pattern2" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA File: ../vhdl/top_VGA_rtl.vhd
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Failure: VGA Monitor: 2 frames successfully received (actually no failure)!
#    Time: 50400045 ns  Iteration: 0  Process: /tb_top_vga/i_top_VGA/i_vga_monitor/p_htiming File: ../vhdl/vga_monitor_sim.vhd
# Break in Process p_htiming at ../vhdl/vga_monitor_sim.vhd line 332
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:47:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:47:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:47:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:47:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:47:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:47:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:47:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:47:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:47:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:47:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:47:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:47:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:47:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:47:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:47:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 04:47:48 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:48 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 04:47:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:47:48 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 04:47:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 04:47:55 on Feb 23,2018, Elapsed time: 0:01:08
# Errors: 0, Warnings: 7
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 04:47:55 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-3473) Component instance "i_pattern2 : pattern2" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA File: ../vhdl/top_VGA_rtl.vhd
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 3 ...
#    Time: 50400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Failure: VGA Monitor: No blanking value on RGB signals during horizontal front porch in line 143, frame 3!
#    Time: 55002285 ns  Iteration: 0  Process: /tb_top_vga/i_top_VGA/i_vga_monitor/p_htiming File: ../vhdl/vga_monitor_sim.vhd
# Break in Process p_htiming at ../vhdl/vga_monitor_sim.vhd line 440
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:51:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:51:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:51:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:51:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:51:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:51:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:51:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:51:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:51:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:51:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:51:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:51:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:51:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:51:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:51:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 04:51:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:44 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 04:51:45 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:45 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 04:51:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 04:51:53 on Feb 23,2018, Elapsed time: 0:03:58
# Errors: 0, Warnings: 163
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 04:51:53 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-3473) Component instance "i_pattern2 : pattern2" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA File: ../vhdl/top_VGA_rtl.vhd
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41001965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41001965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41002965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41002965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41003965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41003965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41004965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41004965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41005965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41005965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41006965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41006965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41007965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41007965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41008965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41008965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41009965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41009965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41010965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41010965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41011965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41011965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41012965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41012965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41013965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41013965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41014965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41014965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41015965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41015965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41016965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41016965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 41017645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 41017645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Failure: VGA Monitor: No blanking value on RGB signals during horizontal front porch in line 231, frame 2!
#    Time: 41018285 ns  Iteration: 0  Process: /tb_top_vga/i_top_VGA/i_vga_monitor/p_htiming File: ../vhdl/vga_monitor_sim.vhd
# Break in Process p_htiming at ../vhdl/vga_monitor_sim.vhd line 440
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:54:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:54:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:36 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:54:36 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:54:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:54:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:54:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:54:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:54:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:54:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:54:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:54:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:54:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:54:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:54:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:54:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 04:54:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:37 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 04:54:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:37 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 04:54:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:54:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:54:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:54:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:54:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:54:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:46 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:54:46 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:54:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:54:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:54:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:54:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:54:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:54:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:54:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:54:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:54:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:47 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 04:54:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:47 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 04:54:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:54:47 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 04:54:47 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 04:54:56 on Feb 23,2018, Elapsed time: 0:03:03
# Errors: 0, Warnings: 2587
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 04:54:56 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# ** Warning: (vsim-3473) Component instance "i_pattern2 : pattern2" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA File: ../vhdl/top_VGA_rtl.vhd
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 3 ...
#    Time: 50400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000685 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000725 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000765 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000805 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000845 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000885 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000925 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55000965 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001005 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001085 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001125 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001165 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001205 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001245 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001285 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001325 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001365 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001405 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001445 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001485 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001525 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001565 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001605 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 55001645 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Failure: VGA Monitor: No blanking value on RGB signals during horizontal front porch in line 143, frame 3!
#    Time: 55002285 ns  Iteration: 0  Process: /tb_top_vga/i_top_VGA/i_vga_monitor/p_htiming File: ../vhdl/vga_monitor_sim.vhd
# Break in Process p_htiming at ../vhdl/vga_monitor_sim.vhd line 440
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:56:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:56:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:56:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# ** Error: (vcom-11) Could not find work.pattern2.
# ** Error: ../vhdl/pattern2_rtl.vhd(22): VHDL Compiler exiting
# End time: 04:56:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 5
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/pattern2_rtl.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:22 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 04:57:22 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:22 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 04:57:22 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:22 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern2
# End time: 04:57:22 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:22 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 04:57:23 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 04:57:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 04:57:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 04:57:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 04:57:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 04:57:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 04:57:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 04:57:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 04:57:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 04:57:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 04:57:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 04:57:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 04:57:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:23 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 04:57:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:23 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 04:57:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA.do
# End time: 04:57:33 on Feb 23,2018, Elapsed time: 0:02:37
# Errors: 5, Warnings: 163
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 04:57:33 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.pattern2(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vgacontroller
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_pattern1
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 3 ...
#    Time: 50400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 4 ...
#    Time: 67200045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 5 ...
#    Time: 84000045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 6 ...
#    Time: 100800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 7 ...
#    Time: 117600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 8 ...
#    Time: 134400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
