<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/part_sel_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/part_sel_port.v</a>
defines: 
time_elapsed: 1.012s
ram usage: 33844 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpq160tmew/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/part_sel_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/part_sel_port.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/part_sel_port.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/part_sel_port.v:22</a>: No timescale set for &#34;mod_test&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/part_sel_port.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/part_sel_port.v:26</a>: No timescale set for &#34;mod_test2&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/part_sel_port.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/part_sel_port.v:30</a>: No timescale set for &#34;mod_main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/part_sel_port.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/part_sel_port.v:30</a>: Compile module &#34;work@mod_main&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/part_sel_port.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/part_sel_port.v:22</a>: Compile module &#34;work@mod_test&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/part_sel_port.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/part_sel_port.v:26</a>: Compile module &#34;work@mod_test2&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/part_sel_port.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/part_sel_port.v:30</a>: Top level module &#34;work@mod_main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpq160tmew/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_mod_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpq160tmew/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpq160tmew/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@mod_main)
 |vpiName:work@mod_main
 |uhdmallPackages:
 \_package: builtin, parent:work@mod_main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@mod_main, file:<a href="../../../../third_party/tests/ivtest/ivltests/part_sel_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/part_sel_port.v</a>, line:30, parent:work@mod_main
   |vpiDefName:work@mod_main
   |vpiFullName:work@mod_main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:35
       |vpiFullName:work@mod_main
       |vpiStmt:
       \_if_stmt: , line:36
         |vpiCondition:
         \_operation: , line:36
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (test_string), line:36
             |vpiName:test_string
             |vpiFullName:work@mod_main.test_string
           |vpiOperand:
           \_constant: , line:36
             |vpiConstType:6
             |vpiDecompile:&#34;testTESTabcdefgh&#34;
             |vpiSize:18
             |STRING:&#34;testTESTabcdefgh&#34;
         |vpiStmt:
         \_begin: , line:36
           |vpiFullName:work@mod_main
           |vpiStmt:
           \_sys_func_call: ($display), line:37
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:37
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED&#34;
               |vpiSize:8
               |STRING:&#34;FAILED&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:38
             |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:41
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:41
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (test_string), line:31
     |vpiName:test_string
     |vpiFullName:work@mod_main.test_string
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@mod_test, file:<a href="../../../../third_party/tests/ivtest/ivltests/part_sel_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/part_sel_port.v</a>, line:22, parent:work@mod_main
   |vpiDefName:work@mod_test
   |vpiFullName:work@mod_test
   |vpiPort:
   \_port: (out), line:22
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:22
         |vpiName:out
         |vpiFullName:work@mod_test.out
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:23
     |vpiRhs:
     \_constant: , line:23
       |vpiConstType:6
       |vpiDecompile:&#34;testTEST&#34;
       |vpiSize:10
       |STRING:&#34;testTEST&#34;
     |vpiLhs:
     \_ref_obj: (out), line:23
       |vpiName:out
       |vpiFullName:work@mod_test.out
       |vpiActual:
       \_logic_net: (out), line:22
   |vpiNet:
   \_logic_net: (out), line:22
 |uhdmallModules:
 \_module: work@mod_test2, file:<a href="../../../../third_party/tests/ivtest/ivltests/part_sel_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/part_sel_port.v</a>, line:26, parent:work@mod_main
   |vpiDefName:work@mod_test2
   |vpiFullName:work@mod_test2
   |vpiPort:
   \_port: (out), line:26
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:26
         |vpiName:out
         |vpiFullName:work@mod_test2.out
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:27
     |vpiRhs:
     \_constant: , line:27
       |vpiConstType:6
       |vpiDecompile:&#34;abcdefgh&#34;
       |vpiSize:10
       |STRING:&#34;abcdefgh&#34;
     |vpiLhs:
     \_ref_obj: (out), line:27
       |vpiName:out
       |vpiFullName:work@mod_test2.out
       |vpiActual:
       \_logic_net: (out), line:26
   |vpiNet:
   \_logic_net: (out), line:26
 |uhdmtopModules:
 \_module: work@mod_main (work@mod_main), file:<a href="../../../../third_party/tests/ivtest/ivltests/part_sel_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/part_sel_port.v</a>, line:30
   |vpiDefName:work@mod_main
   |vpiName:work@mod_main
   |vpiModule:
   \_module: work@mod_test (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/part_sel_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/part_sel_port.v</a>, line:32, parent:work@mod_main
     |vpiDefName:work@mod_test
     |vpiName:dut
     |vpiFullName:work@mod_main.dut
     |vpiPort:
     \_port: (out), line:22, parent:dut
       |vpiName:out
       |vpiDirection:2
       |vpiHighConn:
       \_unsupported_expr: , line:32
         |STRING:mod_test dut(test_string[1:8]);

       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:22, parent:dut
           |vpiName:out
           |vpiFullName:work@mod_main.dut.out
           |vpiNetType:1
     |vpiNet:
     \_logic_net: (out), line:22, parent:dut
     |vpiInstance:
     \_module: work@mod_main (work@mod_main), file:<a href="../../../../third_party/tests/ivtest/ivltests/part_sel_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/part_sel_port.v</a>, line:30
   |vpiModule:
   \_module: work@mod_test2 (dut2), file:<a href="../../../../third_party/tests/ivtest/ivltests/part_sel_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/part_sel_port.v</a>, line:33, parent:work@mod_main
     |vpiDefName:work@mod_test2
     |vpiName:dut2
     |vpiFullName:work@mod_main.dut2
     |vpiPort:
     \_port: (out), line:26, parent:dut2
       |vpiName:out
       |vpiDirection:2
       |vpiHighConn:
       \_unsupported_expr: , line:33
         |STRING:mod_test2 dut2(test_string[9:16]);

       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:26, parent:dut2
           |vpiName:out
           |vpiFullName:work@mod_main.dut2.out
           |vpiNetType:1
     |vpiNet:
     \_logic_net: (out), line:26, parent:dut2
     |vpiInstance:
     \_module: work@mod_main (work@mod_main), file:<a href="../../../../third_party/tests/ivtest/ivltests/part_sel_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/part_sel_port.v</a>, line:30
   |vpiNet:
   \_logic_net: (test_string), line:31, parent:work@mod_main
     |vpiName:test_string
     |vpiFullName:work@mod_main.test_string
     |vpiNetType:36
     |vpiRange:
     \_range: , line:31
       |vpiLeftRange:
       \_constant: , line:31
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:31
         |vpiConstType:7
         |vpiDecompile:16
         |vpiSize:32
         |INT:16
     |vpiRange:
     \_range: , line:31
       |vpiLeftRange:
       \_constant: , line:31
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:31
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_mod_main of type 3000
Object: \work_mod_main of type 32
Object: \dut of type 32
Object: \out of type 44
Object: \out of type 36
Object: \dut2 of type 32
Object: \out of type 44
Object: \out of type 36
Object: \test_string of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_mod_main of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 22
Object:  of type 39
Object: \test_string of type 608
Object:  of type 7
ERROR: Encountered unhandled operation: 17

</pre>
</body>