{
  "id": "1764922551931-suzro3",
  "originalName": "Verilog HDL - Samir Palnitkar DPSD Book.pdf",
  "filename": "1764922551012-Verilog_HDL_-_Samir_Palnitkar_DPSD_Book.pdf",
  "path": "uploads\\1764922551012-Verilog_HDL_-_Samir_Palnitkar_DPSD_Book.pdf",
  "size": 11714455,
  "mimeType": "application/pdf",
  "uploadedAt": "2025-12-05T08:15:51.931Z",
  "chunks": [
    {
      "id": "1764922551931_0",
      "text": "Verilog HDL"
    },
    {
      "id": "1764922551931_1",
      "text": "A guide to Digital Design"
    },
    {
      "id": "1764922551931_2",
      "text": "and Synthesis"
    },
    {
      "id": "1764922551931_3",
      "text": "Samir Palnitkar"
    },
    {
      "id": "1764922551931_4",
      "text": "SunSoft Press"
    },
    {
      "id": "1764922551931_5",
      "text": "1996"
    },
    {
      "id": "1764922551931_6",
      "text": "PART 1 BASIC VERILOG TOPICS 1"
    },
    {
      "id": "1764922551931_7",
      "text": "1 Overview of Digital Design with Verilog HDL 3"
    },
    {
      "id": "1764922551931_8",
      "text": "2 Hierarchical Modeling Concepts 11"
    },
    {
      "id": "1764922551931_9",
      "text": "3 Basic Concepts 27"
    },
    {
      "id": "1764922551931_10",
      "text": "4 Modules and Ports 47"
    },
    {
      "id": "1764922551931_11",
      "text": "5 Gate-Level Modeling 61"
    },
    {
      "id": "1764922551931_12",
      "text": "6 Dataflow Modeling 85"
    },
    {
      "id": "1764922551931_13",
      "text": "7 Behavioral Modeling 115"
    },
    {
      "id": "1764922551931_14",
      "text": "8 Tasks and Functions 157"
    },
    {
      "id": "1764922551931_15",
      "text": "9 Useful Modeling Techniques 169"
    },
    {
      "id": "1764922551931_16",
      "text": "PART 2 Advance Verilog Topics 191"
    },
    {
      "id": "1764922551931_17",
      "text": "10 Timing and Delays 193"
    },
    {
      "id": "1764922551931_18",
      "text": "11 Switch-Level Modeling 213"
    },
    {
      "id": "1764922551931_19",
      "text": "12 User-Defined Primitives 229"
    },
    {
      "id": "1764922551931_20",
      "text": "13 Programming Language Interface 249"
    },
    {
      "id": "1764922551931_21",
      "text": "14 Logic Synthesis with Verilog HDL 275"
    },
    {
      "id": "1764922551931_22",
      "text": "PART3 APPENDICES 319"
    },
    {
      "id": "1764922551931_23",
      "text": "A Strength Modeling and Advanced Net Definitions 321"
    },
    {
      "id": "1764922551931_24",
      "text": "B List of PLI Rountines 327"
    },
    {
      "id": "1764922551931_25",
      "text": "C List of Keywords, System Tasks, and Compiler Directives 343"
    },
    {
      "id": "1764922551931_26",
      "text": "D Formal Syntax Definition 345"
    },
    {
      "id": "1764922551931_27",
      "text": "E Verilog  Tidbits 363"
    },
    {
      "id": "1764922551931_28",
      "text": "F Verilog  Examples 367"
    },
    {
      "id": "1764922551931_29",
      "text": "Verilog HDL"
    },
    {
      "id": "1764922551931_30",
      "text": "A guide to Digital Design"
    },
    {
      "id": "1764922551931_31",
      "text": "and Synthesis"
    },
    {
      "id": "1764922551931_32",
      "text": "Samir Palnitkar"
    },
    {
      "id": "1764922551931_33",
      "text": "SunSoft Press"
    },
    {
      "id": "1764922551931_34",
      "text": "1996"
    },
    {
      "id": "1764922551931_35",
      "text": "PART 1 BASIC VERILOG TOPICS 1"
    },
    {
      "id": "1764922551931_36",
      "text": "1 Overview of Digital Design with Verilog HDL 3"
    },
    {
      "id": "1764922551931_37",
      "text": "2 Hierarchical Modeling Concepts 11"
    },
    {
      "id": "1764922551931_38",
      "text": "3 Basic Concepts 27"
    },
    {
      "id": "1764922551931_39",
      "text": "4 Modules and Ports 47"
    },
    {
      "id": "1764922551931_40",
      "text": "5 Gate-Level Modeling 61"
    },
    {
      "id": "1764922551931_41",
      "text": "6 Dataflow Modeling 85"
    },
    {
      "id": "1764922551931_42",
      "text": "7 Behavioral Modeling 115"
    },
    {
      "id": "1764922551931_43",
      "text": "8 Tasks and Functions 157"
    },
    {
      "id": "1764922551931_44",
      "text": "9 Useful Modeling Techniques 169"
    },
    {
      "id": "1764922551931_45",
      "text": "PART 2 Advance Verilog Topics 191"
    },
    {
      "id": "1764922551931_46",
      "text": "10 Timing and Delays 193"
    },
    {
      "id": "1764922551931_47",
      "text": "11 Switch-Level Modeling 213"
    },
    {
      "id": "1764922551931_48",
      "text": "12 User-Defined Primitives 229"
    },
    {
      "id": "1764922551931_49",
      "text": "13 Programming Language Interface 249"
    },
    {
      "id": "1764922551931_50",
      "text": "14 Logic Synthesis with Verilog HDL 275"
    },
    {
      "id": "1764922551931_51",
      "text": "PART3 APPENDICES 319"
    },
    {
      "id": "1764922551931_52",
      "text": "A Strength Modeling and Advanced Net Definitions 321"
    },
    {
      "id": "1764922551931_53",
      "text": "B List of PLI Rountines 327"
    },
    {
      "id": "1764922551931_54",
      "text": "C List of Keywords, System Tasks, and Compiler Directives 343"
    },
    {
      "id": "1764922551931_55",
      "text": "D Formal Syntax Definition 345"
    },
    {
      "id": "1764922551931_56",
      "text": "E Verilog  Tidbits 363"
    },
    {
      "id": "1764922551931_57",
      "text": "F Verilog  Examples 367"
    },
    {
      "id": "1764922551931_58",
      "text": "Verilog HDL"
    },
    {
      "id": "1764922551931_59",
      "text": "A guide to Digital Design"
    },
    {
      "id": "1764922551931_60",
      "text": "and Synthesis"
    },
    {
      "id": "1764922551931_61",
      "text": "Samir Palnitkar"
    },
    {
      "id": "1764922551931_62",
      "text": "SunSoft Press"
    },
    {
      "id": "1764922551931_63",
      "text": "1996"
    },
    {
      "id": "1764922551931_64",
      "text": "PART 1 BASIC VERILOG TOPICS 1"
    },
    {
      "id": "1764922551931_65",
      "text": "1 Overview of Digital Design with Verilog HDL 3"
    },
    {
      "id": "1764922551931_66",
      "text": "2 Hierarchical Modeling Concepts 11"
    },
    {
      "id": "1764922551931_67",
      "text": "3 Basic Concepts 27"
    },
    {
      "id": "1764922551931_68",
      "text": "4 Modules and Ports 47"
    },
    {
      "id": "1764922551931_69",
      "text": "5 Gate-Level Modeling 61"
    },
    {
      "id": "1764922551931_70",
      "text": "6 Dataflow Modeling 85"
    },
    {
      "id": "1764922551931_71",
      "text": "7 Behavioral Modeling 115"
    },
    {
      "id": "1764922551931_72",
      "text": "8 Tasks and Functions 157"
    },
    {
      "id": "1764922551931_73",
      "text": "9 Useful Modeling Techniques 169"
    },
    {
      "id": "1764922551931_74",
      "text": "PART 2 Advance Verilog Topics 191"
    },
    {
      "id": "1764922551931_75",
      "text": "10 Timing and Delays 193"
    },
    {
      "id": "1764922551931_76",
      "text": "11 Switch-Level Modeling 213"
    },
    {
      "id": "1764922551931_77",
      "text": "12 User-Defined Primitives 229"
    },
    {
      "id": "1764922551931_78",
      "text": "13 Programming Language Interface 249"
    },
    {
      "id": "1764922551931_79",
      "text": "14 Logic Synthesis with Verilog HDL 275"
    },
    {
      "id": "1764922551931_80",
      "text": "PART3 APPENDICES 319"
    },
    {
      "id": "1764922551931_81",
      "text": "A Strength Modeling and Advanced Net Definitions 321"
    },
    {
      "id": "1764922551931_82",
      "text": "B List of PLI Rountines 327"
    },
    {
      "id": "1764922551931_83",
      "text": "C List of Keywords, System Tasks, and Compiler Directives 343"
    },
    {
      "id": "1764922551931_84",
      "text": "D Formal Syntax Definition 345"
    },
    {
      "id": "1764922551931_85",
      "text": "E Verilog  Tidbits 363"
    },
    {
      "id": "1764922551931_86",
      "text": "F Verilog  Examples 367"
    }
  ]
}