

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_60_6'
================================================================
* Date:           Mon Jun 12 14:34:27 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        a9crc
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.368 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_6  |       24|       24|         2|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     39|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       9|     93|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln60_fu_90_p2          |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln60_fu_84_p2         |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln63_fu_101_p2        |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state2_io         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  39|          19|          16|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    5|         10|
    |c_TDATA_blk_n            |   9|          2|    1|          2|
    |j_fu_44                  |   9|          2|    5|         10|
    |last_TDATA_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln63_reg_132        |  1|   0|    1|          0|
    |j_fu_44                  |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_60_6|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_60_6|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_60_6|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_60_6|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_60_6|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_60_6|  return value|
|c_TREADY     |   in|    1|        axis|                                c|       pointer|
|c_TDATA      |  out|    8|        axis|                                c|       pointer|
|c_TVALID     |  out|    1|        axis|                                c|       pointer|
|last_TREADY  |   in|    1|        axis|                             last|       pointer|
|last_TDATA   |  out|    8|        axis|                             last|       pointer|
|last_TVALID  |  out|    1|        axis|                             last|       pointer|
|p_address0   |  out|    5|   ap_memory|                                p|         array|
|p_ce0        |  out|    1|   ap_memory|                                p|         array|
|p_q0         |   in|    1|   ap_memory|                                p|         array|
+-------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %last, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %c, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body55"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_1 = load i5 %j" [../codes/crc.cpp:60]   --->   Operation 10 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.36ns)   --->   "%icmp_ln60 = icmp_eq  i5 %j_1, i5 24" [../codes/crc.cpp:60]   --->   Operation 11 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.78ns)   --->   "%add_ln60 = add i5 %j_1, i5 1" [../codes/crc.cpp:60]   --->   Operation 13 'add' 'add_ln60' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.body55.split, void %for.end63.exitStub" [../codes/crc.cpp:60]   --->   Operation 14 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i5 %j_1" [../codes/crc.cpp:60]   --->   Operation 15 'zext' 'zext_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i1 %p, i64 0, i64 %zext_ln60" [../codes/crc.cpp:62]   --->   Operation 16 'getelementptr' 'p_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%p_load = load i5 %p_addr" [../codes/crc.cpp:62]   --->   Operation 17 'load' 'p_load' <Predicate = (!icmp_ln60)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_1 : Operation 18 [1/1] (1.36ns)   --->   "%icmp_ln63 = icmp_eq  i5 %j_1, i5 23" [../codes/crc.cpp:63]   --->   Operation 18 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln60)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.inc61, void %if.then59" [../codes/crc.cpp:63]   --->   Operation 19 'br' 'br_ln63' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln60 = store i5 %add_ln60, i5 %j" [../codes/crc.cpp:60]   --->   Operation 20 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.body55" [../codes/crc.cpp:60]   --->   Operation 21 'br' 'br_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../codes/crc.cpp:61]   --->   Operation 22 'specpipeline' 'specpipeline_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../codes/crc.cpp:60]   --->   Operation 23 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%p_load = load i5 %p_addr" [../codes/crc.cpp:62]   --->   Operation 24 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i1 %p_load" [../codes/crc.cpp:62]   --->   Operation 25 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %c, i8 %zext_ln62" [../codes/crc.cpp:62]   --->   Operation 26 'write' 'write_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %last, i8 1" [../codes/crc.cpp:63]   --->   Operation 27 'write' 'write_ln63' <Predicate = (icmp_ln63)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc61" [../codes/crc.cpp:63]   --->   Operation 28 'br' 'br_ln63' <Predicate = (icmp_ln63)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca           ) [ 010]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
j_1               (load             ) [ 000]
icmp_ln60         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln60          (add              ) [ 000]
br_ln60           (br               ) [ 000]
zext_ln60         (zext             ) [ 000]
p_addr            (getelementptr    ) [ 011]
icmp_ln63         (icmp             ) [ 011]
br_ln63           (br               ) [ 000]
store_ln60        (store            ) [ 000]
br_ln60           (br               ) [ 000]
specpipeline_ln61 (specpipeline     ) [ 000]
specloopname_ln60 (specloopname     ) [ 000]
p_load            (load             ) [ 000]
zext_ln62         (zext             ) [ 000]
write_ln62        (write            ) [ 000]
write_ln63        (write            ) [ 000]
br_ln63           (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="last">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="j_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln62_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln62/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="write_ln63_write_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="0" slack="0"/>
<pin id="57" dir="0" index="1" bw="8" slack="0"/>
<pin id="58" dir="0" index="2" bw="1" slack="0"/>
<pin id="59" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln63/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="p_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="5" slack="0"/>
<pin id="67" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="5" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln0_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="5" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="j_1_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln60_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="5" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln60_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln60_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln63_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="0" index="1" bw="5" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln60_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="0" index="1" bw="5" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln62_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="j_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="127" class="1005" name="p_addr_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="1"/>
<pin id="129" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr "/>
</bind>
</comp>

<comp id="132" class="1005" name="icmp_ln63_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="40" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="40" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="42" pin="0"/><net_sink comp="55" pin=2"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="30" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="81" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="81" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="81" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="105"><net_src comp="81" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="90" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="70" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="120"><net_src comp="44" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="123"><net_src comp="117" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="130"><net_src comp="63" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="135"><net_src comp="101" pin="2"/><net_sink comp="132" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {2 }
	Port: last | {2 }
 - Input state : 
	Port: crc24a_Pipeline_VITIS_LOOP_60_6 : p | {1 2 }
	Port: crc24a_Pipeline_VITIS_LOOP_60_6 : c | {}
	Port: crc24a_Pipeline_VITIS_LOOP_60_6 : last | {}
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln60 : 2
		add_ln60 : 2
		br_ln60 : 3
		zext_ln60 : 2
		p_addr : 3
		p_load : 4
		icmp_ln63 : 2
		br_ln63 : 3
		store_ln60 : 3
	State 2
		zext_ln62 : 1
		write_ln62 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   icmp   |     icmp_ln60_fu_84    |    0    |    9    |
|          |    icmp_ln63_fu_101    |    0    |    9    |
|----------|------------------------|---------|---------|
|    add   |     add_ln60_fu_90     |    0    |    13   |
|----------|------------------------|---------|---------|
|   write  | write_ln62_write_fu_48 |    0    |    0    |
|          | write_ln63_write_fu_55 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |     zext_ln60_fu_96    |    0    |    0    |
|          |    zext_ln62_fu_112    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    31   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|icmp_ln63_reg_132|    1   |
|    j_reg_117    |    5   |
|  p_addr_reg_127 |    5   |
+-----------------+--------+
|      Total      |   11   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   31   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   11   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   11   |   40   |
+-----------+--------+--------+--------+
