<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="fft_tests.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="unscaled.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="unscaled.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="unscaled.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="unscaled.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="unscaled.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="unscaled.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="unscaled.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="unscaled.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="unscaled.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="unscaled.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="unscaled.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="unscaled.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="unscaled.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="unscaled.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="unscaled.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="unscaled.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="unscaled.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="unscaled.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="unscaled.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="unscaled.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="unscaled.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="unscaled.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="unscaled.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="unscaled_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="unscaled_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="unscaled_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="unscaled_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="unscaled_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="unscaled_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="unscaled_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="unscaled_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="unscaled_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="unscaled_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="unscaled_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="unscaled_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="unscaled_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="unscaled_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1425958138" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4026302066519051970" xil_pn:start_ts="1425958138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425958138" xil_pn:in_ck="6722781661284161776" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="544220152861111053" xil_pn:start_ts="1425958138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/avg_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/avg_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fft_unscaled_512.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fft_unscaled_512.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/result_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/result_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/scaling_multiplier.ngc"/>
      <outfile xil_pn:name="ipcore_dir/scaling_multiplier.vhd"/>
      <outfile xil_pn:name="ipcore_dir/sine_gen.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sine_gen.vhd"/>
      <outfile xil_pn:name="ipcore_dir/unscaled_adder.ngc"/>
      <outfile xil_pn:name="ipcore_dir/unscaled_adder.vhd"/>
      <outfile xil_pn:name="ipcore_dir/unscaled_multiplier.ngc"/>
      <outfile xil_pn:name="ipcore_dir/unscaled_multiplier.vhd"/>
      <outfile xil_pn:name="ipcore_dir/unscaled_sqrt.ngc"/>
      <outfile xil_pn:name="ipcore_dir/unscaled_sqrt.vhd"/>
      <outfile xil_pn:name="ipcore_dir/vga_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/vga_ram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1425958138" xil_pn:in_ck="-2197370207152150731" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1425958138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425958138" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4506351320862900800" xil_pn:start_ts="1425958138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425958138" xil_pn:in_ck="-2197370207152150731" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1425958138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425958138" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2745166924262319255" xil_pn:start_ts="1425958138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425958159" xil_pn:in_ck="8724468919455666269" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6133841282159182234" xil_pn:start_ts="1425958138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="unscaled.lso"/>
      <outfile xil_pn:name="unscaled.ngc"/>
      <outfile xil_pn:name="unscaled.ngr"/>
      <outfile xil_pn:name="unscaled.prj"/>
      <outfile xil_pn:name="unscaled.stx"/>
      <outfile xil_pn:name="unscaled.syr"/>
      <outfile xil_pn:name="unscaled.xst"/>
      <outfile xil_pn:name="unscaled_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1425958159" xil_pn:in_ck="6668997175502683847" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6272532663087532555" xil_pn:start_ts="1425958159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425958167" xil_pn:in_ck="-358140154577581106" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8538716582062450040" xil_pn:start_ts="1425958159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="unscaled.bld"/>
      <outfile xil_pn:name="unscaled.ngd"/>
      <outfile xil_pn:name="unscaled_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1425958209" xil_pn:in_ck="-4019046298069600690" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1425958167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="unscaled.pcf"/>
      <outfile xil_pn:name="unscaled_map.map"/>
      <outfile xil_pn:name="unscaled_map.mrp"/>
      <outfile xil_pn:name="unscaled_map.ncd"/>
      <outfile xil_pn:name="unscaled_map.ngm"/>
      <outfile xil_pn:name="unscaled_map.xrpt"/>
      <outfile xil_pn:name="unscaled_summary.xml"/>
      <outfile xil_pn:name="unscaled_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1425958263" xil_pn:in_ck="-1671085838179910553" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1425958209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="unscaled.ncd"/>
      <outfile xil_pn:name="unscaled.pad"/>
      <outfile xil_pn:name="unscaled.par"/>
      <outfile xil_pn:name="unscaled.ptwx"/>
      <outfile xil_pn:name="unscaled.unroutes"/>
      <outfile xil_pn:name="unscaled.xpi"/>
      <outfile xil_pn:name="unscaled_pad.csv"/>
      <outfile xil_pn:name="unscaled_pad.txt"/>
      <outfile xil_pn:name="unscaled_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1425958276" xil_pn:in_ck="6087380983185109906" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1425958263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="unscaled.bgn"/>
      <outfile xil_pn:name="unscaled.bit"/>
      <outfile xil_pn:name="unscaled.drc"/>
      <outfile xil_pn:name="unscaled.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1426115279" xil_pn:in_ck="6087380983185097052" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1426115277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425958263" xil_pn:in_ck="-4019046298069600822" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1425958249">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="unscaled.twr"/>
      <outfile xil_pn:name="unscaled.twx"/>
    </transform>
  </transforms>

</generated_project>
