<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3153" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3153{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3153{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3153{left:808px;bottom:1141px;letter-spacing:-0.16px;}
#t4_3153{left:70px;bottom:1088px;letter-spacing:-0.14px;}
#t5_3153{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t6_3153{left:96px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t7_3153{left:70px;bottom:1046px;letter-spacing:-0.13px;}
#t8_3153{left:96px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_3153{left:70px;bottom:1022px;letter-spacing:-0.14px;}
#ta_3153{left:96px;bottom:1022px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_3153{left:96px;bottom:1005px;letter-spacing:-0.13px;}
#tc_3153{left:70px;bottom:981px;letter-spacing:-0.14px;}
#td_3153{left:96px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#te_3153{left:70px;bottom:956px;letter-spacing:-0.17px;word-spacing:-0.69px;}
#tf_3153{left:70px;bottom:940px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_3153{left:70px;bottom:913px;}
#th_3153{left:96px;bottom:917px;letter-spacing:-0.13px;word-spacing:-1.2px;}
#ti_3153{left:96px;bottom:900px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_3153{left:70px;bottom:873px;}
#tk_3153{left:96px;bottom:877px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_3153{left:96px;bottom:860px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tm_3153{left:96px;bottom:843px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tn_3153{left:96px;bottom:826px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_3153{left:96px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#tp_3153{left:96px;bottom:793px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_3153{left:70px;bottom:766px;}
#tr_3153{left:96px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#ts_3153{left:96px;bottom:753px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_3153{left:96px;bottom:736px;letter-spacing:-0.14px;}
#tu_3153{left:70px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#tv_3153{left:70px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tw_3153{left:70px;bottom:678px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tx_3153{left:70px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#ty_3153{left:70px;bottom:645px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tz_3153{left:70px;bottom:628px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t10_3153{left:70px;bottom:611px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#t11_3153{left:70px;bottom:594px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t12_3153{left:70px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t13_3153{left:70px;bottom:509px;letter-spacing:0.16px;}
#t14_3153{left:151px;bottom:509px;letter-spacing:0.2px;word-spacing:0.01px;}
#t15_3153{left:70px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_3153{left:70px;bottom:467px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_3153{left:70px;bottom:451px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_3153{left:70px;bottom:392px;letter-spacing:0.13px;}
#t19_3153{left:152px;bottom:392px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1a_3153{left:70px;bottom:368px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t1b_3153{left:465px;bottom:368px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t1c_3153{left:551px;bottom:368px;letter-spacing:-0.09px;}
#t1d_3153{left:581px;bottom:368px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#t1e_3153{left:646px;bottom:368px;letter-spacing:-0.18px;word-spacing:-0.55px;}
#t1f_3153{left:70px;bottom:351px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1g_3153{left:192px;bottom:351px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t1h_3153{left:70px;bottom:334px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t1i_3153{left:129px;bottom:341px;}
#t1j_3153{left:144px;bottom:334px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1k_3153{left:70px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1l_3153{left:70px;bottom:291px;}
#t1m_3153{left:96px;bottom:295px;letter-spacing:-0.16px;word-spacing:-0.65px;}
#t1n_3153{left:96px;bottom:278px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1o_3153{left:96px;bottom:254px;}
#t1p_3153{left:122px;bottom:254px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1q_3153{left:96px;bottom:229px;}
#t1r_3153{left:122px;bottom:229px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1s_3153{left:122px;bottom:212px;letter-spacing:-0.16px;}
#t1t_3153{left:70px;bottom:186px;}
#t1u_3153{left:96px;bottom:189px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1v_3153{left:96px;bottom:165px;}
#t1w_3153{left:122px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1x_3153{left:122px;bottom:148px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1y_3153{left:96px;bottom:124px;}
#t1z_3153{left:122px;bottom:124px;letter-spacing:-0.14px;word-spacing:-0.45px;}

.s1_3153{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3153{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3153{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3153{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3153{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3153{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3153{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3153{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3153" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3153Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3153" style="-webkit-user-select: none;"><object width="935" height="1210" data="3153/3153.svg" type="image/svg+xml" id="pdf3153" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3153" class="t s1_3153">Vol. 3A </span><span id="t2_3153" class="t s1_3153">4-53 </span>
<span id="t3_3153" class="t s2_3153">PAGING </span>
<span id="t4_3153" class="t s3_3153">1. </span><span id="t5_3153" class="t s3_3153">Begin barrier: Stop all but one logical processor; that is, cause all but one to execute the HLT instruction or to </span>
<span id="t6_3153" class="t s3_3153">enter a spin loop. </span>
<span id="t7_3153" class="t s3_3153">2. </span><span id="t8_3153" class="t s3_3153">Allow the active logical processor to change the necessary paging-structure entries. </span>
<span id="t9_3153" class="t s3_3153">3. </span><span id="ta_3153" class="t s3_3153">Allow all logical processors to perform invalidations appropriate to the modifications to the paging-structure </span>
<span id="tb_3153" class="t s3_3153">entries. </span>
<span id="tc_3153" class="t s3_3153">4. </span><span id="td_3153" class="t s3_3153">Allow all logical processors to resume normal operation. </span>
<span id="te_3153" class="t s3_3153">Alternative, performance-optimized, TLB shootdown algorithms may be developed; however, software developers </span>
<span id="tf_3153" class="t s3_3153">must take care to ensure that the following conditions are met: </span>
<span id="tg_3153" class="t s4_3153">• </span><span id="th_3153" class="t s3_3153">All logical processors that are using the paging structures that are being modified must participate and perform </span>
<span id="ti_3153" class="t s3_3153">appropriate invalidations after the modifications are made. </span>
<span id="tj_3153" class="t s4_3153">• </span><span id="tk_3153" class="t s3_3153">If the modifications to the paging-structure entries are made before the barrier or if there is no barrier, the </span>
<span id="tl_3153" class="t s3_3153">operating system must ensure one of the following: (1) that the affected linear-address range is not used </span>
<span id="tm_3153" class="t s3_3153">between the time of modification and the time of invalidation; or (2) that it is prepared to deal with the conse- </span>
<span id="tn_3153" class="t s3_3153">quences of the affected linear-address range being used during that period. For example, if the operating </span>
<span id="to_3153" class="t s3_3153">system does not allow pages being freed to be reallocated for another purpose until after the required invalida- </span>
<span id="tp_3153" class="t s3_3153">tions, writes to those pages by errant software will not unexpectedly modify memory that is in use. </span>
<span id="tq_3153" class="t s4_3153">• </span><span id="tr_3153" class="t s3_3153">Software must be prepared to deal with reads, instruction fetches, and prefetch requests to the affected linear- </span>
<span id="ts_3153" class="t s3_3153">address range that are a result of speculative execution that would never actually occur in the executed code </span>
<span id="tt_3153" class="t s3_3153">path. </span>
<span id="tu_3153" class="t s3_3153">When multiple logical processors are using the same linear-address space at the same time, they must coordinate </span>
<span id="tv_3153" class="t s3_3153">before any request to modify the paging-structure entries that control that linear-address space. In these cases, </span>
<span id="tw_3153" class="t s3_3153">the barrier in the TLB shootdown routine may not be required. For example, when freeing a range of linear </span>
<span id="tx_3153" class="t s3_3153">addresses, some other mechanism can assure no logical processor is using that range before the request to free it </span>
<span id="ty_3153" class="t s3_3153">is made. In this case, a logical processor freeing the range can clear the P flags in the PTEs associated with the </span>
<span id="tz_3153" class="t s3_3153">range, free the physical page frames associated with the range, and then signal the other logical processors using </span>
<span id="t10_3153" class="t s3_3153">that linear-address space to perform the necessary invalidations. All the affected logical processors must complete </span>
<span id="t11_3153" class="t s3_3153">their invalidations before the linear-address range and the physical page frames previously associated with that </span>
<span id="t12_3153" class="t s3_3153">range can be reallocated. </span>
<span id="t13_3153" class="t s5_3153">4.11 </span><span id="t14_3153" class="t s5_3153">INTERACTIONS WITH VIRTUAL-MACHINE EXTENSIONS (VMX) </span>
<span id="t15_3153" class="t s3_3153">The architecture for virtual-machine extensions (VMX) includes features that interact with paging. Section 4.11.1 </span>
<span id="t16_3153" class="t s3_3153">discusses ways in which VMX-specific control transfers, called VMX transitions specially affect paging. Section </span>
<span id="t17_3153" class="t s3_3153">4.11.2 gives an overview of VMX features specifically designed to support address translation. </span>
<span id="t18_3153" class="t s6_3153">4.11.1 </span><span id="t19_3153" class="t s6_3153">VMX Transitions </span>
<span id="t1a_3153" class="t s3_3153">The VMX architecture defines two control transfers called </span><span id="t1b_3153" class="t s7_3153">VM entries </span><span id="t1c_3153" class="t s3_3153">and </span><span id="t1d_3153" class="t s7_3153">VM exits</span><span id="t1e_3153" class="t s3_3153">; collectively, these are called </span>
<span id="t1f_3153" class="t s7_3153">VMX transitions</span><span id="t1g_3153" class="t s3_3153">. VM entries and VM exits are described in detail in Chapter 27 and Chapter 28, respectively, in </span>
<span id="t1h_3153" class="t s3_3153">the Intel </span>
<span id="t1i_3153" class="t s8_3153">® </span>
<span id="t1j_3153" class="t s3_3153">64 and IA-32 Architectures Software Developer’s Manual, Volume 3C. The following items identify </span>
<span id="t1k_3153" class="t s3_3153">paging-related details: </span>
<span id="t1l_3153" class="t s4_3153">• </span><span id="t1m_3153" class="t s3_3153">VMX transitions modify the CR0 and CR4 registers and the IA32_EFER MSR concurrently. For this reason, they </span>
<span id="t1n_3153" class="t s3_3153">allow transitions between paging modes that would not otherwise be possible: </span>
<span id="t1o_3153" class="t s3_3153">— </span><span id="t1p_3153" class="t s3_3153">VM entries allow transitions from 4-level paging directly to either 32-bit paging or PAE paging. </span>
<span id="t1q_3153" class="t s3_3153">— </span><span id="t1r_3153" class="t s3_3153">VM exits allow transitions from either 32-bit paging or PAE paging directly to 4-level paging or 5-level </span>
<span id="t1s_3153" class="t s3_3153">paging. </span>
<span id="t1t_3153" class="t s4_3153">• </span><span id="t1u_3153" class="t s3_3153">VMX transitions that result in PAE paging load the PDPTE registers (see Section 4.4.1) as follows: </span>
<span id="t1v_3153" class="t s3_3153">— </span><span id="t1w_3153" class="t s3_3153">VM entries load the PDPTE registers either from the physical address being loaded into CR3 or from the </span>
<span id="t1x_3153" class="t s3_3153">virtual-machine control structure (VMCS); see Section 27.3.2.4. </span>
<span id="t1y_3153" class="t s3_3153">— </span><span id="t1z_3153" class="t s3_3153">VM exits load the PDPTE registers from the physical address being loaded into CR3; see Section 28.5.4. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
