# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

Developed by: Maha Vidya J P
RegisterNumber: 23013441 
*/

## code

![Screenshot 2023-11-28 180923](https://github.com/Mahavidyajp/Experiment--02-Implementation-of-combinational-logic-/assets/144870914/8de7b257-8e04-4ee6-b10a-35d3bfed34cb)

## Truth Table

![image](https://github.com/Mahavidyajp/Experiment--02-Implementation-of-combinational-logic-/assets/144870914/0ecac383-7539-4c89-a238-5649070c66ef)

## RTL

![image](https://github.com/Mahavidyajp/Experiment--02-Implementation-of-combinational-logic-/assets/144870914/a965798d-82c6-4537-8a95-3506aace3578)

## Timing Diagram

![image](https://github.com/Mahavidyajp/Experiment--02-Implementation-of-combinational-logic-/assets/144870914/45431fb2-85b0-41b9-98c7-adc8d980e5f7)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
