# Copyright (C) 2015  <Dmitry Zakablukov>
# Generated by ReversibleLogicGenerator v1.0 (32-bit) (https://github.com/dmitry-zakablukov/ReversibleLogicGenerator)
# Version without negative control lines: synthesis-result/tfc/no-negative-control-lines/sorted/symmetric_6-n7-gc63-qc224.tfc
#
# Input parameters (put them into *.ini file):
#   work-mode = general-synthesis
#   truth-table-input = test/truth-table-input/symmetric_6.table
#   rm-generator-weight-threshold = 0
#   transpositions-pack-size = 8
#   do-post-optimization = false
#
# Optimized by RCViewer+ (RCViewer+ is a viewer/analyzer for quantum and reversible circuits)
# See http://ceit.aut.ac.ir/QDA/RCV.htm for more details

.v a1,a2,a3,a4,a5,a6,a7
.i a1,a2,a3,a4,a5,a6
.o a7
.ol b1
.c 0
BEGIN

t1 a7
t5 a3',a4',a5',a6',a7
t5 a3,a4,a5,a6,a7
t2 a1,a2
t1 a1
t2 a3,a1
t2 a5,a1
t3 a3,a5,a6
t2 a4,a1
t3 a3,a4,a6
t3 a4,a5,a6
t2 a1,a6
t4 a3,a4,a5,a1
t4 a1',a2',a6',a7
t4 a3,a4,a5,a1
t2 a1,a6
t3 a4,a5,a6
t3 a3,a4,a6
t2 a4,a1
t3 a3,a5,a6
t2 a5,a1
t1 a1
t2 a3,a1
t2 a1,a2
t2 a3,a4
t2 a3,a5
t2 a7,a1
t2 a1,a3
t2 a1,a7
t2 a3,a1
t2 a1,a7
t2 a7,a1
t6 a1',a2',a4',a5',a6,a3
t2 a7,a1
t2 a1,a7
t2 a3,a1
t2 a1,a7
t2 a1,a3
t2 a7,a1
t2 a3,a5
t2 a3,a4

END
