vendor_name = ModelSim
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/2_mux2_to_1/mux2_to_1.v
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/2_mux2_to_1/Waveform.vwf
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/2_mux2_to_1/db/mux2_to_1.cbx.xml
design_name = mux2_to_1
instance = comp, \in[1]~I , in[1], mux2_to_1, 1
instance = comp, \in[0]~I , in[0], mux2_to_1, 1
instance = comp, \s~I , s, mux2_to_1, 1
instance = comp, \out~0 , out~0, mux2_to_1, 1
instance = comp, \out~I , out, mux2_to_1, 1
