
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro
OS: Manjaro Linux
Hostname: eric-manjaro
max virtual memory: unlimited (bytes)
max user processes: 514587
max stack size: 8388608 (bytes)


Implementation : synthesis

# Written on Mon Oct 24 13:36:36 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/designer/top_level/synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start             Requested     Requested     Clock        Clock          Clock
Level     Clock             Frequency     Period        Type         Group          Load 
-----------------------------------------------------------------------------------------
0 -       top_level|clk     100.0 MHz     10.000        inferred     (multiple)     31   
=========================================================================================


Clock Load Summary
******************

                  Clock     Source        Clock Pin                                          Non-clock Pin     Non-clock Pin
Clock             Load      Pin           Seq Example                                        Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------
top_level|clk     31        clk(port)     UART.COREUART_C0_0.make_TX.xmit_bit_sel[3:0].C     -                 I_1.A(CLKINT)
============================================================================================================================
