----------------------------------------------------------------------
PrimeLib version T-2022.03-SP1 (Malibu 2)
Build date: Apr 12, 2022 13:01:04
Path: /proj/cad/synopsys/synopsys_2021/primelib/T-2022.03-SP1/linux64/bin/primelib
Host: engnx05a.utdallas.edu, User: ebw220000, PID: 3329393 (PPID: 2639524)
CPU: 32 x 3888 MHz, AMD EPYC 7F32 8-Core Processor (2 socket, 16 core)
Memory: 257 GB RAM (9.8 GB free), 4 GB Swap (3.8 GB free)
System load average: 15.93, 16.58, 14.07 (23293 processes)
Directory: /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65
Malibu mode 2 activated
Thu May  8 22:31:33 2025: Establishing connection to license server
Thu May  8 22:31:34 2025: Testing server connection using feature PrimeLib_CHAR
Thu May  8 22:31:34 2025: License server connection established
Thu May  8 22:31:34 2025: Checked out license FEATURE PrimeLib_CHAR v2023.12 on PORT 1700@engdmv.utdallas.edu
Command-line: /proj/cad/synopsys/synopsys_2021/primelib/T-2022.03-SP1/linux64/bin/primelib
The char directory is /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/XNOR2
Loading /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/XNOR2/etc/cell.stat.gz
===================================================
Thu May 08 22:31:43 CDT 2025: Begin configure stage
Optimizing dispatch of 1 cells for efficiency
Reading instance file for cell XNOR2
Warning: Port VSS in cell XNOR2 has no associated function
Warning: Port VDD in cell XNOR2 has no associated function
Generating timing tests.
Generating power tests.
Generating template at Thu May  8 22:31:43 2025 
Done generating template at Thu May  8 22:31:43 2025
Generate Templates: Maximum virtual memory size: 790.828 MB
Cell XNOR2 configured for characterization.
Thu May 08 22:31:43 CDT 2025: Done configure stage (Elapsed: 1 seconds | 0.00 hours  Memory: 790.83MB)
======================================================================================================
======================================================
Thu May 08 22:31:45 CDT 2025: Begin characterize stage
Simulator used is hspice HSPICE O-2018.09-2
Simulator command is /proj/cad/synopsys/synopsys_2018/hspice_vO-2018.09-2/hspice/bin/hspice
[CDPL] Initialized with 1 standalone slot
[CDPL] Master initialized (0 seconds)
Start generating characterization tasks
Thu May  8 22:31:45 2025: Checked out license FEATURE PrimeLib_CORE v2023.12(1) on PORT 1700@engdmv.utdallas.edu
Thu May  8 22:31:45 2025: Elapsed time of checked out license: 0.00 seconds | 0.00 minutes
Thu May  8 22:31:45 2025: Checked out license FEATURE PrimeLib_SIM_CORE v2023.12(1) on PORT 1700@engdmv.utdallas.edu
Thu May  8 22:31:45 2025: Elapsed time of checked out license: 0.00 seconds | 0.00 minutes
Library has standard-cells
XNOR2: generated 13 tasks (13 total)
Using 1 standalone slots
[CDPL] Tasks: 0/13, (0.0%, 0 Cached, 0 Failed); Active Workers: 0, Pending Workers: 1, Elapsed: 0m00s
[CDPL] Tasks: 3/13, (23.1%, 0 Cached, 0 Failed); Active Workers: 1, Pending Workers: 0, Elapsed: 0m30s
[CDPL] Tasks: 7/13, (53.8%, 0 Cached, 0 Failed); Active Workers: 1, Pending Workers: 0, Elapsed: 1m00s
[CDPL] Tasks: 11/13, (84.6%, 0 Cached, 0 Failed); Active Workers: 1, Pending Workers: 0, Elapsed: 1m30s
[CDPL] Tasks: 13/13, (100.0%, 0 Cached, 0 Failed); Active Workers: 1, Pending Workers: 0, Elapsed: 2m00s
Long task: XNOR2::delay__A__hl__OUT__hl__ACQ_1 30.00 seconds
[CDPL] Summary: 
  All tasks finished successfully.
Thu May  8 22:34:15 2025: Released license FEATURE PrimeLib_CORE(all)
Thu May  8 22:34:15 2025: Released license FEATURE PrimeLib_SIM_CORE(all)
Peak worker count: 1
Thu May 08 22:34:15 CDT 2025: Done characterize stage (Elapsed: 150 seconds | 0.04 hours  Memory: 1078.84MB)
============================================================================================================
===============================================
Thu May 08 22:34:30 CDT 2025: Begin model stage
Creating new libraries.
info: order {ntin nvolt} ntin {1.0 2.0 3.0 4.0 5.0 6.0 7.0}
info: order {ntin nvolt} ntin {1.0 2.0 3.0 4.0 5.0 6.0 7.0} nvolt {1.0 2.0}
=================================================
Thu May 08 22:34:30 CDT 2025: Begin write library
Creating Liberty file "/home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/XNOR2/models/liberty/cells/XNOR2_op_cond.lib".
Thu May 08 22:34:30 CDT 2025: Done write library (Elapsed: 0 seconds | 0.00 hours  Memory: 1082.11MB)
=====================================================================================================
Merging cell level models...
===============================================
Thu May 08 22:34:30 CDT 2025: Begin merge stage
Merging 1 cell models in /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/XNOR2/models/liberty/cells
Merged Liberty model created /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/XNOR2/models/liberty/liberty_op_cond.lib.
Thu May 08 22:34:30 CDT 2025: Done merge stage (Elapsed: 0 seconds | 0.00 hours  Memory: 1082.85MB)
===================================================================================================
Thu May 08 22:34:30 CDT 2025: Done model stage (Elapsed: 0 seconds | 0.00 hours  Memory: 1082.85MB)
===================================================================================================
===============================================
Thu May 08 22:34:33 CDT 2025: Begin model stage
Creating new libraries.
info: order {ntin nvolt} ntin {1.0 2.0 3.0 4.0 5.0 6.0 7.0}
info: order {ntin nvolt} ntin {1.0 2.0 3.0 4.0 5.0 6.0 7.0} nvolt {1.0 2.0}
=================================================
Thu May 08 22:34:33 CDT 2025: Begin write library
Creating Liberty file "/home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/XNOR2/models/liberty/cells/XNOR2_op_cond.lib".
Thu May 08 22:34:33 CDT 2025: Done write library (Elapsed: 0 seconds | 0.00 hours  Memory: 1083.12MB)
=====================================================================================================
Merging cell level models...
===============================================
Thu May 08 22:34:33 CDT 2025: Begin merge stage
Merging 1 cell models in /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/XNOR2/models/liberty/cells
Merged Liberty model created /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/XNOR2/models/liberty/liberty_op_cond.lib.
Thu May 08 22:34:33 CDT 2025: Done merge stage (Elapsed: 0 seconds | 0.00 hours  Memory: 1083.12MB)
===================================================================================================
Thu May 08 22:34:33 CDT 2025: Done model stage (Elapsed: 0 seconds | 0.00 hours  Memory: 1083.12MB)
===================================================================================================
Shutting down modules
[CDPL] Shutting down CDPL master.
Thu May  8 22:34:39 2025: Released license FEATURE PrimeLib_CHAR
Thu May  8 22:34:39 2025: Program time: 186.00 seconds | 3.10 minutes | 0.05 hours
Maximum virtual memory size: 1083.12 MB
