{
  "module_name": "dm.h",
  "hash_id": "0dbc743f11c8a0d24c8abe2ea586a0cb79c97c34b41d8ba35854fd861284885e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8723be/dm.h",
  "human_readable_source": " \n \n\n#ifndef\t__RTL8723BE_DM_H__\n#define __RTL8723BE_DM_H__\n\n#define\tMAIN_ANT\t\t0\n#define\tAUX_ANT\t\t\t1\n#define\tMAIN_ANT_CG_TRX\t\t1\n#define\tAUX_ANT_CG_TRX\t\t0\n#define\tMAIN_ANT_CGCS_RX\t0\n#define\tAUX_ANT_CGCS_RX\t\t1\n\n#define\tTXSCALE_TABLE_SIZE\t30\n\n \n#define\tDM_REG_RF_MODE_11N\t\t\t0x00\n#define\tDM_REG_RF_0B_11N\t\t\t0x0B\n#define\tDM_REG_CHNBW_11N\t\t\t0x18\n#define\tDM_REG_T_METER_11N\t\t\t0x24\n#define\tDM_REG_RF_25_11N\t\t\t0x25\n#define\tDM_REG_RF_26_11N\t\t\t0x26\n#define\tDM_REG_RF_27_11N\t\t\t0x27\n#define\tDM_REG_RF_2B_11N\t\t\t0x2B\n#define\tDM_REG_RF_2C_11N\t\t\t0x2C\n#define\tDM_REG_RXRF_A3_11N\t\t\t0x3C\n#define\tDM_REG_T_METER_92D_11N\t\t\t0x42\n#define\tDM_REG_T_METER_88E_11N\t\t\t0x42\n\n \n \n#define\tDM_REG_BB_CTRL_11N\t\t\t0x800\n#define\tDM_REG_RF_PIN_11N\t\t\t0x804\n#define\tDM_REG_PSD_CTRL_11N\t\t\t0x808\n#define\tDM_REG_TX_ANT_CTRL_11N\t\t\t0x80C\n#define\tDM_REG_BB_PWR_SAV5_11N\t\t\t0x818\n#define\tDM_REG_CCK_RPT_FORMAT_11N\t\t0x824\n#define\tDM_REG_RX_DEFUALT_A_11N\t\t\t0x858\n#define\tDM_REG_RX_DEFUALT_B_11N\t\t\t0x85A\n#define\tDM_REG_BB_PWR_SAV3_11N\t\t\t0x85C\n#define\tDM_REG_ANTSEL_CTRL_11N\t\t\t0x860\n#define\tDM_REG_RX_ANT_CTRL_11N\t\t\t0x864\n#define\tDM_REG_PIN_CTRL_11N\t\t\t0x870\n#define\tDM_REG_BB_PWR_SAV1_11N\t\t\t0x874\n#define\tDM_REG_ANTSEL_PATH_11N\t\t\t0x878\n#define\tDM_REG_BB_3WIRE_11N\t\t\t0x88C\n#define\tDM_REG_SC_CNT_11N\t\t\t0x8C4\n#define\tDM_REG_PSD_DATA_11N\t\t\t0x8B4\n \n#define\tDM_REG_ANT_MAPPING1_11N\t\t\t0x914\n#define\tDM_REG_ANT_MAPPING2_11N\t\t\t0x918\n \n#define\tDM_REG_CCK_ANTDIV_PARA1_11N\t\t0xA00\n#define\tDM_REG_CCK_CCA_11N\t\t\t0xA0A\n#define\tDM_REG_CCK_ANTDIV_PARA2_11N\t\t0xA0C\n#define\tDM_REG_CCK_ANTDIV_PARA3_11N\t\t0xA10\n#define\tDM_REG_CCK_ANTDIV_PARA4_11N\t\t0xA14\n#define\tDM_REG_CCK_FILTER_PARA1_11N\t\t0xA22\n#define\tDM_REG_CCK_FILTER_PARA2_11N\t\t0xA23\n#define\tDM_REG_CCK_FILTER_PARA3_11N\t\t0xA24\n#define\tDM_REG_CCK_FILTER_PARA4_11N\t\t0xA25\n#define\tDM_REG_CCK_FILTER_PARA5_11N\t\t0xA26\n#define\tDM_REG_CCK_FILTER_PARA6_11N\t\t0xA27\n#define\tDM_REG_CCK_FILTER_PARA7_11N\t\t0xA28\n#define\tDM_REG_CCK_FILTER_PARA8_11N\t\t0xA29\n#define\tDM_REG_CCK_FA_RST_11N\t\t\t0xA2C\n#define\tDM_REG_CCK_FA_MSB_11N\t\t\t0xA58\n#define\tDM_REG_CCK_FA_LSB_11N\t\t\t0xA5C\n#define\tDM_REG_CCK_CCA_CNT_11N\t\t\t0xA60\n#define\tDM_REG_BB_PWR_SAV4_11N\t\t\t0xA74\n \n#define\tDM_REG_LNA_SWITCH_11N\t\t\t0xB2C\n#define\tDM_REG_PATH_SWITCH_11N\t\t\t0xB30\n#define\tDM_REG_RSSI_CTRL_11N\t\t\t0xB38\n#define\tDM_REG_CONFIG_ANTA_11N\t\t\t0xB68\n#define\tDM_REG_RSSI_BT_11N\t\t\t0xB9C\n \n#define\tDM_REG_OFDM_FA_HOLDC_11N\t\t0xC00\n#define\tDM_REG_RX_PATH_11N\t\t\t0xC04\n#define\tDM_REG_TRMUX_11N\t\t\t0xC08\n#define\tDM_REG_OFDM_FA_RSTC_11N\t\t\t0xC0C\n#define\tDM_REG_RXIQI_MATRIX_11N\t\t\t0xC14\n#define\tDM_REG_TXIQK_MATRIX_LSB1_11N\t\t0xC4C\n#define\tDM_REG_IGI_A_11N\t\t\t0xC50\n#define\tDM_REG_ANTDIV_PARA2_11N\t\t\t0xC54\n#define\tDM_REG_IGI_B_11N\t\t\t0xC58\n#define\tDM_REG_ANTDIV_PARA3_11N\t\t\t0xC5C\n#define\tDM_REG_BB_PWR_SAV2_11N\t\t\t0xC70\n#define\tDM_REG_RX_OFF_11N\t\t\t0xC7C\n#define\tDM_REG_TXIQK_MATRIXA_11N\t\t0xC80\n#define\tDM_REG_TXIQK_MATRIXB_11N\t\t0xC88\n#define\tDM_REG_TXIQK_MATRIXA_LSB2_11N\t\t0xC94\n#define\tDM_REG_TXIQK_MATRIXB_LSB2_11N\t\t0xC9C\n#define\tDM_REG_RXIQK_MATRIX_LSB_11N\t\t0xCA0\n#define\tDM_REG_ANTDIV_PARA1_11N\t\t\t0xCA4\n#define\tDM_REG_OFDM_FA_TYPE1_11N\t\t0xCF0\n \n#define\tDM_REG_OFDM_FA_RSTD_11N\t\t\t0xD00\n#define\tDM_REG_OFDM_FA_TYPE2_11N\t\t0xDA0\n#define\tDM_REG_OFDM_FA_TYPE3_11N\t\t0xDA4\n#define\tDM_REG_OFDM_FA_TYPE4_11N\t\t0xDA8\n \n#define\tDM_REG_TXAGC_A_6_18_11N\t\t\t0xE00\n#define\tDM_REG_TXAGC_A_24_54_11N\t\t0xE04\n#define\tDM_REG_TXAGC_A_1_MCS32_11N\t\t0xE08\n#define\tDM_REG_TXAGC_A_MCS0_3_11N\t\t0xE10\n#define\tDM_REG_TXAGC_A_MCS4_7_11N\t\t0xE14\n#define\tDM_REG_TXAGC_A_MCS8_11_11N\t\t0xE18\n#define\tDM_REG_TXAGC_A_MCS12_15_11N\t\t0xE1C\n#define\tDM_REG_FPGA0_IQK_11N\t\t\t0xE28\n#define\tDM_REG_TXIQK_TONE_A_11N\t\t\t0xE30\n#define\tDM_REG_RXIQK_TONE_A_11N\t\t\t0xE34\n#define\tDM_REG_TXIQK_PI_A_11N\t\t\t0xE38\n#define\tDM_REG_RXIQK_PI_A_11N\t\t\t0xE3C\n#define\tDM_REG_TXIQK_11N\t\t\t0xE40\n#define\tDM_REG_RXIQK_11N\t\t\t0xE44\n#define\tDM_REG_IQK_AGC_PTS_11N\t\t\t0xE48\n#define\tDM_REG_IQK_AGC_RSP_11N\t\t\t0xE4C\n#define\tDM_REG_BLUETOOTH_11N\t\t\t0xE6C\n#define\tDM_REG_RX_WAIT_CCA_11N\t\t\t0xE70\n#define\tDM_REG_TX_CCK_RFON_11N\t\t\t0xE74\n#define\tDM_REG_TX_CCK_BBON_11N\t\t\t0xE78\n#define\tDM_REG_OFDM_RFON_11N\t\t\t0xE7C\n#define\tDM_REG_OFDM_BBON_11N\t\t\t0xE80\n#define\t\tDM_REG_TX2RX_11N\t\t0xE84\n#define\tDM_REG_TX2TX_11N\t\t\t0xE88\n#define\tDM_REG_RX_CCK_11N\t\t\t0xE8C\n#define\tDM_REG_RX_OFDM_11N\t\t\t0xED0\n#define\tDM_REG_RX_WAIT_RIFS_11N\t\t\t0xED4\n#define\tDM_REG_RX2RX_11N\t\t\t0xED8\n#define\tDM_REG_STANDBY_11N\t\t\t0xEDC\n#define\tDM_REG_SLEEP_11N\t\t\t0xEE0\n#define\tDM_REG_PMPD_ANAEN_11N\t\t\t0xEEC\n\n \n#define\tDM_REG_BB_RST_11N\t\t\t0x02\n#define\tDM_REG_ANTSEL_PIN_11N\t\t\t0x4C\n#define\tDM_REG_EARLY_MODE_11N\t\t\t0x4D0\n#define\tDM_REG_RSSI_MONITOR_11N\t\t\t0x4FE\n#define\tDM_REG_EDCA_VO_11N\t\t\t0x500\n#define\tDM_REG_EDCA_VI_11N\t\t\t0x504\n#define\tDM_REG_EDCA_BE_11N\t\t\t0x508\n#define\tDM_REG_EDCA_BK_11N\t\t\t0x50C\n#define\tDM_REG_TXPAUSE_11N\t\t\t0x522\n#define\tDM_REG_RESP_TX_11N\t\t\t0x6D8\n#define\tDM_REG_ANT_TRAIN_PARA1_11N\t\t0x7b0\n#define\tDM_REG_ANT_TRAIN_PARA2_11N\t\t0x7b4\n\n \n#define\tDM_BIT_IGI_11N\t\t\t\t0x0000007F\n\n#define HAL_DM_DIG_DISABLE\t\t\tBIT(0)\n#define HAL_DM_HIPWR_DISABLE\t\t\tBIT(1)\n\n#define OFDM_TABLE_LENGTH\t\t\t43\n#define CCK_TABLE_LENGTH\t\t\t33\n\n#define OFDM_TABLE_SIZE\t\t\t\t37\n#define CCK_TABLE_SIZE\t\t\t\t33\n\n#define BW_AUTO_SWITCH_HIGH_LOW\t\t\t25\n#define BW_AUTO_SWITCH_LOW_HIGH\t\t\t30\n\n#define DM_DIG_FA_UPPER\t\t\t\t0x3e\n#define DM_DIG_FA_LOWER\t\t\t\t0x1e\n#define DM_DIG_FA_TH0\t\t\t\t0x200\n#define DM_DIG_FA_TH1\t\t\t\t0x300\n#define DM_DIG_FA_TH2\t\t\t\t0x400\n\n#define RXPATHSELECTION_SS_TH_LOW\t\t30\n#define RXPATHSELECTION_DIFF_TH\t\t\t18\n\n#define DM_RATR_STA_INIT\t\t\t0\n#define DM_RATR_STA_HIGH\t\t\t1\n#define DM_RATR_STA_MIDDLE\t\t\t2\n#define DM_RATR_STA_LOW\t\t\t\t3\n\n#define CTS2SELF_THVAL\t\t\t\t30\n#define REGC38_TH\t\t\t\t20\n\n#define WAIOTTHVAL\t\t\t\t25\n\n#define TXHIGHPWRLEVEL_NORMAL\t\t\t0\n#define TXHIGHPWRLEVEL_LEVEL1\t\t\t1\n#define TXHIGHPWRLEVEL_LEVEL2\t\t\t2\n#define TXHIGHPWRLEVEL_BT1\t\t\t3\n#define TXHIGHPWRLEVEL_BT2\t\t\t4\n\n#define DM_TYPE_BYFW\t\t\t\t0\n#define DM_TYPE_BYDRIVER\t\t\t1\n\n#define TX_POWER_NEAR_FIELD_THRESH_LVL2\t\t74\n#define TX_POWER_NEAR_FIELD_THRESH_LVL1\t\t67\n#define TXPWRTRACK_MAX_IDX\t\t\t6\n\n \n#define ATC_STATUS_OFF\t\t\t\t0x0  \n#define\tATC_STATUS_ON\t\t\t\t0x1  \n#define\tCFO_THRESHOLD_XTAL\t\t\t10  \n#define\tCFO_THRESHOLD_ATC\t\t\t80  \n\nenum dm_1r_cca_e {\n\tCCA_1R\t\t= 0,\n\tCCA_2R\t\t= 1,\n\tCCA_MAX\t\t= 2,\n};\n\nenum dm_rf_e {\n\tRF_SAVE\t\t= 0,\n\tRF_NORMAL\t= 1,\n\tRF_MAX\t\t= 2,\n};\n\nenum dm_sw_ant_switch_e {\n\tANS_ANTENNA_B\t= 1,\n\tANS_ANTENNA_A\t= 2,\n\tANS_ANTENNA_MAX\t= 3,\n};\n\nenum pwr_track_control_method {\n\tBBSWING,\n\tTXAGC\n};\n\n#define BT_RSSI_STATE_NORMAL_POWER      BIT_OFFSET_LEN_MASK_32(0, 1)\n#define BT_RSSI_STATE_AMDPU_OFF         BIT_OFFSET_LEN_MASK_32(1, 1)\n#define BT_RSSI_STATE_SPECIAL_LOW       BIT_OFFSET_LEN_MASK_32(2, 1)\n#define BT_RSSI_STATE_BG_EDCA_LOW       BIT_OFFSET_LEN_MASK_32(3, 1)\n#define BT_RSSI_STATE_TXPOWER_LOW       BIT_OFFSET_LEN_MASK_32(4, 1)\n#define GET_UNDECORATED_AVERAGE_RSSI(_priv)     \\\n\t((((struct rtl_priv *)(_priv))->mac80211.opmode == \\\n\t\tNL80211_IFTYPE_ADHOC) ? \\\n\t(((struct rtl_priv *)(_priv))->dm.entry_min_undecoratedsmoothed_pwdb) :\\\n\t(((struct rtl_priv *)(_priv))->dm.undecorated_smoothed_pwdb))\n\nvoid rtl8723be_dm_set_tx_ant_by_tx_info(struct ieee80211_hw *hw, u8 *pdesc,\n\t\t\t\t\tu32 mac_id);\nvoid rtl8723be_dm_ant_sel_statistics(struct ieee80211_hw *hw, u8 antsel_tr_mux,\n\t\t\t\t     u32 mac_id, u32 rx_pwdb_all);\nvoid rtl8723be_dm_fast_antenna_training_callback(unsigned long data);\nvoid rtl8723be_dm_init(struct ieee80211_hw *hw);\nvoid rtl8723be_dm_watchdog(struct ieee80211_hw *hw);\nvoid rtl8723be_dm_write_dig(struct ieee80211_hw *hw, u8 current_igi);\nvoid rtl8723be_dm_check_txpower_tracking(struct ieee80211_hw *hw);\nvoid rtl8723be_dm_init_rate_adaptive_mask(struct ieee80211_hw *hw);\nvoid rtl8723be_dm_txpower_track_adjust(struct ieee80211_hw *hw, u8 type,\n\t\t\t\t       u8 *pdirection, u32 *poutwrite_val);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}