{
  "module_name": "mt8186-mmsys.h",
  "hash_id": "c9937e51c1d7a04c9b1506180cbeef04f94e412fc9853d7c8ee3190b19f04163",
  "original_prompt": "Ingested from linux-6.6.14/drivers/soc/mediatek/mt8186-mmsys.h",
  "human_readable_source": " \n\n#ifndef __SOC_MEDIATEK_MT8186_MMSYS_H\n#define __SOC_MEDIATEK_MT8186_MMSYS_H\n\n \n#define MT8186_MMSYS_DPI_OUTPUT_FORMAT\t\t0x400\n#define MT8186_DPI_FORMAT_MASK\t\t\t\tGENMASK(1, 0)\n#define MT8186_DPI_RGB888_SDR_CON\t\t\t0\n#define MT8186_DPI_RGB888_DDR_CON\t\t\t1\n#define MT8186_DPI_RGB565_SDR_CON\t\t\t2\n#define MT8186_DPI_RGB565_DDR_CON\t\t\t3\n\n#define MT8186_MMSYS_OVL_CON\t\t\t0xF04\n#define MT8186_MMSYS_OVL0_CON_MASK\t\t\t0x3\n#define MT8186_MMSYS_OVL0_2L_CON_MASK\t\t\t0xC\n#define MT8186_OVL0_GO_BLEND\t\t\t\tBIT(0)\n#define MT8186_OVL0_GO_BG\t\t\t\tBIT(1)\n#define MT8186_OVL0_2L_GO_BLEND\t\t\t\tBIT(2)\n#define MT8186_OVL0_2L_GO_BG\t\t\t\tBIT(3)\n#define MT8186_DISP_RDMA0_SOUT_SEL\t\t0xF0C\n#define MT8186_RDMA0_SOUT_SEL_MASK\t\t\t0xF\n#define MT8186_RDMA0_SOUT_TO_DSI0\t\t\t(0)\n#define MT8186_RDMA0_SOUT_TO_COLOR0\t\t\t(1)\n#define MT8186_RDMA0_SOUT_TO_DPI0\t\t\t(2)\n#define MT8186_DISP_OVL0_2L_MOUT_EN\t\t0xF14\n#define MT8186_OVL0_2L_MOUT_EN_MASK\t\t\t0xF\n#define MT8186_OVL0_2L_MOUT_TO_RDMA0\t\t\tBIT(0)\n#define MT8186_OVL0_2L_MOUT_TO_RDMA1\t\t\tBIT(3)\n#define MT8186_DISP_OVL0_MOUT_EN\t\t0xF18\n#define MT8186_OVL0_MOUT_EN_MASK\t\t\t0xF\n#define MT8186_OVL0_MOUT_TO_RDMA0\t\t\tBIT(0)\n#define MT8186_OVL0_MOUT_TO_RDMA1\t\t\tBIT(3)\n#define MT8186_DISP_DITHER0_MOUT_EN\t\t0xF20\n#define MT8186_DITHER0_MOUT_EN_MASK\t\t\t0xF\n#define MT8186_DITHER0_MOUT_TO_DSI0\t\t\tBIT(0)\n#define MT8186_DITHER0_MOUT_TO_RDMA1\t\t\tBIT(2)\n#define MT8186_DITHER0_MOUT_TO_DPI0\t\t\tBIT(3)\n#define MT8186_DISP_RDMA0_SEL_IN\t\t0xF28\n#define MT8186_RDMA0_SEL_IN_MASK\t\t\t0xF\n#define MT8186_RDMA0_FROM_OVL0\t\t\t\t0\n#define MT8186_RDMA0_FROM_OVL0_2L\t\t\t2\n#define MT8186_DISP_DSI0_SEL_IN\t\t\t0xF30\n#define MT8186_DSI0_SEL_IN_MASK\t\t\t\t0xF\n#define MT8186_DSI0_FROM_RDMA0\t\t\t\t0\n#define MT8186_DSI0_FROM_DITHER0\t\t\t1\n#define MT8186_DSI0_FROM_RDMA1\t\t\t\t2\n#define MT8186_DISP_RDMA1_MOUT_EN\t\t0xF3C\n#define MT8186_RDMA1_MOUT_EN_MASK\t\t\t0xF\n#define MT8186_RDMA1_MOUT_TO_DPI0_SEL\t\t\tBIT(0)\n#define MT8186_RDMA1_MOUT_TO_DSI0_SEL\t\t\tBIT(2)\n#define MT8186_DISP_RDMA1_SEL_IN\t\t0xF40\n#define MT8186_RDMA1_SEL_IN_MASK\t\t\t0xF\n#define MT8186_RDMA1_FROM_OVL0\t\t\t\t0\n#define MT8186_RDMA1_FROM_OVL0_2L\t\t\t2\n#define MT8186_RDMA1_FROM_DITHER0\t\t\t3\n#define MT8186_DISP_DPI0_SEL_IN\t\t\t0xF44\n#define MT8186_DPI0_SEL_IN_MASK\t\t\t\t0xF\n#define MT8186_DPI0_FROM_RDMA1\t\t\t\t0\n#define MT8186_DPI0_FROM_DITHER0\t\t\t1\n#define MT8186_DPI0_FROM_RDMA0\t\t\t\t2\n\n#define MT8186_MMSYS_SW0_RST_B\t\t\t\t0x160\n\nstatic const struct mtk_mmsys_routes mmsys_mt8186_routing_table[] = {\n\t{\n\t\tDDP_COMPONENT_OVL0, DDP_COMPONENT_RDMA0,\n\t\tMT8186_DISP_OVL0_MOUT_EN, MT8186_OVL0_MOUT_EN_MASK,\n\t\tMT8186_OVL0_MOUT_TO_RDMA0\n\t},\n\t{\n\t\tDDP_COMPONENT_OVL0, DDP_COMPONENT_RDMA0,\n\t\tMT8186_DISP_RDMA0_SEL_IN, MT8186_RDMA0_SEL_IN_MASK,\n\t\tMT8186_RDMA0_FROM_OVL0\n\t},\n\t{\n\t\tDDP_COMPONENT_OVL0, DDP_COMPONENT_RDMA0,\n\t\tMT8186_MMSYS_OVL_CON, MT8186_MMSYS_OVL0_CON_MASK,\n\t\tMT8186_OVL0_GO_BLEND\n\t},\n\t{\n\t\tDDP_COMPONENT_RDMA0, DDP_COMPONENT_COLOR0,\n\t\tMT8186_DISP_RDMA0_SOUT_SEL, MT8186_RDMA0_SOUT_SEL_MASK,\n\t\tMT8186_RDMA0_SOUT_TO_COLOR0\n\t},\n\t{\n\t\tDDP_COMPONENT_DITHER0, DDP_COMPONENT_DSI0,\n\t\tMT8186_DISP_DITHER0_MOUT_EN, MT8186_DITHER0_MOUT_EN_MASK,\n\t\tMT8186_DITHER0_MOUT_TO_DSI0,\n\t},\n\t{\n\t\tDDP_COMPONENT_DITHER0, DDP_COMPONENT_DSI0,\n\t\tMT8186_DISP_DSI0_SEL_IN, MT8186_DSI0_SEL_IN_MASK,\n\t\tMT8186_DSI0_FROM_DITHER0\n\t},\n\t{\n\t\tDDP_COMPONENT_OVL_2L0, DDP_COMPONENT_RDMA1,\n\t\tMT8186_DISP_OVL0_2L_MOUT_EN, MT8186_OVL0_2L_MOUT_EN_MASK,\n\t\tMT8186_OVL0_2L_MOUT_TO_RDMA1\n\t},\n\t{\n\t\tDDP_COMPONENT_OVL_2L0, DDP_COMPONENT_RDMA1,\n\t\tMT8186_DISP_RDMA1_SEL_IN, MT8186_RDMA1_SEL_IN_MASK,\n\t\tMT8186_RDMA1_FROM_OVL0_2L\n\t},\n\t{\n\t\tDDP_COMPONENT_OVL_2L0, DDP_COMPONENT_RDMA1,\n\t\tMT8186_MMSYS_OVL_CON, MT8186_MMSYS_OVL0_2L_CON_MASK,\n\t\tMT8186_OVL0_2L_GO_BLEND\n\t},\n\t{\n\t\tDDP_COMPONENT_RDMA1, DDP_COMPONENT_DPI0,\n\t\tMT8186_DISP_RDMA1_MOUT_EN, MT8186_RDMA1_MOUT_EN_MASK,\n\t\tMT8186_RDMA1_MOUT_TO_DPI0_SEL\n\t},\n\t{\n\t\tDDP_COMPONENT_RDMA1, DDP_COMPONENT_DPI0,\n\t\tMT8186_DISP_DPI0_SEL_IN, MT8186_DPI0_SEL_IN_MASK,\n\t\tMT8186_DPI0_FROM_RDMA1\n\t},\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}