xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Lab5_DigClock.srcs/sources_1/ip/vio_digclk/hdl/verilog"incdir="../../../../Lab5_DigClock.srcs/sources_1/ip/vio_digclk/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Lab5_DigClock.srcs/sources_1/ip/vio_digclk/hdl/verilog"incdir="../../../../Lab5_DigClock.srcs/sources_1/ip/vio_digclk/hdl"
vio_digclk.v,verilog,xil_defaultlib,../../../../Lab5_DigClock.srcs/sources_1/ip/vio_digclk/sim/vio_digclk.v,incdir="../../../../Lab5_DigClock.srcs/sources_1/ip/vio_digclk/hdl/verilog"incdir="../../../../Lab5_DigClock.srcs/sources_1/ip/vio_digclk/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
