<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>hyperv.h source code [linux-4.14.y/arch/x86/include/uapi/asm/hyperv.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="HV_GENERIC_SET_FORMAT,_HV_REFERENCE_TSC_PAGE,hv_message,hv_message_flags,hv_message_header,hv_message_page,hv_message_type,hv_port_id,hv_timer_message_payload "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/include/uapi/asm/hyperv.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-4.14.y</a>/<a href='../../../..'>arch</a>/<a href='../../..'>x86</a>/<a href='../..'>include</a>/<a href='..'>uapi</a>/<a href='./'>asm</a>/<a href='hyperv.h.html'>hyperv.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/_ASM_X86_HYPERV_H">_ASM_X86_HYPERV_H</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/_ASM_X86_HYPERV_H" data-ref="_M/_ASM_X86_HYPERV_H">_ASM_X86_HYPERV_H</dfn></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="../../../../../include/linux/types.h.html">&lt;linux/types.h&gt;</a></u></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><i>/*</i></td></tr>
<tr><th id="8">8</th><td><i> * The below CPUID leaves are present if VersionAndFeatures.HypervisorPresent</i></td></tr>
<tr><th id="9">9</th><td><i> * is set by CPUID(HvCpuIdFunctionVersionAndFeatures).</i></td></tr>
<tr><th id="10">10</th><td><i> */</i></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/HYPERV_CPUID_VENDOR_AND_MAX_FUNCTIONS" data-ref="_M/HYPERV_CPUID_VENDOR_AND_MAX_FUNCTIONS">HYPERV_CPUID_VENDOR_AND_MAX_FUNCTIONS</dfn>	0x40000000</u></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/HYPERV_CPUID_INTERFACE" data-ref="_M/HYPERV_CPUID_INTERFACE">HYPERV_CPUID_INTERFACE</dfn>			0x40000001</u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/HYPERV_CPUID_VERSION" data-ref="_M/HYPERV_CPUID_VERSION">HYPERV_CPUID_VERSION</dfn>			0x40000002</u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/HYPERV_CPUID_FEATURES" data-ref="_M/HYPERV_CPUID_FEATURES">HYPERV_CPUID_FEATURES</dfn>			0x40000003</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/HYPERV_CPUID_ENLIGHTMENT_INFO" data-ref="_M/HYPERV_CPUID_ENLIGHTMENT_INFO">HYPERV_CPUID_ENLIGHTMENT_INFO</dfn>		0x40000004</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/HYPERV_CPUID_IMPLEMENT_LIMITS" data-ref="_M/HYPERV_CPUID_IMPLEMENT_LIMITS">HYPERV_CPUID_IMPLEMENT_LIMITS</dfn>		0x40000005</u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/HYPERV_HYPERVISOR_PRESENT_BIT" data-ref="_M/HYPERV_HYPERVISOR_PRESENT_BIT">HYPERV_HYPERVISOR_PRESENT_BIT</dfn>		0x80000000</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/HYPERV_CPUID_MIN" data-ref="_M/HYPERV_CPUID_MIN">HYPERV_CPUID_MIN</dfn>			0x40000005</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/HYPERV_CPUID_MAX" data-ref="_M/HYPERV_CPUID_MAX">HYPERV_CPUID_MAX</dfn>			0x4000ffff</u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><i>/*</i></td></tr>
<tr><th id="23">23</th><td><i> * Feature identification. EAX indicates which features are available</i></td></tr>
<tr><th id="24">24</th><td><i> * to the partition based upon the current partition privileges.</i></td></tr>
<tr><th id="25">25</th><td><i> */</i></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i>/* VP Runtime (HV_X64_MSR_VP_RUNTIME) available */</i></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_VP_RUNTIME_AVAILABLE" data-ref="_M/HV_X64_MSR_VP_RUNTIME_AVAILABLE">HV_X64_MSR_VP_RUNTIME_AVAILABLE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="29">29</th><td><i>/* Partition Reference Counter (HV_X64_MSR_TIME_REF_COUNT) available*/</i></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_TIME_REF_COUNT_AVAILABLE" data-ref="_M/HV_X64_MSR_TIME_REF_COUNT_AVAILABLE">HV_X64_MSR_TIME_REF_COUNT_AVAILABLE</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="31">31</th><td><i>/* Partition reference TSC MSR is available */</i></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_REFERENCE_TSC_AVAILABLE" data-ref="_M/HV_X64_MSR_REFERENCE_TSC_AVAILABLE">HV_X64_MSR_REFERENCE_TSC_AVAILABLE</dfn>              (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/* A partition's reference time stamp counter (TSC) page */</i></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_REFERENCE_TSC" data-ref="_M/HV_X64_MSR_REFERENCE_TSC">HV_X64_MSR_REFERENCE_TSC</dfn>		0x40000021</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/*</i></td></tr>
<tr><th id="38">38</th><td><i> * There is a single feature flag that signifies if the partition has access</i></td></tr>
<tr><th id="39">39</th><td><i> * to MSRs with local APIC and TSC frequencies.</i></td></tr>
<tr><th id="40">40</th><td><i> */</i></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/HV_X64_ACCESS_FREQUENCY_MSRS" data-ref="_M/HV_X64_ACCESS_FREQUENCY_MSRS">HV_X64_ACCESS_FREQUENCY_MSRS</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * Basic SynIC MSRs (HV_X64_MSR_SCONTROL through HV_X64_MSR_EOM</i></td></tr>
<tr><th id="45">45</th><td><i> * and HV_X64_MSR_SINT0 through HV_X64_MSR_SINT15) available</i></td></tr>
<tr><th id="46">46</th><td><i> */</i></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SYNIC_AVAILABLE" data-ref="_M/HV_X64_MSR_SYNIC_AVAILABLE">HV_X64_MSR_SYNIC_AVAILABLE</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="48">48</th><td><i>/*</i></td></tr>
<tr><th id="49">49</th><td><i> * Synthetic Timer MSRs (HV_X64_MSR_STIMER0_CONFIG through</i></td></tr>
<tr><th id="50">50</th><td><i> * HV_X64_MSR_STIMER3_COUNT) available</i></td></tr>
<tr><th id="51">51</th><td><i> */</i></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SYNTIMER_AVAILABLE" data-ref="_M/HV_X64_MSR_SYNTIMER_AVAILABLE">HV_X64_MSR_SYNTIMER_AVAILABLE</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="53">53</th><td><i>/*</i></td></tr>
<tr><th id="54">54</th><td><i> * APIC access MSRs (HV_X64_MSR_EOI, HV_X64_MSR_ICR and HV_X64_MSR_TPR)</i></td></tr>
<tr><th id="55">55</th><td><i> * are available</i></td></tr>
<tr><th id="56">56</th><td><i> */</i></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_APIC_ACCESS_AVAILABLE" data-ref="_M/HV_X64_MSR_APIC_ACCESS_AVAILABLE">HV_X64_MSR_APIC_ACCESS_AVAILABLE</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="58">58</th><td><i>/* Hypercall MSRs (HV_X64_MSR_GUEST_OS_ID and HV_X64_MSR_HYPERCALL) available*/</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_HYPERCALL_AVAILABLE" data-ref="_M/HV_X64_MSR_HYPERCALL_AVAILABLE">HV_X64_MSR_HYPERCALL_AVAILABLE</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="60">60</th><td><i>/* Access virtual processor index MSR (HV_X64_MSR_VP_INDEX) available*/</i></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_VP_INDEX_AVAILABLE" data-ref="_M/HV_X64_MSR_VP_INDEX_AVAILABLE">HV_X64_MSR_VP_INDEX_AVAILABLE</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="62">62</th><td><i>/* Virtual system reset MSR (HV_X64_MSR_RESET) is available*/</i></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_RESET_AVAILABLE" data-ref="_M/HV_X64_MSR_RESET_AVAILABLE">HV_X64_MSR_RESET_AVAILABLE</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="64">64</th><td> <i>/*</i></td></tr>
<tr><th id="65">65</th><td><i>  * Access statistics pages MSRs (HV_X64_MSR_STATS_PARTITION_RETAIL_PAGE,</i></td></tr>
<tr><th id="66">66</th><td><i>  * HV_X64_MSR_STATS_PARTITION_INTERNAL_PAGE, HV_X64_MSR_STATS_VP_RETAIL_PAGE,</i></td></tr>
<tr><th id="67">67</th><td><i>  * HV_X64_MSR_STATS_VP_INTERNAL_PAGE) available</i></td></tr>
<tr><th id="68">68</th><td><i>  */</i></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_STAT_PAGES_AVAILABLE" data-ref="_M/HV_X64_MSR_STAT_PAGES_AVAILABLE">HV_X64_MSR_STAT_PAGES_AVAILABLE</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/* Frequency MSRs available */</i></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/HV_FEATURE_FREQUENCY_MSRS_AVAILABLE" data-ref="_M/HV_FEATURE_FREQUENCY_MSRS_AVAILABLE">HV_FEATURE_FREQUENCY_MSRS_AVAILABLE</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>/* Crash MSR available */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/HV_FEATURE_GUEST_CRASH_MSR_AVAILABLE" data-ref="_M/HV_FEATURE_GUEST_CRASH_MSR_AVAILABLE">HV_FEATURE_GUEST_CRASH_MSR_AVAILABLE</dfn> (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/*</i></td></tr>
<tr><th id="78">78</th><td><i> * Feature identification: EBX indicates which flags were specified at</i></td></tr>
<tr><th id="79">79</th><td><i> * partition creation. The format is the same as the partition creation</i></td></tr>
<tr><th id="80">80</th><td><i> * flag structure defined in section Partition Creation Flags.</i></td></tr>
<tr><th id="81">81</th><td><i> */</i></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/HV_X64_CREATE_PARTITIONS" data-ref="_M/HV_X64_CREATE_PARTITIONS">HV_X64_CREATE_PARTITIONS</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/HV_X64_ACCESS_PARTITION_ID" data-ref="_M/HV_X64_ACCESS_PARTITION_ID">HV_X64_ACCESS_PARTITION_ID</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/HV_X64_ACCESS_MEMORY_POOL" data-ref="_M/HV_X64_ACCESS_MEMORY_POOL">HV_X64_ACCESS_MEMORY_POOL</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/HV_X64_ADJUST_MESSAGE_BUFFERS" data-ref="_M/HV_X64_ADJUST_MESSAGE_BUFFERS">HV_X64_ADJUST_MESSAGE_BUFFERS</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/HV_X64_POST_MESSAGES" data-ref="_M/HV_X64_POST_MESSAGES">HV_X64_POST_MESSAGES</dfn>			(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/HV_X64_SIGNAL_EVENTS" data-ref="_M/HV_X64_SIGNAL_EVENTS">HV_X64_SIGNAL_EVENTS</dfn>			(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/HV_X64_CREATE_PORT" data-ref="_M/HV_X64_CREATE_PORT">HV_X64_CREATE_PORT</dfn>			(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/HV_X64_CONNECT_PORT" data-ref="_M/HV_X64_CONNECT_PORT">HV_X64_CONNECT_PORT</dfn>			(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/HV_X64_ACCESS_STATS" data-ref="_M/HV_X64_ACCESS_STATS">HV_X64_ACCESS_STATS</dfn>			(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/HV_X64_DEBUGGING" data-ref="_M/HV_X64_DEBUGGING">HV_X64_DEBUGGING</dfn>			(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/HV_X64_CPU_POWER_MANAGEMENT" data-ref="_M/HV_X64_CPU_POWER_MANAGEMENT">HV_X64_CPU_POWER_MANAGEMENT</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/HV_X64_CONFIGURE_PROFILER" data-ref="_M/HV_X64_CONFIGURE_PROFILER">HV_X64_CONFIGURE_PROFILER</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i>/*</i></td></tr>
<tr><th id="96">96</th><td><i> * Feature identification. EDX indicates which miscellaneous features</i></td></tr>
<tr><th id="97">97</th><td><i> * are available to the partition.</i></td></tr>
<tr><th id="98">98</th><td><i> */</i></td></tr>
<tr><th id="99">99</th><td><i>/* The MWAIT instruction is available (per section MONITOR / MWAIT) */</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MWAIT_AVAILABLE" data-ref="_M/HV_X64_MWAIT_AVAILABLE">HV_X64_MWAIT_AVAILABLE</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="101">101</th><td><i>/* Guest debugging support is available */</i></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/HV_X64_GUEST_DEBUGGING_AVAILABLE" data-ref="_M/HV_X64_GUEST_DEBUGGING_AVAILABLE">HV_X64_GUEST_DEBUGGING_AVAILABLE</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="103">103</th><td><i>/* Performance Monitor support is available*/</i></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/HV_X64_PERF_MONITOR_AVAILABLE" data-ref="_M/HV_X64_PERF_MONITOR_AVAILABLE">HV_X64_PERF_MONITOR_AVAILABLE</dfn>			(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="105">105</th><td><i>/* Support for physical CPU dynamic partitioning events is available*/</i></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/HV_X64_CPU_DYNAMIC_PARTITIONING_AVAILABLE" data-ref="_M/HV_X64_CPU_DYNAMIC_PARTITIONING_AVAILABLE">HV_X64_CPU_DYNAMIC_PARTITIONING_AVAILABLE</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="107">107</th><td><i>/*</i></td></tr>
<tr><th id="108">108</th><td><i> * Support for passing hypercall input parameter block via XMM</i></td></tr>
<tr><th id="109">109</th><td><i> * registers is available</i></td></tr>
<tr><th id="110">110</th><td><i> */</i></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/HV_X64_HYPERCALL_PARAMS_XMM_AVAILABLE" data-ref="_M/HV_X64_HYPERCALL_PARAMS_XMM_AVAILABLE">HV_X64_HYPERCALL_PARAMS_XMM_AVAILABLE</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="112">112</th><td><i>/* Support for a virtual guest idle state is available */</i></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/HV_X64_GUEST_IDLE_STATE_AVAILABLE" data-ref="_M/HV_X64_GUEST_IDLE_STATE_AVAILABLE">HV_X64_GUEST_IDLE_STATE_AVAILABLE</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="114">114</th><td><i>/* Guest crash data handler available */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/HV_X64_GUEST_CRASH_MSR_AVAILABLE" data-ref="_M/HV_X64_GUEST_CRASH_MSR_AVAILABLE">HV_X64_GUEST_CRASH_MSR_AVAILABLE</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><i>/*</i></td></tr>
<tr><th id="118">118</th><td><i> * Implementation recommendations. Indicates which behaviors the hypervisor</i></td></tr>
<tr><th id="119">119</th><td><i> * recommends the OS implement for optimal performance.</i></td></tr>
<tr><th id="120">120</th><td><i> */</i></td></tr>
<tr><th id="121">121</th><td> <i>/*</i></td></tr>
<tr><th id="122">122</th><td><i>  * Recommend using hypercall for address space switches rather</i></td></tr>
<tr><th id="123">123</th><td><i>  * than MOV to CR3 instruction</i></td></tr>
<tr><th id="124">124</th><td><i>  */</i></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/HV_X64_AS_SWITCH_RECOMMENDED" data-ref="_M/HV_X64_AS_SWITCH_RECOMMENDED">HV_X64_AS_SWITCH_RECOMMENDED</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="126">126</th><td><i>/* Recommend using hypercall for local TLB flushes rather</i></td></tr>
<tr><th id="127">127</th><td><i> * than INVLPG or MOV to CR3 instructions */</i></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/HV_X64_LOCAL_TLB_FLUSH_RECOMMENDED" data-ref="_M/HV_X64_LOCAL_TLB_FLUSH_RECOMMENDED">HV_X64_LOCAL_TLB_FLUSH_RECOMMENDED</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="129">129</th><td><i>/*</i></td></tr>
<tr><th id="130">130</th><td><i> * Recommend using hypercall for remote TLB flushes rather</i></td></tr>
<tr><th id="131">131</th><td><i> * than inter-processor interrupts</i></td></tr>
<tr><th id="132">132</th><td><i> */</i></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/HV_X64_REMOTE_TLB_FLUSH_RECOMMENDED" data-ref="_M/HV_X64_REMOTE_TLB_FLUSH_RECOMMENDED">HV_X64_REMOTE_TLB_FLUSH_RECOMMENDED</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="134">134</th><td><i>/*</i></td></tr>
<tr><th id="135">135</th><td><i> * Recommend using MSRs for accessing APIC registers</i></td></tr>
<tr><th id="136">136</th><td><i> * EOI, ICR and TPR rather than their memory-mapped counterparts</i></td></tr>
<tr><th id="137">137</th><td><i> */</i></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/HV_X64_APIC_ACCESS_RECOMMENDED" data-ref="_M/HV_X64_APIC_ACCESS_RECOMMENDED">HV_X64_APIC_ACCESS_RECOMMENDED</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="139">139</th><td><i>/* Recommend using the hypervisor-provided MSR to initiate a system RESET */</i></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/HV_X64_SYSTEM_RESET_RECOMMENDED" data-ref="_M/HV_X64_SYSTEM_RESET_RECOMMENDED">HV_X64_SYSTEM_RESET_RECOMMENDED</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="141">141</th><td><i>/*</i></td></tr>
<tr><th id="142">142</th><td><i> * Recommend using relaxed timing for this partition. If used,</i></td></tr>
<tr><th id="143">143</th><td><i> * the VM should disable any watchdog timeouts that rely on the</i></td></tr>
<tr><th id="144">144</th><td><i> * timely delivery of external interrupts</i></td></tr>
<tr><th id="145">145</th><td><i> */</i></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/HV_X64_RELAXED_TIMING_RECOMMENDED" data-ref="_M/HV_X64_RELAXED_TIMING_RECOMMENDED">HV_X64_RELAXED_TIMING_RECOMMENDED</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i>/*</i></td></tr>
<tr><th id="149">149</th><td><i> * Virtual APIC support</i></td></tr>
<tr><th id="150">150</th><td><i> */</i></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/HV_X64_DEPRECATING_AEOI_RECOMMENDED" data-ref="_M/HV_X64_DEPRECATING_AEOI_RECOMMENDED">HV_X64_DEPRECATING_AEOI_RECOMMENDED</dfn>	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><i>/* Recommend using the newer ExProcessorMasks interface */</i></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/HV_X64_EX_PROCESSOR_MASKS_RECOMMENDED" data-ref="_M/HV_X64_EX_PROCESSOR_MASKS_RECOMMENDED">HV_X64_EX_PROCESSOR_MASKS_RECOMMENDED</dfn>	(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><i>/*</i></td></tr>
<tr><th id="157">157</th><td><i> * Crash notification flag.</i></td></tr>
<tr><th id="158">158</th><td><i> */</i></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/HV_CRASH_CTL_CRASH_NOTIFY" data-ref="_M/HV_CRASH_CTL_CRASH_NOTIFY">HV_CRASH_CTL_CRASH_NOTIFY</dfn> (1ULL &lt;&lt; 63)</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i>/* MSR used to identify the guest OS. */</i></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_GUEST_OS_ID" data-ref="_M/HV_X64_MSR_GUEST_OS_ID">HV_X64_MSR_GUEST_OS_ID</dfn>			0x40000000</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><i>/* MSR used to setup pages used to communicate with the hypervisor. */</i></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_HYPERCALL" data-ref="_M/HV_X64_MSR_HYPERCALL">HV_X64_MSR_HYPERCALL</dfn>			0x40000001</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i>/* MSR used to provide vcpu index */</i></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_VP_INDEX" data-ref="_M/HV_X64_MSR_VP_INDEX">HV_X64_MSR_VP_INDEX</dfn>			0x40000002</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><i>/* MSR used to reset the guest OS. */</i></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_RESET" data-ref="_M/HV_X64_MSR_RESET">HV_X64_MSR_RESET</dfn>			0x40000003</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><i>/* MSR used to provide vcpu runtime in 100ns units */</i></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_VP_RUNTIME" data-ref="_M/HV_X64_MSR_VP_RUNTIME">HV_X64_MSR_VP_RUNTIME</dfn>			0x40000010</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i>/* MSR used to read the per-partition time reference counter */</i></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_TIME_REF_COUNT" data-ref="_M/HV_X64_MSR_TIME_REF_COUNT">HV_X64_MSR_TIME_REF_COUNT</dfn>		0x40000020</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><i>/* MSR used to retrieve the TSC frequency */</i></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_TSC_FREQUENCY" data-ref="_M/HV_X64_MSR_TSC_FREQUENCY">HV_X64_MSR_TSC_FREQUENCY</dfn>		0x40000022</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><i>/* MSR used to retrieve the local APIC timer frequency */</i></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_APIC_FREQUENCY" data-ref="_M/HV_X64_MSR_APIC_FREQUENCY">HV_X64_MSR_APIC_FREQUENCY</dfn>		0x40000023</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i>/* Define the virtual APIC registers */</i></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_EOI" data-ref="_M/HV_X64_MSR_EOI">HV_X64_MSR_EOI</dfn>				0x40000070</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_ICR" data-ref="_M/HV_X64_MSR_ICR">HV_X64_MSR_ICR</dfn>				0x40000071</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_TPR" data-ref="_M/HV_X64_MSR_TPR">HV_X64_MSR_TPR</dfn>				0x40000072</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_APIC_ASSIST_PAGE" data-ref="_M/HV_X64_MSR_APIC_ASSIST_PAGE">HV_X64_MSR_APIC_ASSIST_PAGE</dfn>		0x40000073</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i>/* Define synthetic interrupt controller model specific registers. */</i></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SCONTROL" data-ref="_M/HV_X64_MSR_SCONTROL">HV_X64_MSR_SCONTROL</dfn>			0x40000080</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SVERSION" data-ref="_M/HV_X64_MSR_SVERSION">HV_X64_MSR_SVERSION</dfn>			0x40000081</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SIEFP" data-ref="_M/HV_X64_MSR_SIEFP">HV_X64_MSR_SIEFP</dfn>			0x40000082</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SIMP" data-ref="_M/HV_X64_MSR_SIMP">HV_X64_MSR_SIMP</dfn>				0x40000083</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_EOM" data-ref="_M/HV_X64_MSR_EOM">HV_X64_MSR_EOM</dfn>				0x40000084</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SINT0" data-ref="_M/HV_X64_MSR_SINT0">HV_X64_MSR_SINT0</dfn>			0x40000090</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SINT1" data-ref="_M/HV_X64_MSR_SINT1">HV_X64_MSR_SINT1</dfn>			0x40000091</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SINT2" data-ref="_M/HV_X64_MSR_SINT2">HV_X64_MSR_SINT2</dfn>			0x40000092</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SINT3" data-ref="_M/HV_X64_MSR_SINT3">HV_X64_MSR_SINT3</dfn>			0x40000093</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SINT4" data-ref="_M/HV_X64_MSR_SINT4">HV_X64_MSR_SINT4</dfn>			0x40000094</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SINT5" data-ref="_M/HV_X64_MSR_SINT5">HV_X64_MSR_SINT5</dfn>			0x40000095</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SINT6" data-ref="_M/HV_X64_MSR_SINT6">HV_X64_MSR_SINT6</dfn>			0x40000096</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SINT7" data-ref="_M/HV_X64_MSR_SINT7">HV_X64_MSR_SINT7</dfn>			0x40000097</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SINT8" data-ref="_M/HV_X64_MSR_SINT8">HV_X64_MSR_SINT8</dfn>			0x40000098</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SINT9" data-ref="_M/HV_X64_MSR_SINT9">HV_X64_MSR_SINT9</dfn>			0x40000099</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SINT10" data-ref="_M/HV_X64_MSR_SINT10">HV_X64_MSR_SINT10</dfn>			0x4000009A</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SINT11" data-ref="_M/HV_X64_MSR_SINT11">HV_X64_MSR_SINT11</dfn>			0x4000009B</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SINT12" data-ref="_M/HV_X64_MSR_SINT12">HV_X64_MSR_SINT12</dfn>			0x4000009C</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SINT13" data-ref="_M/HV_X64_MSR_SINT13">HV_X64_MSR_SINT13</dfn>			0x4000009D</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SINT14" data-ref="_M/HV_X64_MSR_SINT14">HV_X64_MSR_SINT14</dfn>			0x4000009E</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_SINT15" data-ref="_M/HV_X64_MSR_SINT15">HV_X64_MSR_SINT15</dfn>			0x4000009F</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i>/*</i></td></tr>
<tr><th id="215">215</th><td><i> * Synthetic Timer MSRs. Four timers per vcpu.</i></td></tr>
<tr><th id="216">216</th><td><i> */</i></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_STIMER0_CONFIG" data-ref="_M/HV_X64_MSR_STIMER0_CONFIG">HV_X64_MSR_STIMER0_CONFIG</dfn>		0x400000B0</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_STIMER0_COUNT" data-ref="_M/HV_X64_MSR_STIMER0_COUNT">HV_X64_MSR_STIMER0_COUNT</dfn>		0x400000B1</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_STIMER1_CONFIG" data-ref="_M/HV_X64_MSR_STIMER1_CONFIG">HV_X64_MSR_STIMER1_CONFIG</dfn>		0x400000B2</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_STIMER1_COUNT" data-ref="_M/HV_X64_MSR_STIMER1_COUNT">HV_X64_MSR_STIMER1_COUNT</dfn>		0x400000B3</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_STIMER2_CONFIG" data-ref="_M/HV_X64_MSR_STIMER2_CONFIG">HV_X64_MSR_STIMER2_CONFIG</dfn>		0x400000B4</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_STIMER2_COUNT" data-ref="_M/HV_X64_MSR_STIMER2_COUNT">HV_X64_MSR_STIMER2_COUNT</dfn>		0x400000B5</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_STIMER3_CONFIG" data-ref="_M/HV_X64_MSR_STIMER3_CONFIG">HV_X64_MSR_STIMER3_CONFIG</dfn>		0x400000B6</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_STIMER3_COUNT" data-ref="_M/HV_X64_MSR_STIMER3_COUNT">HV_X64_MSR_STIMER3_COUNT</dfn>		0x400000B7</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><i>/* Hyper-V guest crash notification MSR's */</i></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_CRASH_P0" data-ref="_M/HV_X64_MSR_CRASH_P0">HV_X64_MSR_CRASH_P0</dfn>			0x40000100</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_CRASH_P1" data-ref="_M/HV_X64_MSR_CRASH_P1">HV_X64_MSR_CRASH_P1</dfn>			0x40000101</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_CRASH_P2" data-ref="_M/HV_X64_MSR_CRASH_P2">HV_X64_MSR_CRASH_P2</dfn>			0x40000102</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_CRASH_P3" data-ref="_M/HV_X64_MSR_CRASH_P3">HV_X64_MSR_CRASH_P3</dfn>			0x40000103</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_CRASH_P4" data-ref="_M/HV_X64_MSR_CRASH_P4">HV_X64_MSR_CRASH_P4</dfn>			0x40000104</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_CRASH_CTL" data-ref="_M/HV_X64_MSR_CRASH_CTL">HV_X64_MSR_CRASH_CTL</dfn>			0x40000105</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_CRASH_CTL_NOTIFY" data-ref="_M/HV_X64_MSR_CRASH_CTL_NOTIFY">HV_X64_MSR_CRASH_CTL_NOTIFY</dfn>		(1ULL &lt;&lt; 63)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_CRASH_PARAMS" data-ref="_M/HV_X64_MSR_CRASH_PARAMS">HV_X64_MSR_CRASH_PARAMS</dfn>		\</u></td></tr>
<tr><th id="235">235</th><td><u>		(1 + (HV_X64_MSR_CRASH_P4 - HV_X64_MSR_CRASH_P0))</u></td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_HYPERCALL_ENABLE" data-ref="_M/HV_X64_MSR_HYPERCALL_ENABLE">HV_X64_MSR_HYPERCALL_ENABLE</dfn>		0x00000001</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_SHIFT" data-ref="_M/HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_SHIFT">HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_SHIFT</dfn>	12</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_MASK" data-ref="_M/HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_MASK">HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_MASK</dfn>	\</u></td></tr>
<tr><th id="240">240</th><td><u>		(~((1ull &lt;&lt; HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_SHIFT) - 1))</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><i>/* Declare the various hypercall operations. */</i></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/HVCALL_FLUSH_VIRTUAL_ADDRESS_SPACE" data-ref="_M/HVCALL_FLUSH_VIRTUAL_ADDRESS_SPACE">HVCALL_FLUSH_VIRTUAL_ADDRESS_SPACE</dfn>	0x0002</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/HVCALL_FLUSH_VIRTUAL_ADDRESS_LIST" data-ref="_M/HVCALL_FLUSH_VIRTUAL_ADDRESS_LIST">HVCALL_FLUSH_VIRTUAL_ADDRESS_LIST</dfn>	0x0003</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/HVCALL_NOTIFY_LONG_SPIN_WAIT" data-ref="_M/HVCALL_NOTIFY_LONG_SPIN_WAIT">HVCALL_NOTIFY_LONG_SPIN_WAIT</dfn>		0x0008</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/HVCALL_FLUSH_VIRTUAL_ADDRESS_SPACE_EX" data-ref="_M/HVCALL_FLUSH_VIRTUAL_ADDRESS_SPACE_EX">HVCALL_FLUSH_VIRTUAL_ADDRESS_SPACE_EX</dfn>  0x0013</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/HVCALL_FLUSH_VIRTUAL_ADDRESS_LIST_EX" data-ref="_M/HVCALL_FLUSH_VIRTUAL_ADDRESS_LIST_EX">HVCALL_FLUSH_VIRTUAL_ADDRESS_LIST_EX</dfn>   0x0014</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/HVCALL_POST_MESSAGE" data-ref="_M/HVCALL_POST_MESSAGE">HVCALL_POST_MESSAGE</dfn>			0x005c</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/HVCALL_SIGNAL_EVENT" data-ref="_M/HVCALL_SIGNAL_EVENT">HVCALL_SIGNAL_EVENT</dfn>			0x005d</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_APIC_ASSIST_PAGE_ENABLE" data-ref="_M/HV_X64_MSR_APIC_ASSIST_PAGE_ENABLE">HV_X64_MSR_APIC_ASSIST_PAGE_ENABLE</dfn>		0x00000001</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_SHIFT" data-ref="_M/HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_SHIFT">HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_SHIFT</dfn>	12</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_MASK" data-ref="_M/HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_MASK">HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_MASK</dfn>	\</u></td></tr>
<tr><th id="254">254</th><td><u>		(~((1ull &lt;&lt; HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_SHIFT) - 1))</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_TSC_REFERENCE_ENABLE" data-ref="_M/HV_X64_MSR_TSC_REFERENCE_ENABLE">HV_X64_MSR_TSC_REFERENCE_ENABLE</dfn>		0x00000001</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/HV_X64_MSR_TSC_REFERENCE_ADDRESS_SHIFT" data-ref="_M/HV_X64_MSR_TSC_REFERENCE_ADDRESS_SHIFT">HV_X64_MSR_TSC_REFERENCE_ADDRESS_SHIFT</dfn>	12</u></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/HV_PROCESSOR_POWER_STATE_C0" data-ref="_M/HV_PROCESSOR_POWER_STATE_C0">HV_PROCESSOR_POWER_STATE_C0</dfn>		0</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/HV_PROCESSOR_POWER_STATE_C1" data-ref="_M/HV_PROCESSOR_POWER_STATE_C1">HV_PROCESSOR_POWER_STATE_C1</dfn>		1</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/HV_PROCESSOR_POWER_STATE_C2" data-ref="_M/HV_PROCESSOR_POWER_STATE_C2">HV_PROCESSOR_POWER_STATE_C2</dfn>		2</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/HV_PROCESSOR_POWER_STATE_C3" data-ref="_M/HV_PROCESSOR_POWER_STATE_C3">HV_PROCESSOR_POWER_STATE_C3</dfn>		3</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/HV_FLUSH_ALL_PROCESSORS" data-ref="_M/HV_FLUSH_ALL_PROCESSORS">HV_FLUSH_ALL_PROCESSORS</dfn>			BIT(0)</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/HV_FLUSH_ALL_VIRTUAL_ADDRESS_SPACES" data-ref="_M/HV_FLUSH_ALL_VIRTUAL_ADDRESS_SPACES">HV_FLUSH_ALL_VIRTUAL_ADDRESS_SPACES</dfn>	BIT(1)</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/HV_FLUSH_NON_GLOBAL_MAPPINGS_ONLY" data-ref="_M/HV_FLUSH_NON_GLOBAL_MAPPINGS_ONLY">HV_FLUSH_NON_GLOBAL_MAPPINGS_ONLY</dfn>	BIT(2)</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/HV_FLUSH_USE_EXTENDED_RANGE_FORMAT" data-ref="_M/HV_FLUSH_USE_EXTENDED_RANGE_FORMAT">HV_FLUSH_USE_EXTENDED_RANGE_FORMAT</dfn>	BIT(3)</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><b>enum</b> <dfn class="type def" id="HV_GENERIC_SET_FORMAT" title='HV_GENERIC_SET_FORMAT' data-ref="HV_GENERIC_SET_FORMAT">HV_GENERIC_SET_FORMAT</dfn> {</td></tr>
<tr><th id="270">270</th><td>	<dfn class="enum" id="HV_GENERIC_SET_SPARCE_4K" title='HV_GENERIC_SET_SPARCE_4K' data-ref="HV_GENERIC_SET_SPARCE_4K">HV_GENERIC_SET_SPARCE_4K</dfn>,</td></tr>
<tr><th id="271">271</th><td>	<dfn class="enum" id="HV_GENERIC_SET_ALL" title='HV_GENERIC_SET_ALL' data-ref="HV_GENERIC_SET_ALL">HV_GENERIC_SET_ALL</dfn>,</td></tr>
<tr><th id="272">272</th><td>};</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><i>/* hypercall status code */</i></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/HV_STATUS_SUCCESS" data-ref="_M/HV_STATUS_SUCCESS">HV_STATUS_SUCCESS</dfn>			0</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/HV_STATUS_INVALID_HYPERCALL_CODE" data-ref="_M/HV_STATUS_INVALID_HYPERCALL_CODE">HV_STATUS_INVALID_HYPERCALL_CODE</dfn>	2</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/HV_STATUS_INVALID_HYPERCALL_INPUT" data-ref="_M/HV_STATUS_INVALID_HYPERCALL_INPUT">HV_STATUS_INVALID_HYPERCALL_INPUT</dfn>	3</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/HV_STATUS_INVALID_ALIGNMENT" data-ref="_M/HV_STATUS_INVALID_ALIGNMENT">HV_STATUS_INVALID_ALIGNMENT</dfn>		4</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/HV_STATUS_INSUFFICIENT_MEMORY" data-ref="_M/HV_STATUS_INSUFFICIENT_MEMORY">HV_STATUS_INSUFFICIENT_MEMORY</dfn>		11</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/HV_STATUS_INVALID_CONNECTION_ID" data-ref="_M/HV_STATUS_INVALID_CONNECTION_ID">HV_STATUS_INVALID_CONNECTION_ID</dfn>		18</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/HV_STATUS_INSUFFICIENT_BUFFERS" data-ref="_M/HV_STATUS_INSUFFICIENT_BUFFERS">HV_STATUS_INSUFFICIENT_BUFFERS</dfn>		19</u></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="_HV_REFERENCE_TSC_PAGE" title='_HV_REFERENCE_TSC_PAGE' data-ref="_HV_REFERENCE_TSC_PAGE"><a class="type" href="#_HV_REFERENCE_TSC_PAGE" title='_HV_REFERENCE_TSC_PAGE' data-ref="_HV_REFERENCE_TSC_PAGE"><a class="type" href="#_HV_REFERENCE_TSC_PAGE" title='_HV_REFERENCE_TSC_PAGE' data-ref="_HV_REFERENCE_TSC_PAGE">_HV_REFERENCE_TSC_PAGE</a></a></dfn> {</td></tr>
<tr><th id="284">284</th><td>	<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="_HV_REFERENCE_TSC_PAGE::tsc_sequence" title='_HV_REFERENCE_TSC_PAGE::tsc_sequence' data-ref="_HV_REFERENCE_TSC_PAGE::tsc_sequence">tsc_sequence</dfn>;</td></tr>
<tr><th id="285">285</th><td>	<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="_HV_REFERENCE_TSC_PAGE::res1" title='_HV_REFERENCE_TSC_PAGE::res1' data-ref="_HV_REFERENCE_TSC_PAGE::res1">res1</dfn>;</td></tr>
<tr><th id="286">286</th><td>	<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="_HV_REFERENCE_TSC_PAGE::tsc_scale" title='_HV_REFERENCE_TSC_PAGE::tsc_scale' data-ref="_HV_REFERENCE_TSC_PAGE::tsc_scale">tsc_scale</dfn>;</td></tr>
<tr><th id="287">287</th><td>	<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__s64" title='__s64' data-type='long long' data-ref="__s64">__s64</a> <dfn class="decl field" id="_HV_REFERENCE_TSC_PAGE::tsc_offset" title='_HV_REFERENCE_TSC_PAGE::tsc_offset' data-ref="_HV_REFERENCE_TSC_PAGE::tsc_offset">tsc_offset</dfn>;</td></tr>
<tr><th id="288">288</th><td>} <dfn class="typedef" id="HV_REFERENCE_TSC_PAGE" title='HV_REFERENCE_TSC_PAGE' data-type='struct _HV_REFERENCE_TSC_PAGE' data-ref="HV_REFERENCE_TSC_PAGE">HV_REFERENCE_TSC_PAGE</dfn>, *<dfn class="typedef" id="PHV_REFERENCE_TSC_PAGE" title='PHV_REFERENCE_TSC_PAGE' data-type='struct _HV_REFERENCE_TSC_PAGE *' data-ref="PHV_REFERENCE_TSC_PAGE">PHV_REFERENCE_TSC_PAGE</dfn>;</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><i>/* Define the number of synthetic interrupt sources. */</i></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/HV_SYNIC_SINT_COUNT" data-ref="_M/HV_SYNIC_SINT_COUNT">HV_SYNIC_SINT_COUNT</dfn>		(16)</u></td></tr>
<tr><th id="292">292</th><td><i>/* Define the expected SynIC version. */</i></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/HV_SYNIC_VERSION_1" data-ref="_M/HV_SYNIC_VERSION_1">HV_SYNIC_VERSION_1</dfn>		(0x1)</u></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/HV_SYNIC_CONTROL_ENABLE" data-ref="_M/HV_SYNIC_CONTROL_ENABLE">HV_SYNIC_CONTROL_ENABLE</dfn>		(1ULL &lt;&lt; 0)</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/HV_SYNIC_SIMP_ENABLE" data-ref="_M/HV_SYNIC_SIMP_ENABLE">HV_SYNIC_SIMP_ENABLE</dfn>		(1ULL &lt;&lt; 0)</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/HV_SYNIC_SIEFP_ENABLE" data-ref="_M/HV_SYNIC_SIEFP_ENABLE">HV_SYNIC_SIEFP_ENABLE</dfn>		(1ULL &lt;&lt; 0)</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/HV_SYNIC_SINT_MASKED" data-ref="_M/HV_SYNIC_SINT_MASKED">HV_SYNIC_SINT_MASKED</dfn>		(1ULL &lt;&lt; 16)</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/HV_SYNIC_SINT_AUTO_EOI" data-ref="_M/HV_SYNIC_SINT_AUTO_EOI">HV_SYNIC_SINT_AUTO_EOI</dfn>		(1ULL &lt;&lt; 17)</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/HV_SYNIC_SINT_VECTOR_MASK" data-ref="_M/HV_SYNIC_SINT_VECTOR_MASK">HV_SYNIC_SINT_VECTOR_MASK</dfn>	(0xFF)</u></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/HV_SYNIC_STIMER_COUNT" data-ref="_M/HV_SYNIC_STIMER_COUNT">HV_SYNIC_STIMER_COUNT</dfn>		(4)</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><i>/* Define synthetic interrupt controller message constants. */</i></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/HV_MESSAGE_SIZE" data-ref="_M/HV_MESSAGE_SIZE">HV_MESSAGE_SIZE</dfn>			(256)</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/HV_MESSAGE_PAYLOAD_BYTE_COUNT" data-ref="_M/HV_MESSAGE_PAYLOAD_BYTE_COUNT">HV_MESSAGE_PAYLOAD_BYTE_COUNT</dfn>	(240)</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/HV_MESSAGE_PAYLOAD_QWORD_COUNT" data-ref="_M/HV_MESSAGE_PAYLOAD_QWORD_COUNT">HV_MESSAGE_PAYLOAD_QWORD_COUNT</dfn>	(30)</u></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><i>/* Define hypervisor message types. */</i></td></tr>
<tr><th id="310">310</th><td><b>enum</b> <dfn class="type def" id="hv_message_type" title='hv_message_type' data-ref="hv_message_type">hv_message_type</dfn> {</td></tr>
<tr><th id="311">311</th><td>	<dfn class="enum" id="HVMSG_NONE" title='HVMSG_NONE' data-ref="HVMSG_NONE">HVMSG_NONE</dfn>			= <var>0x00000000</var>,</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>	<i>/* Memory access messages. */</i></td></tr>
<tr><th id="314">314</th><td>	<dfn class="enum" id="HVMSG_UNMAPPED_GPA" title='HVMSG_UNMAPPED_GPA' data-ref="HVMSG_UNMAPPED_GPA">HVMSG_UNMAPPED_GPA</dfn>		= <var>0x80000000</var>,</td></tr>
<tr><th id="315">315</th><td>	<dfn class="enum" id="HVMSG_GPA_INTERCEPT" title='HVMSG_GPA_INTERCEPT' data-ref="HVMSG_GPA_INTERCEPT">HVMSG_GPA_INTERCEPT</dfn>		= <var>0x80000001</var>,</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>	<i>/* Timer notification messages. */</i></td></tr>
<tr><th id="318">318</th><td>	<dfn class="enum" id="HVMSG_TIMER_EXPIRED" title='HVMSG_TIMER_EXPIRED' data-ref="HVMSG_TIMER_EXPIRED">HVMSG_TIMER_EXPIRED</dfn>			= <var>0x80000010</var>,</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>	<i>/* Error messages. */</i></td></tr>
<tr><th id="321">321</th><td>	<dfn class="enum" id="HVMSG_INVALID_VP_REGISTER_VALUE" title='HVMSG_INVALID_VP_REGISTER_VALUE' data-ref="HVMSG_INVALID_VP_REGISTER_VALUE">HVMSG_INVALID_VP_REGISTER_VALUE</dfn>	= <var>0x80000020</var>,</td></tr>
<tr><th id="322">322</th><td>	<dfn class="enum" id="HVMSG_UNRECOVERABLE_EXCEPTION" title='HVMSG_UNRECOVERABLE_EXCEPTION' data-ref="HVMSG_UNRECOVERABLE_EXCEPTION">HVMSG_UNRECOVERABLE_EXCEPTION</dfn>	= <var>0x80000021</var>,</td></tr>
<tr><th id="323">323</th><td>	<dfn class="enum" id="HVMSG_UNSUPPORTED_FEATURE" title='HVMSG_UNSUPPORTED_FEATURE' data-ref="HVMSG_UNSUPPORTED_FEATURE">HVMSG_UNSUPPORTED_FEATURE</dfn>		= <var>0x80000022</var>,</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>	<i>/* Trace buffer complete messages. */</i></td></tr>
<tr><th id="326">326</th><td>	<dfn class="enum" id="HVMSG_EVENTLOG_BUFFERCOMPLETE" title='HVMSG_EVENTLOG_BUFFERCOMPLETE' data-ref="HVMSG_EVENTLOG_BUFFERCOMPLETE">HVMSG_EVENTLOG_BUFFERCOMPLETE</dfn>	= <var>0x80000040</var>,</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>	<i>/* Platform-specific processor intercept messages. */</i></td></tr>
<tr><th id="329">329</th><td>	<dfn class="enum" id="HVMSG_X64_IOPORT_INTERCEPT" title='HVMSG_X64_IOPORT_INTERCEPT' data-ref="HVMSG_X64_IOPORT_INTERCEPT">HVMSG_X64_IOPORT_INTERCEPT</dfn>		= <var>0x80010000</var>,</td></tr>
<tr><th id="330">330</th><td>	<dfn class="enum" id="HVMSG_X64_MSR_INTERCEPT" title='HVMSG_X64_MSR_INTERCEPT' data-ref="HVMSG_X64_MSR_INTERCEPT">HVMSG_X64_MSR_INTERCEPT</dfn>		= <var>0x80010001</var>,</td></tr>
<tr><th id="331">331</th><td>	<dfn class="enum" id="HVMSG_X64_CPUID_INTERCEPT" title='HVMSG_X64_CPUID_INTERCEPT' data-ref="HVMSG_X64_CPUID_INTERCEPT">HVMSG_X64_CPUID_INTERCEPT</dfn>		= <var>0x80010002</var>,</td></tr>
<tr><th id="332">332</th><td>	<dfn class="enum" id="HVMSG_X64_EXCEPTION_INTERCEPT" title='HVMSG_X64_EXCEPTION_INTERCEPT' data-ref="HVMSG_X64_EXCEPTION_INTERCEPT">HVMSG_X64_EXCEPTION_INTERCEPT</dfn>	= <var>0x80010003</var>,</td></tr>
<tr><th id="333">333</th><td>	<dfn class="enum" id="HVMSG_X64_APIC_EOI" title='HVMSG_X64_APIC_EOI' data-ref="HVMSG_X64_APIC_EOI">HVMSG_X64_APIC_EOI</dfn>			= <var>0x80010004</var>,</td></tr>
<tr><th id="334">334</th><td>	<dfn class="enum" id="HVMSG_X64_LEGACY_FP_ERROR" title='HVMSG_X64_LEGACY_FP_ERROR' data-ref="HVMSG_X64_LEGACY_FP_ERROR">HVMSG_X64_LEGACY_FP_ERROR</dfn>		= <var>0x80010005</var></td></tr>
<tr><th id="335">335</th><td>};</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><i>/* Define synthetic interrupt controller message flags. */</i></td></tr>
<tr><th id="338">338</th><td><b>union</b> <dfn class="type def" id="hv_message_flags" title='hv_message_flags' data-ref="hv_message_flags">hv_message_flags</dfn> {</td></tr>
<tr><th id="339">339</th><td>	<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u8" title='__u8' data-type='unsigned char' data-ref="__u8">__u8</a> <dfn class="decl field" id="hv_message_flags::asu8" title='hv_message_flags::asu8' data-ref="hv_message_flags::asu8">asu8</dfn>;</td></tr>
<tr><th id="340">340</th><td>	<b>struct</b> {</td></tr>
<tr><th id="341">341</th><td>		<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u8" title='__u8' data-type='unsigned char' data-ref="__u8">__u8</a> <dfn class="decl field" id="hv_message_flags::(anonymous)::msg_pending" title='hv_message_flags::(anonymous struct)::msg_pending' data-ref="hv_message_flags::(anonymous)::msg_pending">msg_pending</dfn>:<var>1</var>;</td></tr>
<tr><th id="342">342</th><td>		<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u8" title='__u8' data-type='unsigned char' data-ref="__u8">__u8</a> <dfn class="decl field" id="hv_message_flags::(anonymous)::reserved" title='hv_message_flags::(anonymous struct)::reserved' data-ref="hv_message_flags::(anonymous)::reserved">reserved</dfn>:<var>7</var>;</td></tr>
<tr><th id="343">343</th><td>	};</td></tr>
<tr><th id="344">344</th><td>};</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><i>/* Define port identifier type. */</i></td></tr>
<tr><th id="347">347</th><td><b>union</b> <dfn class="type def" id="hv_port_id" title='hv_port_id' data-ref="hv_port_id">hv_port_id</dfn> {</td></tr>
<tr><th id="348">348</th><td>	<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="hv_port_id::asu32" title='hv_port_id::asu32' data-ref="hv_port_id::asu32">asu32</dfn>;</td></tr>
<tr><th id="349">349</th><td>	<b>struct</b> {</td></tr>
<tr><th id="350">350</th><td>		<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="hv_port_id::(anonymous)::id" title='hv_port_id::(anonymous struct)::id' data-ref="hv_port_id::(anonymous)::id">id</dfn>:<var>24</var>;</td></tr>
<tr><th id="351">351</th><td>		<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="hv_port_id::(anonymous)::reserved" title='hv_port_id::(anonymous struct)::reserved' data-ref="hv_port_id::(anonymous)::reserved">reserved</dfn>:<var>8</var>;</td></tr>
<tr><th id="352">352</th><td>	} <dfn class="decl field" id="hv_port_id::u" title='hv_port_id::u' data-ref="hv_port_id::u">u</dfn>;</td></tr>
<tr><th id="353">353</th><td>};</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><i>/* Define synthetic interrupt controller message header. */</i></td></tr>
<tr><th id="356">356</th><td><b>struct</b> <dfn class="type def" id="hv_message_header" title='hv_message_header' data-ref="hv_message_header">hv_message_header</dfn> {</td></tr>
<tr><th id="357">357</th><td>	<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="hv_message_header::message_type" title='hv_message_header::message_type' data-ref="hv_message_header::message_type">message_type</dfn>;</td></tr>
<tr><th id="358">358</th><td>	<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u8" title='__u8' data-type='unsigned char' data-ref="__u8">__u8</a> <dfn class="decl field" id="hv_message_header::payload_size" title='hv_message_header::payload_size' data-ref="hv_message_header::payload_size">payload_size</dfn>;</td></tr>
<tr><th id="359">359</th><td>	<b>union</b> <a class="type" href="#hv_message_flags" title='hv_message_flags' data-ref="hv_message_flags">hv_message_flags</a> <dfn class="decl field" id="hv_message_header::message_flags" title='hv_message_header::message_flags' data-ref="hv_message_header::message_flags">message_flags</dfn>;</td></tr>
<tr><th id="360">360</th><td>	<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u8" title='__u8' data-type='unsigned char' data-ref="__u8">__u8</a> <dfn class="decl field" id="hv_message_header::reserved" title='hv_message_header::reserved' data-ref="hv_message_header::reserved">reserved</dfn>[<var>2</var>];</td></tr>
<tr><th id="361">361</th><td>	<b>union</b> {</td></tr>
<tr><th id="362">362</th><td>		<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="hv_message_header::(anonymous)::sender" title='hv_message_header::(anonymous union)::sender' data-ref="hv_message_header::(anonymous)::sender">sender</dfn>;</td></tr>
<tr><th id="363">363</th><td>		<b>union</b> <a class="type" href="#hv_port_id" title='hv_port_id' data-ref="hv_port_id">hv_port_id</a> <dfn class="decl field" id="hv_message_header::(anonymous)::port" title='hv_message_header::(anonymous union)::port' data-ref="hv_message_header::(anonymous)::port">port</dfn>;</td></tr>
<tr><th id="364">364</th><td>	};</td></tr>
<tr><th id="365">365</th><td>};</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><i>/* Define synthetic interrupt controller message format. */</i></td></tr>
<tr><th id="368">368</th><td><b>struct</b> <dfn class="type def" id="hv_message" title='hv_message' data-ref="hv_message">hv_message</dfn> {</td></tr>
<tr><th id="369">369</th><td>	<b>struct</b> <a class="type" href="#hv_message_header" title='hv_message_header' data-ref="hv_message_header">hv_message_header</a> <dfn class="decl field" id="hv_message::header" title='hv_message::header' data-ref="hv_message::header">header</dfn>;</td></tr>
<tr><th id="370">370</th><td>	<b>union</b> {</td></tr>
<tr><th id="371">371</th><td>		<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="hv_message::(anonymous)::payload" title='hv_message::(anonymous union)::payload' data-ref="hv_message::(anonymous)::payload">payload</dfn>[<a class="macro" href="#307" title="(30)" data-ref="_M/HV_MESSAGE_PAYLOAD_QWORD_COUNT">HV_MESSAGE_PAYLOAD_QWORD_COUNT</a>];</td></tr>
<tr><th id="372">372</th><td>	} <dfn class="decl field" id="hv_message::u" title='hv_message::u' data-ref="hv_message::u">u</dfn>;</td></tr>
<tr><th id="373">373</th><td>};</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><i>/* Define the synthetic interrupt message page layout. */</i></td></tr>
<tr><th id="376">376</th><td><b>struct</b> <dfn class="type def" id="hv_message_page" title='hv_message_page' data-ref="hv_message_page">hv_message_page</dfn> {</td></tr>
<tr><th id="377">377</th><td>	<b>struct</b> <a class="type" href="#hv_message" title='hv_message' data-ref="hv_message">hv_message</a> <dfn class="decl field" id="hv_message_page::sint_message" title='hv_message_page::sint_message' data-ref="hv_message_page::sint_message">sint_message</dfn>[<a class="macro" href="#291" title="(16)" data-ref="_M/HV_SYNIC_SINT_COUNT">HV_SYNIC_SINT_COUNT</a>];</td></tr>
<tr><th id="378">378</th><td>};</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><i>/* Define timer message payload structure. */</i></td></tr>
<tr><th id="381">381</th><td><b>struct</b> <dfn class="type def" id="hv_timer_message_payload" title='hv_timer_message_payload' data-ref="hv_timer_message_payload">hv_timer_message_payload</dfn> {</td></tr>
<tr><th id="382">382</th><td>	<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="hv_timer_message_payload::timer_index" title='hv_timer_message_payload::timer_index' data-ref="hv_timer_message_payload::timer_index">timer_index</dfn>;</td></tr>
<tr><th id="383">383</th><td>	<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="hv_timer_message_payload::reserved" title='hv_timer_message_payload::reserved' data-ref="hv_timer_message_payload::reserved">reserved</dfn>;</td></tr>
<tr><th id="384">384</th><td>	<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="hv_timer_message_payload::expiration_time" title='hv_timer_message_payload::expiration_time' data-ref="hv_timer_message_payload::expiration_time">expiration_time</dfn>;	<i>/* When the timer expired */</i></td></tr>
<tr><th id="385">385</th><td>	<a class="typedef" href="../../../../../include/uapi/asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="hv_timer_message_payload::delivery_time" title='hv_timer_message_payload::delivery_time' data-ref="hv_timer_message_payload::delivery_time">delivery_time</dfn>;	<i>/* When the message was delivered */</i></td></tr>
<tr><th id="386">386</th><td>};</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/HV_STIMER_ENABLE" data-ref="_M/HV_STIMER_ENABLE">HV_STIMER_ENABLE</dfn>		(1ULL &lt;&lt; 0)</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/HV_STIMER_PERIODIC" data-ref="_M/HV_STIMER_PERIODIC">HV_STIMER_PERIODIC</dfn>		(1ULL &lt;&lt; 1)</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/HV_STIMER_LAZY" data-ref="_M/HV_STIMER_LAZY">HV_STIMER_LAZY</dfn>			(1ULL &lt;&lt; 2)</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/HV_STIMER_AUTOENABLE" data-ref="_M/HV_STIMER_AUTOENABLE">HV_STIMER_AUTOENABLE</dfn>		(1ULL &lt;&lt; 3)</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/HV_STIMER_SINT" data-ref="_M/HV_STIMER_SINT">HV_STIMER_SINT</dfn>(config)		(__u8)(((config) &gt;&gt; 16) &amp; 0x0F)</u></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><u>#<span data-ppcond="2">endif</span></u></td></tr>
<tr><th id="395">395</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../entry/vdso/vclock_gettime.c.html'>linux-4.14.y/arch/x86/entry/vdso/vclock_gettime.c</a><br/>Generated on <em>2018-Aug-01</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
