Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /media/mahaarajan/HP USB20FD/CS220/Lab3_3/fiveadder/fiveadder_top_isim_beh.exe -prj /media/mahaarajan/HP USB20FD/CS220/Lab3_3/fiveadder/fiveadder_top_beh.prj work.fiveadder_top work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/media/mahaarajan/HP USB20FD/CS220/Lab3_3/fiveadder/fulladder.v" into library work
Analyzing Verilog file "/media/mahaarajan/HP USB20FD/CS220/Lab3_3/fiveadder/fiveadder.v" into library work
WARNING:HDLCompiler:687 - "/media/mahaarajan/HP USB20FD/CS220/Lab3_3/fiveadder/fiveadder.v" Line 21: Illegal redeclaration of module <fulladder>.
Analyzing Verilog file "/media/mahaarajan/HP USB20FD/CS220/Lab3_3/fiveadder/fiveadder_top.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82688 KB
Fuse CPU Usage: 2510 ms
Compiling module fulladder
Compiling module four_bit_adder
Compiling module five_bit_adder
Compiling module six_bit_adder
Compiling module fiveadder
Compiling module fiveadder_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable /media/mahaarajan/HP USB20FD/CS220/Lab3_3/fiveadder/fiveadder_top_isim_beh.exe
Fuse Memory Usage: 642956 KB
Fuse CPU Usage: 2550 ms
GCC CPU Usage: 770 ms
