#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec  3 21:57:57 2019
# Process ID: 17256
# Current directory: C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17512 C:\Users\sinow\Documents\ELC363-Lab\project_5 NNNNEw\project_5.xpr
# Log file: C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/vivado.log
# Journal file: C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.xpr}
INFO: [Project 1-313] Project file moved from 'H:/ELC 363/project_5' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'project_5.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 727.176 ; gain = 101.332
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 177
xsim: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 784.199 ; gain = 34.508
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 784.199 ; gain = 34.508
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 21:59:45 2019] Launched synth_1...
Run output will be captured here: C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 22:13:45 2019...
