# ðŸ”¥ 150 Days of RTL Challenge

[![verilog](https://img.shields.io/badge/verilog-100.0%25-blue)]()
![Stars](https://img.shields.io/badge/stars-4-lightgrey)


ðŸ˜Š Welcome to my **150 Days of RTL challenge** repository!

In this project, I will be coding ðŸ’» various **digital designs using Verilog and RTL design** techniques as part of a 100-day challenge to improve my **Hardware Description Language (HDL)** skills ðŸ˜Š

---

## Progress ðŸ“…

- **Day 1:**:
- **Day 2:**: 
- **Day 3:**: **universal gates(NAND gate & NOR gate)**
- **Day 4:**: **majarity detector & minority detector**
- **Day 5:**: **adder & subtractor**
- **Day 6:**: **Ripple carry adder & look ahead carry adder**
- **Day 7:**:  **Comparator 4_bit & 1_bit**
- **Day 8:**: **adder-subtractor & serial adder**
- **Day 9:**:  **conversion of binary to gray & gray to binary**
- **Day 10:**: **conversion of binary to BCD & BCD to binary**
- **Day 11:**: **conversion of binary to Excess-3 & Excess-3 to binary**
- **Day 12:**:
-   
-   
