{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693817706733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693817706733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  4 15:55:05 2023 " "Processing started: Mon Sep  4 15:55:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693817706733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693817706733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693817706733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693817706922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693817706922 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "pragma p1hwtb.sv(13) " "Verilog HDL Compiler Directive warning at p1hwtb.sv(13): text macro \"pragma\" is undefined" {  } { { "../p1hwtb.sv" "" { Text "I:/Keccak/KTSNCLab/Lab1/p1hwtb.sv" 13 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1693817712037 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"protect\";  expecting \";\" p1hwtb.sv(14) " "Verilog HDL syntax error at p1hwtb.sv(14) near text: \"protect\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../p1hwtb.sv" "" { Text "I:/Keccak/KTSNCLab/Lab1/p1hwtb.sv" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1693817712038 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"protect\";  expecting \";\" p1hwtb.sv(16) " "Verilog HDL syntax error at p1hwtb.sv(16) near text: \"protect\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../p1hwtb.sv" "" { Text "I:/Keccak/KTSNCLab/Lab1/p1hwtb.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1693817712038 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"protect\";  expecting \";\" p1hwtb.sv(18) " "Verilog HDL syntax error at p1hwtb.sv(18) near text: \"protect\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../p1hwtb.sv" "" { Text "I:/Keccak/KTSNCLab/Lab1/p1hwtb.sv" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1693817712038 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" p1hwtb.sv(18) " "Verilog HDL syntax error at p1hwtb.sv(18) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../p1hwtb.sv" "" { Text "I:/Keccak/KTSNCLab/Lab1/p1hwtb.sv" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1693817712038 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "line_length p1hwtb.sv(22) " "Verilog HDL Declaration error at p1hwtb.sv(22): identifier \"line_length\" is already declared in the present scope" {  } { { "../p1hwtb.sv" "" { Text "I:/Keccak/KTSNCLab/Lab1/p1hwtb.sv" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1693817712038 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "bytes p1hwtb.sv(22) " "Verilog HDL Declaration error at p1hwtb.sv(22): identifier \"bytes\" is already declared in the present scope" {  } { { "../p1hwtb.sv" "" { Text "I:/Keccak/KTSNCLab/Lab1/p1hwtb.sv" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1693817712038 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" p1hwtb.sv(22) " "Verilog HDL syntax error at p1hwtb.sv(22) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../p1hwtb.sv" "" { Text "I:/Keccak/KTSNCLab/Lab1/p1hwtb.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1693817712038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/ktsnclab/lab1/p1hwtb.sv 0 0 " "Found 0 design units, including 0 entities, in source file /keccak/ktsnclab/lab1/p1hwtb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693817712038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/ktsnclab/lab1/sumitup.sv 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/ktsnclab/lab1/sumitup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumitup " "Found entity 1: sumitup" {  } { { "../sumitup.sv" "" { Text "I:/Keccak/KTSNCLab/Lab1/sumitup.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693817712039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693817712039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/ktsnclab/lab1/p1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/ktsnclab/lab1/p1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p1 " "Found entity 1: p1" {  } { { "../p1.sv" "" { Text "I:/Keccak/KTSNCLab/Lab1/p1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693817712040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693817712040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/ktsnclab/lab1/downstream.sv 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/ktsnclab/lab1/downstream.sv" { { "Info" "ISGN_ENTITY_NAME" "1 downstream " "Found entity 1: downstream" {  } { { "../downstream.sv" "" { Text "I:/Keccak/KTSNCLab/Lab1/downstream.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693817712040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693817712040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/ktsnclab/lab1/bcdtohex.sv 2 2 " "Found 2 design units, including 2 entities, in source file /keccak/ktsnclab/lab1/bcdtohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcdtohex " "Found entity 1: bcdtohex" {  } { { "../bcdtohex.sv" "" { Text "I:/Keccak/KTSNCLab/Lab1/bcdtohex.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693817712041 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCDtoSevenSegmentTest " "Found entity 2: BCDtoSevenSegmentTest" {  } { { "../bcdtohex.sv" "" { Text "I:/Keccak/KTSNCLab/Lab1/bcdtohex.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693817712041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693817712041 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693817712074 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep  4 15:55:12 2023 " "Processing ended: Mon Sep  4 15:55:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693817712074 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693817712074 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693817712074 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693817712074 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693817712686 ""}
