5 18 181 3 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (wirereal1.vcd) 2 -o (wirereal1.cdd) 2 -v (wirereal1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 wirereal1.v 8 25 1
2 1 0 13 150017 1 1004 0 0 64 20 1 0.2
2 2 0 13 f0011 1 1004 0 0 64 20 1 0.1
2 3 1a 13 b0011 2 104c 1 2 64 22 0 0.200000
2 4 1 13 b000b 1 1004 0 0 1 1 b
2 5 19 13 b0017 2 100c 3 4 64 22 0 0.200000
2 6 1 13 70007 0 1410 0 0 64 5 a
2 7 35 13 70017 2 6 5 6
1 a 1 10 11000a 2 0 63 0 0 0 64 21 0 0.200000
1 b 2 11 7000a 1 0 0 0 1 17 0 1 0 0 0 0
4 7 13 7 f 7 7 7
3 1 main.$u0 "main.$u0" 0 wirereal1.v 0 23 1
