{
	"cts__timing__setup__tns__pre_repair": -1.9200,
	"cts__timing__setup__ws__pre_repair": -0.1900,
	"cts__clock__skew__setup__pre_repair": 0.3412,
	"cts__clock__skew__hold__pre_repair": 0.3411,
	"cts__timing__drv__max_slew_limit__pre_repair": -0.0265,
	"cts__timing__drv__max_slew__pre_repair": 1,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.5198,
	"cts__timing__drv__max_cap__pre_repair": 10,
	"cts__timing__drv__max_fanout_limit__pre_repair": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 1,
	"cts__timing__drv__hold_violation_count__pre_repair": 2,
	"cts__design__io__pre_repair": 477,
	"cts__design__instance__count__pre_repair": 68320,
	"cts__design__instance__area__pre_repair": 139720.4844,
	"cts__design__instance__count__stdcell__pre_repair": 68320,
	"cts__design__instance__area__stdcell__pre_repair": 139720.4844,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0.0000,
	"cts__design__instance__utilization__pre_repair": 0.5878,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.5878,
	"cts__timing__setup__tns__post_repair": -1.9200,
	"cts__timing__setup__ws__post_repair": -0.1900,
	"cts__clock__skew__setup__post_repair": 0.3412,
	"cts__clock__skew__hold__post_repair": 0.3411,
	"cts__timing__drv__max_slew_limit__post_repair": -0.0265,
	"cts__timing__drv__max_slew__post_repair": 1,
	"cts__timing__drv__max_cap_limit__post_repair": -0.5198,
	"cts__timing__drv__max_cap__post_repair": 10,
	"cts__timing__drv__max_fanout_limit__post_repair": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 1,
	"cts__timing__drv__hold_violation_count__post_repair": 2,
	"cts__design__io__post_repair": 477,
	"cts__design__instance__count__post_repair": 68320,
	"cts__design__instance__area__post_repair": 139720.4844,
	"cts__design__instance__count__stdcell__post_repair": 68320,
	"cts__design__instance__area__stdcell__post_repair": 139720.4844,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0.0000,
	"cts__design__instance__utilization__post_repair": 0.5878,
	"cts__design__instance__utilization__stdcell__post_repair": 0.5878,
	"cts__design__instance__displacement__total": 210567.2115,
	"cts__design__instance__displacement__mean": 3.0820,
	"cts__design__instance__displacement__max": 34.0100,
	"cts__route__wirelength__estimated": 711321.9525,
	"cts__design__instance__count__hold_buffer": 667,
	"cts__design__instance__displacement__total": 19978.9775,
	"cts__design__instance__displacement__mean": 0.2895,
	"cts__design__instance__displacement__max": 36.3000,
	"cts__route__wirelength__estimated": 735327.3345,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0.0000,
	"cts__timing__setup__ws": 0.0000,
	"cts__clock__skew__setup": 0.3495,
	"cts__clock__skew__hold": 0.3495,
	"cts__timing__drv__max_slew_limit": -0.0245,
	"cts__timing__drv__max_slew": 1,
	"cts__timing__drv__max_cap_limit": -0.5168,
	"cts__timing__drv__max_cap": 10,
	"cts__timing__drv__max_fanout_limit": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 1,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__design__io": 477,
	"cts__design__instance__count": 68994,
	"cts__design__instance__area": 140647.7656,
	"cts__design__instance__count__stdcell": 68994,
	"cts__design__instance__area__stdcell": 140647.7656,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0.0000,
	"cts__design__instance__utilization": 0.5917,
	"cts__design__instance__utilization__stdcell": 0.5917
}