#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000152e84f4dc0 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v00000152e8582d00_0 .var "CLK", 0 0;
v00000152e8583ca0_0 .net "INSTRUCTION", 31 0, L_00000152e8583480;  1 drivers
v00000152e8582300_0 .net "PC", 31 0, v00000152e857fc50_0;  1 drivers
v00000152e85823a0_0 .var "RESET", 0 0;
v00000152e8583160_0 .net *"_ivl_0", 7 0, L_00000152e85828a0;  1 drivers
v00000152e8583340_0 .net *"_ivl_10", 31 0, L_00000152e8582c60;  1 drivers
v00000152e85838e0_0 .net *"_ivl_12", 7 0, L_00000152e8582da0;  1 drivers
L_00000152e85b0118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000152e8583d40_0 .net/2u *"_ivl_14", 31 0, L_00000152e85b0118;  1 drivers
v00000152e8583f20_0 .net *"_ivl_16", 31 0, L_00000152e85832a0;  1 drivers
v00000152e8582080_0 .net *"_ivl_18", 7 0, L_00000152e8582e40;  1 drivers
L_00000152e85b0088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000152e8583980_0 .net/2u *"_ivl_2", 31 0, L_00000152e85b0088;  1 drivers
v00000152e8582440_0 .net *"_ivl_4", 31 0, L_00000152e8582940;  1 drivers
v00000152e85833e0_0 .net *"_ivl_6", 7 0, L_00000152e8582b20;  1 drivers
L_00000152e85b00d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000152e8582760_0 .net/2u *"_ivl_8", 31 0, L_00000152e85b00d0;  1 drivers
v00000152e8583200_0 .var/i "i", 31 0;
v00000152e85824e0 .array "instr_mem", 0 1023, 7 0;
L_00000152e85828a0 .array/port v00000152e85824e0, L_00000152e8582940;
L_00000152e8582940 .arith/sum 32, v00000152e857fc50_0, L_00000152e85b0088;
L_00000152e8582b20 .array/port v00000152e85824e0, L_00000152e8582c60;
L_00000152e8582c60 .arith/sum 32, v00000152e857fc50_0, L_00000152e85b00d0;
L_00000152e8582da0 .array/port v00000152e85824e0, L_00000152e85832a0;
L_00000152e85832a0 .arith/sum 32, v00000152e857fc50_0, L_00000152e85b0118;
L_00000152e8582e40 .array/port v00000152e85824e0, v00000152e857fc50_0;
L_00000152e8583480 .delay 32 (2,2,2) L_00000152e8583480/d;
L_00000152e8583480/d .concat [ 8 8 8 8], L_00000152e8582e40, L_00000152e8582da0, L_00000152e8582b20, L_00000152e85828a0;
S_00000152e850c830 .scope module, "mycpu" "cpu" 2 41, 3 8 0, S_00000152e84f4dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
v00000152e8583660_0 .net "ALUOP", 2 0, v00000152e857fd90_0;  1 drivers
v00000152e8582580_0 .net "ALURESULT", 7 0, v00000152e857f430_0;  1 drivers
v00000152e8582a80_0 .net "CLK", 0 0, v00000152e8582d00_0;  1 drivers
v00000152e8582800_0 .net "IMM", 0 0, v00000152e857f9d0_0;  1 drivers
v00000152e8583ac0_0 .net "IMMEDIATE", 7 0, L_00000152e8594640;  1 drivers
v00000152e8582f80_0 .net "INSTRUCTION", 31 0, L_00000152e8583480;  alias, 1 drivers
v00000152e8582ee0_0 .net "OPCODE", 7 0, L_00000152e85835c0;  1 drivers
v00000152e8583020_0 .net "OUT2_S", 7 0, L_00000152e85946e0;  1 drivers
v00000152e8583840_0 .net "OUT_IMM", 7 0, v00000152e857edf0_0;  1 drivers
v00000152e8583700_0 .net "OUT_SIGN", 7 0, v00000152e857ead0_0;  1 drivers
v00000152e8583a20_0 .net "PC", 31 0, v00000152e857fc50_0;  alias, 1 drivers
v00000152e8583520_0 .net "READREG1", 2 0, L_00000152e8594fa0;  1 drivers
v00000152e8583b60_0 .net "READREG2", 2 0, L_00000152e8595ea0;  1 drivers
v00000152e8582260_0 .net "REGOUT1", 7 0, L_00000152e8519ac0;  1 drivers
v00000152e8583e80_0 .net "REGOUT2", 7 0, L_00000152e8519e40;  1 drivers
v00000152e85830c0_0 .net "RESET", 0 0, v00000152e85823a0_0;  1 drivers
v00000152e85821c0_0 .net "SIGN", 0 0, v00000152e85800b0_0;  1 drivers
v00000152e85837a0_0 .net "WRITEENABLE", 0 0, v00000152e8580150_0;  1 drivers
v00000152e8582620_0 .net "WRITEREG", 2 0, L_00000152e8595680;  1 drivers
v00000152e8582bc0_0 .net *"_ivl_11", 7 0, L_00000152e8594140;  1 drivers
v00000152e8583c00_0 .net *"_ivl_3", 7 0, L_00000152e85945a0;  1 drivers
v00000152e85826c0_0 .net *"_ivl_7", 7 0, L_00000152e8595040;  1 drivers
L_00000152e85835c0 .part L_00000152e8583480, 24, 8;
L_00000152e85945a0 .part L_00000152e8583480, 8, 8;
L_00000152e8594fa0 .part L_00000152e85945a0, 0, 3;
L_00000152e8595040 .part L_00000152e8583480, 16, 8;
L_00000152e8595680 .part L_00000152e8595040, 0, 3;
L_00000152e8594140 .part L_00000152e8583480, 0, 8;
L_00000152e8595ea0 .part L_00000152e8594140, 0, 3;
L_00000152e8594640 .part L_00000152e8583480, 0, 8;
S_00000152e850c9c0 .scope module, "alu_inst" "alu" 3 59, 4 43 0, S_00000152e850c830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v00000152e8580010_0 .net "DATA1", 7 0, L_00000152e8519ac0;  alias, 1 drivers
v00000152e857f4d0_0 .net "DATA2", 7 0, v00000152e857edf0_0;  alias, 1 drivers
v00000152e857f430_0 .var "RESULT", 7 0;
v00000152e857ecb0_0 .net "SELECT", 2 0, v00000152e857fd90_0;  alias, 1 drivers
v00000152e857f6b0_0 .net "add_out", 7 0, L_00000152e8595ae0;  1 drivers
v00000152e857e990_0 .net "and_out", 7 0, L_00000152e85194a0;  1 drivers
v00000152e857f570_0 .net "forward_out", 7 0, L_00000152e8519eb0;  1 drivers
v00000152e857fa70_0 .net "or_out", 7 0, L_00000152e8519f20;  1 drivers
E_00000152e8525ec0/0 .event anyedge, v00000152e857ecb0_0, v00000152e85803d0_0, v00000152e857fbb0_0, v00000152e84f30d0_0;
E_00000152e8525ec0/1 .event anyedge, v00000152e857efd0_0;
E_00000152e8525ec0 .event/or E_00000152e8525ec0/0, E_00000152e8525ec0/1;
S_00000152e850cd60 .scope module, "add" "addunit" 4 50, 4 11 0, S_00000152e850c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000152e84f2db0_0 .net "DATA1", 7 0, L_00000152e8519ac0;  alias, 1 drivers
v00000152e84f3030_0 .net "DATA2", 7 0, v00000152e857edf0_0;  alias, 1 drivers
v00000152e84f30d0_0 .net "RESULT", 7 0, L_00000152e8595ae0;  alias, 1 drivers
L_00000152e8595ae0 .delay 8 (2,2,2) L_00000152e8595ae0/d;
L_00000152e8595ae0/d .arith/sum 8, L_00000152e8519ac0, v00000152e857edf0_0;
S_00000152e850cef0 .scope module, "andg" "andunit" 4 51, 4 27 0, S_00000152e850c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000152e85194a0/d .functor AND 8, L_00000152e8519ac0, v00000152e857edf0_0, C4<11111111>, C4<11111111>;
L_00000152e85194a0 .delay 8 (1,1,1) L_00000152e85194a0/d;
v00000152e84f21d0_0 .net "DATA1", 7 0, L_00000152e8519ac0;  alias, 1 drivers
v00000152e857f930_0 .net "DATA2", 7 0, v00000152e857edf0_0;  alias, 1 drivers
v00000152e857fbb0_0 .net "RESULT", 7 0, L_00000152e85194a0;  alias, 1 drivers
S_00000152e84fe270 .scope module, "fwd" "forward" 4 49, 4 19 0, S_00000152e850c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000152e8519eb0/d .functor BUFZ 8, v00000152e857edf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000152e8519eb0 .delay 8 (1,1,1) L_00000152e8519eb0/d;
v00000152e857f390_0 .net "DATA2", 7 0, v00000152e857edf0_0;  alias, 1 drivers
v00000152e857efd0_0 .net "RESULT", 7 0, L_00000152e8519eb0;  alias, 1 drivers
S_00000152e84fe400 .scope module, "org" "orunit" 4 52, 4 35 0, S_00000152e850c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000152e8519f20/d .functor OR 8, L_00000152e8519ac0, v00000152e857edf0_0, C4<00000000>, C4<00000000>;
L_00000152e8519f20 .delay 8 (1,1,1) L_00000152e8519f20/d;
v00000152e857ed50_0 .net "DATA1", 7 0, L_00000152e8519ac0;  alias, 1 drivers
v00000152e857fcf0_0 .net "DATA2", 7 0, v00000152e857edf0_0;  alias, 1 drivers
v00000152e85803d0_0 .net "RESULT", 7 0, L_00000152e8519f20;  alias, 1 drivers
S_00000152e8502aa0 .scope module, "control_inst" "control_unit" 3 66, 5 5 0, S_00000152e850c830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "IMM";
    .port_info 2 /OUTPUT 1 "SIGN";
    .port_info 3 /OUTPUT 1 "WRITEENABLE";
    .port_info 4 /OUTPUT 3 "ALUOP";
v00000152e857fd90_0 .var "ALUOP", 2 0;
v00000152e857f9d0_0 .var "IMM", 0 0;
v00000152e857fb10_0 .net "OPCODE", 7 0, L_00000152e85835c0;  alias, 1 drivers
v00000152e85800b0_0 .var "SIGN", 0 0;
v00000152e8580150_0 .var "WRITEENABLE", 0 0;
E_00000152e8526340 .event anyedge, v00000152e857fb10_0;
S_00000152e8502c30 .scope module, "mux1" "mux" 3 40, 6 3 0, S_00000152e850c830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000152e857f890_0 .net "DATA1", 7 0, L_00000152e85946e0;  alias, 1 drivers
v00000152e857f610_0 .net "DATA2", 7 0, L_00000152e8519e40;  alias, 1 drivers
v00000152e857ead0_0 .var "OUTPUT", 7 0;
v00000152e857ff70_0 .net "SELECT", 0 0, v00000152e85800b0_0;  alias, 1 drivers
E_00000152e8526780 .event anyedge, v00000152e85800b0_0, v00000152e857f610_0, v00000152e857f890_0;
S_00000152e8516350 .scope module, "mux2" "mux" 3 52, 6 3 0, S_00000152e850c830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000152e857f750_0 .net "DATA1", 7 0, L_00000152e8594640;  alias, 1 drivers
v00000152e8580650_0 .net "DATA2", 7 0, v00000152e857ead0_0;  alias, 1 drivers
v00000152e857edf0_0 .var "OUTPUT", 7 0;
v00000152e857f7f0_0 .net "SELECT", 0 0, v00000152e857f9d0_0;  alias, 1 drivers
E_00000152e8525680 .event anyedge, v00000152e857f9d0_0, v00000152e857ead0_0, v00000152e857f750_0;
S_00000152e85164e0 .scope module, "pc1" "pc" 3 74, 7 4 0, S_00000152e850c830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "PC";
v00000152e85806f0_0 .net "CLK", 0 0, v00000152e8582d00_0;  alias, 1 drivers
v00000152e857fc50_0 .var "PC", 31 0;
v00000152e857e850_0 .var "PCreg", 31 0;
v00000152e857fe30_0 .net "RESET", 0 0, v00000152e85823a0_0;  alias, 1 drivers
E_00000152e8525040 .event posedge, v00000152e85806f0_0;
S_00000152e8510af0 .scope module, "reg_file_inst" "reg_file" 3 28, 8 8 0, S_00000152e850c830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000152e8519ac0/d .functor BUFZ 8, L_00000152e85950e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000152e8519ac0 .delay 8 (2,2,2) L_00000152e8519ac0/d;
L_00000152e8519e40/d .functor BUFZ 8, L_00000152e8595a40, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000152e8519e40 .delay 8 (2,2,2) L_00000152e8519e40/d;
v00000152e85801f0_0 .net "CLK", 0 0, v00000152e8582d00_0;  alias, 1 drivers
v00000152e8580290_0 .net "IN", 7 0, v00000152e857f430_0;  alias, 1 drivers
v00000152e8580330_0 .net "INADDRESS", 2 0, L_00000152e8595680;  alias, 1 drivers
v00000152e857f1b0_0 .net "OUT1", 7 0, L_00000152e8519ac0;  alias, 1 drivers
v00000152e8580470_0 .net "OUT1ADDRESS", 2 0, L_00000152e8594fa0;  alias, 1 drivers
v00000152e8580510_0 .net "OUT2", 7 0, L_00000152e8519e40;  alias, 1 drivers
v00000152e857ee90_0 .net "OUT2ADDRESS", 2 0, L_00000152e8595ea0;  alias, 1 drivers
v00000152e85805b0 .array "REGISTER", 0 7, 7 0;
v00000152e857e8f0_0 .net "RESET", 0 0, v00000152e85823a0_0;  alias, 1 drivers
v00000152e857f070_0 .net "WRITE", 0 0, v00000152e8580150_0;  alias, 1 drivers
v00000152e857ea30_0 .net *"_ivl_0", 7 0, L_00000152e85950e0;  1 drivers
v00000152e857eb70_0 .net *"_ivl_10", 4 0, L_00000152e8595180;  1 drivers
L_00000152e85b01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000152e857ec10_0 .net *"_ivl_13", 1 0, L_00000152e85b01a8;  1 drivers
v00000152e857ef30_0 .net *"_ivl_2", 4 0, L_00000152e85948c0;  1 drivers
L_00000152e85b0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000152e857f110_0 .net *"_ivl_5", 1 0, L_00000152e85b0160;  1 drivers
v00000152e857f250_0 .net *"_ivl_8", 7 0, L_00000152e8595a40;  1 drivers
L_00000152e85950e0 .array/port v00000152e85805b0, L_00000152e85948c0;
L_00000152e85948c0 .concat [ 3 2 0 0], L_00000152e8594fa0, L_00000152e85b0160;
L_00000152e8595a40 .array/port v00000152e85805b0, L_00000152e8595180;
L_00000152e8595180 .concat [ 3 2 0 0], L_00000152e8595ea0, L_00000152e85b01a8;
S_00000152e8510c80 .scope module, "twos_inst" "two_s_comple" 3 47, 9 3 0, S_00000152e850c830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "OUTPUT";
L_00000152e8519970 .functor NOT 8, L_00000152e8519e40, C4<00000000>, C4<00000000>, C4<00000000>;
v00000152e857f2f0_0 .net "DATA2", 7 0, L_00000152e8519e40;  alias, 1 drivers
v00000152e8583de0_0 .net "OUTPUT", 7 0, L_00000152e85946e0;  alias, 1 drivers
v00000152e8582120_0 .net *"_ivl_0", 7 0, L_00000152e8519970;  1 drivers
L_00000152e85b01f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000152e85829e0_0 .net/2u *"_ivl_2", 7 0, L_00000152e85b01f0;  1 drivers
L_00000152e85946e0 .delay 8 (1,1,1) L_00000152e85946e0/d;
L_00000152e85946e0/d .arith/sum 8, L_00000152e8519970, L_00000152e85b01f0;
    .scope S_00000152e8510af0;
T_0 ;
    %wait E_00000152e8525040;
    %load/vec4 v00000152e857e8f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000152e85805b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000152e85805b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000152e85805b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000152e85805b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000152e85805b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000152e85805b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000152e85805b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000152e85805b0, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000152e857f070_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %delay 1, 0;
    %load/vec4 v00000152e8580290_0;
    %load/vec4 v00000152e8580330_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000152e85805b0, 4, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000152e8510af0;
T_1 ;
    %vpi_call 8 52 "$monitor", "Time:-%0d\012Reg1:-%8d\012Reg2:-%8d\012Reg3:-%8d\012Reg4:-%8d\012Reg5:-%8d\012Reg6:-%8d\012Reg7:-%8d\012Reg8:-%8d\012", $time, &A<v00000152e85805b0, 0>, &A<v00000152e85805b0, 1>, &A<v00000152e85805b0, 2>, &A<v00000152e85805b0, 3>, &A<v00000152e85805b0, 4>, &A<v00000152e85805b0, 5>, &A<v00000152e85805b0, 6>, &A<v00000152e85805b0, 7> {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000152e8502c30;
T_2 ;
    %wait E_00000152e8526780;
    %load/vec4 v00000152e857ff70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000152e857f890_0;
    %store/vec4 v00000152e857ead0_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000152e857f610_0;
    %store/vec4 v00000152e857ead0_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000152e8516350;
T_3 ;
    %wait E_00000152e8525680;
    %load/vec4 v00000152e857f7f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000152e857f750_0;
    %store/vec4 v00000152e857edf0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000152e8580650_0;
    %store/vec4 v00000152e857edf0_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000152e850c9c0;
T_4 ;
    %wait E_00000152e8525ec0;
    %load/vec4 v00000152e857ecb0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000152e857f570_0;
    %store/vec4 v00000152e857f430_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000152e857ecb0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000152e857f6b0_0;
    %store/vec4 v00000152e857f430_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000152e857ecb0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v00000152e857e990_0;
    %store/vec4 v00000152e857f430_0, 0, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000152e857ecb0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v00000152e857fa70_0;
    %store/vec4 v00000152e857f430_0, 0, 8;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000152e8502aa0;
T_5 ;
    %wait E_00000152e8526340;
    %delay 1, 0;
    %load/vec4 v00000152e857fb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000152e857f9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000152e85800b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000152e8580150_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000152e857fd90_0, 0, 3;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000152e857f9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000152e85800b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000152e8580150_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000152e857fd90_0, 0, 3;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000152e857f9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000152e85800b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000152e8580150_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000152e857fd90_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000152e857f9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000152e85800b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000152e8580150_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000152e857fd90_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000152e857f9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000152e85800b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000152e8580150_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000152e857fd90_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000152e857f9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000152e85800b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000152e8580150_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000152e857fd90_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000152e85164e0;
T_6 ;
    %wait E_00000152e8525040;
    %load/vec4 v00000152e857fe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000152e857e850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000152e857fc50_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %delay 1, 0;
    %load/vec4 v00000152e857e850_0;
    %addi 4, 0, 32;
    %store/vec4 v00000152e857e850_0, 0, 32;
    %load/vec4 v00000152e857e850_0;
    %store/vec4 v00000152e857fc50_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000152e84f4dc0;
T_7 ;
    %vpi_call 2 30 "$readmemb", "instr_mem.mem", v00000152e85824e0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000152e84f4dc0;
T_8 ;
    %vpi_call 2 46 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000152e84f4dc0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000152e8583200_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000152e8583200_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000152e85805b0, v00000152e8583200_0 > {0 0 0};
    %load/vec4 v00000152e8583200_0;
    %addi 1, 0, 32;
    %store/vec4 v00000152e8583200_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000152e8582d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000152e85823a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000152e85823a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000152e85823a0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000152e84f4dc0;
T_9 ;
    %delay 4, 0;
    %load/vec4 v00000152e8582d00_0;
    %inv;
    %store/vec4 v00000152e8582d00_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./mux.v";
    "./pc.v";
    "./reg_file.v";
    "./two_s_comple.v";
