Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cd627c7121f44621b1703daaffef3e65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Oppgave_3_Edge_detector_tb_behav xil_defaultlib.Oppgave_3_Edge_detector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Oppgave_3_edge_detector [oppgave_3_edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.oppgave_3_edge_detector_tb
Built simulation snapshot Oppgave_3_Edge_detector_tb_behav
